Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Sat Nov 25 21:49:01 2017
| Host         : A205-07 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file game_top_timing_summary_routed.rpt -rpx game_top_timing_summary_routed.rpx
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.18 2017-07-26
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 43 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.003        0.000                      0                   92        0.049        0.000                      0                   92        3.000        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0    {0.000 35.000}       70.000          14.286          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0_1  {0.000 35.000}       70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.003        0.000                      0                   92        0.257        0.000                      0                   92        4.196        0.000                       0                    45  
  clkfbout_clk_wiz_0                                                                                                                                                     30.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.005        0.000                      0                   92        0.257        0.000                      0                   92        4.196        0.000                       0                    45  
  clkfbout_clk_wiz_0_1                                                                                                                                                   30.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.003        0.000                      0                   92        0.049        0.000                      0                   92  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.003        0.000                      0                   92        0.049        0.000                      0                   92  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 4.376ns (53.428%)  route 3.814ns (46.572%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 7.955 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.699    -0.841    display/clk_out1
    SLICE_X6Y132         FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.518    -0.323 f  display/curr_y_reg[4]/Q
                         net (fo=11, routed)          0.990     0.667    display/R_pix_r_reg[3]_7[3]
    SLICE_X6Y133         LUT3 (Prop_lut3_I0_O)        0.150     0.817 r  display/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.490     1.307    display/R_pix_r_reg[3]_15[1]
    SLICE_X6Y133         LUT4 (Prop_lut4_I3_O)        0.328     1.635 r  display/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.635    draw_mod/curr_y_reg[7][1]
    SLICE_X6Y133         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.168 r  draw_mod/cells1_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.168    draw_mod/cells1_inferred__0/i___0_carry__0_n_0
    SLICE_X6Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  draw_mod/cells1_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.285    draw_mod/cells1_inferred__0/i___0_carry__1_n_0
    SLICE_X6Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.504 r  draw_mod/cells1_inferred__0/i___0_carry__2/O[0]
                         net (fo=11, routed)          0.838     3.341    draw_mod/R_pix_r_reg[3]_3[0]
    SLICE_X6Y136         LUT4 (Prop_lut4_I1_O)        0.295     3.636 r  draw_mod/i___30_carry_i_6/O
                         net (fo=1, routed)           0.000     3.636    draw_mod/i___30_carry_i_6_n_0
    SLICE_X6Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.169 r  draw_mod/cells1_inferred__0/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000     4.169    draw_mod/cells1_inferred__0/i___30_carry_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.388 r  draw_mod/cells1_inferred__0/i___30_carry__0/O[0]
                         net (fo=3, routed)           0.593     4.982    display/curr_y_reg[8]_2[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I1_O)        0.295     5.277 r  display/i___49_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.277    draw_mod/curr_y_reg[7]_1[3]
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.678 r  draw_mod/cells1_inferred__0/i___49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.678    draw_mod/cells1_inferred__0/i___49_carry__0_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.949 r  draw_mod/cells1_inferred__0/i___49_carry__1/CO[0]
                         net (fo=2, routed)           0.471     6.419    draw_mod/cells1_inferred__0/i___49_carry__1_n_3
    SLICE_X5Y137         LUT6 (Prop_lut6_I0_O)        0.373     6.792 r  draw_mod/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.433     7.225    draw_mod/R_pix_r[3]_i_6_n_0
    SLICE_X5Y137         LUT6 (Prop_lut6_I5_O)        0.124     7.349 r  draw_mod/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.349    display/curr_y_reg[9]_0
    SLICE_X5Y137         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.583     7.955    display/clk_out1
    SLICE_X5Y137         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.577     8.531    
                         clock uncertainty           -0.208     8.323    
    SLICE_X5Y137         FDRE (Setup_fdre_C_D)        0.029     8.352    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.352    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.890ns (18.535%)  route 3.912ns (81.465%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.668     3.964    display/vcount[9]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  display/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X4Y138         FDRE (Setup_fdre_C_R)       -0.429     7.878    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -3.964    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.890ns (18.552%)  route 3.907ns (81.448%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.663     3.959    display/vcount[9]_i_1_n_0
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X5Y138         FDRE (Setup_fdre_C_R)       -0.429     7.878    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.890ns (18.552%)  route 3.907ns (81.448%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.663     3.959    display/vcount[9]_i_1_n_0
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X5Y138         FDRE (Setup_fdre_C_R)       -0.429     7.878    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.890ns (18.552%)  route 3.907ns (81.448%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.663     3.959    display/vcount[9]_i_1_n_0
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X5Y138         FDRE (Setup_fdre_C_R)       -0.429     7.878    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.850%)  route 3.594ns (80.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.350     3.645    display/vcount[9]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[2]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.524     7.783    display/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.850%)  route 3.594ns (80.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.350     3.645    display/vcount[9]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[3]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.524     7.783    display/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.850%)  route 3.594ns (80.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.350     3.645    display/vcount[9]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.524     7.783    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.850%)  route 3.594ns (80.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.350     3.645    display/vcount[9]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.524     7.783    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.850%)  route 3.594ns (80.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.350     3.645    display/vcount[9]_i_1_n_0
    SLICE_X7Y138         FDRE                                         r  display/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X7Y138         FDRE                                         r  display/vcount_reg[1]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X7Y138         FDRE (Setup_fdre_C_R)       -0.429     7.878    display/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  4.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.254%)  route 0.183ns (46.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.183    -0.224    display/hcount_reg_n_0_[2]
    SLICE_X2Y134         LUT6 (Prop_lut6_I0_O)        0.045    -0.179 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    display/hcount[5]_i_1_n_0
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.865    -0.808    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X2Y134         FDRE (Hold_fdre_C_D)         0.120    -0.436    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.221    display/hcount_reg_n_0_[2]
    SLICE_X2Y133         LUT5 (Prop_lut5_I3_O)        0.043    -0.178 r  display/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    display/hcount[4]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864    -0.809    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[4]/C
                         clock pessimism              0.238    -0.571    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.133    -0.438    display/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (50.054%)  route 0.183ns (49.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X5Y135         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  display/vcount_reg[0]/Q
                         net (fo=13, routed)          0.183    -0.248    display/vcount_reg_n_0_[0]
    SLICE_X5Y135         LUT2 (Prop_lut2_I1_O)        0.042    -0.206 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    display/vcount[0]_i_1_n_0
    SLICE_X5Y135         FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.862    -0.810    display/clk_out1
    SLICE_X5Y135         FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.239    -0.571    
    SLICE_X5Y135         FDRE (Hold_fdre_C_D)         0.105    -0.466    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.221    display/hcount_reg_n_0_[2]
    SLICE_X2Y133         LUT4 (Prop_lut4_I0_O)        0.043    -0.178 r  display/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    display/hcount[3]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864    -0.809    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[3]/C
                         clock pessimism              0.238    -0.571    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.131    -0.440    display/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.592    -0.572    display/clk_out1
    SLICE_X2Y132         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.408 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.175    -0.233    display/hcount_reg_n_0_[0]
    SLICE_X2Y132         LUT1 (Prop_lut1_I0_O)        0.045    -0.188 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    display/hcount[0]
    SLICE_X2Y132         FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.863    -0.810    display/clk_out1
    SLICE_X2Y132         FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.238    -0.572    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.120    -0.452    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.221    display/hcount_reg_n_0_[2]
    SLICE_X2Y133         LUT3 (Prop_lut3_I2_O)        0.045    -0.176 r  display/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    display/hcount[2]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864    -0.809    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/C
                         clock pessimism              0.238    -0.571    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.120    -0.451    display/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 display/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.569%)  route 0.189ns (47.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.594    -0.570    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  display/hcount_reg[5]/Q
                         net (fo=6, routed)           0.189    -0.218    display/hcount_reg_n_0_[5]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.045    -0.173 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    display/hcount[6]_i_1_n_0
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.865    -0.808    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X2Y134         FDRE (Hold_fdre_C_D)         0.121    -0.449    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  display/vcount_reg[6]/Q
                         net (fo=6, routed)           0.199    -0.207    display/vcount_reg_n_0_[6]
    SLICE_X6Y138         LUT6 (Prop_lut6_I5_O)        0.045    -0.162 r  display/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    display/vcount[6]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X6Y138         FDRE (Hold_fdre_C_D)         0.120    -0.449    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.243%)  route 0.208ns (52.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  display/vcount_reg[5]/Q
                         net (fo=12, routed)          0.208    -0.220    display/vcount_reg_n_0_[5]
    SLICE_X4Y138         LUT6 (Prop_lut6_I2_O)        0.045    -0.175 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.175    display/vcount[9]_i_2_n_0
    SLICE_X4Y138         FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.091    -0.465    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.187ns (41.032%)  route 0.269ns (58.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X4Y135         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.269    -0.161    display/hcount_reg_n_0_[8]
    SLICE_X4Y135         LUT5 (Prop_lut5_I3_O)        0.046    -0.115 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    display/hcount[9]_i_1_n_0
    SLICE_X4Y135         FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.862    -0.810    display/clk_out1
    SLICE_X4Y135         FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.239    -0.571    
    SLICE_X4Y135         FDRE (Hold_fdre_C_D)         0.107    -0.464    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.349    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X5Y137     display/R_pix_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X3Y134     display/curr_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X2Y136     display/curr_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X3Y134     display/curr_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X3Y134     display/curr_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X3Y134     display/curr_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X3Y136     display/curr_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X3Y136     display/curr_x_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X5Y137     display/R_pix_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X3Y134     display/curr_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X3Y134     display/curr_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X3Y134     display/curr_x_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X3Y134     display/curr_x_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y134     display/hcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y134     display/hcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y134     display/hcount_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X3Y134     display/curr_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y136     display/curr_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y136     display/curr_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X3Y136     display/curr_x_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X3Y136     display/curr_x_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y135     display/curr_x_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y135     display/curr_x_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y136     display/curr_x_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y136     display/curr_x_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X7Y135     display/curr_y_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X6Y132     display/curr_y_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X6Y132     display/curr_y_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 4.376ns (53.428%)  route 3.814ns (46.572%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 7.955 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.699    -0.841    display/clk_out1
    SLICE_X6Y132         FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.518    -0.323 f  display/curr_y_reg[4]/Q
                         net (fo=11, routed)          0.990     0.667    display/R_pix_r_reg[3]_7[3]
    SLICE_X6Y133         LUT3 (Prop_lut3_I0_O)        0.150     0.817 r  display/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.490     1.307    display/R_pix_r_reg[3]_15[1]
    SLICE_X6Y133         LUT4 (Prop_lut4_I3_O)        0.328     1.635 r  display/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.635    draw_mod/curr_y_reg[7][1]
    SLICE_X6Y133         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.168 r  draw_mod/cells1_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.168    draw_mod/cells1_inferred__0/i___0_carry__0_n_0
    SLICE_X6Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  draw_mod/cells1_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.285    draw_mod/cells1_inferred__0/i___0_carry__1_n_0
    SLICE_X6Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.504 r  draw_mod/cells1_inferred__0/i___0_carry__2/O[0]
                         net (fo=11, routed)          0.838     3.341    draw_mod/R_pix_r_reg[3]_3[0]
    SLICE_X6Y136         LUT4 (Prop_lut4_I1_O)        0.295     3.636 r  draw_mod/i___30_carry_i_6/O
                         net (fo=1, routed)           0.000     3.636    draw_mod/i___30_carry_i_6_n_0
    SLICE_X6Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.169 r  draw_mod/cells1_inferred__0/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000     4.169    draw_mod/cells1_inferred__0/i___30_carry_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.388 r  draw_mod/cells1_inferred__0/i___30_carry__0/O[0]
                         net (fo=3, routed)           0.593     4.982    display/curr_y_reg[8]_2[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I1_O)        0.295     5.277 r  display/i___49_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.277    draw_mod/curr_y_reg[7]_1[3]
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.678 r  draw_mod/cells1_inferred__0/i___49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.678    draw_mod/cells1_inferred__0/i___49_carry__0_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.949 r  draw_mod/cells1_inferred__0/i___49_carry__1/CO[0]
                         net (fo=2, routed)           0.471     6.419    draw_mod/cells1_inferred__0/i___49_carry__1_n_3
    SLICE_X5Y137         LUT6 (Prop_lut6_I0_O)        0.373     6.792 r  draw_mod/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.433     7.225    draw_mod/R_pix_r[3]_i_6_n_0
    SLICE_X5Y137         LUT6 (Prop_lut6_I5_O)        0.124     7.349 r  draw_mod/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.349    display/curr_y_reg[9]_0
    SLICE_X5Y137         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.583     7.955    display/clk_out1
    SLICE_X5Y137         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.577     8.531    
                         clock uncertainty           -0.206     8.325    
    SLICE_X5Y137         FDRE (Setup_fdre_C_D)        0.029     8.354    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             3.916ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.890ns (18.535%)  route 3.912ns (81.465%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.668     3.964    display/vcount[9]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  display/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.206     8.309    
    SLICE_X4Y138         FDRE (Setup_fdre_C_R)       -0.429     7.880    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          7.880    
                         arrival time                          -3.964    
  -------------------------------------------------------------------
                         slack                                  3.916    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.890ns (18.552%)  route 3.907ns (81.448%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.663     3.959    display/vcount[9]_i_1_n_0
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.206     8.309    
    SLICE_X5Y138         FDRE (Setup_fdre_C_R)       -0.429     7.880    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.880    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.890ns (18.552%)  route 3.907ns (81.448%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.663     3.959    display/vcount[9]_i_1_n_0
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.206     8.309    
    SLICE_X5Y138         FDRE (Setup_fdre_C_R)       -0.429     7.880    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          7.880    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.890ns (18.552%)  route 3.907ns (81.448%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.663     3.959    display/vcount[9]_i_1_n_0
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.206     8.309    
    SLICE_X5Y138         FDRE (Setup_fdre_C_R)       -0.429     7.880    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          7.880    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.850%)  route 3.594ns (80.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.350     3.645    display/vcount[9]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[2]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.206     8.309    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.524     7.785    display/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.850%)  route 3.594ns (80.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.350     3.645    display/vcount[9]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[3]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.206     8.309    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.524     7.785    display/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.850%)  route 3.594ns (80.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.350     3.645    display/vcount[9]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.206     8.309    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.524     7.785    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.850%)  route 3.594ns (80.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.350     3.645    display/vcount[9]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.206     8.309    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.524     7.785    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.850%)  route 3.594ns (80.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.350     3.645    display/vcount[9]_i_1_n_0
    SLICE_X7Y138         FDRE                                         r  display/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X7Y138         FDRE                                         r  display/vcount_reg[1]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.206     8.309    
    SLICE_X7Y138         FDRE (Setup_fdre_C_R)       -0.429     7.880    display/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          7.880    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  4.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.254%)  route 0.183ns (46.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.183    -0.224    display/hcount_reg_n_0_[2]
    SLICE_X2Y134         LUT6 (Prop_lut6_I0_O)        0.045    -0.179 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    display/hcount[5]_i_1_n_0
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.865    -0.808    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X2Y134         FDRE (Hold_fdre_C_D)         0.120    -0.436    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.221    display/hcount_reg_n_0_[2]
    SLICE_X2Y133         LUT5 (Prop_lut5_I3_O)        0.043    -0.178 r  display/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    display/hcount[4]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864    -0.809    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[4]/C
                         clock pessimism              0.238    -0.571    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.133    -0.438    display/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (50.054%)  route 0.183ns (49.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X5Y135         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  display/vcount_reg[0]/Q
                         net (fo=13, routed)          0.183    -0.248    display/vcount_reg_n_0_[0]
    SLICE_X5Y135         LUT2 (Prop_lut2_I1_O)        0.042    -0.206 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    display/vcount[0]_i_1_n_0
    SLICE_X5Y135         FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.862    -0.810    display/clk_out1
    SLICE_X5Y135         FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.239    -0.571    
    SLICE_X5Y135         FDRE (Hold_fdre_C_D)         0.105    -0.466    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.221    display/hcount_reg_n_0_[2]
    SLICE_X2Y133         LUT4 (Prop_lut4_I0_O)        0.043    -0.178 r  display/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    display/hcount[3]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864    -0.809    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[3]/C
                         clock pessimism              0.238    -0.571    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.131    -0.440    display/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.592    -0.572    display/clk_out1
    SLICE_X2Y132         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.408 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.175    -0.233    display/hcount_reg_n_0_[0]
    SLICE_X2Y132         LUT1 (Prop_lut1_I0_O)        0.045    -0.188 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    display/hcount[0]
    SLICE_X2Y132         FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.863    -0.810    display/clk_out1
    SLICE_X2Y132         FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.238    -0.572    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.120    -0.452    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.221    display/hcount_reg_n_0_[2]
    SLICE_X2Y133         LUT3 (Prop_lut3_I2_O)        0.045    -0.176 r  display/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    display/hcount[2]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864    -0.809    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/C
                         clock pessimism              0.238    -0.571    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.120    -0.451    display/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 display/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.569%)  route 0.189ns (47.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.594    -0.570    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  display/hcount_reg[5]/Q
                         net (fo=6, routed)           0.189    -0.218    display/hcount_reg_n_0_[5]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.045    -0.173 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    display/hcount[6]_i_1_n_0
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.865    -0.808    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X2Y134         FDRE (Hold_fdre_C_D)         0.121    -0.449    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  display/vcount_reg[6]/Q
                         net (fo=6, routed)           0.199    -0.207    display/vcount_reg_n_0_[6]
    SLICE_X6Y138         LUT6 (Prop_lut6_I5_O)        0.045    -0.162 r  display/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    display/vcount[6]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X6Y138         FDRE (Hold_fdre_C_D)         0.120    -0.449    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.243%)  route 0.208ns (52.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  display/vcount_reg[5]/Q
                         net (fo=12, routed)          0.208    -0.220    display/vcount_reg_n_0_[5]
    SLICE_X4Y138         LUT6 (Prop_lut6_I2_O)        0.045    -0.175 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.175    display/vcount[9]_i_2_n_0
    SLICE_X4Y138         FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.091    -0.465    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.187ns (41.032%)  route 0.269ns (58.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X4Y135         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.269    -0.161    display/hcount_reg_n_0_[8]
    SLICE_X4Y135         LUT5 (Prop_lut5_I3_O)        0.046    -0.115 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    display/hcount[9]_i_1_n_0
    SLICE_X4Y135         FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.862    -0.810    display/clk_out1
    SLICE_X4Y135         FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.239    -0.571    
    SLICE_X4Y135         FDRE (Hold_fdre_C_D)         0.107    -0.464    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.349    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X5Y137     display/R_pix_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X3Y134     display/curr_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X2Y136     display/curr_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X3Y134     display/curr_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X3Y134     display/curr_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X3Y134     display/curr_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X3Y136     display/curr_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X3Y136     display/curr_x_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X5Y137     display/R_pix_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X3Y134     display/curr_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X3Y134     display/curr_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X3Y134     display/curr_x_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X3Y134     display/curr_x_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y134     display/hcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y134     display/hcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y134     display/hcount_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X3Y134     display/curr_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y136     display/curr_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y136     display/curr_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X3Y136     display/curr_x_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X3Y136     display/curr_x_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y135     display/curr_x_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y135     display/curr_x_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y136     display/curr_x_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y136     display/curr_x_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X7Y135     display/curr_y_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X6Y132     display/curr_y_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X6Y132     display/curr_y_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 4.376ns (53.428%)  route 3.814ns (46.572%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 7.955 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.699    -0.841    display/clk_out1
    SLICE_X6Y132         FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.518    -0.323 f  display/curr_y_reg[4]/Q
                         net (fo=11, routed)          0.990     0.667    display/R_pix_r_reg[3]_7[3]
    SLICE_X6Y133         LUT3 (Prop_lut3_I0_O)        0.150     0.817 r  display/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.490     1.307    display/R_pix_r_reg[3]_15[1]
    SLICE_X6Y133         LUT4 (Prop_lut4_I3_O)        0.328     1.635 r  display/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.635    draw_mod/curr_y_reg[7][1]
    SLICE_X6Y133         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.168 r  draw_mod/cells1_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.168    draw_mod/cells1_inferred__0/i___0_carry__0_n_0
    SLICE_X6Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  draw_mod/cells1_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.285    draw_mod/cells1_inferred__0/i___0_carry__1_n_0
    SLICE_X6Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.504 r  draw_mod/cells1_inferred__0/i___0_carry__2/O[0]
                         net (fo=11, routed)          0.838     3.341    draw_mod/R_pix_r_reg[3]_3[0]
    SLICE_X6Y136         LUT4 (Prop_lut4_I1_O)        0.295     3.636 r  draw_mod/i___30_carry_i_6/O
                         net (fo=1, routed)           0.000     3.636    draw_mod/i___30_carry_i_6_n_0
    SLICE_X6Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.169 r  draw_mod/cells1_inferred__0/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000     4.169    draw_mod/cells1_inferred__0/i___30_carry_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.388 r  draw_mod/cells1_inferred__0/i___30_carry__0/O[0]
                         net (fo=3, routed)           0.593     4.982    display/curr_y_reg[8]_2[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I1_O)        0.295     5.277 r  display/i___49_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.277    draw_mod/curr_y_reg[7]_1[3]
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.678 r  draw_mod/cells1_inferred__0/i___49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.678    draw_mod/cells1_inferred__0/i___49_carry__0_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.949 r  draw_mod/cells1_inferred__0/i___49_carry__1/CO[0]
                         net (fo=2, routed)           0.471     6.419    draw_mod/cells1_inferred__0/i___49_carry__1_n_3
    SLICE_X5Y137         LUT6 (Prop_lut6_I0_O)        0.373     6.792 r  draw_mod/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.433     7.225    draw_mod/R_pix_r[3]_i_6_n_0
    SLICE_X5Y137         LUT6 (Prop_lut6_I5_O)        0.124     7.349 r  draw_mod/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.349    display/curr_y_reg[9]_0
    SLICE_X5Y137         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.583     7.955    display/clk_out1
    SLICE_X5Y137         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.577     8.531    
                         clock uncertainty           -0.208     8.323    
    SLICE_X5Y137         FDRE (Setup_fdre_C_D)        0.029     8.352    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.352    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.890ns (18.535%)  route 3.912ns (81.465%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.668     3.964    display/vcount[9]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  display/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X4Y138         FDRE (Setup_fdre_C_R)       -0.429     7.878    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -3.964    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.890ns (18.552%)  route 3.907ns (81.448%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.663     3.959    display/vcount[9]_i_1_n_0
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X5Y138         FDRE (Setup_fdre_C_R)       -0.429     7.878    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.890ns (18.552%)  route 3.907ns (81.448%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.663     3.959    display/vcount[9]_i_1_n_0
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X5Y138         FDRE (Setup_fdre_C_R)       -0.429     7.878    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.890ns (18.552%)  route 3.907ns (81.448%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.663     3.959    display/vcount[9]_i_1_n_0
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X5Y138         FDRE (Setup_fdre_C_R)       -0.429     7.878    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.850%)  route 3.594ns (80.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.350     3.645    display/vcount[9]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[2]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.524     7.783    display/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.850%)  route 3.594ns (80.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.350     3.645    display/vcount[9]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[3]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.524     7.783    display/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.850%)  route 3.594ns (80.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.350     3.645    display/vcount[9]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.524     7.783    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.850%)  route 3.594ns (80.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.350     3.645    display/vcount[9]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.524     7.783    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.850%)  route 3.594ns (80.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.350     3.645    display/vcount[9]_i_1_n_0
    SLICE_X7Y138         FDRE                                         r  display/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X7Y138         FDRE                                         r  display/vcount_reg[1]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X7Y138         FDRE (Setup_fdre_C_R)       -0.429     7.878    display/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  4.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.254%)  route 0.183ns (46.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.183    -0.224    display/hcount_reg_n_0_[2]
    SLICE_X2Y134         LUT6 (Prop_lut6_I0_O)        0.045    -0.179 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    display/hcount[5]_i_1_n_0
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.865    -0.808    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.208    -0.348    
    SLICE_X2Y134         FDRE (Hold_fdre_C_D)         0.120    -0.228    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.221    display/hcount_reg_n_0_[2]
    SLICE_X2Y133         LUT5 (Prop_lut5_I3_O)        0.043    -0.178 r  display/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    display/hcount[4]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864    -0.809    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[4]/C
                         clock pessimism              0.238    -0.571    
                         clock uncertainty            0.208    -0.363    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.133    -0.230    display/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (50.054%)  route 0.183ns (49.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X5Y135         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  display/vcount_reg[0]/Q
                         net (fo=13, routed)          0.183    -0.248    display/vcount_reg_n_0_[0]
    SLICE_X5Y135         LUT2 (Prop_lut2_I1_O)        0.042    -0.206 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    display/vcount[0]_i_1_n_0
    SLICE_X5Y135         FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.862    -0.810    display/clk_out1
    SLICE_X5Y135         FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.239    -0.571    
                         clock uncertainty            0.208    -0.363    
    SLICE_X5Y135         FDRE (Hold_fdre_C_D)         0.105    -0.258    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.221    display/hcount_reg_n_0_[2]
    SLICE_X2Y133         LUT4 (Prop_lut4_I0_O)        0.043    -0.178 r  display/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    display/hcount[3]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864    -0.809    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[3]/C
                         clock pessimism              0.238    -0.571    
                         clock uncertainty            0.208    -0.363    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.131    -0.232    display/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.592    -0.572    display/clk_out1
    SLICE_X2Y132         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.408 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.175    -0.233    display/hcount_reg_n_0_[0]
    SLICE_X2Y132         LUT1 (Prop_lut1_I0_O)        0.045    -0.188 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    display/hcount[0]
    SLICE_X2Y132         FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.863    -0.810    display/clk_out1
    SLICE_X2Y132         FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.238    -0.572    
                         clock uncertainty            0.208    -0.364    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.120    -0.244    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.221    display/hcount_reg_n_0_[2]
    SLICE_X2Y133         LUT3 (Prop_lut3_I2_O)        0.045    -0.176 r  display/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    display/hcount[2]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864    -0.809    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/C
                         clock pessimism              0.238    -0.571    
                         clock uncertainty            0.208    -0.363    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.120    -0.243    display/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 display/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.569%)  route 0.189ns (47.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.594    -0.570    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  display/hcount_reg[5]/Q
                         net (fo=6, routed)           0.189    -0.218    display/hcount_reg_n_0_[5]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.045    -0.173 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    display/hcount[6]_i_1_n_0
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.865    -0.808    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.208    -0.362    
    SLICE_X2Y134         FDRE (Hold_fdre_C_D)         0.121    -0.241    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  display/vcount_reg[6]/Q
                         net (fo=6, routed)           0.199    -0.207    display/vcount_reg_n_0_[6]
    SLICE_X6Y138         LUT6 (Prop_lut6_I5_O)        0.045    -0.162 r  display/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    display/vcount[6]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.208    -0.361    
    SLICE_X6Y138         FDRE (Hold_fdre_C_D)         0.120    -0.241    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.243%)  route 0.208ns (52.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  display/vcount_reg[5]/Q
                         net (fo=12, routed)          0.208    -0.220    display/vcount_reg_n_0_[5]
    SLICE_X4Y138         LUT6 (Prop_lut6_I2_O)        0.045    -0.175 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.175    display/vcount[9]_i_2_n_0
    SLICE_X4Y138         FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.208    -0.348    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.091    -0.257    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.187ns (41.032%)  route 0.269ns (58.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X4Y135         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.269    -0.161    display/hcount_reg_n_0_[8]
    SLICE_X4Y135         LUT5 (Prop_lut5_I3_O)        0.046    -0.115 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    display/hcount[9]_i_1_n_0
    SLICE_X4Y135         FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.862    -0.810    display/clk_out1
    SLICE_X4Y135         FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.239    -0.571    
                         clock uncertainty            0.208    -0.363    
    SLICE_X4Y135         FDRE (Hold_fdre_C_D)         0.107    -0.256    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 4.376ns (53.428%)  route 3.814ns (46.572%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 7.955 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.699    -0.841    display/clk_out1
    SLICE_X6Y132         FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.518    -0.323 f  display/curr_y_reg[4]/Q
                         net (fo=11, routed)          0.990     0.667    display/R_pix_r_reg[3]_7[3]
    SLICE_X6Y133         LUT3 (Prop_lut3_I0_O)        0.150     0.817 r  display/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.490     1.307    display/R_pix_r_reg[3]_15[1]
    SLICE_X6Y133         LUT4 (Prop_lut4_I3_O)        0.328     1.635 r  display/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.635    draw_mod/curr_y_reg[7][1]
    SLICE_X6Y133         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.168 r  draw_mod/cells1_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.168    draw_mod/cells1_inferred__0/i___0_carry__0_n_0
    SLICE_X6Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  draw_mod/cells1_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.285    draw_mod/cells1_inferred__0/i___0_carry__1_n_0
    SLICE_X6Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.504 r  draw_mod/cells1_inferred__0/i___0_carry__2/O[0]
                         net (fo=11, routed)          0.838     3.341    draw_mod/R_pix_r_reg[3]_3[0]
    SLICE_X6Y136         LUT4 (Prop_lut4_I1_O)        0.295     3.636 r  draw_mod/i___30_carry_i_6/O
                         net (fo=1, routed)           0.000     3.636    draw_mod/i___30_carry_i_6_n_0
    SLICE_X6Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.169 r  draw_mod/cells1_inferred__0/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000     4.169    draw_mod/cells1_inferred__0/i___30_carry_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.388 r  draw_mod/cells1_inferred__0/i___30_carry__0/O[0]
                         net (fo=3, routed)           0.593     4.982    display/curr_y_reg[8]_2[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I1_O)        0.295     5.277 r  display/i___49_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.277    draw_mod/curr_y_reg[7]_1[3]
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.678 r  draw_mod/cells1_inferred__0/i___49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.678    draw_mod/cells1_inferred__0/i___49_carry__0_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.949 r  draw_mod/cells1_inferred__0/i___49_carry__1/CO[0]
                         net (fo=2, routed)           0.471     6.419    draw_mod/cells1_inferred__0/i___49_carry__1_n_3
    SLICE_X5Y137         LUT6 (Prop_lut6_I0_O)        0.373     6.792 r  draw_mod/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.433     7.225    draw_mod/R_pix_r[3]_i_6_n_0
    SLICE_X5Y137         LUT6 (Prop_lut6_I5_O)        0.124     7.349 r  draw_mod/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.349    display/curr_y_reg[9]_0
    SLICE_X5Y137         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.583     7.955    display/clk_out1
    SLICE_X5Y137         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.577     8.531    
                         clock uncertainty           -0.208     8.323    
    SLICE_X5Y137         FDRE (Setup_fdre_C_D)        0.029     8.352    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.352    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.890ns (18.535%)  route 3.912ns (81.465%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.668     3.964    display/vcount[9]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  display/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X4Y138         FDRE (Setup_fdre_C_R)       -0.429     7.878    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -3.964    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.890ns (18.552%)  route 3.907ns (81.448%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.663     3.959    display/vcount[9]_i_1_n_0
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X5Y138         FDRE (Setup_fdre_C_R)       -0.429     7.878    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.890ns (18.552%)  route 3.907ns (81.448%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.663     3.959    display/vcount[9]_i_1_n_0
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X5Y138         FDRE (Setup_fdre_C_R)       -0.429     7.878    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.890ns (18.552%)  route 3.907ns (81.448%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.663     3.959    display/vcount[9]_i_1_n_0
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X5Y138         FDRE (Setup_fdre_C_R)       -0.429     7.878    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.850%)  route 3.594ns (80.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.350     3.645    display/vcount[9]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[2]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.524     7.783    display/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.850%)  route 3.594ns (80.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.350     3.645    display/vcount[9]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[3]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.524     7.783    display/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.850%)  route 3.594ns (80.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.350     3.645    display/vcount[9]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.524     7.783    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.850%)  route 3.594ns (80.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.350     3.645    display/vcount[9]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.524     7.783    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.850%)  route 3.594ns (80.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 7.956 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.702    -0.838    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           1.430     1.110    display/hcount_reg_n_0_[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.863     2.097    display/hcount[10]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.221 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.951     3.172    display/vcount[9]_i_4_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.350     3.645    display/vcount[9]_i_1_n_0
    SLICE_X7Y138         FDRE                                         r  display/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.584     7.956    display/clk_out1
    SLICE_X7Y138         FDRE                                         r  display/vcount_reg[1]/C
                         clock pessimism              0.560     8.515    
                         clock uncertainty           -0.208     8.307    
    SLICE_X7Y138         FDRE (Setup_fdre_C_R)       -0.429     7.878    display/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  4.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.254%)  route 0.183ns (46.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.183    -0.224    display/hcount_reg_n_0_[2]
    SLICE_X2Y134         LUT6 (Prop_lut6_I0_O)        0.045    -0.179 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    display/hcount[5]_i_1_n_0
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.865    -0.808    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.208    -0.348    
    SLICE_X2Y134         FDRE (Hold_fdre_C_D)         0.120    -0.228    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.221    display/hcount_reg_n_0_[2]
    SLICE_X2Y133         LUT5 (Prop_lut5_I3_O)        0.043    -0.178 r  display/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    display/hcount[4]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864    -0.809    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[4]/C
                         clock pessimism              0.238    -0.571    
                         clock uncertainty            0.208    -0.363    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.133    -0.230    display/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (50.054%)  route 0.183ns (49.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X5Y135         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  display/vcount_reg[0]/Q
                         net (fo=13, routed)          0.183    -0.248    display/vcount_reg_n_0_[0]
    SLICE_X5Y135         LUT2 (Prop_lut2_I1_O)        0.042    -0.206 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    display/vcount[0]_i_1_n_0
    SLICE_X5Y135         FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.862    -0.810    display/clk_out1
    SLICE_X5Y135         FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.239    -0.571    
                         clock uncertainty            0.208    -0.363    
    SLICE_X5Y135         FDRE (Hold_fdre_C_D)         0.105    -0.258    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.221    display/hcount_reg_n_0_[2]
    SLICE_X2Y133         LUT4 (Prop_lut4_I0_O)        0.043    -0.178 r  display/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    display/hcount[3]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864    -0.809    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[3]/C
                         clock pessimism              0.238    -0.571    
                         clock uncertainty            0.208    -0.363    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.131    -0.232    display/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.592    -0.572    display/clk_out1
    SLICE_X2Y132         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.408 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.175    -0.233    display/hcount_reg_n_0_[0]
    SLICE_X2Y132         LUT1 (Prop_lut1_I0_O)        0.045    -0.188 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    display/hcount[0]
    SLICE_X2Y132         FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.863    -0.810    display/clk_out1
    SLICE_X2Y132         FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.238    -0.572    
                         clock uncertainty            0.208    -0.364    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.120    -0.244    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.186    -0.221    display/hcount_reg_n_0_[2]
    SLICE_X2Y133         LUT3 (Prop_lut3_I2_O)        0.045    -0.176 r  display/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    display/hcount[2]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864    -0.809    display/clk_out1
    SLICE_X2Y133         FDRE                                         r  display/hcount_reg[2]/C
                         clock pessimism              0.238    -0.571    
                         clock uncertainty            0.208    -0.363    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.120    -0.243    display/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 display/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.569%)  route 0.189ns (47.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.594    -0.570    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  display/hcount_reg[5]/Q
                         net (fo=6, routed)           0.189    -0.218    display/hcount_reg_n_0_[5]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.045    -0.173 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    display/hcount[6]_i_1_n_0
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.865    -0.808    display/clk_out1
    SLICE_X2Y134         FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.208    -0.362    
    SLICE_X2Y134         FDRE (Hold_fdre_C_D)         0.121    -0.241    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  display/vcount_reg[6]/Q
                         net (fo=6, routed)           0.199    -0.207    display/vcount_reg_n_0_[6]
    SLICE_X6Y138         LUT6 (Prop_lut6_I5_O)        0.045    -0.162 r  display/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    display/vcount[6]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X6Y138         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.208    -0.361    
    SLICE_X6Y138         FDRE (Hold_fdre_C_D)         0.120    -0.241    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.243%)  route 0.208ns (52.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X5Y138         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  display/vcount_reg[5]/Q
                         net (fo=12, routed)          0.208    -0.220    display/vcount_reg_n_0_[5]
    SLICE_X4Y138         LUT6 (Prop_lut6_I2_O)        0.045    -0.175 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.175    display/vcount[9]_i_2_n_0
    SLICE_X4Y138         FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.208    -0.348    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.091    -0.257    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.187ns (41.032%)  route 0.269ns (58.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.593    -0.571    display/clk_out1
    SLICE_X4Y135         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.269    -0.161    display/hcount_reg_n_0_[8]
    SLICE_X4Y135         LUT5 (Prop_lut5_I3_O)        0.046    -0.115 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    display/hcount[9]_i_1_n_0
    SLICE_X4Y135         FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.862    -0.810    display/clk_out1
    SLICE_X4Y135         FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.239    -0.571    
                         clock uncertainty            0.208    -0.363    
    SLICE_X4Y135         FDRE (Hold_fdre_C_D)         0.107    -0.256    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.140    





