{"Source Block": ["hdl/library/jesd204/jesd204_tx_static_config/jesd204_ilas_cfg_static.v@108:136@HdlStmFor", "\ngenerate\ngenvar i;\ngenvar j;\n\nfor (i = 0; i < NUM_LANES; i = i + 1) begin: gen_lane\n  for(j = 0; j < 4; j = j + 1) begin : gen_word\n    always @(*) begin\n      ilas_lane_mem[i][j] = ilas_mem[j];\n      case(j)\n        1: ilas_lane_mem[i][j][4:0] = i;\n        3: ilas_lane_mem[i][j][31:24] = ilas_mem[3][31:24] + i;\n      endcase\n    end\n  end\n\n  always @(posedge clk) begin\n    if (ilas_config_rd == 1'b1) begin\n      if(DATA_PATH_WIDTH == 4) begin\n        ilas_config_data[i*32+31:i*32] <= ilas_lane_mem[i][ilas_config_addr];\n      end else begin\n        ilas_config_data[i*64+63:i*64] <= {ilas_lane_mem[i][{ilas_config_addr[0], 1'b1}], ilas_lane_mem[i][{ilas_config_addr[0], 1'b0}]};\n      end\n    end\n  end\nend\nendgenerate\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[113, "for (i = 0; i < NUM_LANES; i = i + 1) begin: gen_lane\n"], [114, "  for(j = 0; j < 4; j = j + 1) begin : gen_word\n"], [115, "    always @(*) begin\n"], [116, "      ilas_lane_mem[i][j] = ilas_mem[j];\n"], [117, "      case(j)\n"], [118, "        1: ilas_lane_mem[i][j][4:0] = i;\n"], [119, "        3: ilas_lane_mem[i][j][31:24] = ilas_mem[3][31:24] + i;\n"], [120, "      endcase\n"], [122, "  end\n"], [124, "  always @(posedge clk) begin\n"], [125, "    if (ilas_config_rd == 1'b1) begin\n"], [126, "      if(DATA_PATH_WIDTH == 4) begin\n"], [127, "        ilas_config_data[i*32+31:i*32] <= ilas_lane_mem[i][ilas_config_addr];\n"], [128, "      end else begin\n"], [129, "        ilas_config_data[i*64+63:i*64] <= {ilas_lane_mem[i][{ilas_config_addr[0], 1'b1}], ilas_lane_mem[i][{ilas_config_addr[0], 1'b0}]};\n"], [133, "end\n"]], "Add": [[120, "  for (i = 0; i < NUM_LANES; i = i + 1) begin: gen_lane\n"], [120, "    for(j = 0; j < 4; j = j + 1) begin : gen_word\n"], [120, "      always @(*) begin\n"], [120, "        ilas_lane_mem[i][j] = ilas_mem[j];\n"], [120, "        case(j)\n"], [120, "          1: ilas_lane_mem[i][j][4:0] = i;\n"], [120, "          3: ilas_lane_mem[i][j][31:24] = ilas_mem[3][31:24] + i;\n"], [120, "        endcase\n"], [120, "      end\n"], [129, "    always @(posedge clk) begin\n"], [129, "      if (ilas_config_rd == 1'b1) begin\n"], [129, "        if(DATA_PATH_WIDTH == 4) begin\n"], [129, "          ilas_config_data[i*32+31:i*32] <= ilas_lane_mem[i][ilas_config_addr];\n"], [129, "        end else begin\n"], [129, "          ilas_config_data[i*64+63:i*64] <= {ilas_lane_mem[i][{ilas_config_addr[0], 1'b1}], ilas_lane_mem[i][{ilas_config_addr[0], 1'b0}]};\n"], [129, "        end\n"]]}}