-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
-- Date        : Sun Dec 14 22:04:15 2025
-- Host        : EMBKSM running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ ZModem_top_Constant_Inputs_0_0_sim_netlist.vhdl
-- Design      : ZModem_top_Constant_Inputs_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    key : out STD_LOGIC_VECTOR ( 127 downto 0 );
    fcw : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "ZModem_top_Constant_Inputs_0_0,Constant_Inputs,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Constant_Inputs,Vivado 2025.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  fcw(31) <= \<const0>\;
  fcw(30) <= \<const0>\;
  fcw(29) <= \<const0>\;
  fcw(28) <= \<const0>\;
  fcw(27) <= \<const0>\;
  fcw(26) <= \<const1>\;
  fcw(25) <= \<const0>\;
  fcw(24) <= \<const0>\;
  fcw(23) <= \<const0>\;
  fcw(22) <= \<const0>\;
  fcw(21) <= \<const0>\;
  fcw(20) <= \<const1>\;
  fcw(19) <= \<const1>\;
  fcw(18) <= \<const0>\;
  fcw(17) <= \<const0>\;
  fcw(16) <= \<const0>\;
  fcw(15) <= \<const1>\;
  fcw(14) <= \<const0>\;
  fcw(13) <= \<const0>\;
  fcw(12) <= \<const1>\;
  fcw(11) <= \<const0>\;
  fcw(10) <= \<const0>\;
  fcw(9) <= \<const1>\;
  fcw(8) <= \<const1>\;
  fcw(7) <= \<const0>\;
  fcw(6) <= \<const1>\;
  fcw(5) <= \<const1>\;
  fcw(4) <= \<const1>\;
  fcw(3) <= \<const0>\;
  fcw(2) <= \<const1>\;
  fcw(1) <= \<const0>\;
  fcw(0) <= \<const1>\;
  key(127) <= \<const0>\;
  key(126) <= \<const0>\;
  key(125) <= \<const0>\;
  key(124) <= \<const0>\;
  key(123) <= \<const0>\;
  key(122) <= \<const0>\;
  key(121) <= \<const0>\;
  key(120) <= \<const0>\;
  key(119) <= \<const0>\;
  key(118) <= \<const0>\;
  key(117) <= \<const0>\;
  key(116) <= \<const0>\;
  key(115) <= \<const0>\;
  key(114) <= \<const0>\;
  key(113) <= \<const0>\;
  key(112) <= \<const1>\;
  key(111) <= \<const0>\;
  key(110) <= \<const0>\;
  key(109) <= \<const0>\;
  key(108) <= \<const0>\;
  key(107) <= \<const0>\;
  key(106) <= \<const0>\;
  key(105) <= \<const1>\;
  key(104) <= \<const0>\;
  key(103) <= \<const0>\;
  key(102) <= \<const0>\;
  key(101) <= \<const0>\;
  key(100) <= \<const0>\;
  key(99) <= \<const0>\;
  key(98) <= \<const0>\;
  key(97) <= \<const1>\;
  key(96) <= \<const1>\;
  key(95) <= \<const0>\;
  key(94) <= \<const0>\;
  key(93) <= \<const0>\;
  key(92) <= \<const0>\;
  key(91) <= \<const0>\;
  key(90) <= \<const1>\;
  key(89) <= \<const0>\;
  key(88) <= \<const0>\;
  key(87) <= \<const0>\;
  key(86) <= \<const0>\;
  key(85) <= \<const0>\;
  key(84) <= \<const0>\;
  key(83) <= \<const0>\;
  key(82) <= \<const1>\;
  key(81) <= \<const0>\;
  key(80) <= \<const1>\;
  key(79) <= \<const0>\;
  key(78) <= \<const0>\;
  key(77) <= \<const0>\;
  key(76) <= \<const0>\;
  key(75) <= \<const0>\;
  key(74) <= \<const1>\;
  key(73) <= \<const1>\;
  key(72) <= \<const0>\;
  key(71) <= \<const0>\;
  key(70) <= \<const0>\;
  key(69) <= \<const0>\;
  key(68) <= \<const0>\;
  key(67) <= \<const0>\;
  key(66) <= \<const1>\;
  key(65) <= \<const1>\;
  key(64) <= \<const1>\;
  key(63) <= \<const0>\;
  key(62) <= \<const0>\;
  key(61) <= \<const0>\;
  key(60) <= \<const0>\;
  key(59) <= \<const1>\;
  key(58) <= \<const0>\;
  key(57) <= \<const0>\;
  key(56) <= \<const0>\;
  key(55) <= \<const0>\;
  key(54) <= \<const0>\;
  key(53) <= \<const0>\;
  key(52) <= \<const0>\;
  key(51) <= \<const1>\;
  key(50) <= \<const0>\;
  key(49) <= \<const0>\;
  key(48) <= \<const1>\;
  key(47) <= \<const0>\;
  key(46) <= \<const0>\;
  key(45) <= \<const0>\;
  key(44) <= \<const0>\;
  key(43) <= \<const1>\;
  key(42) <= \<const0>\;
  key(41) <= \<const1>\;
  key(40) <= \<const0>\;
  key(39) <= \<const0>\;
  key(38) <= \<const0>\;
  key(37) <= \<const0>\;
  key(36) <= \<const0>\;
  key(35) <= \<const1>\;
  key(34) <= \<const0>\;
  key(33) <= \<const1>\;
  key(32) <= \<const1>\;
  key(31) <= \<const0>\;
  key(30) <= \<const0>\;
  key(29) <= \<const0>\;
  key(28) <= \<const0>\;
  key(27) <= \<const1>\;
  key(26) <= \<const1>\;
  key(25) <= \<const0>\;
  key(24) <= \<const0>\;
  key(23) <= \<const0>\;
  key(22) <= \<const0>\;
  key(21) <= \<const0>\;
  key(20) <= \<const0>\;
  key(19) <= \<const1>\;
  key(18) <= \<const1>\;
  key(17) <= \<const0>\;
  key(16) <= \<const1>\;
  key(15) <= \<const0>\;
  key(14) <= \<const0>\;
  key(13) <= \<const0>\;
  key(12) <= \<const0>\;
  key(11) <= \<const1>\;
  key(10) <= \<const1>\;
  key(9) <= \<const1>\;
  key(8) <= \<const0>\;
  key(7) <= \<const0>\;
  key(6) <= \<const0>\;
  key(5) <= \<const0>\;
  key(4) <= \<const0>\;
  key(3) <= \<const1>\;
  key(2) <= \<const1>\;
  key(1) <= \<const1>\;
  key(0) <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
