Active-HDL 11.1.262.7351 2022-02-10 19:17:19

Elaboration top modules:
VHDL Configuration            testbench_for_kaskada_liczaca


------------------------------------------------------------------------------------------------------
Entity             | Architecture    | Library | Info | Compiler Version        | Compilation Options
------------------------------------------------------------------------------------------------------
kaskada_liczaca_TB | TB_ARCHITECTURE | TOP     |      | 11.1.262.7351 (Windows) | -O3
kaskada_liczaca    | kaskada_liczaca | TOP     |      | 11.1.262.7351 (Windows) | -O3
------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------
VHDL Configuration                   | Library | Info | Compiler Version        | Compilation Options
------------------------------------------------------------------------------------------------------
testbench_for_kaskada_liczaca        | TOP     |      |                         | <unavailable>
------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------
VHDL Package                         | Library | Info | Compiler Version        | Compilation Options
------------------------------------------------------------------------------------------------------
standard                             | std     |      |                         | <unavailable>
TEXTIO                               | std     |      |                         | <unavailable>
std_logic_1164                       | ieee    |      |                         | <unavailable>
std_logic_arith                      | ieee    |      |                         | <unavailable>
STD_LOGIC_UNSIGNED                   | ieee    |      |                         | <unavailable>
------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------
Library                              | Comment
------------------------------------------------------------------------------------------------------
ieee                                 | Standard IEEE packages library
std                                  | Standard VHDL library
TOP                                  | None
------------------------------------------------------------------------------------------------------


Simulation Options: asim +access +r TESTBENCH_FOR_kaskada_liczaca


The performance of simulation is reduced. Version Student Edition
