Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 05d58d3f71d0414e901b70346eaebde3 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_level_behav xil_defaultlib.top_level -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(1,9,1,5,1,1,1,4,1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.simple_counter [simple_counter_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=50.0...]
Compiling architecture mmcme2_base_v of entity unisim.MMCME2_BASE [\MMCME2_BASE(clkfbout_mult_f=50....]
Compiling architecture pll_base_v of entity unisim.PLL_BASE [\PLL_BASE(clkfbout_mult=50,clkin...]
Compiling architecture behavioral of entity xil_defaultlib.top_level
Built simulation snapshot top_level_behav
