Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:17:32 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postroute_timing_max.rpt
| Design       : diffeq_paj_convert
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 5.041ns (67.984%)  route 2.374ns (32.016%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 9.564 - 7.500 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.673ns (routing 0.609ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.556ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, routed)         1.673     2.620    temp__0/temp/CLK
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     2.832 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     2.832    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     2.950 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     2.950    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.597 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     3.597    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_M_DATA_INST/U[25]
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.656 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     3.656    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.196 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.196    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.272 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     4.291    temp__1/temp/PCIN[47]
    DSP48E2_X7Y65                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[47]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     4.680 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.680    temp__1/temp/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y65                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[0]
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     4.835 r  temp__1/temp/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.425     5.260    n_105_temp__1/temp
    SLICE_X48Y164                                                     r  u_var2_i_22__0/DI[1]
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.173     5.433 r  u_var2_i_22__0/O[2]
                         net (fo=6, routed)           0.194     5.627    in[18]
    SLICE_X48Y162                                                     r  u_var2_i_34/I0
    SLICE_X48Y162        LUT2 (Prop_LUT2_I0_O)        0.155     5.782 r  u_var2_i_34/O
                         net (fo=1, routed)           0.001     5.783    n_0_u_var2_i_34
    SLICE_X48Y162                                                     r  u_var2_i_3/S[4]
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[4]_O[6])
                                                      0.245     6.028 f  u_var2_i_3/O[6]
                         net (fo=1, routed)           0.454     6.482    u_var2/u_var2/B[5]
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_A_B_DATA_INST/B[5]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.196     6.678 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     6.678    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2_DATA[5]
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     6.757 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     6.757    u_var2/u_var2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_MULTIPLIER_INST/B2B1[5]
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[6])
                                                      0.518     7.275 f  u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, routed)           0.000     7.275    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_M_DATA_INST/V[6]
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.375 r  u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, routed)           0.000     7.375    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_ALU_INST/V_DATA[6]
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     7.912 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     7.912    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_OUTPUT_INST/ALU_OUT[6]
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     7.983 r  u_var2/u_var2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.404     8.387    n_99_u_var2/u_var2
    SLICE_X46Y163                                                     r  u_var[31]_i_38/I1
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.422 r  u_var[31]_i_38/O
                         net (fo=1, routed)           0.000     8.422    n_0_u_var[31]_i_38
    SLICE_X46Y163                                                     r  u_var_reg[31]_i_20/S[7]
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.600 r  u_var_reg[31]_i_20/CO[7]
                         net (fo=1, routed)           0.000     8.600    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164                                                     r  u_var_reg[31]_i_18/CI
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     8.734 f  u_var_reg[31]_i_18/O[1]
                         net (fo=3, routed)           0.179     8.913    n_14_u_var_reg[31]_i_18
    SLICE_X44Y164                                                     f  u_var[31]_i_7/I0
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.132     9.045 r  u_var[31]_i_7/O
                         net (fo=1, routed)           0.217     9.262    n_0_u_var[31]_i_7
    SLICE_X44Y163                                                     r  u_var_reg[31]_i_2/DI[2]
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[2]_O[4])
                                                      0.230     9.492 r  u_var_reg[31]_i_2/O[4]
                         net (fo=1, routed)           0.224     9.716    u_var0[28]
    SLICE_X44Y165                                                     r  u_var[28]_i_1/I0
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.062     9.778 r  u_var[28]_i_1/O
                         net (fo=2, routed)           0.257    10.035    temp/temp/B[11]
    DSP48E2_X6Y66        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
    G9                                                0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     7.745    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.745 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     8.013    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.072 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, routed)         1.492     9.564    temp/temp/CLK
    DSP48E2_X6Y66                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.470    10.034    
                         clock uncertainty           -0.035     9.998    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[11])
                                                     -0.293     9.705    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.705    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.309ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 5.053ns (67.798%)  route 2.400ns (32.202%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 9.564 - 7.500 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.673ns (routing 0.609ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.556ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, routed)         1.673     2.620    temp__0/temp/CLK
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     2.832 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     2.832    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     2.950 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     2.950    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.597 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     3.597    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_M_DATA_INST/U[25]
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.656 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     3.656    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.196 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.196    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.272 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     4.291    temp__1/temp/PCIN[47]
    DSP48E2_X7Y65                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[47]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     4.680 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.680    temp__1/temp/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y65                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[0]
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     4.835 r  temp__1/temp/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.425     5.260    n_105_temp__1/temp
    SLICE_X48Y164                                                     r  u_var2_i_22__0/DI[1]
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.173     5.433 r  u_var2_i_22__0/O[2]
                         net (fo=6, routed)           0.194     5.627    in[18]
    SLICE_X48Y162                                                     r  u_var2_i_34/I0
    SLICE_X48Y162        LUT2 (Prop_LUT2_I0_O)        0.155     5.782 r  u_var2_i_34/O
                         net (fo=1, routed)           0.001     5.783    n_0_u_var2_i_34
    SLICE_X48Y162                                                     r  u_var2_i_3/S[4]
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[4]_O[6])
                                                      0.245     6.028 f  u_var2_i_3/O[6]
                         net (fo=1, routed)           0.454     6.482    u_var2/u_var2/B[5]
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_A_B_DATA_INST/B[5]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.196     6.678 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     6.678    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2_DATA[5]
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     6.757 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     6.757    u_var2/u_var2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_MULTIPLIER_INST/B2B1[5]
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[6])
                                                      0.518     7.275 f  u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, routed)           0.000     7.275    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_M_DATA_INST/V[6]
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.375 r  u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, routed)           0.000     7.375    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_ALU_INST/V_DATA[6]
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     7.912 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     7.912    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_OUTPUT_INST/ALU_OUT[6]
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     7.983 r  u_var2/u_var2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.404     8.387    n_99_u_var2/u_var2
    SLICE_X46Y163                                                     r  u_var[31]_i_38/I1
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.422 r  u_var[31]_i_38/O
                         net (fo=1, routed)           0.000     8.422    n_0_u_var[31]_i_38
    SLICE_X46Y163                                                     r  u_var_reg[31]_i_20/S[7]
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.600 r  u_var_reg[31]_i_20/CO[7]
                         net (fo=1, routed)           0.000     8.600    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164                                                     r  u_var_reg[31]_i_18/CI
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     8.734 f  u_var_reg[31]_i_18/O[1]
                         net (fo=3, routed)           0.179     8.913    n_14_u_var_reg[31]_i_18
    SLICE_X44Y164                                                     f  u_var[31]_i_7/I0
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.132     9.045 r  u_var[31]_i_7/O
                         net (fo=1, routed)           0.217     9.262    n_0_u_var[31]_i_7
    SLICE_X44Y163                                                     r  u_var_reg[31]_i_2/DI[2]
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[2]_O[7])
                                                      0.269     9.531 r  u_var_reg[31]_i_2/O[7]
                         net (fo=1, routed)           0.235     9.766    u_var0[31]
    SLICE_X43Y165                                                     r  u_var[31]_i_1/I0
    SLICE_X43Y165        LUT3 (Prop_LUT3_I0_O)        0.035     9.801 r  u_var[31]_i_1/O
                         net (fo=2, routed)           0.272    10.073    temp/temp/B[14]
    DSP48E2_X6Y66        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
    G9                                                0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     7.745    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.745 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     8.013    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.072 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, routed)         1.492     9.564    temp/temp/CLK
    DSP48E2_X6Y66                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.470    10.034    
                         clock uncertainty           -0.035     9.998    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[14])
                                                     -0.235     9.763    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.763    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                 -0.309    

Slack (VIOLATED) :        -0.272ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.360ns  (logic 4.927ns (66.943%)  route 2.433ns (33.057%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 9.564 - 7.500 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.673ns (routing 0.609ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.556ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, routed)         1.673     2.620    temp__0/temp/CLK
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.207     2.827 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.827    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     2.924 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     2.924    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[11]
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.574 f  temp__0/temp/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     3.574    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_M_DATA_INST/U[19]
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.632 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     3.632    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[19]
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.189 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.189    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[19]
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.260 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
                         net (fo=1, routed)           0.002     4.262    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[2])
                                                      0.480     4.742 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     4.742    temp__1/temp/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y65                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[2]
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     4.846 r  temp__1/temp/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.422     5.268    n_103_temp__1/temp
    SLICE_X48Y164                                                     r  u_var2_i_22__0/DI[3]
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     5.583 r  u_var2_i_22__0/CO[7]
                         net (fo=1, routed)           0.000     5.583    n_0_u_var2_i_22__0
    SLICE_X48Y165                                                     r  u_var2_i_21__0/CI
    SLICE_X48Y165        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.688 r  u_var2_i_21__0/O[0]
                         net (fo=6, routed)           0.194     5.882    in[24]
    SLICE_X48Y163                                                     r  u_var2_i_30/I1
    SLICE_X48Y163        LUT2 (Prop_LUT2_I1_O)        0.100     5.982 r  u_var2_i_30/O
                         net (fo=1, routed)           0.002     5.984    n_0_u_var2_i_30
    SLICE_X48Y163                                                     r  u_var2_i_2__0/S[0]
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_S[0]_O[2])
                                                      0.226     6.210 f  u_var2_i_2__0/O[2]
                         net (fo=1, routed)           0.476     6.686    u_var2/u_var2/B[9]
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_A_B_DATA_INST/B[9]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[9]_B2_DATA[9])
                                                      0.175     6.861 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     6.861    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2_DATA[9]
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[9]_B2B1[9])
                                                      0.059     6.920 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     6.920    u_var2/u_var2/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_MULTIPLIER_INST/B2B1[9]
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[9]_V[10])
                                                      0.537     7.457 f  u_var2/u_var2/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     7.457    u_var2/u_var2/DSP_MULTIPLIER.V<10>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_M_DATA_INST/V[10]
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[10]_V_DATA[10])
                                                      0.064     7.521 r  u_var2/u_var2/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     7.521    u_var2/u_var2/DSP_M_DATA.V_DATA<10>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_ALU_INST/V_DATA[10]
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[10]_ALU_OUT[10])
                                                      0.538     8.059 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     8.059    u_var2/u_var2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_OUTPUT_INST/ALU_OUT[10]
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[10]_P[10])
                                                      0.068     8.127 r  u_var2/u_var2/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.424     8.551    n_95_u_var2/u_var2
    SLICE_X46Y164                                                     r  u_var[31]_i_26/I1
    SLICE_X46Y164        LUT2 (Prop_LUT2_I1_O)        0.035     8.586 r  u_var[31]_i_26/O
                         net (fo=1, routed)           0.000     8.586    n_0_u_var[31]_i_26
    SLICE_X46Y164                                                     r  u_var_reg[31]_i_18/S[3]
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.224     8.810 f  u_var_reg[31]_i_18/O[4]
                         net (fo=3, routed)           0.193     9.003    n_11_u_var_reg[31]_i_18
    SLICE_X44Y164                                                     f  u_var[31]_i_4/I0
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.035     9.038 r  u_var[31]_i_4/O
                         net (fo=1, routed)           0.283     9.321    n_0_u_var[31]_i_4
    SLICE_X44Y163                                                     r  u_var_reg[31]_i_2/DI[5]
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.185     9.506 r  u_var_reg[31]_i_2/O[6]
                         net (fo=1, routed)           0.231     9.737    u_var0[30]
    SLICE_X43Y164                                                     r  u_var[30]_i_1/I0
    SLICE_X43Y164        LUT3 (Prop_LUT3_I0_O)        0.037     9.774 r  u_var[30]_i_1/O
                         net (fo=2, routed)           0.206     9.980    temp/temp/B[13]
    DSP48E2_X6Y66        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
    G9                                                0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     7.745    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.745 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     8.013    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.072 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, routed)         1.492     9.564    temp/temp/CLK
    DSP48E2_X6Y66                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.470    10.034    
                         clock uncertainty           -0.035     9.998    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[13])
                                                     -0.291     9.707    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.707    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                 -0.272    

Slack (VIOLATED) :        -0.206ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 5.045ns (69.185%)  route 2.247ns (30.815%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 9.564 - 7.500 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.673ns (routing 0.609ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.556ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, routed)         1.673     2.620    temp__0/temp/CLK
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     2.832 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     2.832    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     2.950 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     2.950    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.597 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     3.597    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_M_DATA_INST/U[25]
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.656 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     3.656    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.196 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.196    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.272 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     4.291    temp__1/temp/PCIN[47]
    DSP48E2_X7Y65                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[47]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     4.680 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.680    temp__1/temp/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y65                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[0]
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     4.835 r  temp__1/temp/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.425     5.260    n_105_temp__1/temp
    SLICE_X48Y164                                                     r  u_var2_i_22__0/DI[1]
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.173     5.433 r  u_var2_i_22__0/O[2]
                         net (fo=6, routed)           0.194     5.627    in[18]
    SLICE_X48Y162                                                     r  u_var2_i_34/I0
    SLICE_X48Y162        LUT2 (Prop_LUT2_I0_O)        0.155     5.782 r  u_var2_i_34/O
                         net (fo=1, routed)           0.001     5.783    n_0_u_var2_i_34
    SLICE_X48Y162                                                     r  u_var2_i_3/S[4]
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[4]_O[6])
                                                      0.245     6.028 f  u_var2_i_3/O[6]
                         net (fo=1, routed)           0.454     6.482    u_var2/u_var2/B[5]
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_A_B_DATA_INST/B[5]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.196     6.678 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     6.678    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2_DATA[5]
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     6.757 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     6.757    u_var2/u_var2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_MULTIPLIER_INST/B2B1[5]
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[6])
                                                      0.518     7.275 f  u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, routed)           0.000     7.275    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_M_DATA_INST/V[6]
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.375 r  u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, routed)           0.000     7.375    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_ALU_INST/V_DATA[6]
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     7.912 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     7.912    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_OUTPUT_INST/ALU_OUT[6]
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     7.983 r  u_var2/u_var2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.404     8.387    n_99_u_var2/u_var2
    SLICE_X46Y163                                                     r  u_var[31]_i_38/I1
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.422 r  u_var[31]_i_38/O
                         net (fo=1, routed)           0.000     8.422    n_0_u_var[31]_i_38
    SLICE_X46Y163                                                     r  u_var_reg[31]_i_20/S[7]
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.600 r  u_var_reg[31]_i_20/CO[7]
                         net (fo=1, routed)           0.000     8.600    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164                                                     r  u_var_reg[31]_i_18/CI
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     8.734 f  u_var_reg[31]_i_18/O[1]
                         net (fo=3, routed)           0.179     8.913    n_14_u_var_reg[31]_i_18
    SLICE_X44Y164                                                     f  u_var[31]_i_7/I0
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.132     9.045 r  u_var[31]_i_7/O
                         net (fo=1, routed)           0.217     9.262    n_0_u_var[31]_i_7
    SLICE_X44Y163                                                     r  u_var_reg[31]_i_2/DI[2]
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[2]_O[5])
                                                      0.260     9.522 r  u_var_reg[31]_i_2/O[5]
                         net (fo=1, routed)           0.174     9.696    u_var0[29]
    SLICE_X44Y166                                                     r  u_var[29]_i_1/I0
    SLICE_X44Y166        LUT3 (Prop_LUT3_I0_O)        0.036     9.732 r  u_var[29]_i_1/O
                         net (fo=2, routed)           0.180     9.912    temp/temp/B[12]
    DSP48E2_X6Y66        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
    G9                                                0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     7.745    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.745 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     8.013    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.072 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, routed)         1.492     9.564    temp/temp/CLK
    DSP48E2_X6Y66                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.470    10.034    
                         clock uncertainty           -0.035     9.998    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[12])
                                                     -0.293     9.705    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.705    
                         arrival time                          -9.912    
  -------------------------------------------------------------------
                         slack                                 -0.206    

Slack (VIOLATED) :        -0.137ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 4.941ns (67.750%)  route 2.352ns (32.250%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 9.564 - 7.500 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.673ns (routing 0.609ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.556ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, routed)         1.673     2.620    temp__0/temp/CLK
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     2.832 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     2.832    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     2.950 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     2.950    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.597 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     3.597    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_M_DATA_INST/U[25]
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.656 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     3.656    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.196 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.196    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.272 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     4.291    temp__1/temp/PCIN[47]
    DSP48E2_X7Y65                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[47]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     4.680 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.680    temp__1/temp/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y65                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[0]
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     4.835 r  temp__1/temp/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.425     5.260    n_105_temp__1/temp
    SLICE_X48Y164                                                     r  u_var2_i_22__0/DI[1]
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[1]_O[3])
                                                      0.200     5.460 r  u_var2_i_22__0/O[3]
                         net (fo=6, routed)           0.236     5.696    in[19]
    SLICE_X48Y162                                                     r  u_var2_i_35/I1
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.064     5.760 r  u_var2_i_35/O
                         net (fo=1, routed)           0.000     5.760    n_0_u_var2_i_35
    SLICE_X48Y162                                                     r  u_var2_i_3/S[3]
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.224     5.984 f  u_var2_i_3/O[4]
                         net (fo=1, routed)           0.324     6.308    u_var2/u_var2/B[3]
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_A_B_DATA_INST/B[3]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[3]_B2_DATA[3])
                                                      0.210     6.518 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     6.518    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2_DATA[3]
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[3]_B2B1[3])
                                                      0.077     6.595 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     6.595    u_var2/u_var2/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_MULTIPLIER_INST/B2B1[3]
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[3]_U[2])
                                                      0.497     7.092 f  u_var2/u_var2/DSP_MULTIPLIER_INST/U[2]
                         net (fo=1, routed)           0.000     7.092    u_var2/u_var2/DSP_MULTIPLIER.U<2>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_M_DATA_INST/U[2]
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_U[2]_U_DATA[2])
                                                      0.070     7.162 r  u_var2/u_var2/DSP_M_DATA_INST/U_DATA[2]
                         net (fo=1, routed)           0.000     7.162    u_var2/u_var2/DSP_M_DATA.U_DATA<2>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_ALU_INST/U_DATA[2]
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_U_DATA[2]_ALU_OUT[2])
                                                      0.493     7.655 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     7.655    u_var2/u_var2/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_OUTPUT_INST/ALU_OUT[2]
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     7.759 r  u_var2/u_var2/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.415     8.174    n_103_u_var2/u_var2
    SLICE_X46Y163                                                     r  u_var[31]_i_42/I1
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.209 r  u_var[31]_i_42/O
                         net (fo=1, routed)           0.000     8.209    n_0_u_var[31]_i_42
    SLICE_X46Y163                                                     r  u_var_reg[31]_i_20/S[3]
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[3]_O[5])
                                                      0.253     8.462 f  u_var_reg[31]_i_20/O[5]
                         net (fo=3, routed)           0.233     8.695    n_10_u_var_reg[31]_i_20
    SLICE_X45Y162                                                     f  u_var[23]_i_4/I0
    SLICE_X45Y162        LUT3 (Prop_LUT3_I0_O)        0.100     8.795 r  u_var[23]_i_4/O
                         net (fo=1, routed)           0.224     9.019    n_0_u_var[23]_i_4
    SLICE_X44Y162                                                     r  u_var_reg[23]_i_2/DI[6]
    SLICE_X44Y162        CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     9.180 r  u_var_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.000     9.180    n_0_u_var_reg[23]_i_2
    SLICE_X44Y163                                                     r  u_var_reg[31]_i_2/CI
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     9.314 r  u_var_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.168     9.482    u_var0[25]
    SLICE_X44Y165                                                     r  u_var[25]_i_1/I0
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.123     9.605 r  u_var[25]_i_1/O
                         net (fo=2, routed)           0.308     9.913    temp/temp/B[8]
    DSP48E2_X6Y66        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
    G9                                                0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     7.745    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.745 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     8.013    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.072 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, routed)         1.492     9.564    temp/temp/CLK
    DSP48E2_X6Y66                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.470    10.034    
                         clock uncertainty           -0.035     9.998    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[8])
                                                     -0.223     9.775    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.775    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                 -0.137    

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 4.987ns (68.758%)  route 2.266ns (31.242%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 9.564 - 7.500 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.673ns (routing 0.609ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.556ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, routed)         1.673     2.620    temp__0/temp/CLK
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     2.832 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     2.832    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     2.950 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     2.950    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.597 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     3.597    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_M_DATA_INST/U[25]
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.656 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     3.656    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.196 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.196    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.272 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     4.291    temp__1/temp/PCIN[47]
    DSP48E2_X7Y65                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[47]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     4.680 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.680    temp__1/temp/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y65                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[0]
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     4.835 r  temp__1/temp/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.425     5.260    n_105_temp__1/temp
    SLICE_X48Y164                                                     r  u_var2_i_22__0/DI[1]
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.173     5.433 r  u_var2_i_22__0/O[2]
                         net (fo=6, routed)           0.194     5.627    in[18]
    SLICE_X48Y162                                                     r  u_var2_i_34/I0
    SLICE_X48Y162        LUT2 (Prop_LUT2_I0_O)        0.155     5.782 r  u_var2_i_34/O
                         net (fo=1, routed)           0.001     5.783    n_0_u_var2_i_34
    SLICE_X48Y162                                                     r  u_var2_i_3/S[4]
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[4]_O[6])
                                                      0.245     6.028 f  u_var2_i_3/O[6]
                         net (fo=1, routed)           0.454     6.482    u_var2/u_var2/B[5]
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_A_B_DATA_INST/B[5]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.196     6.678 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     6.678    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2_DATA[5]
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     6.757 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     6.757    u_var2/u_var2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_MULTIPLIER_INST/B2B1[5]
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[6])
                                                      0.518     7.275 f  u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, routed)           0.000     7.275    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_M_DATA_INST/V[6]
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.375 r  u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, routed)           0.000     7.375    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_ALU_INST/V_DATA[6]
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     7.912 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     7.912    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_OUTPUT_INST/ALU_OUT[6]
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     7.983 r  u_var2/u_var2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.404     8.387    n_99_u_var2/u_var2
    SLICE_X46Y163                                                     r  u_var[31]_i_38/I1
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.422 r  u_var[31]_i_38/O
                         net (fo=1, routed)           0.000     8.422    n_0_u_var[31]_i_38
    SLICE_X46Y163                                                     r  u_var_reg[31]_i_20/S[7]
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.600 r  u_var_reg[31]_i_20/CO[7]
                         net (fo=1, routed)           0.000     8.600    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164                                                     r  u_var_reg[31]_i_18/CI
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     8.734 f  u_var_reg[31]_i_18/O[1]
                         net (fo=3, routed)           0.179     8.913    n_14_u_var_reg[31]_i_18
    SLICE_X44Y164                                                     f  u_var[31]_i_7/I0
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.132     9.045 r  u_var[31]_i_7/O
                         net (fo=1, routed)           0.217     9.262    n_0_u_var[31]_i_7
    SLICE_X44Y163                                                     r  u_var_reg[31]_i_2/DI[2]
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[2]_O[3])
                                                      0.176     9.438 r  u_var_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.171     9.609    u_var0[27]
    SLICE_X44Y165                                                     r  u_var[27]_i_1/I0
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.062     9.671 r  u_var[27]_i_1/O
                         net (fo=2, routed)           0.202     9.873    temp/temp/B[10]
    DSP48E2_X6Y66        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
    G9                                                0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     7.745    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.745 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     8.013    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.072 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, routed)         1.492     9.564    temp/temp/CLK
    DSP48E2_X6Y66                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.470    10.034    
                         clock uncertainty           -0.035     9.998    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[10])
                                                     -0.198     9.800    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.800    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.058ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 4.826ns (66.621%)  route 2.418ns (33.379%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 9.564 - 7.500 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.673ns (routing 0.609ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.556ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, routed)         1.673     2.620    temp__0/temp/CLK
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     2.832 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     2.832    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     2.950 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     2.950    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.597 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     3.597    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_M_DATA_INST/U[25]
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.656 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     3.656    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.196 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.196    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.272 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     4.291    temp__1/temp/PCIN[47]
    DSP48E2_X7Y65                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[47]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     4.680 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.680    temp__1/temp/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y65                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[0]
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     4.835 r  temp__1/temp/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.425     5.260    n_105_temp__1/temp
    SLICE_X48Y164                                                     r  u_var2_i_22__0/DI[1]
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[1]_O[3])
                                                      0.200     5.460 r  u_var2_i_22__0/O[3]
                         net (fo=6, routed)           0.236     5.696    in[19]
    SLICE_X48Y162                                                     r  u_var2_i_35/I1
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.064     5.760 r  u_var2_i_35/O
                         net (fo=1, routed)           0.000     5.760    n_0_u_var2_i_35
    SLICE_X48Y162                                                     r  u_var2_i_3/S[3]
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.224     5.984 f  u_var2_i_3/O[4]
                         net (fo=1, routed)           0.324     6.308    u_var2/u_var2/B[3]
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_A_B_DATA_INST/B[3]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[3]_B2_DATA[3])
                                                      0.210     6.518 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     6.518    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2_DATA[3]
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[3]_B2B1[3])
                                                      0.077     6.595 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     6.595    u_var2/u_var2/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_MULTIPLIER_INST/B2B1[3]
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[3]_U[2])
                                                      0.497     7.092 f  u_var2/u_var2/DSP_MULTIPLIER_INST/U[2]
                         net (fo=1, routed)           0.000     7.092    u_var2/u_var2/DSP_MULTIPLIER.U<2>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_M_DATA_INST/U[2]
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_U[2]_U_DATA[2])
                                                      0.070     7.162 r  u_var2/u_var2/DSP_M_DATA_INST/U_DATA[2]
                         net (fo=1, routed)           0.000     7.162    u_var2/u_var2/DSP_M_DATA.U_DATA<2>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_ALU_INST/U_DATA[2]
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_U_DATA[2]_ALU_OUT[2])
                                                      0.493     7.655 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     7.655    u_var2/u_var2/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_OUTPUT_INST/ALU_OUT[2]
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     7.759 r  u_var2/u_var2/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.415     8.174    n_103_u_var2/u_var2
    SLICE_X46Y163                                                     r  u_var[31]_i_42/I1
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.209 r  u_var[31]_i_42/O
                         net (fo=1, routed)           0.000     8.209    n_0_u_var[31]_i_42
    SLICE_X46Y163                                                     r  u_var_reg[31]_i_20/S[3]
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[3]_O[5])
                                                      0.253     8.462 f  u_var_reg[31]_i_20/O[5]
                         net (fo=3, routed)           0.233     8.695    n_10_u_var_reg[31]_i_20
    SLICE_X45Y162                                                     f  u_var[23]_i_4/I0
    SLICE_X45Y162        LUT3 (Prop_LUT3_I0_O)        0.100     8.795 r  u_var[23]_i_4/O
                         net (fo=1, routed)           0.224     9.019    n_0_u_var[23]_i_4
    SLICE_X44Y162                                                     r  u_var_reg[23]_i_2/DI[6]
    SLICE_X44Y162        CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     9.180 r  u_var_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.000     9.180    n_0_u_var_reg[23]_i_2
    SLICE_X44Y163                                                     r  u_var_reg[31]_i_2/CI
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     9.285 r  u_var_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.245     9.530    u_var0[24]
    SLICE_X42Y163                                                     r  u_var[24]_i_1/I0
    SLICE_X42Y163        LUT3 (Prop_LUT3_I0_O)        0.037     9.567 r  u_var[24]_i_1/O
                         net (fo=2, routed)           0.297     9.864    temp/temp/B[7]
    DSP48E2_X6Y66        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
    G9                                                0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     7.745    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.745 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     8.013    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.072 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, routed)         1.492     9.564    temp/temp/CLK
    DSP48E2_X6Y66                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.470    10.034    
                         clock uncertainty           -0.035     9.998    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[7])
                                                     -0.193     9.805    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.805    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                 -0.058    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 4.824ns (67.610%)  route 2.311ns (32.390%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 9.564 - 7.500 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.673ns (routing 0.609ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.556ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, routed)         1.673     2.620    temp__0/temp/CLK
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     2.832 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     2.832    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     2.950 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     2.950    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.597 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     3.597    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_M_DATA_INST/U[25]
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.656 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     3.656    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.196 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.196    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.272 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     4.291    temp__1/temp/PCIN[47]
    DSP48E2_X7Y65                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[47]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     4.680 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.680    temp__1/temp/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y65                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[0]
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     4.835 r  temp__1/temp/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.425     5.260    n_105_temp__1/temp
    SLICE_X48Y164                                                     r  u_var2_i_22__0/DI[1]
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.173     5.433 r  u_var2_i_22__0/O[2]
                         net (fo=6, routed)           0.194     5.627    in[18]
    SLICE_X48Y162                                                     r  u_var2_i_34/I0
    SLICE_X48Y162        LUT2 (Prop_LUT2_I0_O)        0.155     5.782 r  u_var2_i_34/O
                         net (fo=1, routed)           0.001     5.783    n_0_u_var2_i_34
    SLICE_X48Y162                                                     r  u_var2_i_3/S[4]
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[4]_O[6])
                                                      0.245     6.028 f  u_var2_i_3/O[6]
                         net (fo=1, routed)           0.454     6.482    u_var2/u_var2/B[5]
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_A_B_DATA_INST/B[5]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.196     6.678 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     6.678    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2_DATA[5]
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     6.757 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     6.757    u_var2/u_var2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_MULTIPLIER_INST/B2B1[5]
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[6])
                                                      0.518     7.275 f  u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, routed)           0.000     7.275    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_M_DATA_INST/V[6]
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.375 r  u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, routed)           0.000     7.375    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_ALU_INST/V_DATA[6]
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     7.912 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     7.912    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_OUTPUT_INST/ALU_OUT[6]
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     7.983 r  u_var2/u_var2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.404     8.387    n_99_u_var2/u_var2
    SLICE_X46Y163                                                     r  u_var[31]_i_38/I1
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.422 r  u_var[31]_i_38/O
                         net (fo=1, routed)           0.000     8.422    n_0_u_var[31]_i_38
    SLICE_X46Y163                                                     r  u_var_reg[31]_i_20/S[7]
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.600 r  u_var_reg[31]_i_20/CO[7]
                         net (fo=1, routed)           0.000     8.600    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164                                                     r  u_var_reg[31]_i_18/CI
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     8.705 f  u_var_reg[31]_i_18/O[0]
                         net (fo=3, routed)           0.236     8.941    n_15_u_var_reg[31]_i_18
    SLICE_X44Y164                                                     f  u_var[31]_i_8/I0
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.035     8.976 r  u_var[31]_i_8/O
                         net (fo=1, routed)           0.167     9.143    n_0_u_var[31]_i_8
    SLICE_X44Y163                                                     r  u_var_reg[31]_i_2/DI[1]
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.166     9.309 r  u_var_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.175     9.484    u_var0[26]
    SLICE_X44Y165                                                     r  u_var[26]_i_1/I0
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.035     9.519 r  u_var[26]_i_1/O
                         net (fo=2, routed)           0.236     9.755    temp/temp/B[9]
    DSP48E2_X6Y66        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
    G9                                                0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     7.745    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.745 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     8.013    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.072 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, routed)         1.492     9.564    temp/temp/CLK
    DSP48E2_X6Y66                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.470    10.034    
                         clock uncertainty           -0.035     9.998    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[9])
                                                     -0.207     9.791    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.791    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 4.850ns (68.814%)  route 2.198ns (31.186%))
  Logic Levels:           20  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 9.564 - 7.500 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.673ns (routing 0.609ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.556ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, routed)         1.673     2.620    temp__0/temp/CLK
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.190     2.810 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     2.810    temp__0/temp/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[0]
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.098     2.908 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     2.908    temp__0/temp/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[0]
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_U[5])
                                                      0.498     3.406 f  temp__0/temp/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     3.406    temp__0/temp/DSP_MULTIPLIER.U<5>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_M_DATA_INST/U[5]
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])
                                                      0.103     3.509 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     3.509    temp__0/temp/DSP_M_DATA.U_DATA<5>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[5]
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[6])
                                                      0.534     4.043 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     4.043    temp__0/temp/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[6]
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.114 r  temp__0/temp/DSP_OUTPUT_INST/P[6]
                         net (fo=6, routed)           0.296     4.410    n_99_temp__0/temp
    SLICE_X48Y161                                                     r  u_var2_i_10__1/I0
    SLICE_X48Y161        LUT2 (Prop_LUT2_I0_O)        0.115     4.525 r  u_var2_i_10__1/O
                         net (fo=1, routed)           0.002     4.527    n_0_u_var2_i_10__1
    SLICE_X48Y161                                                     r  u_var2_i_1/S[0]
    SLICE_X48Y161        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.369     4.896 r  u_var2_i_1/CO[7]
                         net (fo=1, routed)           0.000     4.896    n_0_u_var2_i_1
    SLICE_X48Y162                                                     r  u_var2_i_3/CI
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.001 f  u_var2_i_3/O[0]
                         net (fo=1, routed)           0.448     5.449    u_var2__1/u_var2/A[16]
    DSP48E2_X6Y64                                                     f  u_var2__1/u_var2/DSP_A_B_DATA_INST/A[16]
    DSP48E2_X6Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.248     5.697 r  u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     5.697    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X6Y64                                                     r  u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2_DATA[16]
    DSP48E2_X6Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     5.796 r  u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     5.796    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X6Y64                                                     r  u_var2__1/u_var2/DSP_MULTIPLIER_INST/A2A1[16]
    DSP48E2_X6Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     6.423 f  u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, routed)           0.000     6.423    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
    DSP48E2_X6Y64                                                     f  u_var2__1/u_var2/DSP_M_DATA_INST/U[29]
    DSP48E2_X6Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     6.484 r  u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, routed)           0.000     6.484    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
    DSP48E2_X6Y64                                                     r  u_var2__1/u_var2/DSP_ALU_INST/U_DATA[29]
    DSP48E2_X6Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     7.025 f  u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.025    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y64                                                     f  u_var2__1/u_var2/DSP_OUTPUT_INST/ALU_OUT[47]
    DSP48E2_X6Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     7.101 r  u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     7.120    u_var2__2/u_var2/PCIN[47]
    DSP48E2_X6Y65                                                     r  u_var2__2/u_var2/DSP_ALU_INST/PCIN[47]
    DSP48E2_X6Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     7.509 f  u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     7.509    u_var2__2/u_var2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X6Y65                                                     f  u_var2__2/u_var2/DSP_OUTPUT_INST/ALU_OUT[0]
    DSP48E2_X6Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.664 r  u_var2__2/u_var2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.511     8.175    n_105_u_var2__2/u_var2
    SLICE_X46Y163                                                     r  u_var_reg[31]_i_20/DI[1]
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.173     8.348 f  u_var_reg[31]_i_20/O[2]
                         net (fo=3, routed)           0.172     8.520    n_13_u_var_reg[31]_i_20
    SLICE_X46Y162                                                     f  u_var[23]_i_7/I0
    SLICE_X46Y162        LUT3 (Prop_LUT3_I0_O)        0.062     8.582 r  u_var[23]_i_7/O
                         net (fo=1, routed)           0.269     8.851    n_0_u_var[23]_i_7
    SLICE_X44Y162                                                     r  u_var_reg[23]_i_2/DI[3]
    SLICE_X44Y162        CARRY8 (Prop_CARRY8_DI[3]_O[5])
                                                      0.252     9.103 r  u_var_reg[23]_i_2/O[5]
                         net (fo=1, routed)           0.230     9.333    u_var0[21]
    SLICE_X44Y165                                                     r  u_var[21]_i_1/I0
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.084     9.417 r  u_var[21]_i_1/O
                         net (fo=2, routed)           0.251     9.668    temp/temp/B[4]
    DSP48E2_X6Y66        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
    G9                                                0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     7.745    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.745 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     8.013    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.072 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, routed)         1.492     9.564    temp/temp/CLK
    DSP48E2_X6Y66                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.470    10.034    
                         clock uncertainty           -0.035     9.998    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[4])
                                                     -0.212     9.786    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        6.995ns  (logic 4.651ns (66.490%)  route 2.344ns (33.510%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 9.564 - 7.500 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.673ns (routing 0.609ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.556ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, routed)         1.673     2.620    temp__0/temp/CLK
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     2.832 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     2.832    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     2.950 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     2.950    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.597 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     3.597    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_M_DATA_INST/U[25]
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.656 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     3.656    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.196 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.196    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.272 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     4.291    temp__1/temp/PCIN[47]
    DSP48E2_X7Y65                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[47]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     4.680 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.680    temp__1/temp/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y65                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[0]
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     4.835 r  temp__1/temp/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.425     5.260    n_105_temp__1/temp
    SLICE_X48Y164                                                     r  u_var2_i_22__0/DI[1]
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[1]_O[3])
                                                      0.200     5.460 r  u_var2_i_22__0/O[3]
                         net (fo=6, routed)           0.236     5.696    in[19]
    SLICE_X48Y162                                                     r  u_var2_i_35/I1
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.064     5.760 r  u_var2_i_35/O
                         net (fo=1, routed)           0.000     5.760    n_0_u_var2_i_35
    SLICE_X48Y162                                                     r  u_var2_i_3/S[3]
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.224     5.984 f  u_var2_i_3/O[4]
                         net (fo=1, routed)           0.324     6.308    u_var2/u_var2/B[3]
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_A_B_DATA_INST/B[3]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[3]_B2_DATA[3])
                                                      0.210     6.518 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     6.518    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2_DATA[3]
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[3]_B2B1[3])
                                                      0.077     6.595 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     6.595    u_var2/u_var2/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_MULTIPLIER_INST/B2B1[3]
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[3]_U[2])
                                                      0.497     7.092 f  u_var2/u_var2/DSP_MULTIPLIER_INST/U[2]
                         net (fo=1, routed)           0.000     7.092    u_var2/u_var2/DSP_MULTIPLIER.U<2>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_M_DATA_INST/U[2]
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_U[2]_U_DATA[2])
                                                      0.070     7.162 r  u_var2/u_var2/DSP_M_DATA_INST/U_DATA[2]
                         net (fo=1, routed)           0.000     7.162    u_var2/u_var2/DSP_M_DATA.U_DATA<2>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_ALU_INST/U_DATA[2]
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_U_DATA[2]_ALU_OUT[2])
                                                      0.493     7.655 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     7.655    u_var2/u_var2/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_OUTPUT_INST/ALU_OUT[2]
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     7.759 r  u_var2/u_var2/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.415     8.174    n_103_u_var2/u_var2
    SLICE_X46Y163                                                     r  u_var[31]_i_42/I1
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.209 r  u_var[31]_i_42/O
                         net (fo=1, routed)           0.000     8.209    n_0_u_var[31]_i_42
    SLICE_X46Y163                                                     r  u_var_reg[31]_i_20/S[3]
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.224     8.433 f  u_var_reg[31]_i_20/O[4]
                         net (fo=3, routed)           0.248     8.681    n_11_u_var_reg[31]_i_20
    SLICE_X45Y162                                                     f  u_var[23]_i_5/I0
    SLICE_X45Y162        LUT3 (Prop_LUT3_I0_O)        0.037     8.718 r  u_var[23]_i_5/O
                         net (fo=1, routed)           0.247     8.965    n_0_u_var[23]_i_5
    SLICE_X44Y162                                                     r  u_var_reg[23]_i_2/DI[5]
    SLICE_X44Y162        CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.185     9.150 r  u_var_reg[23]_i_2/O[6]
                         net (fo=1, routed)           0.228     9.378    u_var0[22]
    SLICE_X44Y164                                                     r  u_var[22]_i_1/I0
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.035     9.413 r  u_var[22]_i_1/O
                         net (fo=2, routed)           0.202     9.615    temp/temp/B[5]
    DSP48E2_X6Y66        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
    G9                                                0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     7.745    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.745 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     8.013    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.072 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, routed)         1.492     9.564    temp/temp/CLK
    DSP48E2_X6Y66                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.470    10.034    
                         clock uncertainty           -0.035     9.998    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[5])
                                                     -0.225     9.773    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  0.159    




