// Seed: 3439509787
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    output tri id_2,
    output wor id_3,
    output wor id_4,
    input uwire id_5,
    input wire id_6,
    output tri id_7,
    input wor id_8,
    output tri1 id_9,
    input supply1 id_10
);
  assign id_4 = id_0;
  assign id_3 = 1;
  wire id_12;
  assign module_1.id_0 = 0;
  wire id_13, id_14;
endmodule
module module_1 (
    output tri  id_0,
    input  tri0 id_1,
    input  tri  id_2,
    output wire id_3
);
  wire id_5, id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_3,
      id_0,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_1
  );
endmodule
