{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634057002297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634057002297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 18:43:22 2021 " "Processing started: Tue Oct 12 18:43:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634057002297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634057002297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InvertValue -c InvertValue " "Command: quartus_map --read_settings_files=on --write_settings_files=off InvertValue -c InvertValue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634057002297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634057002594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634057002594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invertvalue.v 1 1 " "Found 1 design units, including 1 entities, in source file invertvalue.v" { { "Info" "ISGN_ENTITY_NAME" "1 InvertValue " "Found entity 1: InvertValue" {  } { { "InvertValue.v" "" { Text "C:/Quartus/FrequenceMetre/InvertValue/InvertValue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634057009459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634057009459 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "InvertValue " "Elaborating entity \"InvertValue\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634057009474 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 InvertValue.v(14) " "Verilog HDL assignment warning at InvertValue.v(14): truncated value with size 32 to match size of target (22)" {  } { { "InvertValue.v" "" { Text "C:/Quartus/FrequenceMetre/InvertValue/InvertValue.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634057009474 "|InvertValue"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "InvertValue.v" "Div0" { Text "C:/Quartus/FrequenceMetre/InvertValue/InvertValue.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634057009646 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1634057009646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "InvertValue.v" "" { Text "C:/Quartus/FrequenceMetre/InvertValue/InvertValue.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634057009802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634057009802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 22 " "Parameter \"LPM_WIDTHD\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634057009802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634057009802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634057009802 ""}  } { { "InvertValue.v" "" { Text "C:/Quartus/FrequenceMetre/InvertValue/InvertValue.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634057009802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkm " "Found entity 1: lpm_divide_gkm" {  } { { "db/lpm_divide_gkm.tdf" "" { Text "C:/Quartus/FrequenceMetre/InvertValue/db/lpm_divide_gkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634057009834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634057009834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Quartus/FrequenceMetre/InvertValue/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634057009849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634057009849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/Quartus/FrequenceMetre/InvertValue/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634057009881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634057009881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Quartus/FrequenceMetre/InvertValue/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634057009974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634057009974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Quartus/FrequenceMetre/InvertValue/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634057010006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634057010006 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[14\] GND " "Pin \"Out\[14\]\" is stuck at GND" {  } { { "InvertValue.v" "" { Text "C:/Quartus/FrequenceMetre/InvertValue/InvertValue.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634057010412 "|InvertValue|Out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[15\] GND " "Pin \"Out\[15\]\" is stuck at GND" {  } { { "InvertValue.v" "" { Text "C:/Quartus/FrequenceMetre/InvertValue/InvertValue.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634057010412 "|InvertValue|Out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[16\] GND " "Pin \"Out\[16\]\" is stuck at GND" {  } { { "InvertValue.v" "" { Text "C:/Quartus/FrequenceMetre/InvertValue/InvertValue.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634057010412 "|InvertValue|Out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[17\] GND " "Pin \"Out\[17\]\" is stuck at GND" {  } { { "InvertValue.v" "" { Text "C:/Quartus/FrequenceMetre/InvertValue/InvertValue.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634057010412 "|InvertValue|Out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[18\] GND " "Pin \"Out\[18\]\" is stuck at GND" {  } { { "InvertValue.v" "" { Text "C:/Quartus/FrequenceMetre/InvertValue/InvertValue.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634057010412 "|InvertValue|Out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[19\] GND " "Pin \"Out\[19\]\" is stuck at GND" {  } { { "InvertValue.v" "" { Text "C:/Quartus/FrequenceMetre/InvertValue/InvertValue.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634057010412 "|InvertValue|Out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[20\] GND " "Pin \"Out\[20\]\" is stuck at GND" {  } { { "InvertValue.v" "" { Text "C:/Quartus/FrequenceMetre/InvertValue/InvertValue.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634057010412 "|InvertValue|Out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[21\] GND " "Pin \"Out\[21\]\" is stuck at GND" {  } { { "InvertValue.v" "" { Text "C:/Quartus/FrequenceMetre/InvertValue/InvertValue.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634057010412 "|InvertValue|Out[21]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634057010412 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634057010490 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Quartus/FrequenceMetre/InvertValue/db/alt_u_div_2af.tdf" 127 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1634057011021 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/Quartus/FrequenceMetre/InvertValue/db/alt_u_div_2af.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1634057011021 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/Quartus/FrequenceMetre/InvertValue/db/alt_u_div_2af.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1634057011021 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_13_result_int\[0\]~28" { Text "C:/Quartus/FrequenceMetre/InvertValue/db/alt_u_div_2af.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1634057011021 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_17_result_int\[0\]~36" { Text "C:/Quartus/FrequenceMetre/InvertValue/db/alt_u_div_2af.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1634057011021 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1634057011021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634057011115 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634057011115 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "575 " "Implemented 575 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634057011146 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634057011146 ""} { "Info" "ICUT_CUT_TM_LCELLS" "531 " "Implemented 531 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634057011146 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634057011146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634057011162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 18:43:31 2021 " "Processing ended: Tue Oct 12 18:43:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634057011162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634057011162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634057011162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634057011162 ""}
