Protel Design System Design Rule Check
PCB File : E:\STUDY\2023_1\Do_an_2\Final-Thesis\Finnal_Thesis_PCB\PCB_Thesis_node.PcbDoc
Date     : 4/22/2024
Time     : 11:20:47 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=20mil) (All),(All)
   Violation between Clearance Constraint: (5.906mil < 7mil) Between Pad U1-1(4254.134mil,1701.732mil) on Top Layer And Pad U1-2(4254.134mil,1721.417mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7mil) Between Pad U1-17(4114.528mil,1979.134mil) on Top Layer And Pad U1-18(4094.843mil,1979.134mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 7mil) Between Pad U1-33(3915.866mil,1760.787mil) on Top Layer And Pad U1-34(3915.866mil,1741.102mil) on Top Layer 
Rule Violations :3

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=30mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-0(3255mil,1210mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-0(3260mil,4355mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-0(6305mil,4355mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-0(6310mil,1205mil) on Multi-Layer Actual Hole Size = 118.11mil
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad IC2-2(4380mil,2375mil) on Top Layer And Pad IC2-3(4380mil,2412.401mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC3-1(4820mil,2802.402mil) on Top Layer And Pad IC3-2(4820mil,2765mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J3-1(3330mil,1746.772mil) on Top Layer And Pad J3-2(3330mil,1721.181mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J3-2(3330mil,1721.181mil) on Top Layer And Pad J3-3(3330mil,1695.591mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.662mil < 10mil) Between Pad J3-4(3330mil,1670mil) on Top Layer And Pad J3-5(3330mil,1643.591mil) on Top Layer [Top Solder] Mask Sliver [2.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad LED2-2(3905mil,3165mil) on Top Layer And Via (3897mil,3225mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad LED3-2(3695mil,3165mil) on Top Layer And Via (3640mil,3140mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.923mil < 10mil) Between Pad Q1-1(6196.417mil,2477.598mil) on Top Layer And Pad Q1-3(6123.583mil,2515mil) on Top Layer [Top Solder] Mask Sliver [6.923mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.923mil < 10mil) Between Pad Q1-2(6196.417mil,2552.401mil) on Top Layer And Pad Q1-3(6123.583mil,2515mil) on Top Layer [Top Solder] Mask Sliver [6.923mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.691mil < 10mil) Between Pad U1-40(4035.787mil,1640.866mil) on Top Layer And Via (4035mil,1596.5mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.691mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U2-10(3921.339mil,3345.157mil) on Top Layer And Pad U2-9(3921.339mil,3325.472mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U2-14(3864.843mil,3421.339mil) on Top Layer And Pad U2-15(3845.157mil,3421.339mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U2-3(3788.661mil,3345.157mil) on Top Layer And Pad U2-4(3788.661mil,3325.472mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U5-1(4610.354mil,4189.37mil) on Top Layer And Pad U5-2(4610.354mil,4169.685mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U5-10(4779.646mil,4189.37mil) on Top Layer And Pad U5-9(4779.646mil,4169.685mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U5-2(4610.354mil,4169.685mil) on Top Layer And Pad U5-3(4610.354mil,4150mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U5-3(4610.354mil,4150mil) on Top Layer And Pad U5-4(4610.354mil,4130.315mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U5-4(4610.354mil,4130.315mil) on Top Layer And Pad U5-5(4610.354mil,4110.63mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U5-6(4779.646mil,4110.63mil) on Top Layer And Pad U5-7(4779.646mil,4130.315mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U5-7(4779.646mil,4130.315mil) on Top Layer And Pad U5-8(4779.646mil,4150mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U5-8(4779.646mil,4150mil) on Top Layer And Pad U5-9(4779.646mil,4169.685mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.082mil < 10mil) Between Via (3935mil,3435mil) from Top Layer to Bottom Layer And Via (3964.907mil,3403.991mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.082mil] / [Bottom Solder] Mask Sliver [5.082mil]
Rule Violations :22

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.536mil < 10mil) Between Arc (3213mil,1611.516mil) on Top Overlay And Pad J3-5(3213.157mil,1540.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.536mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C10-1(3336mil,1975mil) on Top Layer And Track (3301mil,1945mil)(3301mil,2010.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C10-1(3336mil,1975mil) on Top Layer And Track (3301mil,1945mil)(3371mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C10-1(3336mil,1975mil) on Top Layer And Track (3301mil,2010mil)(3301mil,2105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C10-1(3336mil,1975mil) on Top Layer And Track (3371mil,1945mil)(3371mil,2010.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C10-2(3336mil,2075mil) on Top Layer And Track (3301mil,2010mil)(3301mil,2105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C10-2(3336mil,2075mil) on Top Layer And Track (3301mil,2105mil)(3371mil,2105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C10-2(3336mil,2075mil) on Top Layer And Track (3371mil,2012mil)(3371mil,2105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-1(4930mil,2169mil) on Top Layer And Text "R1" (4912mil,2136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C1-1(4930mil,2169mil) on Top Layer And Track (4900mil,2134mil)(4900mil,2204mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C1-1(4930mil,2169mil) on Top Layer And Track (4900mil,2134mil)(4965.559mil,2134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C1-1(4930mil,2169mil) on Top Layer And Track (4900mil,2204mil)(4965.559mil,2204mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C1-1(4930mil,2169mil) on Top Layer And Track (4965mil,2204mil)(5060mil,2204mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C11-1(4515mil,3135mil) on Top Layer And Track (4485mil,3100mil)(4485mil,3170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C11-1(4515mil,3135mil) on Top Layer And Track (4485mil,3100mil)(4550.559mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C11-1(4515mil,3135mil) on Top Layer And Track (4485mil,3170mil)(4550.559mil,3170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C11-1(4515mil,3135mil) on Top Layer And Track (4550mil,3170mil)(4645mil,3170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C11-2(4615mil,3135mil) on Top Layer And Track (4550mil,3170mil)(4645mil,3170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C11-2(4615mil,3135mil) on Top Layer And Track (4552mil,3100mil)(4645mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C11-2(4615mil,3135mil) on Top Layer And Track (4645mil,3100mil)(4645mil,3170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C14-2(4576mil,3380mil) on Top Layer And Track (4541mil,3315mil)(4541mil,3410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C14-2(4576mil,3380mil) on Top Layer And Track (4541mil,3410mil)(4611mil,3410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C14-2(4576mil,3380mil) on Top Layer And Track (4611mil,3317mil)(4611mil,3410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.471mil < 10mil) Between Pad C15-1(3445mil,3600mil) on Multi-Layer And Text "+" (3450mil,3567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.471mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C16-1(3320mil,3780mil) on Top Layer And Track (3285mil,3750mil)(3285mil,3815.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C16-1(3320mil,3780mil) on Top Layer And Track (3285mil,3750mil)(3355mil,3750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C16-1(3320mil,3780mil) on Top Layer And Track (3285mil,3815mil)(3285mil,3910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C16-1(3320mil,3780mil) on Top Layer And Track (3355mil,3750mil)(3355mil,3815.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C16-2(3320mil,3880mil) on Top Layer And Track (3285mil,3815mil)(3285mil,3910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C16-2(3320mil,3880mil) on Top Layer And Track (3285mil,3910mil)(3355mil,3910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C16-2(3320mil,3880mil) on Top Layer And Track (3355mil,3817mil)(3355mil,3910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C17-2(4894mil,2970mil) on Top Layer And Track (4859mil,2940mil)(4859mil,3033mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C17-2(4894mil,2970mil) on Top Layer And Track (4859mil,2940mil)(4929mil,2940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C17-2(4894mil,2970mil) on Top Layer And Track (4929mil,2940mil)(4929mil,3035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C18-1(3410mil,3285mil) on Top Layer And Track (3280mil,3250mil)(3375mil,3250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C18-1(3410mil,3285mil) on Top Layer And Track (3374.441mil,3250mil)(3440mil,3250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C18-1(3410mil,3285mil) on Top Layer And Track (3374.441mil,3320mil)(3440mil,3320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C18-1(3410mil,3285mil) on Top Layer And Track (3440mil,3250mil)(3440mil,3320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C18-2(3310mil,3285mil) on Top Layer And Track (3280mil,3250mil)(3280mil,3320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C18-2(3310mil,3285mil) on Top Layer And Track (3280mil,3250mil)(3375mil,3250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C18-2(3310mil,3285mil) on Top Layer And Track (3280mil,3320mil)(3373mil,3320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C19-1(4925mil,3270mil) on Top Layer And Track (4890mil,3240mil)(4890mil,3305.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C19-1(4925mil,3270mil) on Top Layer And Track (4890mil,3240mil)(4960mil,3240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C19-1(4925mil,3270mil) on Top Layer And Track (4890mil,3305mil)(4890mil,3400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C19-1(4925mil,3270mil) on Top Layer And Track (4960mil,3240mil)(4960mil,3305.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C19-2(4925mil,3370mil) on Top Layer And Track (4890mil,3305mil)(4890mil,3400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C19-2(4925mil,3370mil) on Top Layer And Track (4890mil,3400mil)(4960mil,3400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C19-2(4925mil,3370mil) on Top Layer And Track (4960mil,3307mil)(4960mil,3400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.471mil < 10mil) Between Pad C20-1(4705mil,3340mil) on Multi-Layer And Text "+" (4700mil,3373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.471mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-1(5036mil,1815mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C2-1(5036mil,1815mil) on Top Layer And Track (5001mil,1785mil)(5001mil,1850.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C2-1(5036mil,1815mil) on Top Layer And Track (5001mil,1785mil)(5071mil,1785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C2-1(5036mil,1815mil) on Top Layer And Track (5001mil,1850mil)(5001mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C2-1(5036mil,1815mil) on Top Layer And Track (5071mil,1785mil)(5071mil,1850.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C2-2(5036mil,1915mil) on Top Layer And Track (5001mil,1850mil)(5001mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C2-2(5036mil,1915mil) on Top Layer And Track (5001mil,1945mil)(5071mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C2-2(5036mil,1915mil) on Top Layer And Track (5071mil,1852mil)(5071mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.471mil < 10mil) Between Pad C22-1(5910mil,2235mil) on Multi-Layer And Text "+" (5915mil,2202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.471mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.471mil < 10mil) Between Pad C23-1(5395mil,1660mil) on Multi-Layer And Text "+" (5390mil,1693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.471mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C26-1(4494.945mil,2425mil) on Top Layer And Track (4459.945mil,2389.441mil)(4459.945mil,2455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C26-1(4494.945mil,2425mil) on Top Layer And Track (4459.945mil,2455mil)(4529.945mil,2455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C26-1(4494.945mil,2425mil) on Top Layer And Track (4529.945mil,2295mil)(4529.945mil,2390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C26-1(4494.945mil,2425mil) on Top Layer And Track (4529.945mil,2389.441mil)(4529.945mil,2455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C26-2(4494.945mil,2325mil) on Top Layer And Track (4459.945mil,2295mil)(4459.945mil,2388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C26-2(4494.945mil,2325mil) on Top Layer And Track (4459.945mil,2295mil)(4529.945mil,2295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C26-2(4494.945mil,2325mil) on Top Layer And Track (4529.945mil,2295mil)(4529.945mil,2390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C27-1(4440mil,2551mil) on Top Layer And Track (4310mil,2516mil)(4405mil,2516mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C27-1(4440mil,2551mil) on Top Layer And Track (4404.441mil,2516mil)(4470mil,2516mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C27-1(4440mil,2551mil) on Top Layer And Track (4404.441mil,2586mil)(4470mil,2586mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C27-1(4440mil,2551mil) on Top Layer And Track (4470mil,2516mil)(4470mil,2586mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C28-1(4721mil,2705mil) on Top Layer And Track (4686mil,2675mil)(4686mil,2740.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C28-1(4721mil,2705mil) on Top Layer And Track (4686mil,2675mil)(4756mil,2675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C28-1(4721mil,2705mil) on Top Layer And Track (4686mil,2740mil)(4686mil,2835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C28-1(4721mil,2705mil) on Top Layer And Track (4756mil,2675mil)(4756mil,2740.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C28-2(4721mil,2805mil) on Top Layer And Track (4686mil,2740mil)(4686mil,2835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C28-2(4721mil,2805mil) on Top Layer And Track (4686mil,2835mil)(4756mil,2835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C28-2(4721mil,2805mil) on Top Layer And Track (4756mil,2742mil)(4756mil,2835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C29-1(4810mil,2619mil) on Top Layer And Track (4780mil,2584mil)(4780mil,2654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C29-1(4810mil,2619mil) on Top Layer And Track (4780mil,2584mil)(4845.559mil,2584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C29-1(4810mil,2619mil) on Top Layer And Track (4780mil,2654mil)(4845.559mil,2654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C29-1(4810mil,2619mil) on Top Layer And Track (4845mil,2654mil)(4940mil,2654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C29-2(4910mil,2619mil) on Top Layer And Track (4845mil,2654mil)(4940mil,2654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C29-2(4910mil,2619mil) on Top Layer And Track (4847mil,2584mil)(4940mil,2584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C29-2(4910mil,2619mil) on Top Layer And Track (4940mil,2584mil)(4940mil,2654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C30-1(4080mil,2510mil) on Top Layer And Track (4045mil,2474.441mil)(4045mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C30-1(4080mil,2510mil) on Top Layer And Track (4045mil,2540mil)(4115mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C30-1(4080mil,2510mil) on Top Layer And Track (4115mil,2380mil)(4115mil,2475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C30-1(4080mil,2510mil) on Top Layer And Track (4115mil,2474.441mil)(4115mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C30-2(4080mil,2410mil) on Top Layer And Track (4045mil,2380mil)(4045mil,2473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C30-2(4080mil,2410mil) on Top Layer And Track (4045mil,2380mil)(4115mil,2380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C30-2(4080mil,2410mil) on Top Layer And Track (4115mil,2380mil)(4115mil,2475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C3-1(4810mil,2170mil) on Top Layer And Track (4775mil,2134.441mil)(4775mil,2200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C3-1(4810mil,2170mil) on Top Layer And Track (4775mil,2200mil)(4845mil,2200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C3-1(4810mil,2170mil) on Top Layer And Track (4845mil,2040mil)(4845mil,2135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C3-1(4810mil,2170mil) on Top Layer And Track (4845mil,2134.441mil)(4845mil,2200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C31-1(4740mil,3926mil) on Top Layer And Track (4610mil,3891mil)(4705mil,3891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C31-1(4740mil,3926mil) on Top Layer And Track (4704.441mil,3891mil)(4770mil,3891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C31-1(4740mil,3926mil) on Top Layer And Track (4704.441mil,3961mil)(4770mil,3961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C31-1(4740mil,3926mil) on Top Layer And Track (4770mil,3891mil)(4770mil,3961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.178mil < 10mil) Between Pad C31-2(4640mil,3926mil) on Top Layer And Text "C31" (4536.223mil,3920.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C31-2(4640mil,3926mil) on Top Layer And Track (4610mil,3891mil)(4610mil,3961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C31-2(4640mil,3926mil) on Top Layer And Track (4610mil,3891mil)(4705mil,3891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C31-2(4640mil,3926mil) on Top Layer And Track (4610mil,3961mil)(4703mil,3961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(4810mil,2070mil) on Top Layer And Text "C8" (4772mil,2014mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C3-2(4810mil,2070mil) on Top Layer And Track (4775mil,2040mil)(4775mil,2133mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C3-2(4810mil,2070mil) on Top Layer And Track (4775mil,2040mil)(4845mil,2040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C3-2(4810mil,2070mil) on Top Layer And Track (4845mil,2040mil)(4845mil,2135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C32-1(4745mil,4016mil) on Top Layer And Track (4615mil,3981mil)(4710mil,3981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C32-1(4745mil,4016mil) on Top Layer And Track (4709.441mil,3981mil)(4775mil,3981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C32-1(4745mil,4016mil) on Top Layer And Track (4709.441mil,4051mil)(4775mil,4051mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C32-1(4745mil,4016mil) on Top Layer And Track (4775mil,3981mil)(4775mil,4051mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C32-2(4645mil,4016mil) on Top Layer And Track (4615mil,3981mil)(4615mil,4051mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C32-2(4645mil,4016mil) on Top Layer And Track (4615mil,3981mil)(4710mil,3981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C32-2(4645mil,4016mil) on Top Layer And Track (4615mil,4051mil)(4708mil,4051mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C33-1(6020mil,2210mil) on Top Layer And Track (5985mil,2174.441mil)(5985mil,2240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C33-1(6020mil,2210mil) on Top Layer And Track (5985mil,2240mil)(6055mil,2240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C33-1(6020mil,2210mil) on Top Layer And Track (6055mil,2080mil)(6055mil,2175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C33-1(6020mil,2210mil) on Top Layer And Track (6055mil,2174.441mil)(6055mil,2240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C33-2(6020mil,2110mil) on Top Layer And Track (5985mil,2080mil)(5985mil,2173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C33-2(6020mil,2110mil) on Top Layer And Track (5985mil,2080mil)(6055mil,2080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C33-2(6020mil,2110mil) on Top Layer And Track (6055mil,2080mil)(6055mil,2175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C34-1(5805mil,2080mil) on Top Layer And Text "U3" (5810.008mil,2035.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C34-1(5805mil,2080mil) on Top Layer And Track (5775mil,2045mil)(5775mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C34-1(5805mil,2080mil) on Top Layer And Track (5775mil,2045mil)(5840.559mil,2045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C34-1(5805mil,2080mil) on Top Layer And Track (5775mil,2115mil)(5840.559mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C34-1(5805mil,2080mil) on Top Layer And Track (5840mil,2115mil)(5935mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C34-2(5905mil,2080mil) on Top Layer And Track (5840mil,2115mil)(5935mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C34-2(5905mil,2080mil) on Top Layer And Track (5842mil,2045mil)(5935mil,2045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C34-2(5905mil,2080mil) on Top Layer And Track (5935mil,2045mil)(5935mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C4-1(4686.667mil,2170mil) on Top Layer And Track (4651.667mil,2134.441mil)(4651.667mil,2200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C4-1(4686.667mil,2170mil) on Top Layer And Track (4651.667mil,2200mil)(4721.667mil,2200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C4-1(4686.667mil,2170mil) on Top Layer And Track (4721.667mil,2040mil)(4721.667mil,2135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C4-1(4686.667mil,2170mil) on Top Layer And Track (4721.667mil,2134.441mil)(4721.667mil,2200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C4-2(4686.667mil,2070mil) on Top Layer And Track (4651.667mil,2040mil)(4651.667mil,2133mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C4-2(4686.667mil,2070mil) on Top Layer And Track (4651.667mil,2040mil)(4721.667mil,2040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C4-2(4686.667mil,2070mil) on Top Layer And Track (4721.667mil,2040mil)(4721.667mil,2135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C5-1(4563.333mil,2170mil) on Top Layer And Track (4528.333mil,2134.441mil)(4528.333mil,2200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C5-1(4563.333mil,2170mil) on Top Layer And Track (4528.333mil,2200mil)(4598.333mil,2200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C5-1(4563.333mil,2170mil) on Top Layer And Track (4598.333mil,2040mil)(4598.333mil,2135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C5-1(4563.333mil,2170mil) on Top Layer And Track (4598.333mil,2134.441mil)(4598.333mil,2200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-2(4563.333mil,2070mil) on Top Layer And Text "Y1" (4554mil,2016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C5-2(4563.333mil,2070mil) on Top Layer And Track (4528.333mil,2040mil)(4528.333mil,2133mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C5-2(4563.333mil,2070mil) on Top Layer And Track (4528.333mil,2040mil)(4598.333mil,2040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C5-2(4563.333mil,2070mil) on Top Layer And Track (4598.333mil,2040mil)(4598.333mil,2135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C6-2(4454mil,2070mil) on Top Layer And Track (4419mil,2040mil)(4419mil,2133mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C6-2(4454mil,2070mil) on Top Layer And Track (4419mil,2040mil)(4489mil,2040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C6-2(4454mil,2070mil) on Top Layer And Track (4489mil,2040mil)(4489mil,2135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C7-1(4805mil,1685mil) on Top Layer And Track (4770mil,1649.441mil)(4770mil,1715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C7-1(4805mil,1685mil) on Top Layer And Track (4770mil,1715mil)(4840mil,1715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C7-1(4805mil,1685mil) on Top Layer And Track (4840mil,1555mil)(4840mil,1650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C7-1(4805mil,1685mil) on Top Layer And Track (4840mil,1649.441mil)(4840mil,1715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C7-2(4805mil,1585mil) on Top Layer And Track (4770mil,1555mil)(4770mil,1648mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C7-2(4805mil,1585mil) on Top Layer And Track (4770mil,1555mil)(4840mil,1555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C7-2(4805mil,1585mil) on Top Layer And Track (4840mil,1555mil)(4840mil,1650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C8-1(4801mil,1850mil) on Top Layer And Track (4766mil,1820mil)(4766mil,1885.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C8-1(4801mil,1850mil) on Top Layer And Track (4766mil,1820mil)(4836mil,1820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C8-1(4801mil,1850mil) on Top Layer And Track (4766mil,1885mil)(4766mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C8-1(4801mil,1850mil) on Top Layer And Track (4836mil,1820mil)(4836mil,1885.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C9-1(3446mil,1975mil) on Top Layer And Track (3411mil,1945mil)(3411mil,2010.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C9-1(3446mil,1975mil) on Top Layer And Track (3411mil,1945mil)(3481mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.658mil < 10mil) Between Pad C9-1(3446mil,1975mil) on Top Layer And Track (3411mil,2010mil)(3411mil,2105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C9-1(3446mil,1975mil) on Top Layer And Track (3481mil,1945mil)(3481mil,2010.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C9-2(3446mil,2075mil) on Top Layer And Track (3411mil,2010mil)(3411mil,2105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad C9-2(3446mil,2075mil) on Top Layer And Track (3411mil,2105mil)(3481mil,2105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad C9-2(3446mil,2075mil) on Top Layer And Track (3481mil,2012mil)(3481mil,2105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.086mil < 10mil) Between Pad D3-2(5665mil,1321.417mil) on Top Layer And Track (5605mil,1293mil)(5621.543mil,1276.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.086mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.023mil < 10mil) Between Pad D3-2(5665mil,1321.417mil) on Top Layer And Track (5621.543mil,1276.457mil)(5665mil,1276.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.023mil < 10mil) Between Pad D3-2(5665mil,1321.417mil) on Top Layer And Track (5665mil,1276.457mil)(5707.457mil,1276.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.379mil < 10mil) Between Pad D3-2(5665mil,1321.417mil) on Top Layer And Track (5707.457mil,1276.457mil)(5725mil,1294mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-1(5100mil,2530.236mil) on Multi-Layer And Track (5100mil,2530mil)(5100mil,2590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-2(5100mil,2809.764mil) on Multi-Layer And Track (5100mil,2750mil)(5100mil,2810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-1(5085mil,3240.236mil) on Multi-Layer And Track (5085mil,3240mil)(5085mil,3300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-2(5085mil,3519.764mil) on Multi-Layer And Track (5085mil,3460mil)(5085mil,3520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-1(5075mil,3915.236mil) on Multi-Layer And Track (5075mil,3915mil)(5075mil,3975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-2(5075mil,4194.764mil) on Multi-Layer And Track (5075mil,4135mil)(5075mil,4195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad IC2-1(4380mil,2337.598mil) on Top Layer And Track (4286.496mil,2314.961mil)(4355.394mil,2314.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad IC3-1(4820mil,2802.402mil) on Top Layer And Track (4844.606mil,2825.039mil)(4913.504mil,2825.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad IC3-4(4938.11mil,2727.599mil) on Top Layer And Track (4844.606mil,2704.961mil)(4913.504mil,2704.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad IC3-5(4938.11mil,2802.402mil) on Top Layer And Track (4844.606mil,2825.039mil)(4913.504mil,2825.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad J3-5(3213.157mil,1540.079mil) on Top Layer And Track (3115mil,1540.591mil)(3165.157mil,1540.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad J3-5(3213.157mil,1540.079mil) on Top Layer And Track (3260.197mil,1540.591mil)(3330mil,1540.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.933mil < 10mil) Between Pad J3-5(3213.157mil,1851.102mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad J3-5(3213.157mil,1851.102mil) on Top Layer And Track (3115mil,1850.591mil)(3165.157mil,1850.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad J3-5(3213.157mil,1851.102mil) on Top Layer And Track (3193.315mil,1778.209mil)(3213mil,1805.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad J3-5(3213.157mil,1851.102mil) on Top Layer And Track (3213mil,1805.768mil)(3232.685mil,1778.209mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad J3-5(3213.157mil,1851.102mil) on Top Layer And Track (3260.197mil,1850.591mil)(3331mil,1850.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.15mil < 10mil) Between Pad L1-1(4255mil,3720mil) on Top Layer And Track (4015mil,3756.378mil)(4050mil,3756.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.15mil < 10mil) Between Pad L1-1(4255mil,3720mil) on Top Layer And Track (4460mil,3756.378mil)(4491.378mil,3756.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.15mil < 10mil) Between Pad L2-1(5640mil,2030mil) on Top Layer And Track (5676.378mil,1793.622mil)(5676.378mil,1825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.15mil < 10mil) Between Pad L2-1(5640mil,2030mil) on Top Layer And Track (5676.378mil,2235mil)(5676.378mil,2270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.929mil < 10mil) Between Pad L2-2(5239.37mil,2033.78mil) on Top Layer And Track (5200mil,1793.622mil)(5200mil,1825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.929mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad L2-2(5239.37mil,2033.78mil) on Top Layer And Track (5200mil,2240mil)(5200mil,2270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(4580mil,1380mil) on Top Layer And Track (4545mil,1290mil)(4545mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(4580mil,1380mil) on Top Layer And Track (4545mil,1380mil)(4550mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(4580mil,1380mil) on Top Layer And Track (4610mil,1380mil)(4615mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(4580mil,1380mil) on Top Layer And Track (4615mil,1290mil)(4615mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(3905mil,3165mil) on Top Layer And Track (3905mil,3130mil)(3905mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(3905mil,3165mil) on Top Layer And Track (3905mil,3130mil)(3995mil,3130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(3905mil,3165mil) on Top Layer And Track (3905mil,3195mil)(3905mil,3200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(3905mil,3165mil) on Top Layer And Track (3905mil,3200mil)(3995mil,3200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-1(3785mil,3165mil) on Top Layer And Track (3695mil,3130mil)(3785mil,3130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-1(3785mil,3165mil) on Top Layer And Track (3695mil,3200mil)(3785mil,3200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-1(3785mil,3165mil) on Top Layer And Track (3785mil,3130mil)(3785mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-1(3785mil,3165mil) on Top Layer And Track (3785mil,3195mil)(3785mil,3200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-2(3695mil,3165mil) on Top Layer And Track (3695mil,3130mil)(3695mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-2(3695mil,3165mil) on Top Layer And Track (3695mil,3130mil)(3785mil,3130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-2(3695mil,3165mil) on Top Layer And Track (3695mil,3195mil)(3695mil,3200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-2(3695mil,3165mil) on Top Layer And Track (3695mil,3200mil)(3785mil,3200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.797mil < 10mil) Between Pad P1-2(6155mil,2705mil) on Multi-Layer And Text "Q1" (6092mil,2616mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.797mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(6196.417mil,2477.598mil) on Top Layer And Text "P3" (6100mil,2460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-3(6123.583mil,2515mil) on Top Layer And Text "P3" (6100mil,2460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-1(3560mil,3254.998mil) on Top Layer And Track (3527mil,3230mil)(3527mil,3370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R10-1(3560mil,3254.998mil) on Top Layer And Track (3527mil,3230mil)(3594mil,3230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-1(3560mil,3254.998mil) on Top Layer And Track (3535mil,3282.998mil)(3535mil,3316.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-1(3560mil,3254.998mil) on Top Layer And Track (3585mil,3282.998mil)(3585mil,3316.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-1(3560mil,3254.998mil) on Top Layer And Track (3594mil,3230mil)(3594mil,3370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R1-1(4929.998mil,2070mil) on Top Layer And Track (4905mil,2036mil)(4905mil,2103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-1(4929.998mil,2070mil) on Top Layer And Track (4905mil,2036mil)(5045mil,2036mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-1(4929.998mil,2070mil) on Top Layer And Track (4905mil,2103mil)(5045mil,2103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(4929.998mil,2070mil) on Top Layer And Track (4957.998mil,2045mil)(4991.998mil,2045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(4929.998mil,2070mil) on Top Layer And Track (4957.998mil,2095mil)(4991.998mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R11-1(3510mil,3415mil) on Top Layer And Track (3485.002mil,3381mil)(3485.002mil,3448mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-1(3510mil,3415mil) on Top Layer And Track (3485.002mil,3381mil)(3625.002mil,3381mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-1(3510mil,3415mil) on Top Layer And Track (3485.002mil,3448mil)(3625.002mil,3448mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-1(3510mil,3415mil) on Top Layer And Track (3538mil,3390mil)(3572mil,3390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-1(3510mil,3415mil) on Top Layer And Track (3538mil,3440mil)(3572mil,3440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-2(3600mil,3415mil) on Top Layer And Track (3485.002mil,3381mil)(3625.002mil,3381mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-2(3600mil,3415mil) on Top Layer And Track (3485.002mil,3448mil)(3625.002mil,3448mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-2(3600mil,3415mil) on Top Layer And Track (3538mil,3390mil)(3572mil,3390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-2(3600mil,3415mil) on Top Layer And Track (3538mil,3440mil)(3572mil,3440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R11-2(3600mil,3415mil) on Top Layer And Track (3625.002mil,3381mil)(3625.002mil,3448mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-2(5019.998mil,2070mil) on Top Layer And Track (4905mil,2036mil)(5045mil,2036mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-2(5019.998mil,2070mil) on Top Layer And Track (4905mil,2103mil)(5045mil,2103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(5019.998mil,2070mil) on Top Layer And Track (4957.998mil,2045mil)(4991.998mil,2045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(5019.998mil,2070mil) on Top Layer And Track (4957.998mil,2095mil)(4991.998mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R1-2(5019.998mil,2070mil) on Top Layer And Track (5045mil,2036mil)(5045mil,2103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-1(5000mil,2959.998mil) on Top Layer And Track (4967mil,2935mil)(4967mil,3075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R12-1(5000mil,2959.998mil) on Top Layer And Track (4967mil,2935mil)(5034mil,2935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-1(5000mil,2959.998mil) on Top Layer And Track (4975mil,2987.998mil)(4975mil,3021.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-1(5000mil,2959.998mil) on Top Layer And Track (5025mil,2987.998mil)(5025mil,3021.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-1(5000mil,2959.998mil) on Top Layer And Track (5034mil,2935mil)(5034mil,3075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R13-1(3319.998mil,3415mil) on Top Layer And Track (3295mil,3381mil)(3295mil,3448mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-1(3319.998mil,3415mil) on Top Layer And Track (3295mil,3381mil)(3435mil,3381mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-1(3319.998mil,3415mil) on Top Layer And Track (3295mil,3448mil)(3435mil,3448mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(3319.998mil,3415mil) on Top Layer And Track (3347.998mil,3390mil)(3381.998mil,3390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(3319.998mil,3415mil) on Top Layer And Track (3347.998mil,3440mil)(3381.998mil,3440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R14-1(4685mil,2975mil) on Top Layer And Track (4660.002mil,2941mil)(4660.002mil,3008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R14-1(4685mil,2975mil) on Top Layer And Track (4660.002mil,2941mil)(4800.002mil,2941mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-1(4685mil,2975mil) on Top Layer And Track (4660.002mil,3008mil)(4800.002mil,3008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-1(4685mil,2975mil) on Top Layer And Track (4713mil,2950mil)(4747mil,2950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-1(4685mil,2975mil) on Top Layer And Track (4713mil,3000mil)(4747mil,3000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R14-2(4775mil,2975mil) on Top Layer And Track (4660.002mil,2941mil)(4800.002mil,2941mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-2(4775mil,2975mil) on Top Layer And Track (4660.002mil,3008mil)(4800.002mil,3008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-2(4775mil,2975mil) on Top Layer And Track (4713mil,2950mil)(4747mil,2950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-2(4775mil,2975mil) on Top Layer And Track (4713mil,3000mil)(4747mil,3000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R14-2(4775mil,2975mil) on Top Layer And Track (4800.002mil,2941mil)(4800.002mil,3008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R15-1(3884.998mil,3065mil) on Top Layer And Track (3860mil,3031mil)(3860mil,3098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-1(3884.998mil,3065mil) on Top Layer And Track (3860mil,3031mil)(4000mil,3031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-1(3884.998mil,3065mil) on Top Layer And Track (3860mil,3098mil)(4000mil,3098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-1(3884.998mil,3065mil) on Top Layer And Track (3912.998mil,3040mil)(3946.998mil,3040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-1(3884.998mil,3065mil) on Top Layer And Track (3912.998mil,3090mil)(3946.998mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-2(3974.998mil,3065mil) on Top Layer And Track (3860mil,3031mil)(4000mil,3031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-2(3974.998mil,3065mil) on Top Layer And Track (3860mil,3098mil)(4000mil,3098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-2(3974.998mil,3065mil) on Top Layer And Track (3912.998mil,3040mil)(3946.998mil,3040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-2(3974.998mil,3065mil) on Top Layer And Track (3912.998mil,3090mil)(3946.998mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R15-2(3974.998mil,3065mil) on Top Layer And Track (4000mil,3031mil)(4000mil,3098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-1(3785.002mil,3060mil) on Top Layer And Track (3670mil,3027mil)(3810mil,3027mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-1(3785.002mil,3060mil) on Top Layer And Track (3670mil,3094mil)(3810mil,3094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-1(3785.002mil,3060mil) on Top Layer And Track (3723.002mil,3035mil)(3757.002mil,3035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-1(3785.002mil,3060mil) on Top Layer And Track (3723.002mil,3085mil)(3757.002mil,3085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R16-1(3785.002mil,3060mil) on Top Layer And Track (3810mil,3027mil)(3810mil,3094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.505mil < 10mil) Between Pad R16-2(3695.002mil,3060mil) on Top Layer And Text "R16" (3652.512mil,2990.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.505mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R16-2(3695.002mil,3060mil) on Top Layer And Track (3670mil,3027mil)(3670mil,3094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-2(3695.002mil,3060mil) on Top Layer And Track (3670mil,3027mil)(3810mil,3027mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-2(3695.002mil,3060mil) on Top Layer And Track (3670mil,3094mil)(3810mil,3094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-2(3695.002mil,3060mil) on Top Layer And Track (3723.002mil,3035mil)(3757.002mil,3035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-2(3695.002mil,3060mil) on Top Layer And Track (3723.002mil,3085mil)(3757.002mil,3085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R17-1(5290mil,1605mil) on Top Layer And Text "J6" (5302mil,1574mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R17-1(5290mil,1605mil) on Top Layer And Track (5257mil,1573mil)(5257mil,1726mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R17-1(5290mil,1605mil) on Top Layer And Track (5257mil,1573mil)(5324mil,1573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R17-1(5290mil,1605mil) on Top Layer And Track (5265mil,1633mil)(5265mil,1667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R17-1(5290mil,1605mil) on Top Layer And Track (5315mil,1633mil)(5315mil,1667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-1(5290mil,1605mil) on Top Layer And Track (5324mil,1573mil)(5324mil,1726mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R17-2(5290mil,1695mil) on Top Layer And Track (5257mil,1573mil)(5257mil,1726mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R17-2(5290mil,1695mil) on Top Layer And Track (5257mil,1726mil)(5324mil,1726mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R17-2(5290mil,1695mil) on Top Layer And Track (5265mil,1633mil)(5265mil,1667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R17-2(5290mil,1695mil) on Top Layer And Track (5315mil,1633mil)(5315mil,1667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-2(5290mil,1695mil) on Top Layer And Track (5324mil,1573mil)(5324mil,1726mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-1(4590.945mil,2334.998mil) on Top Layer And Track (4557.945mil,2310mil)(4557.945mil,2450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R18-1(4590.945mil,2334.998mil) on Top Layer And Track (4557.945mil,2310mil)(4624.945mil,2310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-1(4590.945mil,2334.998mil) on Top Layer And Track (4565.945mil,2362.998mil)(4565.945mil,2396.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-1(4590.945mil,2334.998mil) on Top Layer And Track (4615.945mil,2362.998mil)(4615.945mil,2396.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-1(4590.945mil,2334.998mil) on Top Layer And Track (4624.945mil,2310mil)(4624.945mil,2450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-1(4619.055mil,2800.002mil) on Top Layer And Track (4585.055mil,2685mil)(4585.055mil,2825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R19-1(4619.055mil,2800.002mil) on Top Layer And Track (4585.055mil,2825mil)(4652.055mil,2825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-1(4619.055mil,2800.002mil) on Top Layer And Track (4594.055mil,2738.002mil)(4594.055mil,2772.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-1(4619.055mil,2800.002mil) on Top Layer And Track (4644.055mil,2738.002mil)(4644.055mil,2772.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-1(4619.055mil,2800.002mil) on Top Layer And Track (4652.055mil,2685mil)(4652.055mil,2825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-2(4619.055mil,2710.002mil) on Top Layer And Track (4585.055mil,2685mil)(4585.055mil,2825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R19-2(4619.055mil,2710.002mil) on Top Layer And Track (4585.055mil,2685mil)(4652.055mil,2685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-2(4619.055mil,2710.002mil) on Top Layer And Track (4594.055mil,2738.002mil)(4594.055mil,2772.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-2(4619.055mil,2710.002mil) on Top Layer And Track (4644.055mil,2738.002mil)(4644.055mil,2772.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-2(4619.055mil,2710.002mil) on Top Layer And Track (4652.055mil,2685mil)(4652.055mil,2825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-2(6015mil,2470.002mil) on Top Layer And Track (5981mil,2445mil)(5981mil,2585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R20-2(6015mil,2470.002mil) on Top Layer And Track (5981mil,2445mil)(6048mil,2445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-2(6015mil,2470.002mil) on Top Layer And Track (5990mil,2498.002mil)(5990mil,2532.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-2(6015mil,2470.002mil) on Top Layer And Track (6040mil,2498.002mil)(6040mil,2532.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R20-2(6015mil,2470.002mil) on Top Layer And Track (6048mil,2445mil)(6048mil,2585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R2-1(4940mil,1820mil) on Top Layer And Text "J1" (4882mil,1850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-1(4940mil,1820mil) on Top Layer And Track (4907mil,1795.002mil)(4907mil,1935.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R2-1(4940mil,1820mil) on Top Layer And Track (4907mil,1795.002mil)(4974mil,1795.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(4940mil,1820mil) on Top Layer And Track (4915mil,1848mil)(4915mil,1882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(4940mil,1820mil) on Top Layer And Track (4965mil,1848mil)(4965mil,1882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-1(4940mil,1820mil) on Top Layer And Track (4974mil,1795.002mil)(4974mil,1935.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-1(6295mil,2565.002mil) on Top Layer And Track (6261mil,2450mil)(6261mil,2590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R21-1(6295mil,2565.002mil) on Top Layer And Track (6261mil,2590mil)(6328mil,2590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-1(6295mil,2565.002mil) on Top Layer And Track (6270mil,2503.002mil)(6270mil,2537.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-1(6295mil,2565.002mil) on Top Layer And Track (6320mil,2503.002mil)(6320mil,2537.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-1(6295mil,2565.002mil) on Top Layer And Track (6328mil,2450mil)(6328mil,2590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-2(6295mil,2475.002mil) on Top Layer And Track (6261mil,2450mil)(6261mil,2590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R21-2(6295mil,2475.002mil) on Top Layer And Track (6261mil,2450mil)(6328mil,2450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-2(6295mil,2475.002mil) on Top Layer And Track (6270mil,2503.002mil)(6270mil,2537.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-2(6295mil,2475.002mil) on Top Layer And Track (6320mil,2503.002mil)(6320mil,2537.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-2(6295mil,2475.002mil) on Top Layer And Track (6328mil,2450mil)(6328mil,2590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.325mil < 10mil) Between Pad R2-2(4940mil,1910mil) on Top Layer And Text "J1" (4882mil,1850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.325mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-2(4940mil,1910mil) on Top Layer And Track (4907mil,1795.002mil)(4907mil,1935.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R2-2(4940mil,1910mil) on Top Layer And Track (4907mil,1935.002mil)(4974mil,1935.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(4940mil,1910mil) on Top Layer And Track (4915mil,1848mil)(4915mil,1882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(4940mil,1910mil) on Top Layer And Track (4965mil,1848mil)(4965mil,1882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-2(4940mil,1910mil) on Top Layer And Track (4974mil,1795.002mil)(4974mil,1935.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R22-1(6020mil,3180.002mil) on Top Layer And Track (5986mil,3065mil)(5986mil,3205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R22-1(6020mil,3180.002mil) on Top Layer And Track (5986mil,3205mil)(6053mil,3205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-1(6020mil,3180.002mil) on Top Layer And Track (5995mil,3118.002mil)(5995mil,3152.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-1(6020mil,3180.002mil) on Top Layer And Track (6045mil,3118.002mil)(6045mil,3152.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R22-1(6020mil,3180.002mil) on Top Layer And Track (6053mil,3065mil)(6053mil,3205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R22-2(6020mil,3090.002mil) on Top Layer And Track (5986mil,3065mil)(5986mil,3205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R22-2(6020mil,3090.002mil) on Top Layer And Track (5986mil,3065mil)(6053mil,3065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-2(6020mil,3090.002mil) on Top Layer And Track (5995mil,3118.002mil)(5995mil,3152.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-2(6020mil,3090.002mil) on Top Layer And Track (6045mil,3118.002mil)(6045mil,3152.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R22-2(6020mil,3090.002mil) on Top Layer And Track (6053mil,3065mil)(6053mil,3205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R23-1(6285mil,3185.002mil) on Top Layer And Track (6251mil,3070mil)(6251mil,3210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R23-1(6285mil,3185.002mil) on Top Layer And Track (6251mil,3210mil)(6318mil,3210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-1(6285mil,3185.002mil) on Top Layer And Track (6260mil,3123.002mil)(6260mil,3157.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-1(6285mil,3185.002mil) on Top Layer And Track (6310mil,3123.002mil)(6310mil,3157.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R23-2(6285mil,3095.002mil) on Top Layer And Track (6251mil,3070mil)(6251mil,3210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R23-2(6285mil,3095.002mil) on Top Layer And Track (6251mil,3070mil)(6318mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-2(6285mil,3095.002mil) on Top Layer And Track (6260mil,3123.002mil)(6260mil,3157.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-2(6285mil,3095.002mil) on Top Layer And Track (6310mil,3123.002mil)(6310mil,3157.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R23-2(6285mil,3095.002mil) on Top Layer And Track (6318mil,3070mil)(6318mil,3210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R25-1(4495.002mil,4115mil) on Top Layer And Track (4380mil,4082mil)(4520mil,4082mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R25-1(4495.002mil,4115mil) on Top Layer And Track (4380mil,4149mil)(4520mil,4149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R25-1(4495.002mil,4115mil) on Top Layer And Track (4433.002mil,4090mil)(4467.002mil,4090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R25-1(4495.002mil,4115mil) on Top Layer And Track (4433.002mil,4140mil)(4467.002mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R25-1(4495.002mil,4115mil) on Top Layer And Track (4520mil,4082mil)(4520mil,4149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R25-2(4405.002mil,4115mil) on Top Layer And Track (4380mil,4082mil)(4380mil,4149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R25-2(4405.002mil,4115mil) on Top Layer And Track (4380mil,4082mil)(4520mil,4082mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R25-2(4405.002mil,4115mil) on Top Layer And Track (4380mil,4149mil)(4520mil,4149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R25-2(4405.002mil,4115mil) on Top Layer And Track (4433.002mil,4090mil)(4467.002mil,4090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R25-2(4405.002mil,4115mil) on Top Layer And Track (4433.002mil,4140mil)(4467.002mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R26-1(4495.002mil,3935mil) on Top Layer And Track (4380mil,3902mil)(4520mil,3902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R26-1(4495.002mil,3935mil) on Top Layer And Track (4380mil,3969mil)(4520mil,3969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R26-1(4495.002mil,3935mil) on Top Layer And Track (4433.002mil,3910mil)(4467.002mil,3910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R26-1(4495.002mil,3935mil) on Top Layer And Track (4433.002mil,3960mil)(4467.002mil,3960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R26-1(4495.002mil,3935mil) on Top Layer And Track (4520mil,3902mil)(4520mil,3969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R26-2(4405.002mil,3935mil) on Top Layer And Track (4380mil,3902mil)(4380mil,3969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R26-2(4405.002mil,3935mil) on Top Layer And Track (4380mil,3902mil)(4520mil,3902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R26-2(4405.002mil,3935mil) on Top Layer And Track (4380mil,3969mil)(4520mil,3969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R26-2(4405.002mil,3935mil) on Top Layer And Track (4433.002mil,3910mil)(4467.002mil,3910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R26-2(4405.002mil,3935mil) on Top Layer And Track (4433.002mil,3960mil)(4467.002mil,3960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.326mil < 10mil) Between Pad R27-1(4495.002mil,4035mil) on Top Layer And Text "C32" (4525.013mil,4010.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.326mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R27-1(4495.002mil,4035mil) on Top Layer And Track (4380mil,4002mil)(4520mil,4002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R27-1(4495.002mil,4035mil) on Top Layer And Track (4380mil,4069mil)(4520mil,4069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R27-1(4495.002mil,4035mil) on Top Layer And Track (4433.002mil,4010mil)(4467.002mil,4010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R27-1(4495.002mil,4035mil) on Top Layer And Track (4433.002mil,4060mil)(4467.002mil,4060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R27-1(4495.002mil,4035mil) on Top Layer And Track (4520mil,4002mil)(4520mil,4069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R27-2(4405.002mil,4035mil) on Top Layer And Track (4380mil,4002mil)(4380mil,4069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R27-2(4405.002mil,4035mil) on Top Layer And Track (4380mil,4002mil)(4520mil,4002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R27-2(4405.002mil,4035mil) on Top Layer And Track (4380mil,4069mil)(4520mil,4069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R27-2(4405.002mil,4035mil) on Top Layer And Track (4433.002mil,4010mil)(4467.002mil,4010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R27-2(4405.002mil,4035mil) on Top Layer And Track (4433.002mil,4060mil)(4467.002mil,4060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R29-1(4505mil,4209.998mil) on Top Layer And Track (4472mil,4185mil)(4472mil,4325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R29-1(4505mil,4209.998mil) on Top Layer And Track (4472mil,4185mil)(4539mil,4185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R29-1(4505mil,4209.998mil) on Top Layer And Track (4480mil,4237.998mil)(4480mil,4271.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R29-1(4505mil,4209.998mil) on Top Layer And Track (4530mil,4237.998mil)(4530mil,4271.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R29-1(4505mil,4209.998mil) on Top Layer And Track (4539mil,4185mil)(4539mil,4325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R29-2(4505mil,4299.998mil) on Top Layer And Track (4472mil,4185mil)(4472mil,4325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R29-2(4505mil,4299.998mil) on Top Layer And Track (4472mil,4325mil)(4539mil,4325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R29-2(4505mil,4299.998mil) on Top Layer And Track (4480mil,4237.998mil)(4480mil,4271.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R29-2(4505mil,4299.998mil) on Top Layer And Track (4530mil,4237.998mil)(4530mil,4271.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R29-2(4505mil,4299.998mil) on Top Layer And Track (4539mil,4185mil)(4539mil,4325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R30-1(6295mil,3814.998mil) on Top Layer And Track (6262mil,3790mil)(6262mil,3930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R30-1(6295mil,3814.998mil) on Top Layer And Track (6262mil,3790mil)(6329mil,3790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R30-1(6295mil,3814.998mil) on Top Layer And Track (6270mil,3842.998mil)(6270mil,3876.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R30-1(6295mil,3814.998mil) on Top Layer And Track (6320mil,3842.998mil)(6320mil,3876.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R30-1(6295mil,3814.998mil) on Top Layer And Track (6329mil,3790mil)(6329mil,3930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R30-2(6295mil,3904.998mil) on Top Layer And Track (6262mil,3790mil)(6262mil,3930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R30-2(6295mil,3904.998mil) on Top Layer And Track (6262mil,3930mil)(6329mil,3930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R30-2(6295mil,3904.998mil) on Top Layer And Track (6270mil,3842.998mil)(6270mil,3876.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R30-2(6295mil,3904.998mil) on Top Layer And Track (6320mil,3842.998mil)(6320mil,3876.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R30-2(6295mil,3904.998mil) on Top Layer And Track (6329mil,3790mil)(6329mil,3930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R3-1(4379.998mil,1315mil) on Top Layer And Track (4355mil,1281mil)(4355mil,1348mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-1(4379.998mil,1315mil) on Top Layer And Track (4355mil,1281mil)(4495mil,1281mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-1(4379.998mil,1315mil) on Top Layer And Track (4355mil,1348mil)(4495mil,1348mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-1(4379.998mil,1315mil) on Top Layer And Track (4407.998mil,1290mil)(4441.998mil,1290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-1(4379.998mil,1315mil) on Top Layer And Track (4407.998mil,1340mil)(4441.998mil,1340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R31-1(6015mil,3809.998mil) on Top Layer And Track (5982mil,3785mil)(5982mil,3925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R31-1(6015mil,3809.998mil) on Top Layer And Track (5982mil,3785mil)(6049mil,3785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R31-1(6015mil,3809.998mil) on Top Layer And Track (5990mil,3837.998mil)(5990mil,3871.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R31-1(6015mil,3809.998mil) on Top Layer And Track (6040mil,3837.998mil)(6040mil,3871.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R31-1(6015mil,3809.998mil) on Top Layer And Track (6049mil,3785mil)(6049mil,3925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R31-2(6015mil,3899.998mil) on Top Layer And Track (5982mil,3785mil)(5982mil,3925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R31-2(6015mil,3899.998mil) on Top Layer And Track (5982mil,3925mil)(6049mil,3925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R31-2(6015mil,3899.998mil) on Top Layer And Track (5990mil,3837.998mil)(5990mil,3871.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R31-2(6015mil,3899.998mil) on Top Layer And Track (6040mil,3837.998mil)(6040mil,3871.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R31-2(6015mil,3899.998mil) on Top Layer And Track (6049mil,3785mil)(6049mil,3925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-1(3660.002mil,1550mil) on Top Layer And Track (3545mil,1517mil)(3685mil,1517mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-1(3660.002mil,1550mil) on Top Layer And Track (3545mil,1584mil)(3685mil,1584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-1(3660.002mil,1550mil) on Top Layer And Track (3598.002mil,1525mil)(3632.002mil,1525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-1(3660.002mil,1550mil) on Top Layer And Track (3598.002mil,1575mil)(3632.002mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R4-1(3660.002mil,1550mil) on Top Layer And Track (3685mil,1517mil)(3685mil,1584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R4-2(3570.002mil,1550mil) on Top Layer And Track (3545mil,1517mil)(3545mil,1584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-2(3570.002mil,1550mil) on Top Layer And Track (3545mil,1517mil)(3685mil,1517mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-2(3570.002mil,1550mil) on Top Layer And Track (3545mil,1584mil)(3685mil,1584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-2(3570.002mil,1550mil) on Top Layer And Track (3598.002mil,1525mil)(3632.002mil,1525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-2(3570.002mil,1550mil) on Top Layer And Track (3598.002mil,1575mil)(3632.002mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-1(3440mil,2180mil) on Top Layer And Text "C9" (3417mil,2139mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-1(3440mil,2180mil) on Top Layer And Track (3324.998mil,2147mil)(3464.998mil,2147mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-1(3440mil,2180mil) on Top Layer And Track (3324.998mil,2214mil)(3464.998mil,2214mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-1(3440mil,2180mil) on Top Layer And Track (3378mil,2155mil)(3412mil,2155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-1(3440mil,2180mil) on Top Layer And Track (3378mil,2205mil)(3412mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R5-1(3440mil,2180mil) on Top Layer And Track (3464.998mil,2147mil)(3464.998mil,2214mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.102mil < 10mil) Between Pad R6-1(4595.977mil,3000.001mil) on Top Layer And Text "R14" (4637.512mil,3030.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-1(4595.977mil,3000.001mil) on Top Layer And Track (4344.009mil,2937.009mil)(4595.977mil,2937.009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-1(4595.977mil,3000.001mil) on Top Layer And Track (4344.009mil,3062.993mil)(4595.977mil,3062.993mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-1(4595.977mil,3000.001mil) on Top Layer And Track (4595.977mil,2937.009mil)(4595.977mil,3062.993mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-2(4344.009mil,3000.001mil) on Top Layer And Track (4344.009mil,2937.009mil)(4344.009mil,3062.993mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-2(4344.009mil,3000.001mil) on Top Layer And Track (4344.009mil,2937.009mil)(4595.977mil,2937.009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-2(4344.009mil,3000.001mil) on Top Layer And Track (4344.009mil,3062.993mil)(4595.977mil,3062.993mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-2(4180mil,3035mil) on Top Layer And Track (4147mil,2920.002mil)(4147mil,3060.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R7-2(4180mil,3035mil) on Top Layer And Track (4147mil,3060.002mil)(4214mil,3060.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(4180mil,3035mil) on Top Layer And Track (4155mil,2973mil)(4155mil,3007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(4180mil,3035mil) on Top Layer And Track (4205mil,2973mil)(4205mil,3007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-2(4180mil,3035mil) on Top Layer And Track (4214mil,2920.002mil)(4214mil,3060.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-1(4090mil,3035mil) on Top Layer And Track (4056mil,2919.998mil)(4056mil,3059.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R8-1(4090mil,3035mil) on Top Layer And Track (4056mil,3059.998mil)(4123mil,3059.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-1(4090mil,3035mil) on Top Layer And Track (4065mil,2973mil)(4065mil,3007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-1(4090mil,3035mil) on Top Layer And Track (4115mil,2973mil)(4115mil,3007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-1(4090mil,3035mil) on Top Layer And Track (4123mil,2919.998mil)(4123mil,3059.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-2(4090mil,2945mil) on Top Layer And Track (4056mil,2919.998mil)(4056mil,3059.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R8-2(4090mil,2945mil) on Top Layer And Track (4056mil,2919.998mil)(4123mil,2919.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-2(4090mil,2945mil) on Top Layer And Track (4065mil,2973mil)(4065mil,3007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-2(4090mil,2945mil) on Top Layer And Track (4115mil,2973mil)(4115mil,3007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-2(4090mil,2945mil) on Top Layer And Track (4123mil,2919.998mil)(4123mil,3059.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-1(3430mil,3865mil) on Top Layer And Track (3396mil,3749.998mil)(3396mil,3889.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R9-1(3430mil,3865mil) on Top Layer And Track (3396mil,3889.998mil)(3463mil,3889.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-1(3430mil,3865mil) on Top Layer And Track (3405mil,3803mil)(3405mil,3837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-1(3430mil,3865mil) on Top Layer And Track (3455mil,3803mil)(3455mil,3837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-1(3430mil,3865mil) on Top Layer And Track (3463mil,3749.998mil)(3463mil,3889.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-2(3430mil,3775mil) on Top Layer And Track (3396mil,3749.998mil)(3396mil,3889.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R9-2(3430mil,3775mil) on Top Layer And Track (3396mil,3749.998mil)(3463mil,3749.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(3430mil,3775mil) on Top Layer And Track (3405mil,3803mil)(3405mil,3837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(3430mil,3775mil) on Top Layer And Track (3455mil,3803mil)(3455mil,3837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-2(3430mil,3775mil) on Top Layer And Track (3463mil,3749.998mil)(3463mil,3889.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U3-1(6163.858mil,1929.228mil) on Top Layer And Track (5813.465mil,2006.968mil)(6246.535mil,2006.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U3-2(6096.929mil,1929.228mil) on Top Layer And Track (5813.465mil,2006.968mil)(6246.535mil,2006.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U3-3(6030mil,1929.228mil) on Top Layer And Track (5813.465mil,2006.968mil)(6246.535mil,2006.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U3-4(5963.071mil,1929.228mil) on Top Layer And Track (5813.465mil,2006.968mil)(6246.535mil,2006.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U3-5(5896.142mil,1929.228mil) on Top Layer And Track (5813.465mil,2006.968mil)(6246.535mil,2006.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad U3-6(6030mil,1377.047mil) on Top Layer And Track (5813.465mil,1317.992mil)(5813.465mil,2006.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad U3-6(6030mil,1377.047mil) on Top Layer And Track (5813.465mil,1317.992mil)(6246.535mil,1317.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad U3-6(6030mil,1377.047mil) on Top Layer And Track (6246.535mil,1317.992mil)(6246.535mil,2006.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
Rule Violations :471

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01