#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x59eed70685f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x59eed7069c90 .scope module, "axi_read_tb" "axi_read_tb" 3 3;
 .timescale -9 -12;
P_0x59eed704ff20 .param/l "ADDR_WIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x59eed704ff60 .param/l "DATA_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
v0x59eed7089c00_0 .net "ARADDR", 31 0, v0x59eed70473f0_0;  1 drivers
v0x59eed7089ce0_0 .net "ARREADY", 0 0, v0x59eed70890f0_0;  1 drivers
v0x59eed7089df0_0 .net "ARVALID", 0 0, v0x59eed7065620_0;  1 drivers
v0x59eed7089ee0_0 .net "RDATA", 31 0, v0x59eed7089230_0;  1 drivers
v0x59eed7089fd0_0 .net "READ_DATA", 31 0, v0x59eed7067e40_0;  1 drivers
v0x59eed708a0c0_0 .net "RREADY", 0 0, v0x59eed70883f0_0;  1 drivers
v0x59eed708a1b0_0 .net "RRESP", 1 0, v0x59eed70893f0_0;  1 drivers
v0x59eed708a2a0_0 .net "RVALID", 0 0, v0x59eed70894c0_0;  1 drivers
v0x59eed708a390_0 .var "clk", 0 0;
v0x59eed708a4c0_0 .net "done", 0 0, L_0x59eed708a740;  1 drivers
v0x59eed708a560_0 .var "rst", 0 0;
v0x59eed708a650_0 .var "start", 0 0;
E_0x59eed7058770 .event edge, v0x59eed70888d0_0;
S_0x59eed7050d20 .scope module, "dut_master" "master_fsm" 3 31, 4 3 0, S_0x59eed7069c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /OUTPUT 32 "ARADDR";
    .port_info 5 /OUTPUT 1 "ARVALID";
    .port_info 6 /OUTPUT 32 "READ_DATA";
    .port_info 7 /OUTPUT 1 "RREADY";
    .port_info 8 /INPUT 1 "ARREADY";
    .port_info 9 /INPUT 32 "RDATA";
    .port_info 10 /INPUT 2 "RRESP";
    .port_info 11 /INPUT 1 "RVALID";
P_0x59eed700bcf0 .param/l "ADDR_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
P_0x59eed700bd30 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x59eed700bd70 .param/l "STRB_WIDTH" 0 4 6, +C4<00000000000000000000000000000100>;
enum0x59eed700cb80 .enum4 (2)
   "IDLE" 2'b00,
   "SEND_AR" 2'b01,
   "WAIT_RDATA" 2'b10,
   "DONE" 2'b11
 ;
v0x59eed70473f0_0 .var "ARADDR", 31 0;
v0x59eed701fd70_0 .net "ARREADY", 0 0, v0x59eed70890f0_0;  alias, 1 drivers
v0x59eed7065620_0 .var "ARVALID", 0 0;
v0x59eed7067da0_0 .net "RDATA", 31 0, v0x59eed7089230_0;  alias, 1 drivers
v0x59eed7067e40_0 .var "READ_DATA", 31 0;
v0x59eed70883f0_0 .var "RREADY", 0 0;
v0x59eed70884b0_0 .net "RRESP", 1 0, v0x59eed70893f0_0;  alias, 1 drivers
v0x59eed7088590_0 .net "RVALID", 0 0, v0x59eed70894c0_0;  alias, 1 drivers
L_0x745fddc4b018 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x59eed7088650_0 .net/2u *"_ivl_0", 1 0, L_0x745fddc4b018;  1 drivers
v0x59eed7088730_0 .net "clk", 0 0, v0x59eed708a390_0;  1 drivers
v0x59eed70887f0_0 .var "cur_state", 1 0;
v0x59eed70888d0_0 .net "done", 0 0, L_0x59eed708a740;  alias, 1 drivers
v0x59eed7088990_0 .var "nxt_state", 1 0;
v0x59eed7088a70_0 .net "rst", 0 0, v0x59eed708a560_0;  1 drivers
v0x59eed7088b30_0 .net "start", 0 0, v0x59eed708a650_0;  1 drivers
E_0x59eed7058960/0 .event negedge, v0x59eed7088a70_0;
E_0x59eed7058960/1 .event posedge, v0x59eed7088730_0;
E_0x59eed7058960 .event/or E_0x59eed7058960/0, E_0x59eed7058960/1;
E_0x59eed702ff30 .event edge, v0x59eed70887f0_0, v0x59eed7088b30_0, v0x59eed701fd70_0, v0x59eed7088590_0;
E_0x59eed70697d0 .event posedge, v0x59eed7088730_0;
L_0x59eed708a740 .cmp/eq 2, v0x59eed70887f0_0, L_0x745fddc4b018;
S_0x59eed7088d70 .scope module, "dut_slave" "dummy_slave" 3 50, 5 3 0, S_0x59eed7069c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 32 "ARADDR";
    .port_info 5 /INPUT 1 "ARVALID";
    .port_info 6 /INPUT 1 "RREADY";
    .port_info 7 /OUTPUT 1 "ARREADY";
    .port_info 8 /OUTPUT 1 "RVALID";
    .port_info 9 /OUTPUT 32 "RDATA";
    .port_info 10 /OUTPUT 2 "RRESP";
P_0x59eed7068180 .param/l "ADDR_WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
P_0x59eed70681c0 .param/l "DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
enum0x59eed700d4e0 .enum4 (3)
   "IDLE" 3'b000,
   "SEND_RR" 3'b001,
   "SEND_RDATA" 3'b010,
   "DONE" 3'b011
 ;
v0x59eed7089010_0 .net "ARADDR", 31 0, v0x59eed70473f0_0;  alias, 1 drivers
v0x59eed70890f0_0 .var "ARREADY", 0 0;
v0x59eed7089190_0 .net "ARVALID", 0 0, v0x59eed7065620_0;  alias, 1 drivers
v0x59eed7089230_0 .var "RDATA", 31 0;
v0x59eed7089300_0 .net "RREADY", 0 0, v0x59eed70883f0_0;  alias, 1 drivers
v0x59eed70893f0_0 .var "RRESP", 1 0;
v0x59eed70894c0_0 .var "RVALID", 0 0;
L_0x745fddc4b060 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x59eed7089590_0 .net/2u *"_ivl_0", 2 0, L_0x745fddc4b060;  1 drivers
v0x59eed7089630_0 .net "clk", 0 0, v0x59eed708a390_0;  alias, 1 drivers
v0x59eed7089700_0 .var "cur_state", 2 0;
v0x59eed70897a0_0 .net "done", 0 0, L_0x59eed708a880;  1 drivers
v0x59eed7089840_0 .var "nxt_state", 2 0;
v0x59eed70898e0_0 .net "rst", 0 0, v0x59eed708a560_0;  alias, 1 drivers
v0x59eed70899b0_0 .net "start", 0 0, v0x59eed708a650_0;  alias, 1 drivers
E_0x59eed7066a60/0 .event edge, v0x59eed7089700_0, v0x59eed7065620_0, v0x59eed701fd70_0, v0x59eed70883f0_0;
E_0x59eed7066a60/1 .event edge, v0x59eed7088590_0;
E_0x59eed7066a60 .event/or E_0x59eed7066a60/0, E_0x59eed7066a60/1;
L_0x59eed708a880 .cmp/eq 3, v0x59eed7089700_0, L_0x745fddc4b060;
    .scope S_0x59eed7050d20;
T_0 ;
    %wait E_0x59eed70697d0;
    %load/vec4 v0x59eed7088a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59eed70887f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x59eed7088990_0;
    %assign/vec4 v0x59eed70887f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x59eed7050d20;
T_1 ;
Ewait_0 .event/or E_0x59eed702ff30, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x59eed70887f0_0;
    %store/vec4 v0x59eed7088990_0, 0, 2;
    %load/vec4 v0x59eed70887f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x59eed7088b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x59eed7088990_0, 0, 2;
T_1.5 ;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x59eed701fd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x59eed7088990_0, 0, 2;
T_1.7 ;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x59eed7088590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x59eed7088990_0, 0, 2;
T_1.9 ;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x59eed7088b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59eed7088990_0, 0, 2;
T_1.11 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x59eed7050d20;
T_2 ;
    %wait E_0x59eed7058960;
    %load/vec4 v0x59eed7088a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59eed70473f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59eed7065620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59eed7067e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59eed70883f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59eed7065620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59eed70883f0_0, 0;
    %load/vec4 v0x59eed70887f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59eed70473f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59eed7065620_0, 0;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x59eed7088590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59eed70883f0_0, 0;
    %load/vec4 v0x59eed70884b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x59eed7067da0_0;
    %assign/vec4 v0x59eed7067e40_0, 0;
T_2.8 ;
T_2.6 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x59eed7088d70;
T_3 ;
    %wait E_0x59eed70697d0;
    %load/vec4 v0x59eed70898e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59eed7089700_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x59eed7089840_0;
    %assign/vec4 v0x59eed7089700_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x59eed7088d70;
T_4 ;
Ewait_1 .event/or E_0x59eed7066a60, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x59eed7089700_0;
    %store/vec4 v0x59eed7089840_0, 0, 3;
    %load/vec4 v0x59eed7089700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x59eed7089190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x59eed7089840_0, 0, 3;
T_4.6 ;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x59eed7089190_0;
    %load/vec4 v0x59eed70890f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x59eed7089840_0, 0, 3;
T_4.8 ;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x59eed7089840_0, 0, 3;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x59eed7089300_0;
    %load/vec4 v0x59eed70894c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59eed7089840_0, 0, 3;
T_4.10 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x59eed7088d70;
T_5 ;
    %wait E_0x59eed7058960;
    %load/vec4 v0x59eed70898e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59eed70890f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59eed70894c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59eed70893f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59eed7089230_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59eed70890f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59eed70894c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59eed70893f0_0, 0;
    %load/vec4 v0x59eed7089700_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59eed70890f0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59eed70894c0_0, 0;
    %pushi/vec4 268435456, 0, 32;
    %assign/vec4 v0x59eed7089230_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59eed70893f0_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x59eed7069c90;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x59eed708a390_0;
    %inv;
    %store/vec4 v0x59eed708a390_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x59eed7069c90;
T_7 ;
    %vpi_call/w 3 66 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call/w 3 67 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x59eed7069c90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59eed708a390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59eed708a560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59eed708a650_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59eed708a560_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59eed708a560_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59eed708a560_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59eed708a650_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59eed708a650_0, 0, 1;
T_7.0 ;
    %load/vec4 v0x59eed708a4c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.1, 6;
    %wait E_0x59eed7058770;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call/w 3 86 "$display", "[TB] Read Completed. Data Received = %h", v0x59eed7089fd0_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call/w 3 88 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "axi_read_tb.sv";
    "master_fsm.sv";
    "dummy_slave.sv";
