<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>OpenWSN Smartgrid TSCH testbed: /home/lkn/offCloud/Smartgrid-code/GitHub/openwsn-fw/bsp/boards/agilefox/library/inc/stm32f10x_fsmc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Smartgrid TSCH testbed
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_3c5459f7c179b79c90e2565474bb2856.html">bsp</a></li><li class="navelem"><a class="el" href="dir_f726804c1fa01777ab9a86062ade5870.html">boards</a></li><li class="navelem"><a class="el" href="dir_be7309c50ede9e3fd1ffbdc91deffffb.html">agilefox</a></li><li class="navelem"><a class="el" href="dir_31e8a59b8e398406ef65ef2a0fdb556c.html">library</a></li><li class="navelem"><a class="el" href="dir_a1e3ede1d079650548e5a46779d13ea9.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f10x_fsmc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">* File Name          : stm32f10x_fsmc.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">* Author             : MCD Application Team</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">* Version            : V2.0.3</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">* Date               : 09/22/2008</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* Description        : This file contains all the functions prototypes for the</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">*                      FSMC firmware library.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">********************************************************************************</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*******************************************************************************/</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#ifndef __STM32F10x_FSMC_H</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define __STM32F10x_FSMC_H</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html">stm32f10x_map.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* Timing parameters For NOR/SRAM Banks */</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">   26</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;{</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a3d360eae9bc9afb020760d4df1659159">   28</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a3d360eae9bc9afb020760d4df1659159">FSMC_AddressSetupTime</a>;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ac030a512b4d7cf3eb18f1c2b4f2d7456">   29</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ac030a512b4d7cf3eb18f1c2b4f2d7456">FSMC_AddressHoldTime</a>;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a44195e51b8b2b74d70c354daea11027f">   30</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a44195e51b8b2b74d70c354daea11027f">FSMC_DataSetupTime</a>;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ab6cf3ade160c979c56d9239bcce4ac18">   31</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ab6cf3ade160c979c56d9239bcce4ac18">FSMC_BusTurnAroundDuration</a>;</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a78bdec78fe90681fcadda5424a8ba606">   32</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a78bdec78fe90681fcadda5424a8ba606">FSMC_CLKDivision</a>;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a85ad0cb267164d7ad9c5c662a455b5a6">   33</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a85ad0cb267164d7ad9c5c662a455b5a6">FSMC_DataLatency</a>;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a101b772eba1960ec456418228a6172d8">   34</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a101b772eba1960ec456418228a6172d8">FSMC_AccessMode</a>;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;}<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a>;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* FSMC NOR/SRAM Init structure definition */</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">   38</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;{</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aba41d7be800c3c67d0ecfa76ae2a8da3">   40</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aba41d7be800c3c67d0ecfa76ae2a8da3">FSMC_Bank</a>;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a50dbc279194e11059b3d5c7d60103e34">   41</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a50dbc279194e11059b3d5c7d60103e34">FSMC_DataAddressMux</a>;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aadbf8bf431e05297c529213e9d6556a7">   42</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aadbf8bf431e05297c529213e9d6556a7">FSMC_MemoryType</a>;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a9cd77c29d6dcfc2da434e557ef38a920">   43</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a9cd77c29d6dcfc2da434e557ef38a920">FSMC_MemoryDataWidth</a>;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af043f4c3f54c19749d6598d9f5091432">   44</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af043f4c3f54c19749d6598d9f5091432">FSMC_BurstAccessMode</a>;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ae402362e2f99344e1b1f8bf7259f4669">   45</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ae402362e2f99344e1b1f8bf7259f4669">FSMC_WaitSignalPolarity</a>;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a2d66760f848173beb379b9be341260a5">   46</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a2d66760f848173beb379b9be341260a5">FSMC_WrapMode</a>;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a8f43f9f6a5d0a3c6cf231e69f35ef3d4">   47</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a8f43f9f6a5d0a3c6cf231e69f35ef3d4">FSMC_WaitSignalActive</a>;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a932ab31ad95f39b544ad32af0512f811">   48</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a932ab31ad95f39b544ad32af0512f811">FSMC_WriteOperation</a>;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a965ecd38e81b7fd5b4914c54121452ab">   49</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a965ecd38e81b7fd5b4914c54121452ab">FSMC_WaitSignal</a>;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1349af33017420a56fe74fd8e04714b6">   50</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1349af33017420a56fe74fd8e04714b6">FSMC_ExtendedMode</a>;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a52964222ffe30f48ad128975ae750aed">   51</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a52964222ffe30f48ad128975ae750aed">FSMC_WriteBurst</a>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="comment">/* Timing Parameters for write and read access if the  ExtendedMode is not used*/</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a89727833f179b72ede3f11396c01732c">   53</a></span>&#160;  <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a>* <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a89727833f179b72ede3f11396c01732c">FSMC_ReadWriteTimingStruct</a>;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="comment">/* Timing Parameters for write access if the  ExtendedMode is used*/</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a4ca9ddc4f0dbad8192d672e78bf3be3d">   55</a></span>&#160;  <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a>* <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a4ca9ddc4f0dbad8192d672e78bf3be3d">FSMC_WriteTimingStruct</a>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;}<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* Timing parameters For FSMC NAND and PCCARD Banks */</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">   59</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;{</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a2f2f96aec515be3723d00001b0e48588">   61</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a2f2f96aec515be3723d00001b0e48588">FSMC_SetupTime</a>;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#af703ccfa630069959b92496187c2b565">   62</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#af703ccfa630069959b92496187c2b565">FSMC_WaitSetupTime</a>;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a3d7403ba2728c0cb841d1b58877843c8">   63</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a3d7403ba2728c0cb841d1b58877843c8">FSMC_HoldSetupTime</a>;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aac7c41617e579fd5187e0a2d6b167490">   64</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aac7c41617e579fd5187e0a2d6b167490">FSMC_HiZSetupTime</a>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;}<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* FSMC NAND Init structure definition */</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">   68</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;{</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a385085e661b9bb83dc73209cd318d0ab">   70</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a385085e661b9bb83dc73209cd318d0ab">FSMC_Bank</a>;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a16a252f0f8e2e28b5d85f0595682f750">   71</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a16a252f0f8e2e28b5d85f0595682f750">FSMC_Waitfeature</a>;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7c001eab13cc6ab6f1b1cadd7c59ff38">   72</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7c001eab13cc6ab6f1b1cadd7c59ff38">FSMC_MemoryDataWidth</a>;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#afdee28036db97341491f790df8169570">   73</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#afdee28036db97341491f790df8169570">FSMC_ECC</a>;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2230b5612c5ae810f57accc94ca49081">   74</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2230b5612c5ae810f57accc94ca49081">FSMC_ECCPageSize</a>;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#af7affbed59a0cd0a102aa76d06342849">   75</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#af7affbed59a0cd0a102aa76d06342849">FSMC_AddressLowMapping</a>;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a094088666c8e4d51635b639d37dd9d44">   76</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a094088666c8e4d51635b639d37dd9d44">FSMC_TCLRSetupTime</a>;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a377f520feb3a9d0335b7284a318d9802">   77</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a377f520feb3a9d0335b7284a318d9802">FSMC_TARSetupTime</a>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="comment">/* FSMC Common Space Timing */</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a8ec59d3e29ae3206301ec47d63dfc7ad">   79</a></span>&#160;  <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a>*  <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a8ec59d3e29ae3206301ec47d63dfc7ad">FSMC_CommonSpaceTimingStruct</a>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="comment">/* FSMC Attribute Space Timing */</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a586c3d691f1d786510cc75bf2b164f42">   81</a></span>&#160;  <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a>*  <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a586c3d691f1d786510cc75bf2b164f42">FSMC_AttributeSpaceTimingStruct</a>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;}<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/* FSMC PCCARD Init structure definition */</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">   85</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;{</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a7e197ef7f3d5a1e6bf5b52b1224d59c1">   87</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a7e197ef7f3d5a1e6bf5b52b1224d59c1">FSMC_Waitfeature</a>;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a2722c6febaf495d03808dd6656e8c13e">   88</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a2722c6febaf495d03808dd6656e8c13e">FSMC_AddressLowMapping</a>;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a40cec452b1d528e73d45bb0395df1ea3">   89</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a40cec452b1d528e73d45bb0395df1ea3">FSMC_TCLRSetupTime</a>;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a0be55ad90cf48723c8cef753ee920201">   90</a></span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a0be55ad90cf48723c8cef753ee920201">FSMC_TARSetupTime</a>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="comment">/* FSMC Common Space Timing */</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#afac8f6c87ad18b6caa550fd73e4b16ea">   92</a></span>&#160;  <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a>*  <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#afac8f6c87ad18b6caa550fd73e4b16ea">FSMC_CommonSpaceTimingStruct</a>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="comment">/* FSMC Attribute Space Timing */</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a304c79f957bd7fc3d83878af92c1c16d">   94</a></span>&#160;  <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a>*  <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a304c79f957bd7fc3d83878af92c1c16d">FSMC_AttributeSpaceTimingStruct</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="comment">/* FSMC IO Space Timing */</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a34514ae2564eb2eb0cd46e5bbf05b607">   96</a></span>&#160;  <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a>*  <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a34514ae2564eb2eb0cd46e5bbf05b607">FSMC_IOSpaceTimingStruct</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;}<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/*-------------------------------FSMC Banks definitions ----------------------*/</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a514a05828041fa1a13d464c9e4a0a4a9">  101</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1_NORSRAM1                             ((u32)0x00000000)</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#aef52862c652370b9a658478d275dd956">  102</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1_NORSRAM2                             ((u32)0x00000002)</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a151b02506a318ac77382b52f3b5e16f4">  103</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1_NORSRAM3                             ((u32)0x00000004)</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a1083572834aa084d21e6698c280f8f74">  104</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1_NORSRAM4                             ((u32)0x00000006)</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a294e7134aa329a09e56b61eec9882a27">  105</a></span>&#160;<span class="preprocessor">#define FSMC_Bank2_NAND                                 ((u32)0x00000010)</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#af72def0732c026b0245d721ee371c85b">  106</a></span>&#160;<span class="preprocessor">#define FSMC_Bank3_NAND                                 ((u32)0x00000100)</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#ad08ce7c7afc462f3d9ef085b05d42387">  107</a></span>&#160;<span class="preprocessor">#define FSMC_Bank4_PCCARD                               ((u32)0x00001000)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a3e3bed3dd83d38e63f11ac4cbcb87304">  109</a></span>&#160;<span class="preprocessor">#define IS_FSMC_NORSRAM_BANK(BANK) (((BANK) == FSMC_Bank1_NORSRAM1) || \</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">                                    ((BANK) == FSMC_Bank1_NORSRAM2) || \</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">                                    ((BANK) == FSMC_Bank1_NORSRAM3) || \</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">                                    ((BANK) == FSMC_Bank1_NORSRAM4))                           </span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a725bada099197f15f49dc0c5be00e19b">  115</a></span>&#160;<span class="preprocessor">#define IS_FSMC_NAND_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">                                 ((BANK) == FSMC_Bank3_NAND))</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a884e28a365a738ad8a3199ee279a1f77">  118</a></span>&#160;<span class="preprocessor">#define IS_FSMC_GETFLAG_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">                                    ((BANK) == FSMC_Bank3_NAND) || \</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">                                    ((BANK) == FSMC_Bank4_PCCARD))</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                    </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#aca216ea0c184b78f23df15296a10bac0">  122</a></span>&#160;<span class="preprocessor">#define IS_FSMC_IT_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">                               ((BANK) == FSMC_Bank3_NAND) || \</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">                               ((BANK) == FSMC_Bank4_PCCARD))                                    </span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/*------------------------------- NOR/SRAM Banks -----------------------------*/</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/* FSMC Data/Address Bus Multiplexing ----------------------------------------*/</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a62d92adbcbcc1d6ec9a04de1b343744a">  129</a></span>&#160;<span class="preprocessor">#define FSMC_DataAddressMux_Disable                       ((u32)0x00000000)</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a1dd4d12e63aaf29dbb8ae4b613f2aa15">  130</a></span>&#160;<span class="preprocessor">#define FSMC_DataAddressMux_Enable                        ((u32)0x00000002)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a546fcab8c1b751b4a959ba2ce5b35d79">  132</a></span>&#160;<span class="preprocessor">#define IS_FSMC_MUX(MUX) (((MUX) == FSMC_DataAddressMux_Disable) || \</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">                          ((MUX) == FSMC_DataAddressMux_Enable))                           </span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/* FSMC Memory Type ----------------------------------------------------------*/</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a8a24e8da42e67dcf6fb2f43659aa49cf">  136</a></span>&#160;<span class="preprocessor">#define FSMC_MemoryType_SRAM                            ((u32)0x00000000)</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#ae3e680998b2fee8d56222634f5268a75">  137</a></span>&#160;<span class="preprocessor">#define FSMC_MemoryType_PSRAM                           ((u32)0x00000004)</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a8b9390abe7c281947c550bf4365649e5">  138</a></span>&#160;<span class="preprocessor">#define FSMC_MemoryType_NOR                             ((u32)0x00000008)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a255cd500e141f4ac024cf5f896921233">  140</a></span>&#160;<span class="preprocessor">#define IS_FSMC_MEMORY(MEMORY) (((MEMORY) == FSMC_MemoryType_SRAM) || \</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">                                ((MEMORY) == FSMC_MemoryType_PSRAM)|| \</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">                                ((MEMORY) == FSMC_MemoryType_NOR))</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                     </div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/* FSMC  Data Width ----------------------------------------------------------*/</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define FSMC_MemoryDataWidth_8b                         ((u32)0x00000000)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define FSMC_MemoryDataWidth_16b                        ((u32)0x00000010)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a003d52b62f5950fb041f73f15ce20171">  148</a></span>&#160;<span class="preprocessor">#define IS_FSMC_MEMORY_WIDTH(WIDTH) (((WIDTH) == FSMC_MemoryDataWidth_8b) || \</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">                                     ((WIDTH) == FSMC_MemoryDataWidth_16b))</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                                      </div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                               </div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/* FSMC Burst Access Mode ----------------------------------------------------*/</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a26fc544945415e350563a9b00684850c">  153</a></span>&#160;<span class="preprocessor">#define FSMC_BurstAccessMode_Disable                    ((u32)0x00000000) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a841831dfacfdd8889dafe26cc594bf02">  154</a></span>&#160;<span class="preprocessor">#define FSMC_BurstAccessMode_Enable                     ((u32)0x00000100)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#af8736659c5064c3c03753d7874401e71">  156</a></span>&#160;<span class="preprocessor">#define IS_FSMC_BURSTMODE(STATE) (((STATE) == FSMC_BurstAccessMode_Disable) || \</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">                                  ((STATE) == FSMC_BurstAccessMode_Enable))</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/* FSMC Wait Signal Polarity -------------------------------------------------*/</span>                                  </div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a7dc72fdfc6225e5daa9b8efee8dff49f">  160</a></span>&#160;<span class="preprocessor">#define FSMC_WaitSignalPolarity_Low                     ((u32)0x00000000)</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a3418f29249a261edb1359d1bcdc43661">  161</a></span>&#160;<span class="preprocessor">#define FSMC_WaitSignalPolarity_High                    ((u32)0x00000200)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#abc5321807d5184fe5cdb7848e1be7bc6">  163</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WAIT_POLARITY(POLARITY) (((POLARITY) == FSMC_WaitSignalPolarity_Low) || \</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">                                         ((POLARITY) == FSMC_WaitSignalPolarity_High)) </span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                                        </div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/* FSMC Wrap Mode ------------------------------------------------------------*/</span> </div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a6041f0d3055ea3811a5a19560092f266">  167</a></span>&#160;<span class="preprocessor">#define FSMC_WrapMode_Disable                           ((u32)0x00000000)</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#ad07eb0ae0362b2f94071d0dab6473fda">  168</a></span>&#160;<span class="preprocessor">#define FSMC_WrapMode_Enable                            ((u32)0x00000400) </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a0751d74b7fb1e17f6cedea091e8ebfc8">  170</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WRAP_MODE(MODE) (((MODE) == FSMC_WrapMode_Disable) || \</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">                                 ((MODE) == FSMC_WrapMode_Enable))</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                 </div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/* FSMC Wait Timing ----------------------------------------------------------*/</span>                                 </div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a62c6855a7cc65b20024085f09cdc65e8">  174</a></span>&#160;<span class="preprocessor">#define FSMC_WaitSignalActive_BeforeWaitState           ((u32)0x00000000)</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#ae905fc59e5d99091d132d7c221c8b6d4">  175</a></span>&#160;<span class="preprocessor">#define FSMC_WaitSignalActive_DuringWaitState           ((u32)0x00000800) </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a3edb40c756afa8bb78550b7e22ded093">  177</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WAIT_SIGNAL_ACTIVE(ACTIVE) (((ACTIVE) == FSMC_WaitSignalActive_BeforeWaitState) || \</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">                                            ((ACTIVE) == FSMC_WaitSignalActive_DuringWaitState))</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                                    </div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/* FSMC Write Operation ------------------------------------------------------*/</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a74176320484248f06abae854170f9d9f">  181</a></span>&#160;<span class="preprocessor">#define FSMC_WriteOperation_Disable                     ((u32)0x00000000)</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a2478beb6dd8861b34a16b8a57a795e56">  182</a></span>&#160;<span class="preprocessor">#define FSMC_WriteOperation_Enable                      ((u32)0x00001000)</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a87fc20d11761caa66c3e7d77a3a7d3e3">  184</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WRITE_OPERATION(OPERATION) (((OPERATION) == FSMC_WriteOperation_Disable) || \</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">                                            ((OPERATION) == FSMC_WriteOperation_Enable))</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                              </div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/* FSMC Wait Signal ----------------------------------------------------------*/</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a6ea66c8ddee073281c421533bdff7e19">  188</a></span>&#160;<span class="preprocessor">#define FSMC_WaitSignal_Disable                         ((u32)0x00000000)</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#af809e339f1cdc9d0a815fd98712e9ee3">  189</a></span>&#160;<span class="preprocessor">#define FSMC_WaitSignal_Enable                          ((u32)0x00002000) </span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#ae617db4f15c82850d4f5c927f9a7db3e">  191</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WAITE_SIGNAL(SIGNAL) (((SIGNAL) == FSMC_WaitSignal_Disable) || \</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">                                      ((SIGNAL) == FSMC_WaitSignal_Enable))</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/* FSMC Extended Mode --------------------------------------------------------*/</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a5a1f1acdc44328158f59012748980dd3">  195</a></span>&#160;<span class="preprocessor">#define FSMC_ExtendedMode_Disable                       ((u32)0x00000000)</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#aef9ff4c81a52fdb0471d2c4422271d2a">  196</a></span>&#160;<span class="preprocessor">#define FSMC_ExtendedMode_Enable                        ((u32)0x00004000)                                  </span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a79849ea07bf2a8f09989a6babd9e66e2">  198</a></span>&#160;<span class="preprocessor">#define IS_FSMC_EXTENDED_MODE(MODE) (((MODE) == FSMC_ExtendedMode_Disable) || \</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">                                     ((MODE) == FSMC_ExtendedMode_Enable)) </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                                                 </div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/* FSMC Write Burst ----------------------------------------------------------*/</span>                                  </div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a65a49ecd05b3a128e8908c6a625adae7">  202</a></span>&#160;<span class="preprocessor">#define FSMC_WriteBurst_Disable                         ((u32)0x00000000)</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a1b2b66a0eb42778c2cc9a05003cf7655">  203</a></span>&#160;<span class="preprocessor">#define FSMC_WriteBurst_Enable                          ((u32)0x00080000) </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#ab7b03a33fab765827832abbf07d01a10">  205</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WRITE_BURST(BURST) (((BURST) == FSMC_WriteBurst_Disable) || \</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">                                    ((BURST) == FSMC_WriteBurst_Enable))</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/* FSMC Address Setup Time ---------------------------------------------------*/</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a8b77d090338011abc1be7f4a420e2d8f">  209</a></span>&#160;<span class="preprocessor">#define IS_FSMC_ADDRESS_SETUP_TIME(TIME) ((TIME) &lt;= 0xF)</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/* FSMC Address Hold Time ----------------------------------------------------*/</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#ae7d031a5b95ad00acf67e9bc95064998">  212</a></span>&#160;<span class="preprocessor">#define IS_FSMC_ADDRESS_HOLD_TIME(TIME) ((TIME) &lt;= 0xF)</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/* FSMC Data Setup Time ------------------------------------------------------*/</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a3d923de775489e844913b29e77e8cca7">  215</a></span>&#160;<span class="preprocessor">#define IS_FSMC_DATASETUP_TIME(TIME) (((TIME) &gt; 0) &amp;&amp; ((TIME) &lt;= 0xFF))</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/* FSMC Bus Turn around Duration ---------------------------------------------*/</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a9ec626f30679a18af91bf48c52d9260d">  218</a></span>&#160;<span class="preprocessor">#define IS_FSMC_TURNAROUND_TIME(TIME) ((TIME) &lt;= 0xF)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">/* FSMC CLK Division ---------------------------------------------------------*/</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a9e5321b02ea049fd076ba705acd06b5f">  221</a></span>&#160;<span class="preprocessor">#define IS_FSMC_CLK_DIV(DIV) ((DIV) &lt;= 0xF)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/* FSMC Data Latency ---------------------------------------------------------*/</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a1ab8659a9631d8bb4f57d8be8580155c">  224</a></span>&#160;<span class="preprocessor">#define IS_FSMC_DATA_LATENCY(LATENCY) ((LATENCY) &lt;= 0xF)</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/* FSMC Access Mode ----------------------------------------------------------*/</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#ae0f299b51c12257311694c4a8f5c00c3">  227</a></span>&#160;<span class="preprocessor">#define FSMC_AccessMode_A                               ((u32)0x00000000)</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a2d6ce7481eb5e0e86fda727c646e4109">  228</a></span>&#160;<span class="preprocessor">#define FSMC_AccessMode_B                               ((u32)0x10000000) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a83ffa035cf2e95c957b67a2e8b879e86">  229</a></span>&#160;<span class="preprocessor">#define FSMC_AccessMode_C                               ((u32)0x20000000)</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a7c632e7ebeb0c0ab4919bb60b8714c7b">  230</a></span>&#160;<span class="preprocessor">#define FSMC_AccessMode_D                               ((u32)0x30000000)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a1844335f297ea30e9d7fae09ce562092">  232</a></span>&#160;<span class="preprocessor">#define IS_FSMC_ACCESS_MODE(MODE) (((MODE) == FSMC_AccessMode_A) || \</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">                                   ((MODE) == FSMC_AccessMode_B) || \</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">                                   ((MODE) == FSMC_AccessMode_C) || \</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">                                   ((MODE) == FSMC_AccessMode_D)) </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                  </div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/*----------------------------- NAND and PCCARD Banks ------------------------*/</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/* FSMC Wait feature ---------------------------------------------------------*/</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a8a31f05576e66546fbbcdb06ff67da7d">  239</a></span>&#160;<span class="preprocessor">#define FSMC_Waitfeature_Disable                        ((u32)0x00000000)</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a3113366130dfbf6d116f1afb94af1726">  240</a></span>&#160;<span class="preprocessor">#define FSMC_Waitfeature_Enable                         ((u32)0x00000002)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a07c2585b517df2c7afbe3ba16c22f236">  242</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WAIT_FEATURE(FEATURE) (((FEATURE) == FSMC_Waitfeature_Disable) || \</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">                                       ((FEATURE) == FSMC_Waitfeature_Enable))</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                                    </div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/* FSMC Memory Data Width ----------------------------------------------------*/</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a5753e089830f19af70a724766e3c329f">  246</a></span>&#160;<span class="preprocessor">#define FSMC_MemoryDataWidth_8b                         ((u32)0x00000000)</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a65d85c3072e6790ae760ca2248e46df6">  247</a></span>&#160;<span class="preprocessor">#define FSMC_MemoryDataWidth_16b                        ((u32)0x00000010)</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a75127bdc7c879ce8360b74b868c1e127">  249</a></span>&#160;<span class="preprocessor">#define IS_FSMC_DATA_WIDTH(WIDTH) (((WIDTH) == FSMC_MemoryDataWidth_8b) || \</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">                                   ((WIDTH) == FSMC_MemoryDataWidth_16b))</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                                    </div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/* FSMC ECC ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a9a3264c0718f5023fd106abea7ef806d">  253</a></span>&#160;<span class="preprocessor">#define FSMC_ECC_Disable                                ((u32)0x00000000)</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a9d940243830695412d4c98228bb5b763">  254</a></span>&#160;<span class="preprocessor">#define FSMC_ECC_Enable                                 ((u32)0x00000040)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#af1a7cb45edd8707bf4ea8aac96799c77">  256</a></span>&#160;<span class="preprocessor">#define IS_FSMC_ECC_STATE(STATE) (((STATE) == FSMC_ECC_Disable) || \</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">                                  ((STATE) == FSMC_ECC_Enable))</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                                            </div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/* FSMC ECC Page Size --------------------------------------------------------*/</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#aaa1661267b44e6728fa64aca79de54b3">  260</a></span>&#160;<span class="preprocessor">#define FSMC_ECCPageSize_256Bytes                       ((u32)0x00000000)</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#acb4da17c28dde89e38ff4ed40497f6b5">  261</a></span>&#160;<span class="preprocessor">#define FSMC_ECCPageSize_512Bytes                       ((u32)0x00020000)</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a8137931c96b63ec7e6f80a8c7391433f">  262</a></span>&#160;<span class="preprocessor">#define FSMC_ECCPageSize_1024Bytes                      ((u32)0x00040000)</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#ab8f3ae95becd59e71a976b97ded904b8">  263</a></span>&#160;<span class="preprocessor">#define FSMC_ECCPageSize_2048Bytes                      ((u32)0x00060000)</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#aec2e9e434685a1756bd171699248f65a">  264</a></span>&#160;<span class="preprocessor">#define FSMC_ECCPageSize_4096Bytes                      ((u32)0x00080000)</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#ab6877a99ddf02e7aa95cf04896ce731d">  265</a></span>&#160;<span class="preprocessor">#define FSMC_ECCPageSize_8192Bytes                      ((u32)0x000A0000)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a58fefa0d55875775a88f54ad7498178f">  267</a></span>&#160;<span class="preprocessor">#define IS_FSMC_ECCPAGE_SIZE(SIZE) (((SIZE) == FSMC_ECCPageSize_256Bytes) || \</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">                                    ((SIZE) == FSMC_ECCPageSize_512Bytes) || \</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">                                    ((SIZE) == FSMC_ECCPageSize_1024Bytes) || \</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">                                    ((SIZE) == FSMC_ECCPageSize_2048Bytes) || \</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">                                    ((SIZE) == FSMC_ECCPageSize_4096Bytes) || \</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">                                    ((SIZE) == FSMC_ECCPageSize_8192Bytes))</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                                              </div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/* FSMC Address Low Mapping --------------------------------------------------*/</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#ae24cb9d68af52a08271e115c1abc238e">  275</a></span>&#160;<span class="preprocessor">#define FSMC_AddressLowMapping_Direct                   ((u32)0x00000000)</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#aba14836b846e08ea938d752aeeded145">  276</a></span>&#160;<span class="preprocessor">#define FSMC_AddressLowMapping_InDirect                 ((u32)0x00000100)</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#adf710616c8a1654063d9f52fa0a1f44a">  278</a></span>&#160;<span class="preprocessor">#define IS_FSMC_ADDRESS_LOW_MAPPING(MAPPING) (((MAPPING) == FSMC_AddressLowMapping_Direct) || \</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">                                              ((MAPPING) == FSMC_AddressLowMapping_InDirect))</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/* FSMC TCLR Setup Time ------------------------------------------------------*/</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a324848d0d9c0d2aad7ab70873b4a15e9">  281</a></span>&#160;<span class="preprocessor">#define IS_FSMC_TCLR_TIME(TIME) ((TIME) &lt;= 0xFF)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">/* FSMC TAR Setup Time -------------------------------------------------------*/</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a5b9e0f64c44ab68afca90cd28dedd8e3">  284</a></span>&#160;<span class="preprocessor">#define IS_FSMC_TAR_TIME(TIME) ((TIME) &lt;= 0xFF)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">/* FSMC Setup Time ----------------------------------------------------*/</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a4f2fbb8f6ec492cc241a49c468e0d98d">  287</a></span>&#160;<span class="preprocessor">#define IS_FSMC_SETUP_TIME(TIME) ((TIME) &lt;= 0xFF)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/* FSMC Wait Setup Time -----------------------------------------------*/</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a5c0efc48afb916ceff32868940f81613">  290</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WAIT_TIME(TIME) ((TIME) &lt;= 0xFF)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/* FSMC Hold Setup Time -----------------------------------------------*/</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#ab2abc8eb967495f2a2bafec8162d6385">  293</a></span>&#160;<span class="preprocessor">#define IS_FSMC_HOLD_TIME(TIME) ((TIME) &lt;= 0xFF)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">/* FSMC HiZ Setup Time ------------------------------------------------*/</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#aeb6295e8cc1a524f060c5e780f868033">  296</a></span>&#160;<span class="preprocessor">#define IS_FSMC_HIZ_TIME(TIME) ((TIME) &lt;= 0xFF)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/* FSMC Interrupt sources ----------------------------------------------------*/</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#ac483854bd6f90d8c7899a597a0c0ab1a">  299</a></span>&#160;<span class="preprocessor">#define FSMC_IT_RisingEdge                              ((u32)0x00000008)</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a59b5839854074008fb36fa86ec50a0c7">  300</a></span>&#160;<span class="preprocessor">#define FSMC_IT_Level                                   ((u32)0x00000010)</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a8e4b9589c9981c900b5f2e84581a9693">  301</a></span>&#160;<span class="preprocessor">#define FSMC_IT_FallingEdge                             ((u32)0x00000020)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a40a38f097a75f27a700e626905fa9a38">  303</a></span>&#160;<span class="preprocessor">#define IS_FSMC_IT(IT) ((((IT) &amp; (u32)0xFFFFFFC7) == 0x00000000) &amp;&amp; ((IT) != 0x00000000))</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#ae2a57d0b15e025212489ec1421ff245d">  305</a></span>&#160;<span class="preprocessor">#define IS_FSMC_GET_IT(IT) (((IT) == FSMC_IT_RisingEdge) || \</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">                            ((IT) == FSMC_IT_Level) || \</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">                            ((IT) == FSMC_IT_FallingEdge)) </span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/* FSMC Flags ----------------------------------------------------------------*/</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a5aadbd5d9f1b6a25bcc1fc6f3bf4c9cc">  310</a></span>&#160;<span class="preprocessor">#define FSMC_FLAG_RisingEdge                            ((u32)0x00000001)</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a25868d35780998a52190c424ebb3823f">  311</a></span>&#160;<span class="preprocessor">#define FSMC_FLAG_Level                                 ((u32)0x00000002)</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#aaaa85bce06ed962874686ad7af0f0cb7">  312</a></span>&#160;<span class="preprocessor">#define FSMC_FLAG_FallingEdge                           ((u32)0x00000004)</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a8da2bd0b9d11877aaebaba0c77e8b0cc">  313</a></span>&#160;<span class="preprocessor">#define FSMC_FLAG_FEMPT                                 ((u32)0x00000040)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#ab8674160ef7884f939e07041bbf5b18b">  315</a></span>&#160;<span class="preprocessor">#define IS_FSMC_GET_FLAG(FLAG) (((FLAG) == FSMC_FLAG_RisingEdge) || \</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">                                ((FLAG) == FSMC_FLAG_Level) || \</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">                                ((FLAG) == FSMC_FLAG_FallingEdge) || \</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">                                ((FLAG) == FSMC_FLAG_FEMPT))</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a1114bf56b54e726831b38fc8c5daa14e">  320</a></span>&#160;<span class="preprocessor">#define IS_FSMC_CLEAR_FLAG(FLAG) ((((FLAG) &amp; (u32)0xFFFFFFF8) == 0x00000000) &amp;&amp; ((FLAG) != 0x00000000))                                                                                                                                                                                                                                                                                                                                  </span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/* Exported functions ------------------------------------------------------- */</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a52c4013441bec4bf528ea1e17cecc3ba">FSMC_NORSRAMDeInit</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_Bank);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#ab609cdcae1a2daccd9f91009b43784c3">FSMC_NANDDeInit</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_Bank);</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">FSMC_PCCARDDeInit</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#ga9c27816e8b17394c9ee1ce9298917b4a">FSMC_NORSRAMInit</a>(<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a>* FSMC_NORSRAMInitStruct);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#ga9f81ccc4e126c11f1eb33077b1a68e6f">FSMC_NANDInit</a>(<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a>* FSMC_NANDInitStruct);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#gacee1351363e7700a296faa1734a910aa">FSMC_PCCARDInit</a>(<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a>* FSMC_PCCARDInitStruct);</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#gaf33e6dfc34f62d16a0cb416de9e83d28">FSMC_NORSRAMStructInit</a>(<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a>* FSMC_NORSRAMInitStruct);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#ga8283ad94ad8e83d49d5b77d1c7e17862">FSMC_NANDStructInit</a>(<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a>* FSMC_NANDInitStruct);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#ga7a64ba0e0545b3f1913c9d1d28c05e62">FSMC_PCCARDStructInit</a>(<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a>* FSMC_PCCARDInitStruct);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a920b9f06990907843064b3f2fba8dcae">FSMC_NORSRAMCmd</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_Bank, <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#ac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a9cd8a8bbd4685ae0916b290b6d0278eb">FSMC_NANDCmd</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_Bank, <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#ac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#ga2d410151ceb3428c6a1bf374a0472cde">FSMC_PCCARDCmd</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#ac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#aec3d5eae5d2530884d214c693994e4a2">FSMC_NANDECCCmd</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_Bank, <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#ac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a6fa888b37ddb05afd04e3a0ba31dda68">FSMC_GetECC</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_Bank);</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a5c0b9ec1a250a4bae4fd3e088d31dd15">FSMC_ITConfig</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_Bank, <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_IT, <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#ac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a89136caac2e14c55151f527ac02daaff">FlagStatus</a> <a class="code" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#aa7800093666c183219989f40f7f90e2c">FSMC_GetFlagStatus</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_Bank, <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_FLAG);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a9eb33f16d43d12c7df531722fe8c9002">FSMC_ClearFlag</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_Bank, <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_FLAG);</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#aacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> <a class="code" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#ab9143dea3a0480112e43fcfd56ae96b5">FSMC_GetITStatus</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_Bank, <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_IT);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a24f2029d4dd467093a81cafb758e105a">FSMC_ClearITPendingBit</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_Bank, <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> FSMC_IT);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*__STM32F10x_FSMC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_ac030a512b4d7cf3eb18f1c2b4f2d7456"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ac030a512b4d7cf3eb18f1c2b4f2d7456">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressHoldTime</a></div><div class="ttdeci">u32 FSMC_AddressHoldTime</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00029">stm32f10x_fsmc.h:29</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a932ab31ad95f39b544ad32af0512f811"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a932ab31ad95f39b544ad32af0512f811">FSMC_NORSRAMInitTypeDef::FSMC_WriteOperation</a></div><div class="ttdeci">u32 FSMC_WriteOperation</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00048">stm32f10x_fsmc.h:48</a></div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_a2722c6febaf495d03808dd6656e8c13e"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a2722c6febaf495d03808dd6656e8c13e">FSMC_PCCARDInitTypeDef::FSMC_AddressLowMapping</a></div><div class="ttdeci">u32 FSMC_AddressLowMapping</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00088">stm32f10x_fsmc.h:88</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_ga8283ad94ad8e83d49d5b77d1c7e17862"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#ga8283ad94ad8e83d49d5b77d1c7e17862">FSMC_NANDStructInit</a></div><div class="ttdeci">void FSMC_NANDStructInit(FSMC_NANDInitTypeDef *FSMC_NANDInitStruct)</div><div class="ttdoc">Fills each FSMC_NANDInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10x___9f56c2a815089b5cec00ab5e80a197ef_source.html#l00418">stm32f10x_fsmc.c:418</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a377f520feb3a9d0335b7284a318d9802"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a377f520feb3a9d0335b7284a318d9802">FSMC_NANDInitTypeDef::FSMC_TARSetupTime</a></div><div class="ttdeci">u32 FSMC_TARSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00077">stm32f10x_fsmc.h:77</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a7c001eab13cc6ab6f1b1cadd7c59ff38"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7c001eab13cc6ab6f1b1cadd7c59ff38">FSMC_NANDInitTypeDef::FSMC_MemoryDataWidth</a></div><div class="ttdeci">u32 FSMC_MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00072">stm32f10x_fsmc.h:72</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a78bdec78fe90681fcadda5424a8ba606"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a78bdec78fe90681fcadda5424a8ba606">FSMC_NORSRAMTimingInitTypeDef::FSMC_CLKDivision</a></div><div class="ttdeci">u32 FSMC_CLKDivision</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00032">stm32f10x_fsmc.h:32</a></div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_a40cec452b1d528e73d45bb0395df1ea3"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a40cec452b1d528e73d45bb0395df1ea3">FSMC_PCCARDInitTypeDef::FSMC_TCLRSetupTime</a></div><div class="ttdeci">u32 FSMC_TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00089">stm32f10x_fsmc.h:89</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__fsmc_8h_html_aa7800093666c183219989f40f7f90e2c"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#aa7800093666c183219989f40f7f90e2c">FSMC_GetFlagStatus</a></div><div class="ttdeci">FlagStatus FSMC_GetFlagStatus(u32 FSMC_Bank, u32 FSMC_FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__fsmc_8c_source.html#l00693">stm32f10x_fsmc.c:693</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a></div><div class="ttdoc">FSMC NAND Init structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00068">stm32f10x_fsmc.h:68</a></div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_a7e197ef7f3d5a1e6bf5b52b1224d59c1"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a7e197ef7f3d5a1e6bf5b52b1224d59c1">FSMC_PCCARDInitTypeDef::FSMC_Waitfeature</a></div><div class="ttdeci">u32 FSMC_Waitfeature</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00087">stm32f10x_fsmc.h:87</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_ae402362e2f99344e1b1f8bf7259f4669"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ae402362e2f99344e1b1f8bf7259f4669">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalPolarity</a></div><div class="ttdeci">u32 FSMC_WaitSignalPolarity</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00045">stm32f10x_fsmc.h:45</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a965ecd38e81b7fd5b4914c54121452ab"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a965ecd38e81b7fd5b4914c54121452ab">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignal</a></div><div class="ttdeci">u32 FSMC_WaitSignal</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00049">stm32f10x_fsmc.h:49</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a586c3d691f1d786510cc75bf2b164f42"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a586c3d691f1d786510cc75bf2b164f42">FSMC_NANDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_AttributeSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00081">stm32f10x_fsmc.h:81</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_af7affbed59a0cd0a102aa76d06342849"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#af7affbed59a0cd0a102aa76d06342849">FSMC_NANDInitTypeDef::FSMC_AddressLowMapping</a></div><div class="ttdeci">u32 FSMC_AddressLowMapping</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00075">stm32f10x_fsmc.h:75</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__type_8h_html_aacbd7ed539db0aacd973a0f6eca34074"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__type_8h.html#aacbd7ed539db0aacd973a0f6eca34074">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__fsmc_8h_html_aec3d5eae5d2530884d214c693994e4a2"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#aec3d5eae5d2530884d214c693994e4a2">FSMC_NANDECCCmd</a></div><div class="ttdeci">void FSMC_NANDECCCmd(u32 FSMC_Bank, FunctionalState NewState)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__fsmc_8c_source.html#l00553">stm32f10x_fsmc.c:553</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__fsmc_8h_html_a52c4013441bec4bf528ea1e17cecc3ba"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a52c4013441bec4bf528ea1e17cecc3ba">FSMC_NORSRAMDeInit</a></div><div class="ttdeci">void FSMC_NORSRAMDeInit(u32 FSMC_Bank)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__fsmc_8c_source.html#l00053">stm32f10x_fsmc.c:53</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a2230b5612c5ae810f57accc94ca49081"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2230b5612c5ae810f57accc94ca49081">FSMC_NANDInitTypeDef::FSMC_ECCPageSize</a></div><div class="ttdeci">u32 FSMC_ECCPageSize</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00074">stm32f10x_fsmc.h:74</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_a3d7403ba2728c0cb841d1b58877843c8"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a3d7403ba2728c0cb841d1b58877843c8">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime</a></div><div class="ttdeci">u32 FSMC_HoldSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00063">stm32f10x_fsmc.h:63</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a52964222ffe30f48ad128975ae750aed"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a52964222ffe30f48ad128975ae750aed">FSMC_NORSRAMInitTypeDef::FSMC_WriteBurst</a></div><div class="ttdeci">u32 FSMC_WriteBurst</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00051">stm32f10x_fsmc.h:51</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a8ec59d3e29ae3206301ec47d63dfc7ad"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a8ec59d3e29ae3206301ec47d63dfc7ad">FSMC_NANDInitTypeDef::FSMC_CommonSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_CommonSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00079">stm32f10x_fsmc.h:79</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__fsmc_8h_html_a6fa888b37ddb05afd04e3a0ba31dda68"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a6fa888b37ddb05afd04e3a0ba31dda68">FSMC_GetECC</a></div><div class="ttdeci">u32 FSMC_GetECC(u32 FSMC_Bank)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__fsmc_8c_source.html#l00594">stm32f10x_fsmc.c:594</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_ga9f81ccc4e126c11f1eb33077b1a68e6f"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#ga9f81ccc4e126c11f1eb33077b1a68e6f">FSMC_NANDInit</a></div><div class="ttdeci">void FSMC_NANDInit(FSMC_NANDInitTypeDef *FSMC_NANDInitStruct)</div><div class="ttdoc">Initializes the FSMC NAND Banks according to the specified parameters in the FSMC_NANDInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10x___9f56c2a815089b5cec00ab5e80a197ef_source.html#l00262">stm32f10x_fsmc.c:262</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a></div><div class="ttdoc">FSMC NOR/SRAM Init structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00038">stm32f10x_fsmc.h:38</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_aadbf8bf431e05297c529213e9d6556a7"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aadbf8bf431e05297c529213e9d6556a7">FSMC_NORSRAMInitTypeDef::FSMC_MemoryType</a></div><div class="ttdeci">u32 FSMC_MemoryType</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00042">stm32f10x_fsmc.h:42</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a8f43f9f6a5d0a3c6cf231e69f35ef3d4"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a8f43f9f6a5d0a3c6cf231e69f35ef3d4">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalActive</a></div><div class="ttdeci">u32 FSMC_WaitSignalActive</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00047">stm32f10x_fsmc.h:47</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_af043f4c3f54c19749d6598d9f5091432"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af043f4c3f54c19749d6598d9f5091432">FSMC_NORSRAMInitTypeDef::FSMC_BurstAccessMode</a></div><div class="ttdeci">u32 FSMC_BurstAccessMode</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00044">stm32f10x_fsmc.h:44</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a1349af33017420a56fe74fd8e04714b6"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1349af33017420a56fe74fd8e04714b6">FSMC_NORSRAMInitTypeDef::FSMC_ExtendedMode</a></div><div class="ttdeci">u32 FSMC_ExtendedMode</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00050">stm32f10x_fsmc.h:50</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_aac7c41617e579fd5187e0a2d6b167490"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aac7c41617e579fd5187e0a2d6b167490">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime</a></div><div class="ttdeci">u32 FSMC_HiZSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00064">stm32f10x_fsmc.h:64</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_aba41d7be800c3c67d0ecfa76ae2a8da3"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aba41d7be800c3c67d0ecfa76ae2a8da3">FSMC_NORSRAMInitTypeDef::FSMC_Bank</a></div><div class="ttdeci">u32 FSMC_Bank</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00040">stm32f10x_fsmc.h:40</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__fsmc_8h_html_a24f2029d4dd467093a81cafb758e105a"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a24f2029d4dd467093a81cafb758e105a">FSMC_ClearITPendingBit</a></div><div class="ttdeci">void FSMC_ClearITPendingBit(u32 FSMC_Bank, u32 FSMC_IT)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__fsmc_8c_source.html#l00836">stm32f10x_fsmc.c:836</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__type_8h_html_ac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__type_8h.html#ac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__type_8h_source.html#l00060">stm32f10x_type.h:60</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__fsmc_8h_html_ab609cdcae1a2daccd9f91009b43784c3"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#ab609cdcae1a2daccd9f91009b43784c3">FSMC_NANDDeInit</a></div><div class="ttdeci">void FSMC_NANDDeInit(u32 FSMC_Bank)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__fsmc_8c_source.html#l00084">stm32f10x_fsmc.c:84</a></div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a></div><div class="ttdoc">FSMC PCCARD Init structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00085">stm32f10x_fsmc.h:85</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_ga9c27816e8b17394c9ee1ce9298917b4a"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#ga9c27816e8b17394c9ee1ce9298917b4a">FSMC_NORSRAMInit</a></div><div class="ttdeci">void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef *FSMC_NORSRAMInitStruct)</div><div class="ttdoc">Initializes the FSMC NOR/SRAM Banks according to the specified parameters in the FSMC_NORSRAMInitStru...</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10x___9f56c2a815089b5cec00ab5e80a197ef_source.html#l00176">stm32f10x_fsmc.c:176</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a385085e661b9bb83dc73209cd318d0ab"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a385085e661b9bb83dc73209cd318d0ab">FSMC_NANDInitTypeDef::FSMC_Bank</a></div><div class="ttdeci">u32 FSMC_Bank</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00070">stm32f10x_fsmc.h:70</a></div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_a34514ae2564eb2eb0cd46e5bbf05b607"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a34514ae2564eb2eb0cd46e5bbf05b607">FSMC_PCCARDInitTypeDef::FSMC_IOSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_IOSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00096">stm32f10x_fsmc.h:96</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a50dbc279194e11059b3d5c7d60103e34"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a50dbc279194e11059b3d5c7d60103e34">FSMC_NORSRAMInitTypeDef::FSMC_DataAddressMux</a></div><div class="ttdeci">u32 FSMC_DataAddressMux</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00041">stm32f10x_fsmc.h:41</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_ga2f53ccf3a4f3c80a5a56fb47ccd47ccd"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">FSMC_PCCARDDeInit</a></div><div class="ttdeci">void FSMC_PCCARDDeInit(void)</div><div class="ttdoc">Deinitializes the FSMC PCCARD Bank registers to their default reset values. </div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10x___9f56c2a815089b5cec00ab5e80a197ef_source.html#l00158">stm32f10x_fsmc.c:158</a></div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_a0be55ad90cf48723c8cef753ee920201"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a0be55ad90cf48723c8cef753ee920201">FSMC_PCCARDInitTypeDef::FSMC_TARSetupTime</a></div><div class="ttdeci">u32 FSMC_TARSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00090">stm32f10x_fsmc.h:90</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__type_8h_html_a2caf5cd7bcdbe1eefa727f44ffb10bac"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a></div><div class="ttdeci">unsigned long u32</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__type_8h_source.html#l00039">stm32f10x_type.h:39</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_af703ccfa630069959b92496187c2b565"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#af703ccfa630069959b92496187c2b565">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime</a></div><div class="ttdeci">u32 FSMC_WaitSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00062">stm32f10x_fsmc.h:62</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a9cd77c29d6dcfc2da434e557ef38a920"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a9cd77c29d6dcfc2da434e557ef38a920">FSMC_NORSRAMInitTypeDef::FSMC_MemoryDataWidth</a></div><div class="ttdeci">u32 FSMC_MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00043">stm32f10x_fsmc.h:43</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__fsmc_8h_html_ab9143dea3a0480112e43fcfd56ae96b5"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#ab9143dea3a0480112e43fcfd56ae96b5">FSMC_GetITStatus</a></div><div class="ttdeci">ITStatus FSMC_GetITStatus(u32 FSMC_Bank, u32 FSMC_IT)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__fsmc_8c_source.html#l00782">stm32f10x_fsmc.c:782</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a85ad0cb267164d7ad9c5c662a455b5a6"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a85ad0cb267164d7ad9c5c662a455b5a6">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataLatency</a></div><div class="ttdeci">u32 FSMC_DataLatency</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00033">stm32f10x_fsmc.h:33</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a3d360eae9bc9afb020760d4df1659159"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a3d360eae9bc9afb020760d4df1659159">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressSetupTime</a></div><div class="ttdeci">u32 FSMC_AddressSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00028">stm32f10x_fsmc.h:28</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html">stm32f10x_map.h</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a101b772eba1960ec456418228a6172d8"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a101b772eba1960ec456418228a6172d8">FSMC_NORSRAMTimingInitTypeDef::FSMC_AccessMode</a></div><div class="ttdeci">u32 FSMC_AccessMode</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00034">stm32f10x_fsmc.h:34</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a16a252f0f8e2e28b5d85f0595682f750"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a16a252f0f8e2e28b5d85f0595682f750">FSMC_NANDInitTypeDef::FSMC_Waitfeature</a></div><div class="ttdeci">u32 FSMC_Waitfeature</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00071">stm32f10x_fsmc.h:71</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_ga7a64ba0e0545b3f1913c9d1d28c05e62"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#ga7a64ba0e0545b3f1913c9d1d28c05e62">FSMC_PCCARDStructInit</a></div><div class="ttdeci">void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef *FSMC_PCCARDInitStruct)</div><div class="ttdoc">Fills each FSMC_PCCARDInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10x___9f56c2a815089b5cec00ab5e80a197ef_source.html#l00444">stm32f10x_fsmc.c:444</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__type_8h_html_a89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__type_8h_source.html#l00058">stm32f10x_type.h:58</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a></div><div class="ttdoc">Timing parameters For FSMC NAND and PCCARD Banks. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00059">stm32f10x_fsmc.h:59</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a094088666c8e4d51635b639d37dd9d44"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a094088666c8e4d51635b639d37dd9d44">FSMC_NANDInitTypeDef::FSMC_TCLRSetupTime</a></div><div class="ttdeci">u32 FSMC_TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00076">stm32f10x_fsmc.h:76</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_afdee28036db97341491f790df8169570"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#afdee28036db97341491f790df8169570">FSMC_NANDInitTypeDef::FSMC_ECC</a></div><div class="ttdeci">u32 FSMC_ECC</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00073">stm32f10x_fsmc.h:73</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a44195e51b8b2b74d70c354daea11027f"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a44195e51b8b2b74d70c354daea11027f">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataSetupTime</a></div><div class="ttdeci">u32 FSMC_DataSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00030">stm32f10x_fsmc.h:30</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_gacee1351363e7700a296faa1734a910aa"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#gacee1351363e7700a296faa1734a910aa">FSMC_PCCARDInit</a></div><div class="ttdeci">void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef *FSMC_PCCARDInitStruct)</div><div class="ttdoc">Initializes the FSMC PCCARD Bank according to the specified parameters in the FSMC_PCCARDInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10x___9f56c2a815089b5cec00ab5e80a197ef_source.html#l00328">stm32f10x_fsmc.c:328</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a89727833f179b72ede3f11396c01732c"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a89727833f179b72ede3f11396c01732c">FSMC_NORSRAMInitTypeDef::FSMC_ReadWriteTimingStruct</a></div><div class="ttdeci">FSMC_NORSRAMTimingInitTypeDef * FSMC_ReadWriteTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00053">stm32f10x_fsmc.h:53</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a></div><div class="ttdoc">Timing parameters For NOR/SRAM Banks. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00026">stm32f10x_fsmc.h:26</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__fsmc_8h_html_a9cd8a8bbd4685ae0916b290b6d0278eb"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a9cd8a8bbd4685ae0916b290b6d0278eb">FSMC_NANDCmd</a></div><div class="ttdeci">void FSMC_NANDCmd(u32 FSMC_Bank, FunctionalState NewState)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__fsmc_8c_source.html#l00486">stm32f10x_fsmc.c:486</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__fsmc_8h_html_a920b9f06990907843064b3f2fba8dcae"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a920b9f06990907843064b3f2fba8dcae">FSMC_NORSRAMCmd</a></div><div class="ttdeci">void FSMC_NORSRAMCmd(u32 FSMC_Bank, FunctionalState NewState)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__fsmc_8c_source.html#l00457">stm32f10x_fsmc.c:457</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a4ca9ddc4f0dbad8192d672e78bf3be3d"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a4ca9ddc4f0dbad8192d672e78bf3be3d">FSMC_NORSRAMInitTypeDef::FSMC_WriteTimingStruct</a></div><div class="ttdeci">FSMC_NORSRAMTimingInitTypeDef * FSMC_WriteTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00055">stm32f10x_fsmc.h:55</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_a2f2f96aec515be3723d00001b0e48588"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a2f2f96aec515be3723d00001b0e48588">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime</a></div><div class="ttdeci">u32 FSMC_SetupTime</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00061">stm32f10x_fsmc.h:61</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_ab6cf3ade160c979c56d9239bcce4ac18"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ab6cf3ade160c979c56d9239bcce4ac18">FSMC_NORSRAMTimingInitTypeDef::FSMC_BusTurnAroundDuration</a></div><div class="ttdeci">u32 FSMC_BusTurnAroundDuration</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00031">stm32f10x_fsmc.h:31</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_ga2d410151ceb3428c6a1bf374a0472cde"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#ga2d410151ceb3428c6a1bf374a0472cde">FSMC_PCCARDCmd</a></div><div class="ttdeci">void FSMC_PCCARDCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the PCCARD Memory Bank. </div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10x___9f56c2a815089b5cec00ab5e80a197ef_source.html#l00538">stm32f10x_fsmc.c:538</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a2d66760f848173beb379b9be341260a5"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a2d66760f848173beb379b9be341260a5">FSMC_NORSRAMInitTypeDef::FSMC_WrapMode</a></div><div class="ttdeci">u32 FSMC_WrapMode</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00046">stm32f10x_fsmc.h:46</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__fsmc_8h_html_a5c0b9ec1a250a4bae4fd3e088d31dd15"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a5c0b9ec1a250a4bae4fd3e088d31dd15">FSMC_ITConfig</a></div><div class="ttdeci">void FSMC_ITConfig(u32 FSMC_Bank, u32 FSMC_IT, FunctionalState NewState)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__fsmc_8c_source.html#l00631">stm32f10x_fsmc.c:631</a></div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_afac8f6c87ad18b6caa550fd73e4b16ea"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#afac8f6c87ad18b6caa550fd73e4b16ea">FSMC_PCCARDInitTypeDef::FSMC_CommonSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_CommonSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00092">stm32f10x_fsmc.h:92</a></div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_a304c79f957bd7fc3d83878af92c1c16d"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a304c79f957bd7fc3d83878af92c1c16d">FSMC_PCCARDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_AttributeSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h_source.html#l00094">stm32f10x_fsmc.h:94</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_gaf33e6dfc34f62d16a0cb416de9e83d28"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#gaf33e6dfc34f62d16a0cb416de9e83d28">FSMC_NORSRAMStructInit</a></div><div class="ttdeci">void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef *FSMC_NORSRAMInitStruct)</div><div class="ttdoc">Fills each FSMC_NORSRAMInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10x___9f56c2a815089b5cec00ab5e80a197ef_source.html#l00380">stm32f10x_fsmc.c:380</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__fsmc_8h_html_a9eb33f16d43d12c7df531722fe8c9002"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__fsmc_8h.html#a9eb33f16d43d12c7df531722fe8c9002">FSMC_ClearFlag</a></div><div class="ttdeci">void FSMC_ClearFlag(u32 FSMC_Bank, u32 FSMC_FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__fsmc_8c_source.html#l00745">stm32f10x_fsmc.c:745</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 23 2016 12:18:54 for OpenWSN Smartgrid TSCH testbed by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.12
</small></address>
</body>
</html>
