\hypertarget{struct_p_m_c___mem_map}{}\section{P\+M\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_p_m_c___mem_map}\index{P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_p_m_c___mem_map_aeed619ce4a5bf17bff6201b02deebb54}{L\+V\+D\+S\+C1}
\item 
uint8\+\_\+t \hyperlink{struct_p_m_c___mem_map_a934db8b39dae8b99a9a9165df50145f5}{L\+V\+D\+S\+C2}
\item 
uint8\+\_\+t \hyperlink{struct_p_m_c___mem_map_aa14a55a46cc237589d6c01ebf7676c2a}{R\+E\+G\+SC}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+MC -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_p_m_c___mem_map_aeed619ce4a5bf17bff6201b02deebb54}\label{struct_p_m_c___mem_map_aeed619ce4a5bf17bff6201b02deebb54}} 
\index{P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}!L\+V\+D\+S\+C1@{L\+V\+D\+S\+C1}}
\index{L\+V\+D\+S\+C1@{L\+V\+D\+S\+C1}!P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{L\+V\+D\+S\+C1}{LVDSC1}}
{\footnotesize\ttfamily uint8\+\_\+t P\+M\+C\+\_\+\+Mem\+Map\+::\+L\+V\+D\+S\+C1}

Low Voltage Detect Status And Control 1 register, offset\+: 0x0 \mbox{\Hypertarget{struct_p_m_c___mem_map_a934db8b39dae8b99a9a9165df50145f5}\label{struct_p_m_c___mem_map_a934db8b39dae8b99a9a9165df50145f5}} 
\index{P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}!L\+V\+D\+S\+C2@{L\+V\+D\+S\+C2}}
\index{L\+V\+D\+S\+C2@{L\+V\+D\+S\+C2}!P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{L\+V\+D\+S\+C2}{LVDSC2}}
{\footnotesize\ttfamily uint8\+\_\+t P\+M\+C\+\_\+\+Mem\+Map\+::\+L\+V\+D\+S\+C2}

Low Voltage Detect Status And Control 2 register, offset\+: 0x1 \mbox{\Hypertarget{struct_p_m_c___mem_map_aa14a55a46cc237589d6c01ebf7676c2a}\label{struct_p_m_c___mem_map_aa14a55a46cc237589d6c01ebf7676c2a}} 
\index{P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}!R\+E\+G\+SC@{R\+E\+G\+SC}}
\index{R\+E\+G\+SC@{R\+E\+G\+SC}!P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+G\+SC}{REGSC}}
{\footnotesize\ttfamily uint8\+\_\+t P\+M\+C\+\_\+\+Mem\+Map\+::\+R\+E\+G\+SC}

Regulator Status And Control register, offset\+: 0x2 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
