-- Project:   ServoControl
-- Generated: 12/23/2018 20:12:45
-- PSoC Creator  4.2

ENTITY ServoControl IS
    PORT(
        Left_Stabilizer(0)_PAD : OUT std_ulogic;
        Right_Stabilizer(0)_PAD : OUT std_ulogic;
        Left_Aileron(0)_PAD : OUT std_ulogic;
        Right_Aileron(0)_PAD : OUT std_ulogic;
        Motor_Speed_Output(0)_PAD : OUT std_ulogic;
        BMP280_SDI(0)_PAD : OUT std_ulogic;
        \emFile_1:mosi0(0)_PAD\ : OUT std_ulogic;
        \emFile_1:miso0(0)_PAD\ : IN std_ulogic;
        \emFile_1:sclk0(0)_PAD\ : OUT std_ulogic;
        \emFile_1:SPI0_CS(0)_PAD\ : OUT std_ulogic;
        BMP280_SCL(0)_PAD : OUT std_ulogic;
        Reset_AGM(0)_PAD : OUT std_ulogic;
        Int_AGM(0)_PAD : IN std_ulogic;
        BNO055_sda(0)_PAD : INOUT std_ulogic;
        BMP280_CSB(0)_PAD : OUT std_ulogic;
        LED(0)_PAD : OUT std_ulogic;
        Button(0)_PAD : IN std_ulogic;
        SDO(0)_PAD : IN std_ulogic;
        BNO055_scl(0)_PAD : INOUT std_ulogic;
        PPS_GPS(0)_PAD : IN std_ulogic;
        Tx_GPS(0)_PAD : OUT std_ulogic;
        Rx_GPS(0)_PAD : IN std_ulogic;
        Tx_HC12(0)_PAD : OUT std_ulogic;
        Rx_HC12(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END ServoControl;

ARCHITECTURE __DEFAULT__ OF ServoControl IS
    SIGNAL BMP280_CSB(0)__PA : bit;
    SIGNAL BMP280_SCL(0)__PA : bit;
    SIGNAL BMP280_SDI(0)__PA : bit;
    SIGNAL BNO055_scl(0)__PA : bit;
    SIGNAL BNO055_sda(0)__PA : bit;
    SIGNAL Button(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Int_AGM(0)__PA : bit;
    SIGNAL LED(0)__PA : bit;
    SIGNAL Left_Aileron(0)__PA : bit;
    SIGNAL Left_Stabilizer(0)__PA : bit;
    SIGNAL MODIN3_0 : bit;
    ATTRIBUTE placement_force OF MODIN3_0 : SIGNAL IS "U(1,4,A)3";
    SIGNAL MODIN3_1 : bit;
    ATTRIBUTE placement_force OF MODIN3_1 : SIGNAL IS "U(1,5,A)0";
    SIGNAL MODIN6_3 : bit;
    SIGNAL MODIN6_4 : bit;
    SIGNAL MODIN6_5 : bit;
    SIGNAL MODIN6_6 : bit;
    SIGNAL Motor_Speed_Output(0)__PA : bit;
    SIGNAL Net_1 : bit;
    ATTRIBUTE placement_force OF Net_1 : SIGNAL IS "U(2,1,B)0";
    SIGNAL Net_1792 : bit;
    ATTRIBUTE udbclken_assigned OF Net_1792 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_1792 : SIGNAL IS true;
    SIGNAL Net_1792_local : bit;
    SIGNAL Net_185 : bit;
    SIGNAL Net_19 : bit;
    SIGNAL Net_2 : bit;
    ATTRIBUTE placement_force OF Net_2 : SIGNAL IS "U(3,0,B)1";
    SIGNAL Net_23 : bit;
    ATTRIBUTE placement_force OF Net_23 : SIGNAL IS "U(0,5,A)0";
    SIGNAL Net_3 : bit;
    ATTRIBUTE placement_force OF Net_3 : SIGNAL IS "U(3,1,A)1";
    SIGNAL Net_4 : bit;
    ATTRIBUTE placement_force OF Net_4 : SIGNAL IS "U(3,0,B)0";
    SIGNAL Net_791 : bit;
    ATTRIBUTE udbclken_assigned OF Net_791 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_791 : SIGNAL IS true;
    SIGNAL Net_791_local : bit;
    SIGNAL Net_832 : bit;
    ATTRIBUTE placement_force OF Net_832 : SIGNAL IS "U(2,3,A)0";
    SIGNAL Net_834 : bit;
    SIGNAL Net_846 : bit;
    ATTRIBUTE placement_force OF Net_846 : SIGNAL IS "U(1,4,B)2";
    SIGNAL Net_882 : bit;
    ATTRIBUTE udbclken_assigned OF Net_882 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_882 : SIGNAL IS true;
    SIGNAL Net_882_local : bit;
    SIGNAL Net_919 : bit;
    SIGNAL Net_920 : bit;
    SIGNAL Net_925 : bit;
    SIGNAL Net_926 : bit;
    ATTRIBUTE placement_force OF Net_926 : SIGNAL IS "U(0,1,A)3";
    SIGNAL Net_950 : bit;
    ATTRIBUTE placement_force OF Net_950 : SIGNAL IS "U(0,5,B)2";
    SIGNAL Net_953 : bit;
    SIGNAL Net_955 : bit;
    SIGNAL PPS : bit;
    SIGNAL PPS_GPS(0)__PA : bit;
    SIGNAL Reset_AGM(0)__PA : bit;
    SIGNAL Right_Aileron(0)__PA : bit;
    SIGNAL Right_Stabilizer(0)__PA : bit;
    SIGNAL Rx_GPS(0)__PA : bit;
    SIGNAL Rx_HC12(0)__PA : bit;
    SIGNAL SDO(0)__PA : bit;
    SIGNAL Tx_GPS(0)__PA : bit;
    SIGNAL Tx_HC12(0)__PA : bit;
    SIGNAL \Aileron:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Aileron:PWMUDB:cmp2_less\ : bit;
    SIGNAL \Aileron:PWMUDB:control_0\ : bit;
    SIGNAL \Aileron:PWMUDB:control_1\ : bit;
    SIGNAL \Aileron:PWMUDB:control_2\ : bit;
    SIGNAL \Aileron:PWMUDB:control_3\ : bit;
    SIGNAL \Aileron:PWMUDB:control_4\ : bit;
    SIGNAL \Aileron:PWMUDB:control_5\ : bit;
    SIGNAL \Aileron:PWMUDB:control_6\ : bit;
    SIGNAL \Aileron:PWMUDB:control_7\ : bit;
    SIGNAL \Aileron:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \Aileron:PWMUDB:prevCompare1\ : SIGNAL IS "U(3,0,B)3";
    SIGNAL \Aileron:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \Aileron:PWMUDB:prevCompare2\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \Aileron:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \Aileron:PWMUDB:runmode_enable\ : SIGNAL IS "U(1,1,B)3";
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Aileron:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Aileron:PWMUDB:status_0\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \Aileron:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \Aileron:PWMUDB:status_1\ : SIGNAL IS "U(3,1,A)3";
    SIGNAL \Aileron:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Aileron:PWMUDB:status_2\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \Aileron:PWMUDB:status_3\ : bit;
    SIGNAL \Aileron:PWMUDB:tc_i\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:control_0\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:control_1\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:control_2\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:control_3\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:control_4\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:control_5\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:control_6\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:control_7\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Counter_Duration:CounterUDB:count_enable\ : SIGNAL IS "U(3,1,B)2";
    SIGNAL \Counter_Duration:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_Duration:CounterUDB:count_stored_i\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \Counter_Duration:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_Duration:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(3,4,B)3";
    SIGNAL \Counter_Duration:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Counter_Duration:CounterUDB:prevCompare\ : SIGNAL IS "U(2,5,A)3";
    SIGNAL \Counter_Duration:CounterUDB:reload\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u1.ce0__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Counter_Duration:CounterUDB:status_0\ : SIGNAL IS "U(3,3,A)3";
    SIGNAL \Counter_Duration:CounterUDB:status_1\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Counter_Duration:CounterUDB:status_2\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \Counter_Duration:CounterUDB:status_5\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:status_6\ : bit;
    SIGNAL \I2C_Orientation:Net_1109_0\ : bit;
    SIGNAL \I2C_Orientation:Net_1109_1\ : bit;
    SIGNAL \I2C_Orientation:Net_643_0\ : bit;
    SIGNAL \I2C_Orientation:Net_697\ : bit;
    SIGNAL \I2C_Orientation:sda_x_wire\ : bit;
    SIGNAL \Motor_Speed:Net_54\ : bit;
    SIGNAL \Motor_Speed:Net_63\ : bit;
    SIGNAL \SPI_Altitude:BSPIM:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \SPI_Altitude:BSPIM:cnt_enable\ : SIGNAL IS "U(1,4,B)0";
    SIGNAL \SPI_Altitude:BSPIM:cnt_tc\ : bit;
    SIGNAL \SPI_Altitude:BSPIM:count_0\ : bit;
    SIGNAL \SPI_Altitude:BSPIM:count_1\ : bit;
    SIGNAL \SPI_Altitude:BSPIM:count_2\ : bit;
    SIGNAL \SPI_Altitude:BSPIM:count_3\ : bit;
    SIGNAL \SPI_Altitude:BSPIM:count_4\ : bit;
    SIGNAL \SPI_Altitude:BSPIM:count_5\ : bit;
    SIGNAL \SPI_Altitude:BSPIM:count_6\ : bit;
    SIGNAL \SPI_Altitude:BSPIM:load_cond\ : bit;
    ATTRIBUTE placement_force OF \SPI_Altitude:BSPIM:load_cond\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \SPI_Altitude:BSPIM:load_rx_data\ : bit;
    ATTRIBUTE placement_force OF \SPI_Altitude:BSPIM:load_rx_data\ : SIGNAL IS "U(0,4,A)1";
    SIGNAL \SPI_Altitude:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SPI_Altitude:BSPIM:rx_status_4\ : bit;
    SIGNAL \SPI_Altitude:BSPIM:rx_status_5\ : bit;
    SIGNAL \SPI_Altitude:BSPIM:rx_status_6\ : bit;
    ATTRIBUTE placement_force OF \SPI_Altitude:BSPIM:rx_status_6\ : SIGNAL IS "U(0,3,B)2";
    SIGNAL \SPI_Altitude:BSPIM:state_0\ : bit;
    ATTRIBUTE placement_force OF \SPI_Altitude:BSPIM:state_0\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \SPI_Altitude:BSPIM:state_1\ : bit;
    ATTRIBUTE placement_force OF \SPI_Altitude:BSPIM:state_1\ : SIGNAL IS "U(0,4,B)0";
    SIGNAL \SPI_Altitude:BSPIM:state_2\ : bit;
    ATTRIBUTE placement_force OF \SPI_Altitude:BSPIM:state_2\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \SPI_Altitude:BSPIM:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \SPI_Altitude:BSPIM:tx_status_0\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \SPI_Altitude:BSPIM:tx_status_1\ : bit;
    SIGNAL \SPI_Altitude:BSPIM:tx_status_2\ : bit;
    SIGNAL \SPI_Altitude:BSPIM:tx_status_4\ : bit;
    ATTRIBUTE placement_force OF \SPI_Altitude:BSPIM:tx_status_4\ : SIGNAL IS "U(1,5,B)1";
    SIGNAL \SPI_Altitude:Net_276\ : bit;
    ATTRIBUTE udbclken_assigned OF \SPI_Altitude:Net_276\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \SPI_Altitude:Net_276\ : SIGNAL IS true;
    SIGNAL \SPI_Altitude:Net_276_local\ : bit;
    SIGNAL \Stabilizer:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Stabilizer:PWMUDB:cmp2_less\ : bit;
    SIGNAL \Stabilizer:PWMUDB:control_0\ : bit;
    SIGNAL \Stabilizer:PWMUDB:control_1\ : bit;
    SIGNAL \Stabilizer:PWMUDB:control_2\ : bit;
    SIGNAL \Stabilizer:PWMUDB:control_3\ : bit;
    SIGNAL \Stabilizer:PWMUDB:control_4\ : bit;
    SIGNAL \Stabilizer:PWMUDB:control_5\ : bit;
    SIGNAL \Stabilizer:PWMUDB:control_6\ : bit;
    SIGNAL \Stabilizer:PWMUDB:control_7\ : bit;
    SIGNAL \Stabilizer:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \Stabilizer:PWMUDB:prevCompare1\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \Stabilizer:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \Stabilizer:PWMUDB:prevCompare2\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \Stabilizer:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \Stabilizer:PWMUDB:runmode_enable\ : SIGNAL IS "U(3,1,A)2";
    SIGNAL \Aileron:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Stabilizer:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Stabilizer:PWMUDB:status_0\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \Stabilizer:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \Stabilizer:PWMUDB:status_1\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \Stabilizer:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Stabilizer:PWMUDB:status_2\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \Stabilizer:PWMUDB:status_3\ : bit;
    SIGNAL \Stabilizer:PWMUDB:tc_i\ : bit;
    SIGNAL \Timer_1:Net_261\ : bit;
    SIGNAL \Timer_1:Net_51\ : bit;
    SIGNAL \Timer_1:Net_57\ : bit;
    SIGNAL \UART_GPS:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_GPS:BUART:counter_load_not\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \UART_GPS:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_GPS:BUART:rx_bitclk_enable\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \UART_GPS:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_GPS:BUART:rx_count_0\ : bit;
    SIGNAL \UART_GPS:BUART:rx_count_1\ : bit;
    SIGNAL \UART_GPS:BUART:rx_count_2\ : bit;
    SIGNAL \UART_GPS:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_GPS:BUART:rx_counter_load\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \UART_GPS:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_GPS:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_GPS:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_GPS:BUART:rx_last\ : SIGNAL IS "U(2,5,B)2";
    SIGNAL \UART_GPS:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_GPS:BUART:rx_load_fifo\ : SIGNAL IS "U(2,4,B)1";
    SIGNAL \UART_GPS:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_GPS:BUART:rx_postpoll\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \UART_GPS:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_GPS:BUART:rx_state_0\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \UART_GPS:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_GPS:BUART:rx_state_2\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \UART_GPS:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_GPS:BUART:rx_state_3\ : SIGNAL IS "U(2,4,A)2";
    SIGNAL \UART_GPS:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_GPS:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \UART_GPS:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_GPS:BUART:rx_status_3\ : SIGNAL IS "U(2,4,B)2";
    SIGNAL \UART_GPS:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_GPS:BUART:rx_status_4\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \UART_GPS:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_GPS:BUART:rx_status_5\ : SIGNAL IS "U(1,5,A)3";
    SIGNAL \UART_GPS:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_GPS:BUART:tx_bitclk\ : SIGNAL IS "U(1,2,B)3";
    SIGNAL \UART_GPS:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_GPS:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_GPS:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART_GPS:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(2,5,B)3";
    SIGNAL \UART_GPS:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_GPS:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_GPS:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_GPS:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_GPS:BUART:tx_state_0\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \UART_GPS:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_GPS:BUART:tx_state_1\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \UART_GPS:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_GPS:BUART:tx_state_2\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \UART_GPS:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_GPS:BUART:tx_status_0\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \UART_GPS:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_GPS:BUART:tx_status_2\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \UART_GPS:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_GPS:BUART:txn\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \UART_HC12:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:counter_load_not\ : SIGNAL IS "U(1,0,A)2";
    SIGNAL \UART_HC12:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:pollcount_0\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \UART_HC12:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:pollcount_1\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \UART_HC12:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:rx_bitclk_enable\ : SIGNAL IS "U(0,0,B)2";
    SIGNAL \UART_HC12:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_HC12:BUART:rx_count_0\ : bit;
    SIGNAL \UART_HC12:BUART:rx_count_1\ : bit;
    SIGNAL \UART_HC12:BUART:rx_count_2\ : bit;
    SIGNAL \UART_HC12:BUART:rx_count_3\ : bit;
    SIGNAL \UART_HC12:BUART:rx_count_4\ : bit;
    SIGNAL \UART_HC12:BUART:rx_count_5\ : bit;
    SIGNAL \UART_HC12:BUART:rx_count_6\ : bit;
    SIGNAL \UART_HC12:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:rx_counter_load\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \UART_HC12:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_HC12:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_HC12:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:rx_last\ : SIGNAL IS "U(0,0,A)2";
    SIGNAL \UART_HC12:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:rx_load_fifo\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \UART_HC12:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:rx_postpoll\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \UART_HC12:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:rx_state_0\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \UART_HC12:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:rx_state_2\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \UART_HC12:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:rx_state_3\ : SIGNAL IS "U(0,1,A)2";
    SIGNAL \UART_HC12:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \UART_HC12:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:rx_status_3\ : SIGNAL IS "U(0,0,A)3";
    SIGNAL \UART_HC12:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:rx_status_4\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \UART_HC12:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:rx_status_5\ : SIGNAL IS "U(2,0,B)1";
    SIGNAL \UART_HC12:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:tx_bitclk\ : SIGNAL IS "U(1,3,B)3";
    SIGNAL \UART_HC12:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_HC12:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_HC12:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \UART_HC12:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_HC12:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_HC12:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_HC12:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:tx_state_0\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \UART_HC12:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:tx_state_1\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \UART_HC12:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:tx_state_2\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \UART_HC12:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:tx_status_0\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \UART_HC12:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:tx_status_2\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \UART_HC12:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_HC12:BUART:txn\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \UART_HC12:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_HC12:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_HC12:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_HC12:Net_9_local\ : bit;
    SIGNAL \emFile_1:Net_10\ : bit;
    ATTRIBUTE placement_force OF \emFile_1:Net_10\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \emFile_1:Net_16\ : bit;
    SIGNAL \emFile_1:Net_19\ : bit;
    ATTRIBUTE udbclken_assigned OF \emFile_1:Net_19\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \emFile_1:Net_19\ : SIGNAL IS true;
    SIGNAL \emFile_1:Net_19_local\ : bit;
    SIGNAL \emFile_1:Net_1\ : bit;
    ATTRIBUTE placement_force OF \emFile_1:Net_1\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \emFile_1:Net_22\ : bit;
    ATTRIBUTE placement_force OF \emFile_1:Net_22\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \emFile_1:SPI0:BSPIM:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \emFile_1:SPI0:BSPIM:cnt_enable\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \emFile_1:SPI0:BSPIM:cnt_tc\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:count_0\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:count_1\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:count_2\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:count_3\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:count_4\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:count_5\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:count_6\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:ld_ident\ : bit;
    ATTRIBUTE placement_force OF \emFile_1:SPI0:BSPIM:ld_ident\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \emFile_1:SPI0:BSPIM:load_cond\ : bit;
    ATTRIBUTE placement_force OF \emFile_1:SPI0:BSPIM:load_cond\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \emFile_1:SPI0:BSPIM:load_rx_data\ : bit;
    ATTRIBUTE placement_force OF \emFile_1:SPI0:BSPIM:load_rx_data\ : SIGNAL IS "U(1,5,B)2";
    SIGNAL \emFile_1:SPI0:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\ : bit;
    ATTRIBUTE placement_force OF \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \emFile_1:SPI0:BSPIM:mosi_hs_reg\ : bit;
    ATTRIBUTE placement_force OF \emFile_1:SPI0:BSPIM:mosi_hs_reg\ : SIGNAL IS "U(2,0,A)3";
    SIGNAL \emFile_1:SPI0:BSPIM:mosi_pre_reg\ : bit;
    ATTRIBUTE placement_force OF \emFile_1:SPI0:BSPIM:mosi_pre_reg\ : SIGNAL IS "U(3,5,B)2";
    SIGNAL \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ : bit;
    ATTRIBUTE placement_force OF \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ : SIGNAL IS "U(3,5,A)0";
    SIGNAL \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\ : bit;
    ATTRIBUTE placement_force OF \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \emFile_1:SPI0:BSPIM:rx_status_4\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:rx_status_5\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:rx_status_6\ : bit;
    ATTRIBUTE placement_force OF \emFile_1:SPI0:BSPIM:rx_status_6\ : SIGNAL IS "U(3,2,B)2";
    SIGNAL \emFile_1:SPI0:BSPIM:state_0\ : bit;
    ATTRIBUTE placement_force OF \emFile_1:SPI0:BSPIM:state_0\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \emFile_1:SPI0:BSPIM:state_1\ : bit;
    ATTRIBUTE placement_force OF \emFile_1:SPI0:BSPIM:state_1\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \emFile_1:SPI0:BSPIM:state_2\ : bit;
    ATTRIBUTE placement_force OF \emFile_1:SPI0:BSPIM:state_2\ : SIGNAL IS "U(3,5,B)0";
    SIGNAL \emFile_1:SPI0:BSPIM:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \emFile_1:SPI0:BSPIM:tx_status_0\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \emFile_1:SPI0:BSPIM:tx_status_1\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:tx_status_2\ : bit;
    SIGNAL \emFile_1:SPI0:BSPIM:tx_status_4\ : bit;
    ATTRIBUTE placement_force OF \emFile_1:SPI0:BSPIM:tx_status_4\ : SIGNAL IS "U(1,5,A)2";
    SIGNAL \\\emFile_1:SPI0_CS(0)\\__PA\ : bit;
    SIGNAL \\\emFile_1:miso0(0)\\__PA\ : bit;
    SIGNAL \\\emFile_1:mosi0(0)\\__PA\ : bit;
    SIGNAL \\\emFile_1:sclk0(0)\\__PA\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(2,4,B)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__Left_Stabilizer_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__Left_Stabilizer_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_3__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_5__sig\ : bit;
    SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Stabilizer:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Aileron:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Aileron:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Aileron:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Aileron:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Aileron:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Aileron:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Aileron:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Aileron:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Aileron:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Aileron:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Aileron:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Aileron:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u1.cl0__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u1.z0__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u1.ff0__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u1.ce1__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u1.cl1__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u1.z1__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u1.ff1__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u1.co_msb__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u1.sol_msb__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u1.cfbo__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u2.sor__sig\ : bit;
    SIGNAL \Counter_Duration:CounterUDB:sC24:counterdp:u2.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ : LABEL IS "U(3,5)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF Left_Stabilizer(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Left_Stabilizer(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF Right_Stabilizer(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Right_Stabilizer(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF Left_Aileron(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Left_Aileron(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF Right_Aileron(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Right_Aileron(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF Motor_Speed_Output(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Motor_Speed_Output(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF BMP280_SDI(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF BMP280_SDI(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF \emFile_1:mosi0(0)\ : LABEL IS "iocell7";
    ATTRIBUTE Location OF \emFile_1:mosi0(0)\ : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF \emFile_1:miso0(0)\ : LABEL IS "iocell8";
    ATTRIBUTE Location OF \emFile_1:miso0(0)\ : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF \emFile_1:sclk0(0)\ : LABEL IS "iocell9";
    ATTRIBUTE Location OF \emFile_1:sclk0(0)\ : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF \emFile_1:SPI0_CS(0)\ : LABEL IS "iocell10";
    ATTRIBUTE Location OF \emFile_1:SPI0_CS(0)\ : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF BMP280_SCL(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF BMP280_SCL(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF Reset_AGM(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Reset_AGM(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF Int_AGM(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Int_AGM(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF BNO055_sda(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF BNO055_sda(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF BMP280_CSB(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF BMP280_CSB(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF LED(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF LED(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Button(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Button(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF SDO(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF SDO(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF BNO055_scl(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF BNO055_scl(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF PPS_GPS(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF PPS_GPS(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF Tx_GPS(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF Tx_GPS(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF Rx_GPS(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF Rx_GPS(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF Tx_HC12(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Tx_HC12(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF Rx_HC12(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF Rx_HC12(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF \Stabilizer:PWMUDB:status_2\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \Stabilizer:PWMUDB:status_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Aileron:PWMUDB:status_2\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \Aileron:PWMUDB:status_2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:load_rx_data\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \emFile_1:SPI0:BSPIM:load_rx_data\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \emFile_1:Net_10\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \emFile_1:Net_10\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:tx_status_0\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \emFile_1:SPI0:BSPIM:tx_status_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:tx_status_4\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \emFile_1:SPI0:BSPIM:tx_status_4\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:rx_status_6\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \emFile_1:SPI0:BSPIM:rx_status_6\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Counter_Duration:CounterUDB:status_0\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \Counter_Duration:CounterUDB:status_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Counter_Duration:CounterUDB:status_2\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \Counter_Duration:CounterUDB:status_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Counter_Duration:CounterUDB:count_enable\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \Counter_Duration:CounterUDB:count_enable\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SPI_Altitude:BSPIM:load_rx_data\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \SPI_Altitude:BSPIM:load_rx_data\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \SPI_Altitude:BSPIM:tx_status_0\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \SPI_Altitude:BSPIM:tx_status_0\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \SPI_Altitude:BSPIM:tx_status_4\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \SPI_Altitude:BSPIM:tx_status_4\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \SPI_Altitude:BSPIM:rx_status_6\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \SPI_Altitude:BSPIM:rx_status_6\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_832 : LABEL IS "macrocell16";
    ATTRIBUTE Location OF Net_832 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:counter_load_not\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \UART_GPS:BUART:counter_load_not\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:tx_status_0\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \UART_GPS:BUART:tx_status_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:tx_status_2\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \UART_GPS:BUART:tx_status_2\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_counter_load\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \UART_GPS:BUART:rx_counter_load\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_postpoll\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \UART_GPS:BUART:rx_postpoll\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_status_4\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \UART_GPS:BUART:rx_status_4\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_status_5\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \UART_GPS:BUART:rx_status_5\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_926 : LABEL IS "macrocell24";
    ATTRIBUTE Location OF Net_926 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:counter_load_not\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \UART_HC12:BUART:counter_load_not\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:tx_status_0\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \UART_HC12:BUART:tx_status_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:tx_status_2\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \UART_HC12:BUART:tx_status_2\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:rx_counter_load\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \UART_HC12:BUART:rx_counter_load\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:rx_postpoll\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \UART_HC12:BUART:rx_postpoll\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:rx_status_4\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \UART_HC12:BUART:rx_status_4\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:rx_status_5\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \UART_HC12:BUART:rx_status_5\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Stabilizer:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \Stabilizer:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Stabilizer:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \Stabilizer:PWMUDB:genblk8:stsreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Stabilizer:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \Stabilizer:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Stabilizer:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \Stabilizer:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Aileron:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \Aileron:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Aileron:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \Aileron:PWMUDB:genblk8:stsreg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Aileron:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \Aileron:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Aileron:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \Aileron:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE Location OF \Motor_Speed:PWMHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE Location OF \Timer_1:TimerHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE Location OF \emFile_1:SPI0:BSPIM:BitCounter\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:TxStsReg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \emFile_1:SPI0:BSPIM:TxStsReg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:RxStsReg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \emFile_1:SPI0:BSPIM:RxStsReg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \emFile_1:SPI0:BSPIM:sR8:Dp:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF \I2C_Orientation:I2C_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(15)]";
    ATTRIBUTE Location OF \I2C_Orientation:I2C_FF\ : LABEL IS "F(I2C,0)";
    ATTRIBUTE lib_model OF \Counter_Duration:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \Counter_Duration:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Counter_Duration:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \Counter_Duration:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Counter_Duration:CounterUDB:sC24:counterdp:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \Counter_Duration:CounterUDB:sC24:counterdp:u0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Counter_Duration:CounterUDB:sC24:counterdp:u1\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \Counter_Duration:CounterUDB:sC24:counterdp:u1\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Counter_Duration:CounterUDB:sC24:counterdp:u2\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \Counter_Duration:CounterUDB:sC24:counterdp:u2\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF \VDAC8_1:viDAC8\ : LABEL IS "F(VIDAC,0)";
    ATTRIBUTE Location OF \SPI_Altitude:RxInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF \SPI_Altitude:BSPIM:BitCounter\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \SPI_Altitude:BSPIM:TxStsReg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \SPI_Altitude:BSPIM:TxStsReg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \SPI_Altitude:BSPIM:RxStsReg\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \SPI_Altitude:BSPIM:RxStsReg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \SPI_Altitude:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \SPI_Altitude:BSPIM:sR8:Dp:u0\ : LABEL IS "U(0,5)";
    ATTRIBUTE Location OF \SPI_Altitude:TxInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF \UART_GPS:TXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \UART_GPS:RXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \UART_GPS:BUART:sTX:TxShifter:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:sTX:TxSts\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \UART_GPS:BUART:sTX:TxSts\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \UART_GPS:BUART:sRX:RxShifter:u0\ : LABEL IS "U(2,5)";
    ATTRIBUTE Location OF \UART_GPS:BUART:sRX:RxBitCounter\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:sRX:RxSts\ : LABEL IS "statusicell9";
    ATTRIBUTE Location OF \UART_GPS:BUART:sRX:RxSts\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell13";
    ATTRIBUTE Location OF \UART_HC12:BUART:sTX:TxShifter:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell14";
    ATTRIBUTE Location OF \UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:sTX:TxSts\ : LABEL IS "statusicell10";
    ATTRIBUTE Location OF \UART_HC12:BUART:sTX:TxSts\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE Location OF \UART_HC12:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,0)";
    ATTRIBUTE Location OF \UART_HC12:BUART:sRX:RxBitCounter\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:sRX:RxSts\ : LABEL IS "statusicell11";
    ATTRIBUTE Location OF \UART_HC12:BUART:sRX:RxSts\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Stabilizer:PWMUDB:runmode_enable\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \Stabilizer:PWMUDB:runmode_enable\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Stabilizer:PWMUDB:prevCompare1\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \Stabilizer:PWMUDB:prevCompare1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Stabilizer:PWMUDB:prevCompare2\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \Stabilizer:PWMUDB:prevCompare2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Stabilizer:PWMUDB:status_0\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \Stabilizer:PWMUDB:status_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Stabilizer:PWMUDB:status_1\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \Stabilizer:PWMUDB:status_1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_1 : LABEL IS "macrocell38";
    ATTRIBUTE Location OF Net_1 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_2 : LABEL IS "macrocell39";
    ATTRIBUTE Location OF Net_2 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Aileron:PWMUDB:runmode_enable\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \Aileron:PWMUDB:runmode_enable\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Aileron:PWMUDB:prevCompare1\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \Aileron:PWMUDB:prevCompare1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Aileron:PWMUDB:prevCompare2\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \Aileron:PWMUDB:prevCompare2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Aileron:PWMUDB:status_0\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \Aileron:PWMUDB:status_0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Aileron:PWMUDB:status_1\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \Aileron:PWMUDB:status_1\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_3 : LABEL IS "macrocell45";
    ATTRIBUTE Location OF Net_3 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_4 : LABEL IS "macrocell46";
    ATTRIBUTE Location OF Net_4 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:state_2\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \emFile_1:SPI0:BSPIM:state_2\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:state_1\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \emFile_1:SPI0:BSPIM:state_1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:state_0\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \emFile_1:SPI0:BSPIM:state_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \emFile_1:Net_1\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \emFile_1:Net_1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:mosi_hs_reg\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \emFile_1:SPI0:BSPIM:mosi_hs_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:mosi_pre_reg\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \emFile_1:SPI0:BSPIM:mosi_pre_reg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:load_cond\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \emFile_1:SPI0:BSPIM:load_cond\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:ld_ident\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \emFile_1:SPI0:BSPIM:ld_ident\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:cnt_enable\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \emFile_1:SPI0:BSPIM:cnt_enable\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \emFile_1:Net_22\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \emFile_1:Net_22\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_846 : LABEL IS "macrocell58";
    ATTRIBUTE Location OF Net_846 : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Counter_Duration:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \Counter_Duration:CounterUDB:overflow_reg_i\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Counter_Duration:CounterUDB:prevCompare\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \Counter_Duration:CounterUDB:prevCompare\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Counter_Duration:CounterUDB:count_stored_i\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \Counter_Duration:CounterUDB:count_stored_i\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_23 : LABEL IS "macrocell62";
    ATTRIBUTE Location OF Net_23 : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \SPI_Altitude:BSPIM:state_2\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \SPI_Altitude:BSPIM:state_2\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \SPI_Altitude:BSPIM:state_1\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \SPI_Altitude:BSPIM:state_1\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \SPI_Altitude:BSPIM:state_0\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \SPI_Altitude:BSPIM:state_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_950 : LABEL IS "macrocell66";
    ATTRIBUTE Location OF Net_950 : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \SPI_Altitude:BSPIM:load_cond\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \SPI_Altitude:BSPIM:load_cond\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \SPI_Altitude:BSPIM:cnt_enable\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \SPI_Altitude:BSPIM:cnt_enable\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:txn\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \UART_GPS:BUART:txn\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:tx_state_1\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \UART_GPS:BUART:tx_state_1\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:tx_state_0\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \UART_GPS:BUART:tx_state_0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:tx_state_2\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \UART_GPS:BUART:tx_state_2\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:tx_bitclk\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \UART_GPS:BUART:tx_bitclk\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \UART_GPS:BUART:tx_ctrl_mark_last\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_state_0\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \UART_GPS:BUART:rx_state_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_load_fifo\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \UART_GPS:BUART:rx_load_fifo\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_state_3\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \UART_GPS:BUART:rx_state_3\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_state_2\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \UART_GPS:BUART:rx_state_2\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_bitclk_enable\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \UART_GPS:BUART:rx_bitclk_enable\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \UART_GPS:BUART:rx_state_stop1_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF MODIN3_1 : LABEL IS "macrocell81";
    ATTRIBUTE Location OF MODIN3_1 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF MODIN3_0 : LABEL IS "macrocell82";
    ATTRIBUTE Location OF MODIN3_0 : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_status_3\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \UART_GPS:BUART:rx_status_3\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_GPS:BUART:rx_last\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \UART_GPS:BUART:rx_last\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:txn\ : LABEL IS "macrocell85";
    ATTRIBUTE Location OF \UART_HC12:BUART:txn\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:tx_state_1\ : LABEL IS "macrocell86";
    ATTRIBUTE Location OF \UART_HC12:BUART:tx_state_1\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:tx_state_0\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \UART_HC12:BUART:tx_state_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:tx_state_2\ : LABEL IS "macrocell88";
    ATTRIBUTE Location OF \UART_HC12:BUART:tx_state_2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:tx_bitclk\ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF \UART_HC12:BUART:tx_bitclk\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell90";
    ATTRIBUTE Location OF \UART_HC12:BUART:tx_ctrl_mark_last\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:rx_state_0\ : LABEL IS "macrocell91";
    ATTRIBUTE Location OF \UART_HC12:BUART:rx_state_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:rx_load_fifo\ : LABEL IS "macrocell92";
    ATTRIBUTE Location OF \UART_HC12:BUART:rx_load_fifo\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:rx_state_3\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \UART_HC12:BUART:rx_state_3\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:rx_state_2\ : LABEL IS "macrocell94";
    ATTRIBUTE Location OF \UART_HC12:BUART:rx_state_2\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:rx_bitclk_enable\ : LABEL IS "macrocell95";
    ATTRIBUTE Location OF \UART_HC12:BUART:rx_bitclk_enable\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell96";
    ATTRIBUTE Location OF \UART_HC12:BUART:rx_state_stop1_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:pollcount_1\ : LABEL IS "macrocell97";
    ATTRIBUTE Location OF \UART_HC12:BUART:pollcount_1\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:pollcount_0\ : LABEL IS "macrocell98";
    ATTRIBUTE Location OF \UART_HC12:BUART:pollcount_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\ : LABEL IS "macrocell99";
    ATTRIBUTE Location OF \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:rx_status_3\ : LABEL IS "macrocell100";
    ATTRIBUTE Location OF \UART_HC12:BUART:rx_status_3\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_HC12:BUART:rx_last\ : LABEL IS "macrocell101";
    ATTRIBUTE Location OF \UART_HC12:BUART:rx_last\ : LABEL IS "U(0,0)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_2 * main_3 * main_5) + (!main_0 * main_1 * !main_2 * main_3 * main_6) + (!main_0 * main_1 * !main_2 * main_3 * main_7) + (!main_0 * main_1 * !main_2 * main_3 * !main_8) + (main_0 * main_1 * !main_2 * main_9) + (main_1 * !main_2 * !main_4 * !main_5 * !main_6 * !main_7 * main_8 * main_9) + (main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:SPI0:BSPIM:mosi_from_dp\,
            main_4 => \emFile_1:SPI0:BSPIM:count_4\,
            main_5 => \emFile_1:SPI0:BSPIM:count_3\,
            main_6 => \emFile_1:SPI0:BSPIM:count_2\,
            main_7 => \emFile_1:SPI0:BSPIM:count_1\,
            main_8 => \emFile_1:SPI0:BSPIM:count_0\,
            main_9 => \emFile_1:SPI0:BSPIM:mosi_pre_reg\,
            main_10 => \emFile_1:SPI0:BSPIM:ld_ident\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_882,
            dclk_0 => Net_882_local,
            dclk_glb_1 => \emFile_1:Net_19\,
            dclk_1 => \emFile_1:Net_19_local\,
            dclk_glb_2 => \SPI_Altitude:Net_276\,
            dclk_2 => \SPI_Altitude:Net_276_local\,
            dclk_glb_3 => Net_1792,
            dclk_3 => Net_1792_local,
            dclk_glb_4 => \UART_HC12:Net_9\,
            dclk_4 => \UART_HC12:Net_9_local\,
            dclk_glb_5 => Net_791,
            dclk_5 => Net_791_local,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\,
            dclk_glb_ff_3 => \ClockBlock.dclk_glb_ff_3__sig\,
            dclk_glb_ff_5 => \ClockBlock.dclk_glb_ff_5__sig\);

    Left_Stabilizer:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Left_Stabilizer(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Left_Stabilizer",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Left_Stabilizer(0)__PA,
            oe => open,
            pin_input => Net_1,
            pad_out => Left_Stabilizer(0)_PAD,
            pad_in => Left_Stabilizer(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Right_Stabilizer:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6970af2d-fb31-4dee-a222-e95359b4f2a0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Right_Stabilizer(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Right_Stabilizer",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Right_Stabilizer(0)__PA,
            oe => open,
            pin_input => Net_2,
            pad_out => Right_Stabilizer(0)_PAD,
            pad_in => Right_Stabilizer(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Left_Aileron:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1ee9ea3c-131f-448f-91b1-c119e4aed679",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Left_Aileron(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Left_Aileron",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Left_Aileron(0)__PA,
            oe => open,
            pin_input => Net_3,
            pad_out => Left_Aileron(0)_PAD,
            pad_in => Left_Aileron(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Right_Aileron:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1903e7dc-a247-45c5-8724-8c624c0420b5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Right_Aileron(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Right_Aileron",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Right_Aileron(0)__PA,
            oe => open,
            pin_input => Net_4,
            pad_out => Right_Aileron(0)_PAD,
            pad_in => Right_Aileron(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Motor_Speed_Output:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "59cfa61a-ec7b-41ca-bd6b-8d32e9c2de69",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Motor_Speed_Output(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Motor_Speed_Output",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Motor_Speed_Output(0)__PA,
            oe => open,
            pin_input => Net_185,
            pad_out => Motor_Speed_Output(0)_PAD,
            pad_in => Motor_Speed_Output(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BMP280_SDI:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2cd4e4bf-ac09-420a-a601-99591625591b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 1,
            sio_hifreq => "1",
            sio_hyst => "1",
            sio_ibuf => "0",
            sio_info => "01",
            sio_obuf => "1",
            sio_refsel => "1",
            sio_vohsel => "000",
            sio_vtrip => "1",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BMP280_SDI(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BMP280_SDI",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000100101")
        PORT MAP(
            pa_out => BMP280_SDI(0)__PA,
            oe => open,
            pin_input => Net_23,
            pad_out => BMP280_SDI(0)_PAD,
            pad_in => BMP280_SDI(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \emFile_1:mosi0\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "be0752e8-bd51-44b1-bfe8-f5c70ff4aea6/ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \emFile_1:mosi0(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\emFile_1:mosi0\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\emFile_1:mosi0(0)\\__PA\,
            oe => open,
            pin_input => \emFile_1:Net_10\,
            pad_out => \emFile_1:mosi0(0)_PAD\,
            pad_in => \emFile_1:mosi0(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \emFile_1:miso0\:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "be0752e8-bd51-44b1-bfe8-f5c70ff4aea6/1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \emFile_1:miso0(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\emFile_1:miso0\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\emFile_1:miso0(0)\\__PA\,
            oe => open,
            fb => \emFile_1:Net_16\,
            pad_in => \emFile_1:miso0(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \emFile_1:sclk0\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "be0752e8-bd51-44b1-bfe8-f5c70ff4aea6/ae249072-87dc-41aa-9405-888517aefa28",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \emFile_1:sclk0(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\emFile_1:sclk0\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => \\\emFile_1:sclk0(0)\\__PA\,
            oe => open,
            pin_input => \emFile_1:Net_22\,
            pad_out => \emFile_1:sclk0(0)_PAD\,
            pad_in => \emFile_1:sclk0(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \emFile_1:SPI0_CS\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "be0752e8-bd51-44b1-bfe8-f5c70ff4aea6/6df85302-e45f-45fb-97de-4bdf3128e07b",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \emFile_1:SPI0_CS(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\emFile_1:SPI0_CS\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\emFile_1:SPI0_CS(0)\\__PA\,
            oe => open,
            pad_in => \emFile_1:SPI0_CS(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BMP280_SCL:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "83b2fde2-60ad-45b6-9e5c-cb3baa6e3f9a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 1,
            sio_hifreq => "1",
            sio_hyst => "1",
            sio_ibuf => "0",
            sio_info => "01",
            sio_obuf => "1",
            sio_refsel => "1",
            sio_vohsel => "000",
            sio_vtrip => "1",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BMP280_SCL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BMP280_SCL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000100101")
        PORT MAP(
            pa_out => BMP280_SCL(0)__PA,
            oe => open,
            pin_input => Net_846,
            pad_out => BMP280_SCL(0)_PAD,
            pad_in => BMP280_SCL(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Reset_AGM:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "330a31d8-9787-4893-8074-bff420477628",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Reset_AGM(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Reset_AGM",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Reset_AGM(0)__PA,
            oe => open,
            pad_in => Reset_AGM(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Int_AGM:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "a024014b-b35f-4828-97ea-ca7d1a1b33a3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Int_AGM(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Int_AGM",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Int_AGM(0)__PA,
            oe => open,
            pad_in => Int_AGM(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BNO055_sda:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "f0ba7171-6246-4e7d-bfb6-f3ddaff77f78",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BNO055_sda(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BNO055_sda",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BNO055_sda(0)__PA,
            oe => open,
            fb => \I2C_Orientation:Net_1109_1\,
            pin_input => \I2C_Orientation:sda_x_wire\,
            pad_out => BNO055_sda(0)_PAD,
            pad_in => BNO055_sda(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BMP280_CSB:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c7c7565d-4530-443d-a9f7-7467ee9fad8a",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 1,
            sio_hifreq => "1",
            sio_hyst => "1",
            sio_ibuf => "0",
            sio_info => "01",
            sio_obuf => "1",
            sio_refsel => "1",
            sio_vohsel => "000",
            sio_vtrip => "1",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BMP280_CSB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BMP280_CSB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000100001")
        PORT MAP(
            pa_out => BMP280_CSB(0)__PA,
            oe => open,
            pad_in => BMP280_CSB(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "bc17240e-e338-4b91-92e1-8975fdb10d23",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED(0)__PA,
            oe => open,
            pad_in => LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Button:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Button(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Button",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Button(0)__PA,
            oe => open,
            pad_in => Button(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDO:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "97ee8c46-6edb-44bf-b337-db8b92b5b89a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "01",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SDO(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDO",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDO(0)__PA,
            oe => open,
            fb => Net_19,
            pad_in => SDO(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BNO055_scl:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "0f8b0734-459f-4332-b85b-f1ea0a5cd279",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BNO055_scl(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BNO055_scl",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BNO055_scl(0)__PA,
            oe => open,
            fb => \I2C_Orientation:Net_1109_0\,
            pin_input => \I2C_Orientation:Net_643_0\,
            pad_out => BNO055_scl(0)_PAD,
            pad_in => BNO055_scl(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PPS_GPS:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "db3a2b9b-9b35-44d4-9d6b-4d1bd8f3a592",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PPS_GPS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PPS_GPS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PPS_GPS(0)__PA,
            oe => open,
            fb => PPS,
            pad_in => PPS_GPS(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_GPS:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "964767be-fa75-4320-9106-302e9281cf31",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_GPS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_GPS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_GPS(0)__PA,
            oe => open,
            pin_input => Net_832,
            pad_out => Tx_GPS(0)_PAD,
            pad_in => Tx_GPS(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_GPS:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "e7e76405-1c08-4324-afc6-17b12734ce0e",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "01",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_GPS(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_GPS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_GPS(0)__PA,
            oe => open,
            fb => Net_834,
            pad_in => Rx_GPS(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_HC12:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_HC12(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_HC12",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_HC12(0)__PA,
            oe => open,
            pin_input => Net_926,
            pad_out => Tx_HC12(0)_PAD,
            pad_in => Tx_HC12(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_HC12:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_HC12(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_HC12",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_HC12(0)__PA,
            oe => open,
            fb => Net_925,
            pad_in => Rx_HC12(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Stabilizer:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Stabilizer:PWMUDB:status_2\,
            main_0 => \Stabilizer:PWMUDB:runmode_enable\,
            main_1 => \Stabilizer:PWMUDB:tc_i\);

    \Aileron:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Aileron:PWMUDB:status_2\,
            main_0 => \Aileron:PWMUDB:runmode_enable\,
            main_1 => \Aileron:PWMUDB:tc_i\);

    \emFile_1:SPI0:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:load_rx_data\,
            main_0 => \emFile_1:SPI0:BSPIM:count_4\,
            main_1 => \emFile_1:SPI0:BSPIM:count_3\,
            main_2 => \emFile_1:SPI0:BSPIM:count_2\,
            main_3 => \emFile_1:SPI0:BSPIM:count_1\,
            main_4 => \emFile_1:SPI0:BSPIM:count_0\);

    \emFile_1:Net_10\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * main_4) + (main_1 * !main_3 * main_4) + (!main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:Net_10\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:Net_1\,
            main_4 => \emFile_1:SPI0:BSPIM:mosi_hs_reg\);

    \emFile_1:SPI0:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:tx_status_0\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\);

    \emFile_1:SPI0:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:tx_status_4\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\);

    \emFile_1:SPI0:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:rx_status_6\,
            main_0 => \emFile_1:SPI0:BSPIM:count_4\,
            main_1 => \emFile_1:SPI0:BSPIM:count_3\,
            main_2 => \emFile_1:SPI0:BSPIM:count_2\,
            main_3 => \emFile_1:SPI0:BSPIM:count_1\,
            main_4 => \emFile_1:SPI0:BSPIM:count_0\,
            main_5 => \emFile_1:SPI0:BSPIM:rx_status_4\);

    \Counter_Duration:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_Duration:CounterUDB:status_0\,
            main_0 => \Counter_Duration:CounterUDB:cmp_out_i\,
            main_1 => \Counter_Duration:CounterUDB:prevCompare\);

    \Counter_Duration:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_Duration:CounterUDB:status_2\,
            main_0 => \Counter_Duration:CounterUDB:reload\,
            main_1 => \Counter_Duration:CounterUDB:overflow_reg_i\);

    \Counter_Duration:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_Duration:CounterUDB:count_enable\,
            main_0 => \Counter_Duration:CounterUDB:control_7\,
            main_1 => \Counter_Duration:CounterUDB:count_stored_i\,
            main_2 => PPS);

    \SPI_Altitude:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPI_Altitude:BSPIM:load_rx_data\,
            main_0 => \SPI_Altitude:BSPIM:count_4\,
            main_1 => \SPI_Altitude:BSPIM:count_3\,
            main_2 => \SPI_Altitude:BSPIM:count_2\,
            main_3 => \SPI_Altitude:BSPIM:count_1\,
            main_4 => \SPI_Altitude:BSPIM:count_0\);

    \SPI_Altitude:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPI_Altitude:BSPIM:tx_status_0\,
            main_0 => \SPI_Altitude:BSPIM:state_2\,
            main_1 => \SPI_Altitude:BSPIM:state_1\,
            main_2 => \SPI_Altitude:BSPIM:state_0\);

    \SPI_Altitude:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPI_Altitude:BSPIM:tx_status_4\,
            main_0 => \SPI_Altitude:BSPIM:state_2\,
            main_1 => \SPI_Altitude:BSPIM:state_1\,
            main_2 => \SPI_Altitude:BSPIM:state_0\);

    \SPI_Altitude:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPI_Altitude:BSPIM:rx_status_6\,
            main_0 => \SPI_Altitude:BSPIM:count_4\,
            main_1 => \SPI_Altitude:BSPIM:count_3\,
            main_2 => \SPI_Altitude:BSPIM:count_2\,
            main_3 => \SPI_Altitude:BSPIM:count_1\,
            main_4 => \SPI_Altitude:BSPIM:count_0\,
            main_5 => \SPI_Altitude:BSPIM:rx_status_4\);

    Net_832:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_832,
            main_0 => \UART_GPS:BUART:txn\);

    \UART_GPS:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:counter_load_not\,
            main_0 => \UART_GPS:BUART:tx_state_1\,
            main_1 => \UART_GPS:BUART:tx_state_0\,
            main_2 => \UART_GPS:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_GPS:BUART:tx_state_2\);

    \UART_GPS:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:tx_status_0\,
            main_0 => \UART_GPS:BUART:tx_state_1\,
            main_1 => \UART_GPS:BUART:tx_state_0\,
            main_2 => \UART_GPS:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_GPS:BUART:tx_fifo_empty\,
            main_4 => \UART_GPS:BUART:tx_state_2\);

    \UART_GPS:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:tx_status_2\,
            main_0 => \UART_GPS:BUART:tx_fifo_notfull\);

    \UART_GPS:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_counter_load\,
            main_0 => \UART_GPS:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_GPS:BUART:rx_state_0\,
            main_2 => \UART_GPS:BUART:rx_state_3\,
            main_3 => \UART_GPS:BUART:rx_state_2\);

    \UART_GPS:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_postpoll\,
            main_0 => Net_834,
            main_1 => MODIN3_1,
            main_2 => MODIN3_0);

    \UART_GPS:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_status_4\,
            main_0 => \UART_GPS:BUART:rx_load_fifo\,
            main_1 => \UART_GPS:BUART:rx_fifofull\);

    \UART_GPS:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_status_5\,
            main_0 => \UART_GPS:BUART:rx_fifonotempty\,
            main_1 => \UART_GPS:BUART:rx_state_stop1_reg\);

    Net_926:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_926,
            main_0 => \UART_HC12:BUART:txn\);

    \UART_HC12:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:counter_load_not\,
            main_0 => \UART_HC12:BUART:tx_state_1\,
            main_1 => \UART_HC12:BUART:tx_state_0\,
            main_2 => \UART_HC12:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_HC12:BUART:tx_state_2\);

    \UART_HC12:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:tx_status_0\,
            main_0 => \UART_HC12:BUART:tx_state_1\,
            main_1 => \UART_HC12:BUART:tx_state_0\,
            main_2 => \UART_HC12:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_HC12:BUART:tx_fifo_empty\,
            main_4 => \UART_HC12:BUART:tx_state_2\);

    \UART_HC12:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:tx_status_2\,
            main_0 => \UART_HC12:BUART:tx_fifo_notfull\);

    \UART_HC12:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:rx_counter_load\,
            main_0 => \UART_HC12:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_HC12:BUART:rx_state_0\,
            main_2 => \UART_HC12:BUART:rx_state_3\,
            main_3 => \UART_HC12:BUART:rx_state_2\);

    \UART_HC12:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:rx_postpoll\,
            main_0 => \UART_HC12:BUART:pollcount_1\,
            main_1 => Net_925,
            main_2 => \UART_HC12:BUART:pollcount_0\);

    \UART_HC12:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:rx_status_4\,
            main_0 => \UART_HC12:BUART:rx_load_fifo\,
            main_1 => \UART_HC12:BUART:rx_fifofull\);

    \UART_HC12:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:rx_status_5\,
            main_0 => \UART_HC12:BUART:rx_fifonotempty\,
            main_1 => \UART_HC12:BUART:rx_state_stop1_reg\);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \Stabilizer:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1792,
            control_7 => \Stabilizer:PWMUDB:control_7\,
            control_6 => \Stabilizer:PWMUDB:control_6\,
            control_5 => \Stabilizer:PWMUDB:control_5\,
            control_4 => \Stabilizer:PWMUDB:control_4\,
            control_3 => \Stabilizer:PWMUDB:control_3\,
            control_2 => \Stabilizer:PWMUDB:control_2\,
            control_1 => \Stabilizer:PWMUDB:control_1\,
            control_0 => \Stabilizer:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Stabilizer:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1792,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Stabilizer:PWMUDB:status_3\,
            status_2 => \Stabilizer:PWMUDB:status_2\,
            status_1 => \Stabilizer:PWMUDB:status_1\,
            status_0 => \Stabilizer:PWMUDB:status_0\);

    \Stabilizer:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1792,
            cs_addr_2 => \Stabilizer:PWMUDB:tc_i\,
            cs_addr_1 => \Stabilizer:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Stabilizer:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Stabilizer:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Stabilizer:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Stabilizer:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Stabilizer:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Stabilizer:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Stabilizer:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Stabilizer:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Stabilizer:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Stabilizer:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Stabilizer:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Stabilizer:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Stabilizer:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Stabilizer:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1792,
            cs_addr_2 => \Stabilizer:PWMUDB:tc_i\,
            cs_addr_1 => \Stabilizer:PWMUDB:runmode_enable\,
            cl0_comb => \Stabilizer:PWMUDB:cmp1_less\,
            z0_comb => \Stabilizer:PWMUDB:tc_i\,
            cl1_comb => \Stabilizer:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \Stabilizer:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Stabilizer:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Stabilizer:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Stabilizer:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Stabilizer:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Stabilizer:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Stabilizer:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Stabilizer:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Stabilizer:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Stabilizer:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Stabilizer:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Stabilizer:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Stabilizer:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Stabilizer:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Aileron:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1792,
            control_7 => \Aileron:PWMUDB:control_7\,
            control_6 => \Aileron:PWMUDB:control_6\,
            control_5 => \Aileron:PWMUDB:control_5\,
            control_4 => \Aileron:PWMUDB:control_4\,
            control_3 => \Aileron:PWMUDB:control_3\,
            control_2 => \Aileron:PWMUDB:control_2\,
            control_1 => \Aileron:PWMUDB:control_1\,
            control_0 => \Aileron:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Aileron:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1792,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Aileron:PWMUDB:status_3\,
            status_2 => \Aileron:PWMUDB:status_2\,
            status_1 => \Aileron:PWMUDB:status_1\,
            status_0 => \Aileron:PWMUDB:status_0\);

    \Aileron:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1792,
            cs_addr_2 => \Aileron:PWMUDB:tc_i\,
            cs_addr_1 => \Aileron:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Aileron:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Aileron:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Aileron:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Aileron:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Aileron:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Aileron:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Aileron:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Aileron:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Aileron:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Aileron:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Aileron:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Aileron:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Aileron:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Aileron:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1792,
            cs_addr_2 => \Aileron:PWMUDB:tc_i\,
            cs_addr_1 => \Aileron:PWMUDB:runmode_enable\,
            cl0_comb => \Aileron:PWMUDB:cmp1_less\,
            z0_comb => \Aileron:PWMUDB:tc_i\,
            cl1_comb => \Aileron:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \Aileron:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Aileron:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Aileron:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Aileron:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Aileron:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Aileron:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Aileron:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Aileron:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Aileron:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Aileron:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Aileron:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Aileron:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Aileron:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Aileron:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Motor_Speed:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_3__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Motor_Speed:Net_63\,
            cmp => Net_185,
            irq => \Motor_Speed:Net_54\);

    \Timer_1:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_5__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Timer_1:Net_51\,
            cmp => \Timer_1:Net_261\,
            irq => \Timer_1:Net_57\);

    \emFile_1:SPI0:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \emFile_1:Net_19\,
            load => open,
            enable => \emFile_1:SPI0:BSPIM:cnt_enable\,
            count_6 => \emFile_1:SPI0:BSPIM:count_6\,
            count_5 => \emFile_1:SPI0:BSPIM:count_5\,
            count_4 => \emFile_1:SPI0:BSPIM:count_4\,
            count_3 => \emFile_1:SPI0:BSPIM:count_3\,
            count_2 => \emFile_1:SPI0:BSPIM:count_2\,
            count_1 => \emFile_1:SPI0:BSPIM:count_1\,
            count_0 => \emFile_1:SPI0:BSPIM:count_0\,
            tc => \emFile_1:SPI0:BSPIM:cnt_tc\);

    \emFile_1:SPI0:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \emFile_1:Net_19\,
            status_6 => open,
            status_5 => open,
            status_4 => \emFile_1:SPI0:BSPIM:tx_status_4\,
            status_3 => \emFile_1:SPI0:BSPIM:load_rx_data\,
            status_2 => \emFile_1:SPI0:BSPIM:tx_status_2\,
            status_1 => \emFile_1:SPI0:BSPIM:tx_status_1\,
            status_0 => \emFile_1:SPI0:BSPIM:tx_status_0\);

    \emFile_1:SPI0:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \emFile_1:Net_19\,
            status_6 => \emFile_1:SPI0:BSPIM:rx_status_6\,
            status_5 => \emFile_1:SPI0:BSPIM:rx_status_5\,
            status_4 => \emFile_1:SPI0:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \emFile_1:SPI0:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \emFile_1:Net_19\,
            cs_addr_2 => \emFile_1:SPI0:BSPIM:state_2\,
            cs_addr_1 => \emFile_1:SPI0:BSPIM:state_1\,
            cs_addr_0 => \emFile_1:SPI0:BSPIM:state_0\,
            route_si => \emFile_1:Net_16\,
            f1_load => \emFile_1:SPI0:BSPIM:load_rx_data\,
            so_comb => \emFile_1:SPI0:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_Orientation:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \I2C_Orientation:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C_Orientation:I2C_FF\:i2ccell
        GENERIC MAP(
            cy_registers => "",
            use_wakeup => 0)
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            scl_in => \I2C_Orientation:Net_1109_0\,
            sda_in => \I2C_Orientation:Net_1109_1\,
            scl_out => \I2C_Orientation:Net_643_0\,
            sda_out => \I2C_Orientation:sda_x_wire\,
            interrupt => \I2C_Orientation:Net_697\);

    \Counter_Duration:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_791,
            control_7 => \Counter_Duration:CounterUDB:control_7\,
            control_6 => \Counter_Duration:CounterUDB:control_6\,
            control_5 => \Counter_Duration:CounterUDB:control_5\,
            control_4 => \Counter_Duration:CounterUDB:control_4\,
            control_3 => \Counter_Duration:CounterUDB:control_3\,
            control_2 => \Counter_Duration:CounterUDB:control_2\,
            control_1 => \Counter_Duration:CounterUDB:control_1\,
            control_0 => \Counter_Duration:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Counter_Duration:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_791,
            status_6 => \Counter_Duration:CounterUDB:status_6\,
            status_5 => \Counter_Duration:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \Counter_Duration:CounterUDB:status_2\,
            status_1 => \Counter_Duration:CounterUDB:status_1\,
            status_0 => \Counter_Duration:CounterUDB:status_0\);

    \Counter_Duration:CounterUDB:sC24:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_791,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Counter_Duration:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_Duration:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Counter_Duration:CounterUDB:sC24:counterdp:u0.ce0__sig\,
            cl0 => \Counter_Duration:CounterUDB:sC24:counterdp:u0.cl0__sig\,
            z0 => \Counter_Duration:CounterUDB:sC24:counterdp:u0.z0__sig\,
            ff0 => \Counter_Duration:CounterUDB:sC24:counterdp:u0.ff0__sig\,
            ce1 => \Counter_Duration:CounterUDB:sC24:counterdp:u0.ce1__sig\,
            cl1 => \Counter_Duration:CounterUDB:sC24:counterdp:u0.cl1__sig\,
            z1 => \Counter_Duration:CounterUDB:sC24:counterdp:u0.z1__sig\,
            ff1 => \Counter_Duration:CounterUDB:sC24:counterdp:u0.ff1__sig\,
            co_msb => \Counter_Duration:CounterUDB:sC24:counterdp:u0.co_msb__sig\,
            sol_msb => \Counter_Duration:CounterUDB:sC24:counterdp:u0.sol_msb__sig\,
            cfbo => \Counter_Duration:CounterUDB:sC24:counterdp:u0.cfbo__sig\,
            sil => \Counter_Duration:CounterUDB:sC24:counterdp:u1.sor__sig\,
            cmsbi => \Counter_Duration:CounterUDB:sC24:counterdp:u1.cmsbo__sig\);

    \Counter_Duration:CounterUDB:sC24:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_791,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Counter_Duration:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_Duration:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Counter_Duration:CounterUDB:sC24:counterdp:u0.ce0__sig\,
            cl0i => \Counter_Duration:CounterUDB:sC24:counterdp:u0.cl0__sig\,
            z0i => \Counter_Duration:CounterUDB:sC24:counterdp:u0.z0__sig\,
            ff0i => \Counter_Duration:CounterUDB:sC24:counterdp:u0.ff0__sig\,
            ce1i => \Counter_Duration:CounterUDB:sC24:counterdp:u0.ce1__sig\,
            cl1i => \Counter_Duration:CounterUDB:sC24:counterdp:u0.cl1__sig\,
            z1i => \Counter_Duration:CounterUDB:sC24:counterdp:u0.z1__sig\,
            ff1i => \Counter_Duration:CounterUDB:sC24:counterdp:u0.ff1__sig\,
            ci => \Counter_Duration:CounterUDB:sC24:counterdp:u0.co_msb__sig\,
            sir => \Counter_Duration:CounterUDB:sC24:counterdp:u0.sol_msb__sig\,
            cfbi => \Counter_Duration:CounterUDB:sC24:counterdp:u0.cfbo__sig\,
            sor => \Counter_Duration:CounterUDB:sC24:counterdp:u1.sor__sig\,
            cmsbo => \Counter_Duration:CounterUDB:sC24:counterdp:u1.cmsbo__sig\,
            ce0 => \Counter_Duration:CounterUDB:sC24:counterdp:u1.ce0__sig\,
            cl0 => \Counter_Duration:CounterUDB:sC24:counterdp:u1.cl0__sig\,
            z0 => \Counter_Duration:CounterUDB:sC24:counterdp:u1.z0__sig\,
            ff0 => \Counter_Duration:CounterUDB:sC24:counterdp:u1.ff0__sig\,
            ce1 => \Counter_Duration:CounterUDB:sC24:counterdp:u1.ce1__sig\,
            cl1 => \Counter_Duration:CounterUDB:sC24:counterdp:u1.cl1__sig\,
            z1 => \Counter_Duration:CounterUDB:sC24:counterdp:u1.z1__sig\,
            ff1 => \Counter_Duration:CounterUDB:sC24:counterdp:u1.ff1__sig\,
            co_msb => \Counter_Duration:CounterUDB:sC24:counterdp:u1.co_msb__sig\,
            sol_msb => \Counter_Duration:CounterUDB:sC24:counterdp:u1.sol_msb__sig\,
            cfbo => \Counter_Duration:CounterUDB:sC24:counterdp:u1.cfbo__sig\,
            sil => \Counter_Duration:CounterUDB:sC24:counterdp:u2.sor__sig\,
            cmsbi => \Counter_Duration:CounterUDB:sC24:counterdp:u2.cmsbo__sig\);

    \Counter_Duration:CounterUDB:sC24:counterdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_791,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Counter_Duration:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_Duration:CounterUDB:reload\,
            ce0_comb => \Counter_Duration:CounterUDB:reload\,
            z0_comb => \Counter_Duration:CounterUDB:status_1\,
            cl1_comb => \Counter_Duration:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Counter_Duration:CounterUDB:status_6\,
            f0_blk_stat_comb => \Counter_Duration:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Counter_Duration:CounterUDB:sC24:counterdp:u1.ce0__sig\,
            cl0i => \Counter_Duration:CounterUDB:sC24:counterdp:u1.cl0__sig\,
            z0i => \Counter_Duration:CounterUDB:sC24:counterdp:u1.z0__sig\,
            ff0i => \Counter_Duration:CounterUDB:sC24:counterdp:u1.ff0__sig\,
            ce1i => \Counter_Duration:CounterUDB:sC24:counterdp:u1.ce1__sig\,
            cl1i => \Counter_Duration:CounterUDB:sC24:counterdp:u1.cl1__sig\,
            z1i => \Counter_Duration:CounterUDB:sC24:counterdp:u1.z1__sig\,
            ff1i => \Counter_Duration:CounterUDB:sC24:counterdp:u1.ff1__sig\,
            ci => \Counter_Duration:CounterUDB:sC24:counterdp:u1.co_msb__sig\,
            sir => \Counter_Duration:CounterUDB:sC24:counterdp:u1.sol_msb__sig\,
            cfbi => \Counter_Duration:CounterUDB:sC24:counterdp:u1.cfbo__sig\,
            sor => \Counter_Duration:CounterUDB:sC24:counterdp:u2.sor__sig\,
            cmsbo => \Counter_Duration:CounterUDB:sC24:counterdp:u2.cmsbo__sig\);

    \VDAC8_1:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \SPI_Altitude:RxInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_953,
            clock => ClockBlock_BUS_CLK);

    \SPI_Altitude:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPI_Altitude:Net_276\,
            load => open,
            enable => \SPI_Altitude:BSPIM:cnt_enable\,
            count_6 => \SPI_Altitude:BSPIM:count_6\,
            count_5 => \SPI_Altitude:BSPIM:count_5\,
            count_4 => \SPI_Altitude:BSPIM:count_4\,
            count_3 => \SPI_Altitude:BSPIM:count_3\,
            count_2 => \SPI_Altitude:BSPIM:count_2\,
            count_1 => \SPI_Altitude:BSPIM:count_1\,
            count_0 => \SPI_Altitude:BSPIM:count_0\,
            tc => \SPI_Altitude:BSPIM:cnt_tc\);

    \SPI_Altitude:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPI_Altitude:Net_276\,
            status_6 => open,
            status_5 => open,
            status_4 => \SPI_Altitude:BSPIM:tx_status_4\,
            status_3 => \SPI_Altitude:BSPIM:load_rx_data\,
            status_2 => \SPI_Altitude:BSPIM:tx_status_2\,
            status_1 => \SPI_Altitude:BSPIM:tx_status_1\,
            status_0 => \SPI_Altitude:BSPIM:tx_status_0\,
            interrupt => Net_955);

    \SPI_Altitude:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPI_Altitude:Net_276\,
            status_6 => \SPI_Altitude:BSPIM:rx_status_6\,
            status_5 => \SPI_Altitude:BSPIM:rx_status_5\,
            status_4 => \SPI_Altitude:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_953);

    \SPI_Altitude:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPI_Altitude:Net_276\,
            cs_addr_2 => \SPI_Altitude:BSPIM:state_2\,
            cs_addr_1 => \SPI_Altitude:BSPIM:state_1\,
            cs_addr_0 => \SPI_Altitude:BSPIM:state_0\,
            route_si => Net_19,
            f1_load => \SPI_Altitude:BSPIM:load_rx_data\,
            so_comb => \SPI_Altitude:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SPI_Altitude:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SPI_Altitude:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SPI_Altitude:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SPI_Altitude:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    \SPI_Altitude:TxInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_955,
            clock => ClockBlock_BUS_CLK);

    \UART_GPS:TXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_919,
            clock => ClockBlock_BUS_CLK);

    \UART_GPS:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_920,
            clock => ClockBlock_BUS_CLK);

    \UART_GPS:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_882,
            cs_addr_2 => \UART_GPS:BUART:tx_state_1\,
            cs_addr_1 => \UART_GPS:BUART:tx_state_0\,
            cs_addr_0 => \UART_GPS:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_GPS:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_GPS:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_GPS:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_882,
            cs_addr_0 => \UART_GPS:BUART:counter_load_not\,
            ce0_reg => \UART_GPS:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_GPS:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_GPS:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_882,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_GPS:BUART:tx_fifo_notfull\,
            status_2 => \UART_GPS:BUART:tx_status_2\,
            status_1 => \UART_GPS:BUART:tx_fifo_empty\,
            status_0 => \UART_GPS:BUART:tx_status_0\,
            interrupt => Net_919);

    \UART_GPS:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_882,
            cs_addr_2 => \UART_GPS:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_GPS:BUART:rx_state_0\,
            cs_addr_0 => \UART_GPS:BUART:rx_bitclk_enable\,
            route_si => \UART_GPS:BUART:rx_postpoll\,
            f0_load => \UART_GPS:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_GPS:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_GPS:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_GPS:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_882,
            reset => open,
            load => \UART_GPS:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN6_6,
            count_5 => MODIN6_5,
            count_4 => MODIN6_4,
            count_3 => MODIN6_3,
            count_2 => \UART_GPS:BUART:rx_count_2\,
            count_1 => \UART_GPS:BUART:rx_count_1\,
            count_0 => \UART_GPS:BUART:rx_count_0\,
            tc => \UART_GPS:BUART:rx_count7_tc\);

    \UART_GPS:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_882,
            status_6 => open,
            status_5 => \UART_GPS:BUART:rx_status_5\,
            status_4 => \UART_GPS:BUART:rx_status_4\,
            status_3 => \UART_GPS:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_920);

    \UART_HC12:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_HC12:Net_9\,
            cs_addr_2 => \UART_HC12:BUART:tx_state_1\,
            cs_addr_1 => \UART_HC12:BUART:tx_state_0\,
            cs_addr_0 => \UART_HC12:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_HC12:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_HC12:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_HC12:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_HC12:Net_9\,
            cs_addr_0 => \UART_HC12:BUART:counter_load_not\,
            ce0_reg => \UART_HC12:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_HC12:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_HC12:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_HC12:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_HC12:BUART:tx_fifo_notfull\,
            status_2 => \UART_HC12:BUART:tx_status_2\,
            status_1 => \UART_HC12:BUART:tx_fifo_empty\,
            status_0 => \UART_HC12:BUART:tx_status_0\);

    \UART_HC12:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_HC12:Net_9\,
            cs_addr_2 => \UART_HC12:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_HC12:BUART:rx_state_0\,
            cs_addr_0 => \UART_HC12:BUART:rx_bitclk_enable\,
            route_si => \UART_HC12:BUART:rx_postpoll\,
            f0_load => \UART_HC12:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_HC12:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_HC12:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_HC12:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_HC12:Net_9\,
            reset => open,
            load => \UART_HC12:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_HC12:BUART:rx_count_6\,
            count_5 => \UART_HC12:BUART:rx_count_5\,
            count_4 => \UART_HC12:BUART:rx_count_4\,
            count_3 => \UART_HC12:BUART:rx_count_3\,
            count_2 => \UART_HC12:BUART:rx_count_2\,
            count_1 => \UART_HC12:BUART:rx_count_1\,
            count_0 => \UART_HC12:BUART:rx_count_0\,
            tc => \UART_HC12:BUART:rx_count7_tc\);

    \UART_HC12:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_HC12:Net_9\,
            status_6 => open,
            status_5 => \UART_HC12:BUART:rx_status_5\,
            status_4 => \UART_HC12:BUART:rx_status_4\,
            status_3 => \UART_HC12:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \Stabilizer:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Stabilizer:PWMUDB:runmode_enable\,
            clock_0 => Net_1792,
            main_0 => \Stabilizer:PWMUDB:control_7\);

    \Stabilizer:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Stabilizer:PWMUDB:prevCompare1\,
            clock_0 => Net_1792,
            main_0 => \Stabilizer:PWMUDB:cmp1_less\);

    \Stabilizer:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Stabilizer:PWMUDB:prevCompare2\,
            clock_0 => Net_1792,
            main_0 => \Stabilizer:PWMUDB:cmp2_less\);

    \Stabilizer:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Stabilizer:PWMUDB:status_0\,
            clock_0 => Net_1792,
            main_0 => \Stabilizer:PWMUDB:prevCompare1\,
            main_1 => \Stabilizer:PWMUDB:cmp1_less\);

    \Stabilizer:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Stabilizer:PWMUDB:status_1\,
            clock_0 => Net_1792,
            main_0 => \Stabilizer:PWMUDB:prevCompare2\,
            main_1 => \Stabilizer:PWMUDB:cmp2_less\);

    Net_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1,
            clock_0 => Net_1792,
            main_0 => \Stabilizer:PWMUDB:runmode_enable\,
            main_1 => \Stabilizer:PWMUDB:cmp1_less\);

    Net_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2,
            clock_0 => Net_1792,
            main_0 => \Stabilizer:PWMUDB:runmode_enable\,
            main_1 => \Stabilizer:PWMUDB:cmp2_less\);

    \Aileron:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Aileron:PWMUDB:runmode_enable\,
            clock_0 => Net_1792,
            main_0 => \Aileron:PWMUDB:control_7\);

    \Aileron:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Aileron:PWMUDB:prevCompare1\,
            clock_0 => Net_1792,
            main_0 => \Aileron:PWMUDB:cmp1_less\);

    \Aileron:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Aileron:PWMUDB:prevCompare2\,
            clock_0 => Net_1792,
            main_0 => \Aileron:PWMUDB:cmp2_less\);

    \Aileron:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Aileron:PWMUDB:status_0\,
            clock_0 => Net_1792,
            main_0 => \Aileron:PWMUDB:prevCompare1\,
            main_1 => \Aileron:PWMUDB:cmp1_less\);

    \Aileron:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Aileron:PWMUDB:status_1\,
            clock_0 => Net_1792,
            main_0 => \Aileron:PWMUDB:prevCompare2\,
            main_1 => \Aileron:PWMUDB:cmp2_less\);

    Net_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3,
            clock_0 => Net_1792,
            main_0 => \Aileron:PWMUDB:runmode_enable\,
            main_1 => \Aileron:PWMUDB:cmp1_less\);

    Net_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_4,
            clock_0 => Net_1792,
            main_0 => \Aileron:PWMUDB:runmode_enable\,
            main_1 => \Aileron:PWMUDB:cmp2_less\);

    \emFile_1:SPI0:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * main_1 * main_2) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:state_2\,
            clock_0 => \emFile_1:Net_19\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:SPI0:BSPIM:count_4\,
            main_4 => \emFile_1:SPI0:BSPIM:count_3\,
            main_5 => \emFile_1:SPI0:BSPIM:count_2\,
            main_6 => \emFile_1:SPI0:BSPIM:count_1\,
            main_7 => \emFile_1:SPI0:BSPIM:count_0\,
            main_8 => \emFile_1:SPI0:BSPIM:tx_status_1\,
            main_9 => \emFile_1:SPI0:BSPIM:ld_ident\);

    \emFile_1:SPI0:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8) + (main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:state_1\,
            clock_0 => \emFile_1:Net_19\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:SPI0:BSPIM:count_4\,
            main_4 => \emFile_1:SPI0:BSPIM:count_3\,
            main_5 => \emFile_1:SPI0:BSPIM:count_2\,
            main_6 => \emFile_1:SPI0:BSPIM:count_1\,
            main_7 => \emFile_1:SPI0:BSPIM:count_0\,
            main_8 => \emFile_1:SPI0:BSPIM:tx_status_1\,
            main_9 => \emFile_1:SPI0:BSPIM:ld_ident\);

    \emFile_1:SPI0:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * main_8) + (!main_0 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:state_0\,
            clock_0 => \emFile_1:Net_19\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:SPI0:BSPIM:count_4\,
            main_4 => \emFile_1:SPI0:BSPIM:count_3\,
            main_5 => \emFile_1:SPI0:BSPIM:count_2\,
            main_6 => \emFile_1:SPI0:BSPIM:count_1\,
            main_7 => \emFile_1:SPI0:BSPIM:count_0\,
            main_8 => \emFile_1:SPI0:BSPIM:tx_status_1\,
            main_9 => \emFile_1:SPI0:BSPIM:ld_ident\);

    \emFile_1:Net_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * !main_2 * !main_3) + (main_1 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:Net_1\,
            clock_0 => \emFile_1:Net_19\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:Net_1\);

    \emFile_1:SPI0:BSPIM:mosi_hs_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_5) + (main_0 * main_1 * main_2 * main_3) + (!main_1 * main_4) + (!main_2 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:mosi_hs_reg\,
            clock_0 => \emFile_1:Net_19\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:SPI0:BSPIM:mosi_from_dp\,
            main_4 => \emFile_1:SPI0:BSPIM:mosi_hs_reg\,
            main_5 => \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\);

    \emFile_1:SPI0:BSPIM:mosi_pre_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:mosi_pre_reg\,
            clock_0 => \emFile_1:Net_19\,
            main_0 => \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\,
            main_1 => \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\);

    \emFile_1:SPI0:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:load_cond\,
            clock_0 => \emFile_1:Net_19\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:SPI0:BSPIM:count_4\,
            main_4 => \emFile_1:SPI0:BSPIM:count_3\,
            main_5 => \emFile_1:SPI0:BSPIM:count_2\,
            main_6 => \emFile_1:SPI0:BSPIM:count_1\,
            main_7 => \emFile_1:SPI0:BSPIM:count_0\,
            main_8 => \emFile_1:SPI0:BSPIM:load_cond\);

    \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\,
            clock_0 => \emFile_1:Net_19\,
            main_0 => \emFile_1:SPI0:BSPIM:mosi_from_dp\);

    \emFile_1:SPI0:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:ld_ident\,
            clock_0 => \emFile_1:Net_19\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:SPI0:BSPIM:count_4\,
            main_4 => \emFile_1:SPI0:BSPIM:count_3\,
            main_5 => \emFile_1:SPI0:BSPIM:count_2\,
            main_6 => \emFile_1:SPI0:BSPIM:count_1\,
            main_7 => \emFile_1:SPI0:BSPIM:count_0\,
            main_8 => \emFile_1:SPI0:BSPIM:ld_ident\);

    \emFile_1:SPI0:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:cnt_enable\,
            clock_0 => \emFile_1:Net_19\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:SPI0:BSPIM:cnt_enable\);

    \emFile_1:Net_22\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:Net_22\,
            clock_0 => \emFile_1:Net_19\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:Net_22\);

    Net_846:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_846,
            clock_0 => \SPI_Altitude:Net_276\,
            main_0 => \SPI_Altitude:BSPIM:state_2\,
            main_1 => \SPI_Altitude:BSPIM:state_1\,
            main_2 => \SPI_Altitude:BSPIM:state_0\);

    \Counter_Duration:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_Duration:CounterUDB:overflow_reg_i\,
            clock_0 => Net_791,
            main_0 => \Counter_Duration:CounterUDB:reload\);

    \Counter_Duration:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_Duration:CounterUDB:prevCompare\,
            clock_0 => Net_791,
            main_0 => \Counter_Duration:CounterUDB:cmp_out_i\);

    \Counter_Duration:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_Duration:CounterUDB:count_stored_i\,
            clock_0 => Net_791,
            main_0 => PPS);

    Net_23:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3) + (main_0 * main_1 * !main_2 * !main_3) + (!main_1 * main_2 * !main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_23,
            clock_0 => \SPI_Altitude:Net_276\,
            main_0 => Net_23,
            main_1 => \SPI_Altitude:BSPIM:state_2\,
            main_2 => \SPI_Altitude:BSPIM:state_1\,
            main_3 => \SPI_Altitude:BSPIM:state_0\,
            main_4 => \SPI_Altitude:BSPIM:mosi_from_dp\);

    \SPI_Altitude:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_8) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPI_Altitude:BSPIM:state_2\,
            clock_0 => \SPI_Altitude:Net_276\,
            main_0 => \SPI_Altitude:BSPIM:state_2\,
            main_1 => \SPI_Altitude:BSPIM:state_1\,
            main_2 => \SPI_Altitude:BSPIM:state_0\,
            main_3 => \SPI_Altitude:BSPIM:count_4\,
            main_4 => \SPI_Altitude:BSPIM:count_3\,
            main_5 => \SPI_Altitude:BSPIM:count_2\,
            main_6 => \SPI_Altitude:BSPIM:count_1\,
            main_7 => \SPI_Altitude:BSPIM:count_0\,
            main_8 => \SPI_Altitude:BSPIM:tx_status_1\);

    \SPI_Altitude:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_8) + (main_0 * main_1) + (main_0 * main_2) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPI_Altitude:BSPIM:state_1\,
            clock_0 => \SPI_Altitude:Net_276\,
            main_0 => \SPI_Altitude:BSPIM:state_2\,
            main_1 => \SPI_Altitude:BSPIM:state_1\,
            main_2 => \SPI_Altitude:BSPIM:state_0\,
            main_3 => \SPI_Altitude:BSPIM:count_4\,
            main_4 => \SPI_Altitude:BSPIM:count_3\,
            main_5 => \SPI_Altitude:BSPIM:count_2\,
            main_6 => \SPI_Altitude:BSPIM:count_1\,
            main_7 => \SPI_Altitude:BSPIM:count_0\,
            main_8 => \SPI_Altitude:BSPIM:tx_status_1\);

    \SPI_Altitude:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_2) + (!main_1 * !main_2 * main_8) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPI_Altitude:BSPIM:state_0\,
            clock_0 => \SPI_Altitude:Net_276\,
            main_0 => \SPI_Altitude:BSPIM:state_2\,
            main_1 => \SPI_Altitude:BSPIM:state_1\,
            main_2 => \SPI_Altitude:BSPIM:state_0\,
            main_3 => \SPI_Altitude:BSPIM:count_4\,
            main_4 => \SPI_Altitude:BSPIM:count_3\,
            main_5 => \SPI_Altitude:BSPIM:count_2\,
            main_6 => \SPI_Altitude:BSPIM:count_1\,
            main_7 => \SPI_Altitude:BSPIM:count_0\,
            main_8 => \SPI_Altitude:BSPIM:tx_status_1\);

    Net_950:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_3) + (main_0 * !main_1 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_950,
            clock_0 => \SPI_Altitude:Net_276\,
            main_0 => \SPI_Altitude:BSPIM:state_2\,
            main_1 => \SPI_Altitude:BSPIM:state_1\,
            main_2 => \SPI_Altitude:BSPIM:state_0\,
            main_3 => Net_950);

    \SPI_Altitude:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPI_Altitude:BSPIM:load_cond\,
            clock_0 => \SPI_Altitude:Net_276\,
            main_0 => \SPI_Altitude:BSPIM:state_2\,
            main_1 => \SPI_Altitude:BSPIM:state_1\,
            main_2 => \SPI_Altitude:BSPIM:state_0\,
            main_3 => \SPI_Altitude:BSPIM:count_4\,
            main_4 => \SPI_Altitude:BSPIM:count_3\,
            main_5 => \SPI_Altitude:BSPIM:count_2\,
            main_6 => \SPI_Altitude:BSPIM:count_1\,
            main_7 => \SPI_Altitude:BSPIM:count_0\,
            main_8 => \SPI_Altitude:BSPIM:load_cond\);

    \SPI_Altitude:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_8) + (!main_0 * !main_1 * main_2 * !main_8) + (main_0 * main_1 * main_8) + (main_0 * main_2 * main_8) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPI_Altitude:BSPIM:cnt_enable\,
            clock_0 => \SPI_Altitude:Net_276\,
            main_0 => \SPI_Altitude:BSPIM:state_2\,
            main_1 => \SPI_Altitude:BSPIM:state_1\,
            main_2 => \SPI_Altitude:BSPIM:state_0\,
            main_3 => \SPI_Altitude:BSPIM:count_4\,
            main_4 => \SPI_Altitude:BSPIM:count_3\,
            main_5 => \SPI_Altitude:BSPIM:count_2\,
            main_6 => \SPI_Altitude:BSPIM:count_1\,
            main_7 => \SPI_Altitude:BSPIM:count_0\,
            main_8 => \SPI_Altitude:BSPIM:cnt_enable\);

    \UART_GPS:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:txn\,
            clock_0 => Net_882,
            main_0 => \UART_GPS:BUART:txn\,
            main_1 => \UART_GPS:BUART:tx_state_1\,
            main_2 => \UART_GPS:BUART:tx_state_0\,
            main_3 => \UART_GPS:BUART:tx_shift_out\,
            main_4 => \UART_GPS:BUART:tx_state_2\,
            main_5 => \UART_GPS:BUART:tx_counter_dp\,
            main_6 => \UART_GPS:BUART:tx_bitclk\);

    \UART_GPS:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:tx_state_1\,
            clock_0 => Net_882,
            main_0 => \UART_GPS:BUART:tx_state_1\,
            main_1 => \UART_GPS:BUART:tx_state_0\,
            main_2 => \UART_GPS:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_GPS:BUART:tx_state_2\,
            main_4 => \UART_GPS:BUART:tx_counter_dp\,
            main_5 => \UART_GPS:BUART:tx_bitclk\);

    \UART_GPS:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:tx_state_0\,
            clock_0 => Net_882,
            main_0 => \UART_GPS:BUART:tx_state_1\,
            main_1 => \UART_GPS:BUART:tx_state_0\,
            main_2 => \UART_GPS:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_GPS:BUART:tx_fifo_empty\,
            main_4 => \UART_GPS:BUART:tx_state_2\,
            main_5 => \UART_GPS:BUART:tx_bitclk\);

    \UART_GPS:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:tx_state_2\,
            clock_0 => Net_882,
            main_0 => \UART_GPS:BUART:tx_state_1\,
            main_1 => \UART_GPS:BUART:tx_state_0\,
            main_2 => \UART_GPS:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_GPS:BUART:tx_state_2\,
            main_4 => \UART_GPS:BUART:tx_counter_dp\,
            main_5 => \UART_GPS:BUART:tx_bitclk\);

    \UART_GPS:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:tx_bitclk\,
            clock_0 => Net_882,
            main_0 => \UART_GPS:BUART:tx_state_1\,
            main_1 => \UART_GPS:BUART:tx_state_0\,
            main_2 => \UART_GPS:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_GPS:BUART:tx_state_2\);

    \UART_GPS:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:tx_ctrl_mark_last\,
            clock_0 => Net_882);

    \UART_GPS:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6) + (!main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_7) + (!main_1 * main_2 * !main_4 * !main_5 * !main_8 * !main_9) + (!main_1 * main_2 * !main_4 * !main_5 * !main_8 * !main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_state_0\,
            clock_0 => Net_882,
            main_0 => Net_834,
            main_1 => \UART_GPS:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_GPS:BUART:rx_state_0\,
            main_3 => \UART_GPS:BUART:rx_bitclk_enable\,
            main_4 => \UART_GPS:BUART:rx_state_3\,
            main_5 => \UART_GPS:BUART:rx_state_2\,
            main_6 => MODIN3_1,
            main_7 => MODIN3_0,
            main_8 => MODIN6_6,
            main_9 => MODIN6_5,
            main_10 => MODIN6_4);

    \UART_GPS:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_load_fifo\,
            clock_0 => Net_882,
            main_0 => \UART_GPS:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_GPS:BUART:rx_state_0\,
            main_2 => \UART_GPS:BUART:rx_bitclk_enable\,
            main_3 => \UART_GPS:BUART:rx_state_3\,
            main_4 => \UART_GPS:BUART:rx_state_2\,
            main_5 => MODIN6_6,
            main_6 => MODIN6_5,
            main_7 => MODIN6_4);

    \UART_GPS:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_state_3\,
            clock_0 => Net_882,
            main_0 => \UART_GPS:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_GPS:BUART:rx_state_0\,
            main_2 => \UART_GPS:BUART:rx_bitclk_enable\,
            main_3 => \UART_GPS:BUART:rx_state_3\,
            main_4 => \UART_GPS:BUART:rx_state_2\,
            main_5 => MODIN6_6,
            main_6 => MODIN6_5,
            main_7 => MODIN6_4);

    \UART_GPS:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_4 * !main_5 * main_6) + (!main_1 * !main_2 * main_3 * main_4) + (!main_1 * !main_2 * main_3 * main_5) + (!main_1 * main_2 * !main_4 * !main_5 * !main_7 * !main_8) + (!main_1 * main_2 * !main_4 * !main_5 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_state_2\,
            clock_0 => Net_882,
            main_0 => Net_834,
            main_1 => \UART_GPS:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_GPS:BUART:rx_state_0\,
            main_3 => \UART_GPS:BUART:rx_bitclk_enable\,
            main_4 => \UART_GPS:BUART:rx_state_3\,
            main_5 => \UART_GPS:BUART:rx_state_2\,
            main_6 => \UART_GPS:BUART:rx_last\,
            main_7 => MODIN6_6,
            main_8 => MODIN6_5,
            main_9 => MODIN6_4);

    \UART_GPS:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_bitclk_enable\,
            clock_0 => Net_882,
            main_0 => \UART_GPS:BUART:rx_count_2\,
            main_1 => \UART_GPS:BUART:rx_count_1\,
            main_2 => \UART_GPS:BUART:rx_count_0\);

    \UART_GPS:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_state_stop1_reg\,
            clock_0 => Net_882,
            main_0 => \UART_GPS:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_GPS:BUART:rx_state_0\,
            main_2 => \UART_GPS:BUART:rx_state_3\,
            main_3 => \UART_GPS:BUART:rx_state_2\);

    MODIN3_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_1 * !main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN3_1,
            clock_0 => Net_882,
            main_0 => Net_834,
            main_1 => \UART_GPS:BUART:rx_count_2\,
            main_2 => \UART_GPS:BUART:rx_count_1\,
            main_3 => MODIN3_1,
            main_4 => MODIN3_0);

    MODIN3_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN3_0,
            clock_0 => Net_882,
            main_0 => Net_834,
            main_1 => \UART_GPS:BUART:rx_count_2\,
            main_2 => \UART_GPS:BUART:rx_count_1\,
            main_3 => MODIN3_0);

    \UART_GPS:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_status_3\,
            clock_0 => Net_882,
            main_0 => Net_834,
            main_1 => \UART_GPS:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_GPS:BUART:rx_state_0\,
            main_3 => \UART_GPS:BUART:rx_bitclk_enable\,
            main_4 => \UART_GPS:BUART:rx_state_3\,
            main_5 => \UART_GPS:BUART:rx_state_2\,
            main_6 => MODIN3_1,
            main_7 => MODIN3_0);

    \UART_GPS:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_GPS:BUART:rx_last\,
            clock_0 => Net_882,
            main_0 => Net_834);

    \UART_HC12:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:txn\,
            clock_0 => \UART_HC12:Net_9\,
            main_0 => \UART_HC12:BUART:txn\,
            main_1 => \UART_HC12:BUART:tx_state_1\,
            main_2 => \UART_HC12:BUART:tx_state_0\,
            main_3 => \UART_HC12:BUART:tx_shift_out\,
            main_4 => \UART_HC12:BUART:tx_state_2\,
            main_5 => \UART_HC12:BUART:tx_counter_dp\,
            main_6 => \UART_HC12:BUART:tx_bitclk\);

    \UART_HC12:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:tx_state_1\,
            clock_0 => \UART_HC12:Net_9\,
            main_0 => \UART_HC12:BUART:tx_state_1\,
            main_1 => \UART_HC12:BUART:tx_state_0\,
            main_2 => \UART_HC12:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_HC12:BUART:tx_state_2\,
            main_4 => \UART_HC12:BUART:tx_counter_dp\,
            main_5 => \UART_HC12:BUART:tx_bitclk\);

    \UART_HC12:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:tx_state_0\,
            clock_0 => \UART_HC12:Net_9\,
            main_0 => \UART_HC12:BUART:tx_state_1\,
            main_1 => \UART_HC12:BUART:tx_state_0\,
            main_2 => \UART_HC12:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_HC12:BUART:tx_fifo_empty\,
            main_4 => \UART_HC12:BUART:tx_state_2\,
            main_5 => \UART_HC12:BUART:tx_bitclk\);

    \UART_HC12:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:tx_state_2\,
            clock_0 => \UART_HC12:Net_9\,
            main_0 => \UART_HC12:BUART:tx_state_1\,
            main_1 => \UART_HC12:BUART:tx_state_0\,
            main_2 => \UART_HC12:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_HC12:BUART:tx_state_2\,
            main_4 => \UART_HC12:BUART:tx_counter_dp\,
            main_5 => \UART_HC12:BUART:tx_bitclk\);

    \UART_HC12:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:tx_bitclk\,
            clock_0 => \UART_HC12:Net_9\,
            main_0 => \UART_HC12:BUART:tx_state_1\,
            main_1 => \UART_HC12:BUART:tx_state_0\,
            main_2 => \UART_HC12:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_HC12:BUART:tx_state_2\);

    \UART_HC12:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_HC12:Net_9\);

    \UART_HC12:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:rx_state_0\,
            clock_0 => \UART_HC12:Net_9\,
            main_0 => \UART_HC12:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_HC12:BUART:rx_state_0\,
            main_2 => \UART_HC12:BUART:rx_bitclk_enable\,
            main_3 => \UART_HC12:BUART:rx_state_3\,
            main_4 => \UART_HC12:BUART:rx_state_2\,
            main_5 => \UART_HC12:BUART:rx_count_6\,
            main_6 => \UART_HC12:BUART:rx_count_5\,
            main_7 => \UART_HC12:BUART:rx_count_4\,
            main_8 => \UART_HC12:BUART:pollcount_1\,
            main_9 => Net_925,
            main_10 => \UART_HC12:BUART:pollcount_0\);

    \UART_HC12:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:rx_load_fifo\,
            clock_0 => \UART_HC12:Net_9\,
            main_0 => \UART_HC12:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_HC12:BUART:rx_state_0\,
            main_2 => \UART_HC12:BUART:rx_bitclk_enable\,
            main_3 => \UART_HC12:BUART:rx_state_3\,
            main_4 => \UART_HC12:BUART:rx_state_2\,
            main_5 => \UART_HC12:BUART:rx_count_6\,
            main_6 => \UART_HC12:BUART:rx_count_5\,
            main_7 => \UART_HC12:BUART:rx_count_4\);

    \UART_HC12:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:rx_state_3\,
            clock_0 => \UART_HC12:Net_9\,
            main_0 => \UART_HC12:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_HC12:BUART:rx_state_0\,
            main_2 => \UART_HC12:BUART:rx_bitclk_enable\,
            main_3 => \UART_HC12:BUART:rx_state_3\,
            main_4 => \UART_HC12:BUART:rx_state_2\,
            main_5 => \UART_HC12:BUART:rx_count_6\,
            main_6 => \UART_HC12:BUART:rx_count_5\,
            main_7 => \UART_HC12:BUART:rx_count_4\);

    \UART_HC12:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_8 * main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:rx_state_2\,
            clock_0 => \UART_HC12:Net_9\,
            main_0 => \UART_HC12:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_HC12:BUART:rx_state_0\,
            main_2 => \UART_HC12:BUART:rx_bitclk_enable\,
            main_3 => \UART_HC12:BUART:rx_state_3\,
            main_4 => \UART_HC12:BUART:rx_state_2\,
            main_5 => \UART_HC12:BUART:rx_count_6\,
            main_6 => \UART_HC12:BUART:rx_count_5\,
            main_7 => \UART_HC12:BUART:rx_count_4\,
            main_8 => Net_925,
            main_9 => \UART_HC12:BUART:rx_last\);

    \UART_HC12:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:rx_bitclk_enable\,
            clock_0 => \UART_HC12:Net_9\,
            main_0 => \UART_HC12:BUART:rx_count_2\,
            main_1 => \UART_HC12:BUART:rx_count_1\,
            main_2 => \UART_HC12:BUART:rx_count_0\);

    \UART_HC12:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_HC12:Net_9\,
            main_0 => \UART_HC12:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_HC12:BUART:rx_state_0\,
            main_2 => \UART_HC12:BUART:rx_state_3\,
            main_3 => \UART_HC12:BUART:rx_state_2\);

    \UART_HC12:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:pollcount_1\,
            clock_0 => \UART_HC12:Net_9\,
            main_0 => \UART_HC12:BUART:rx_count_2\,
            main_1 => \UART_HC12:BUART:rx_count_1\,
            main_2 => \UART_HC12:BUART:pollcount_1\,
            main_3 => Net_925,
            main_4 => \UART_HC12:BUART:pollcount_0\);

    \UART_HC12:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:pollcount_0\,
            clock_0 => \UART_HC12:Net_9\,
            main_0 => \UART_HC12:BUART:rx_count_2\,
            main_1 => \UART_HC12:BUART:rx_count_1\,
            main_2 => Net_925,
            main_3 => \UART_HC12:BUART:pollcount_0\);

    \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_7 * !main_9) + (!main_0 * !main_2) + (!main_0 * !main_8) + (main_0 * !main_1 * main_2) + (main_0 * !main_3) + (main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\,
            main_0 => \emFile_1:SPI0:BSPIM:state_2\,
            main_1 => \emFile_1:SPI0:BSPIM:state_1\,
            main_2 => \emFile_1:SPI0:BSPIM:state_0\,
            main_3 => \emFile_1:SPI0:BSPIM:mosi_from_dp\,
            main_4 => \emFile_1:SPI0:BSPIM:count_4\,
            main_5 => \emFile_1:SPI0:BSPIM:count_3\,
            main_6 => \emFile_1:SPI0:BSPIM:count_2\,
            main_7 => \emFile_1:SPI0:BSPIM:count_0\,
            main_8 => \emFile_1:SPI0:BSPIM:mosi_pre_reg\,
            main_9 => \emFile_1:SPI0:BSPIM:ld_ident\);

    \UART_HC12:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:rx_status_3\,
            clock_0 => \UART_HC12:Net_9\,
            main_0 => \UART_HC12:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_HC12:BUART:rx_state_0\,
            main_2 => \UART_HC12:BUART:rx_bitclk_enable\,
            main_3 => \UART_HC12:BUART:rx_state_3\,
            main_4 => \UART_HC12:BUART:rx_state_2\,
            main_5 => \UART_HC12:BUART:pollcount_1\,
            main_6 => Net_925,
            main_7 => \UART_HC12:BUART:pollcount_0\);

    \UART_HC12:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_HC12:BUART:rx_last\,
            clock_0 => \UART_HC12:Net_9\,
            main_0 => Net_925);

END __DEFAULT__;
