
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_1v95 Corner ===================================

Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.066406 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.066406 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.407959 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.407959 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.509277 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.509277 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.063965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.063965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.874268 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.874268 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021054    0.046160    2.743036 2277.617432 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046160    0.000227 2277.617676 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.009000    0.031069    1.622539 2279.240234 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.031069    0.000000 2279.240234 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008573    0.029332    2.727120 2281.967285 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net263 (net)
                      0.029332    0.000227 2281.967529 ^ output263/A (sky130_fd_sc_hd__buf_2)
     1    0.034159    0.127877    0.136424 2282.104004 ^ output263/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.127882    0.000682 2282.104736 ^ io_west_out[8] (out)
                                           2282.104736   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2282.104736   data arrival time
---------------------------------------------------------------------------------------------
                                           5717.645508   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.066406 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.066406 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.407959 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.407959 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.509277 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.509277 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.063965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.063965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.874268 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.874268 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021054    0.046160    2.743036 2277.617432 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046160    0.000227 2277.617676 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.009000    0.031069    1.622539 2279.240234 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.031069    0.000000 2279.240234 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.006513    0.026664    2.713705 2281.953857 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net231 (net)
                      0.026664    0.000227 2281.954102 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128695    0.136197 2282.090332 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.128701    0.000682 2282.091064 ^ io_south_out[8] (out)
                                           2282.091064   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2282.091064   data arrival time
---------------------------------------------------------------------------------------------
                                           5717.659180   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.066406 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.066406 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.407959 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.407959 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.509277 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.509277 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.063965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.063965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.874268 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.874268 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021054    0.046160    2.743036 2277.617432 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046160    0.000227 2277.617676 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.006144    0.028159    2.060233 2279.677979 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net167 (net)
                      0.028159    0.000000 2279.677979 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034100    0.127662    0.135969 2279.813721 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.127667    0.000682 2279.814453 ^ io_east_out[8] (out)
                                           2279.814453   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.814453   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.935547   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2262.796875 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2262.796875 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2264.879150 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2264.879150 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.956055 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.956055 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.206787 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.207031 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.291260 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.291260 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.528320 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.528320 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011954    0.034824    2.115485 2275.643799 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034824    0.000000 2275.643799 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006000    0.027426    1.638909 2277.282715 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.027426    0.000000 2277.282715 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006625    0.027772    2.215984 2279.498779 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net237 (net)
                      0.027772    0.000227 2279.499023 ^ output237/A (sky130_fd_sc_hd__buf_2)
     1    0.034165    0.127904    0.135969 2279.635010 ^ output237/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.127909    0.000682 2279.635498 ^ io_west_out[13] (out)
                                           2279.635498   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.635498   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.114258   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2262.796875 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2262.796875 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2264.879150 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2264.879150 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.956055 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.956055 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.206787 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.207031 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.291260 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.291260 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.528320 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.528320 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011954    0.034824    2.115485 2275.643799 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034824    0.000000 2275.643799 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006000    0.027426    1.638909 2277.282715 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.027426    0.000000 2277.282715 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006534    0.027451    2.206207 2279.489014 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net205 (net)
                      0.027451    0.000227 2279.489258 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128693    0.136424 2279.625488 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.128699    0.000682 2279.626221 ^ io_south_out[13] (out)
                                           2279.626221   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.626221   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.124023   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.120605 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.120605 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2264.909180 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2264.909180 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2266.992188 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2266.992188 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.334961 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.335205 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.249023 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.249023 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.651367 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.651367 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008054    0.031509    1.824674 2275.476074 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031509    0.000000 2275.476074 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.005600    0.032107    1.821263 2277.297363 ^ cell1/SBwest_out[14] (fpgacell)
                                                         bus1_0[14] (net)
                      0.032107    0.000000 2277.297363 ^ cell0/CBeast_in[14] (fpgacell)
     1    0.006534    0.033097    2.117076 2279.414307 ^ cell0/SBwest_out[14] (fpgacell)
                                                         net238 (net)
                      0.033097    0.000227 2279.414551 ^ output238/A (sky130_fd_sc_hd__buf_2)
     1    0.034195    0.127947    0.137561 2279.552246 ^ output238/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[14] (net)
                      0.127953    0.000682 2279.552734 ^ io_west_out[14] (out)
                                           2279.552734   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.552734   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.197266   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.120605 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.120605 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2264.909180 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2264.909180 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2266.992188 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2266.992188 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.334961 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.335205 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.249023 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.249023 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.651367 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.651367 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008054    0.031509    1.824674 2275.476074 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031509    0.000000 2275.476074 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.005600    0.032107    1.821263 2277.297363 ^ cell1/SBwest_out[14] (fpgacell)
                                                         bus1_0[14] (net)
                      0.032107    0.000000 2277.297363 ^ cell0/CBeast_in[14] (fpgacell)
     1    0.006753    0.029542    1.988610 2279.285889 ^ cell0/SBsouth_out[14] (fpgacell)
                                                         net206 (net)
                      0.029542    0.000227 2279.286133 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128436    0.136879 2279.423096 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[14] (net)
                      0.128442    0.000682 2279.423584 ^ io_south_out[14] (out)
                                           2279.423584   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.423584   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.326172   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.066406 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.066406 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.407959 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.407959 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.509277 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.509277 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.063965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.063965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.874268 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.874268 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021054    0.046160    2.743036 2277.617432 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046160    0.000227 2277.617676 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.006454    0.026586    1.608441 2279.226074 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net217 (net)
                      0.026586    0.000227 2279.226318 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128695    0.136197 2279.362549 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.128701    0.000682 2279.363281 ^ io_south_out[24] (out)
                                           2279.363281   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.363281   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.387207   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.204834 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.205078 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2264.976807 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2264.976807 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.101562 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.101562 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.427002 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.427246 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.303711 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.303711 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.490479 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.490479 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008654    0.035411    1.771468 2275.261963 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035411    0.000000 2275.261963 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005200    0.034030    1.893113 2277.155273 ^ cell1/SBwest_out[15] (fpgacell)
                                                         bus1_0[15] (net)
                      0.034030    0.000000 2277.155273 ^ cell0/CBeast_in[15] (fpgacell)
     1    0.006593    0.035775    1.983608 2279.138672 ^ cell0/SBwest_out[15] (fpgacell)
                                                         net239 (net)
                      0.035775    0.000000 2279.138672 ^ output239/A (sky130_fd_sc_hd__buf_2)
     1    0.034162    0.127823    0.138471 2279.277344 ^ output239/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[15] (net)
                      0.127829    0.000682 2279.277832 ^ io_west_out[15] (out)
                                           2279.277832   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.277832   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.472168   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.175049 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.175049 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2264.952393 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2264.952393 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.032471 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.032471 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.384277 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.384521 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.403076 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.403076 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.503418 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.503418 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011654    0.036045    1.760100 2275.263672 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036045    0.000000 2275.263672 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006500    0.036580    1.908120 2277.171875 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036580    0.000000 2277.171875 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.007479    0.037455    1.959279 2279.131104 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net236 (net)
                      0.037455    0.000227 2279.131348 ^ output236/A (sky130_fd_sc_hd__buf_2)
     1    0.034227    0.128053    0.138925 2279.270264 ^ output236/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.128059    0.000682 2279.270752 ^ io_west_out[12] (out)
                                           2279.270752   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.270752   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.479004   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.204834 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.205078 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2264.976807 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2264.976807 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.101562 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.101562 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.427002 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.427246 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.303711 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.303711 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.490479 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.490479 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008654    0.035411    1.771468 2275.261963 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035411    0.000000 2275.261963 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005200    0.034030    1.893113 2277.155273 ^ cell1/SBwest_out[15] (fpgacell)
                                                         bus1_0[15] (net)
                      0.034030    0.000000 2277.155273 ^ cell0/CBeast_in[15] (fpgacell)
     1    0.005613    0.030820    1.871513 2279.026611 ^ cell0/SBsouth_out[15] (fpgacell)
                                                         net207 (net)
                      0.030820    0.000227 2279.026855 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128685    0.137334 2279.164307 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[15] (net)
                      0.128691    0.000682 2279.164795 ^ io_south_out[15] (out)
                                           2279.164795   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.164795   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.585449   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.175049 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.175049 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2264.952393 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2264.952393 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.032471 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.032471 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.384277 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.384521 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.403076 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.403076 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.503418 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.503418 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011654    0.036045    1.760100 2275.263672 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036045    0.000000 2275.263672 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006500    0.036580    1.908120 2277.171875 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036580    0.000000 2277.171875 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.006453    0.028021    1.709168 2278.880859 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net204 (net)
                      0.028021    0.000227 2278.881104 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128692    0.136652 2279.017822 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.128698    0.000682 2279.018555 ^ io_south_out[12] (out)
                                           2279.018555   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.018555   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.731934   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.322510 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.322510 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2264.852295 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2264.852295 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.938232 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.938232 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.199463 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.199463 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.755127 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.755127 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.101318 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.101318 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018554    0.042482    1.643230 2274.744629 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042482    0.000227 2274.744873 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007800    0.029631    1.686885 2276.431641 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.029631    0.000000 2276.431641 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.006494    0.027201    1.950639 2278.382324 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net264 (net)
                      0.027201    0.000227 2278.382568 ^ output264/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.127863    0.135742 2278.518311 ^ output264/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.127869    0.000682 2278.519043 ^ io_west_out[9] (out)
                                           2278.519043   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.519043   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.230957   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.322510 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.322510 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2264.852295 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2264.852295 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.938232 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.938232 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.199463 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.199463 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.755127 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.755127 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.101318 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.101318 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018554    0.042482    1.643230 2274.744629 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042482    0.000227 2274.744873 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007800    0.029631    1.686885 2276.431641 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.029631    0.000000 2276.431641 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.006993    0.026963    1.912667 2278.344238 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net232 (net)
                      0.026963    0.000227 2278.344482 ^ output232/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128694    0.136197 2278.480713 ^ output232/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.128700    0.000682 2278.481445 ^ io_south_out[9] (out)
                                           2278.481445   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.481445   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.268555   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2262.796875 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2262.796875 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2264.879150 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2264.879150 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.956055 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.956055 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.206787 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.207031 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.291260 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.291260 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.528320 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.528320 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011954    0.034824    2.115485 2275.643799 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034824    0.000000 2275.643799 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006036    0.027754    2.058641 2277.702393 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net141 (net)
                      0.027754    0.000000 2277.702393 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034226    0.128121    0.136197 2277.838623 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.128126    0.000682 2277.839355 ^ io_east_out[13] (out)
                                           2277.839355   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.839355   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.910645   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.120605 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.120605 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2264.909180 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2264.909180 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2266.992188 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2266.992188 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.334961 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.335205 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.249023 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.249023 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.651367 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.651367 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008054    0.031509    1.824674 2275.476074 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031509    0.000000 2275.476074 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.006845    0.029769    2.064780 2277.540771 ^ cell1/CBeast_out[14] (fpgacell)
                                                         net142 (net)
                      0.029769    0.000000 2277.540771 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.127378    0.136197 2277.677002 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[14] (net)
                      0.127382    0.000682 2277.677734 ^ io_east_out[14] (out)
                                           2277.677734   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.677734   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.072266   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.226318 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.226318 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2264.670898 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2264.670898 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.720215 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.720215 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2268.810791 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2268.810791 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.310791 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.310791 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.546631 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.546631 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018709    0.042338    1.461558 2274.008057 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042338    0.000227 2274.008301 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006500    0.027965    1.655962 2275.664307 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.027965    0.000000 2275.664307 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.006593    0.027548    1.845137 2277.509521 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net234 (net)
                      0.027548    0.000000 2277.509521 ^ output234/A (sky130_fd_sc_hd__buf_2)
     1    0.034170    0.127922    0.135969 2277.645264 ^ output234/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.127928    0.000682 2277.645996 ^ io_west_out[10] (out)
                                           2277.645996   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.645996   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.104492   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.226318 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.226318 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2264.670898 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2264.670898 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.720215 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.720215 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2268.810791 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2268.810791 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.310791 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.310791 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.546631 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.546631 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018709    0.042338    1.461558 2274.008057 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042338    0.000227 2274.008301 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006500    0.027965    1.655962 2275.664307 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.027965    0.000000 2275.664307 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007613    0.027238    1.776698 2277.440918 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net202 (net)
                      0.027238    0.000227 2277.441162 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128442    0.136197 2277.577393 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.128448    0.000682 2277.578125 ^ io_south_out[10] (out)
                                           2277.578125   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.578125   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.171875   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.066406 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.066406 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.407959 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.407959 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.509277 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.509277 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.063965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.063965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.874268 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.874268 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.005410    0.028549    2.552042 2277.426514 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net185 (net)
                      0.028549    0.000000 2277.426514 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128466    0.136424 2277.562744 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.128473    0.000682 2277.563477 ^ io_north_out[24] (out)
                                           2277.563477   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.563477   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.186523   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.204834 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.205078 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2264.976807 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2264.976807 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.101562 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.101562 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.427002 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.427246 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.303711 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.303711 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.490479 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.490479 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008654    0.035411    1.771468 2275.261963 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035411    0.000000 2275.261963 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.006036    0.028277    2.122306 2277.384277 ^ cell1/CBeast_out[15] (fpgacell)
                                                         net143 (net)
                      0.028277    0.000000 2277.384277 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.033927    0.127043    0.135515 2277.519775 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[15] (net)
                      0.127047    0.000682 2277.520508 ^ io_east_out[15] (out)
                                           2277.520508   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.520508   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.229980   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.175049 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.175049 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2264.952393 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2264.952393 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.032471 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.032471 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.384277 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.384521 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.403076 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.403076 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.503418 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.503418 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011654    0.036045    1.760100 2275.263672 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036045    0.000000 2275.263672 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006736    0.028785    2.061597 2277.325195 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net140 (net)
                      0.028785    0.000000 2277.325195 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.033955    0.127139    0.135742 2277.460938 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.127143    0.000682 2277.461670 ^ io_east_out[12] (out)
                                           2277.461670   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.461670   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.288574   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.066406 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.066406 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.407959 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.407959 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.509277 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.509277 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.063965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.063965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.874268 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.874268 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.006154    0.028174    2.442675 2277.317139 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net153 (net)
                      0.028174    0.000000 2277.317139 ^ output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033954    0.127138    0.135515 2277.452637 ^ output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.127143    0.000682 2277.453125 ^ io_east_out[24] (out)
                                           2277.453125   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.453125   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.296875   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2262.796875 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2262.796875 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2264.879150 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2264.879150 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.956055 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.956055 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.206787 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.207031 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.291260 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.291260 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.528320 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.528320 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011954    0.034824    2.115485 2275.643799 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034824    0.000000 2275.643799 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006471    0.027370    1.630042 2277.273926 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net222 (net)
                      0.027370    0.000227 2277.274170 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128693    0.136424 2277.410400 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.128699    0.000682 2277.411133 ^ io_south_out[29] (out)
                                           2277.411133   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.411133   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.338867   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.092529 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.092529 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.512207 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.512207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.584229 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.584229 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2268.738037 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2268.738281 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.196289 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.196289 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.334229 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.334229 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010554    0.031941    1.511125 2273.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031941    0.000000 2273.845215 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006900    0.028488    1.644367 2275.489746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.028488    0.000000 2275.489746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.006534    0.027418    1.721901 2277.211426 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net235 (net)
                      0.027418    0.000227 2277.211670 ^ output235/A (sky130_fd_sc_hd__buf_2)
     1    0.034095    0.127655    0.135742 2277.347412 ^ output235/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.127661    0.000682 2277.348145 ^ io_west_out[11] (out)
                                           2277.348145   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.348145   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.401855   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.092529 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.092529 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.512207 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.512207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.584229 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.584229 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2268.738037 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2268.738281 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.196289 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.196289 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.334229 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.334229 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010554    0.031941    1.511125 2273.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031941    0.000000 2273.845215 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006900    0.028488    1.644367 2275.489746 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.028488    0.000000 2275.489746 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.005961    0.025674    1.677790 2277.167480 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net203 (net)
                      0.025674    0.000227 2277.167725 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128697    0.135742 2277.303467 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.128703    0.000682 2277.304199 ^ io_south_out[11] (out)
                                           2277.304199   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.304199   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.446289   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.120605 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.120605 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2264.909180 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2264.909180 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2266.992188 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2266.992188 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.334961 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.335205 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.249023 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.249023 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.651367 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.651367 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008054    0.031509    1.824674 2275.476074 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031509    0.000000 2275.476074 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.006654    0.029385    1.694161 2277.170166 ^ cell1/SBsouth_out[14] (fpgacell)
                                                         net224 (net)
                      0.029385    0.000227 2277.170410 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128437    0.136879 2277.307373 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[30] (net)
                      0.128443    0.000682 2277.307861 ^ io_south_out[30] (out)
                                           2277.307861   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.307861   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.442383   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.204834 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.205078 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2264.976807 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2264.976807 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.101562 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.101562 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.427002 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.427246 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.303711 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.303711 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.490479 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.490479 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008654    0.035411    1.771468 2275.261963 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035411    0.000000 2275.261963 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005554    0.030713    1.783519 2277.045654 ^ cell1/SBsouth_out[15] (fpgacell)
                                                         net225 (net)
                      0.030713    0.000227 2277.045898 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128685    0.137334 2277.183105 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[31] (net)
                      0.128691    0.000682 2277.183838 ^ io_south_out[31] (out)
                                           2277.183838   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.183838   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.566406   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.175049 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.175049 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2264.952393 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2264.952393 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.032471 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.032471 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.384277 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.384521 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.403076 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.403076 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.503418 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.503418 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011654    0.036045    1.760100 2275.263672 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036045    0.000000 2275.263672 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006354    0.027860    1.659373 2276.923096 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net221 (net)
                      0.027860    0.000227 2276.923340 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128692    0.136424 2277.059570 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.128698    0.000682 2277.060303 ^ io_south_out[28] (out)
                                           2277.060303   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.060303   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.689941   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.322510 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.322510 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2264.852295 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2264.852295 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.938232 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.938232 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.199463 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.199463 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.755127 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.755127 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.101318 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.101318 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018554    0.042482    1.643230 2274.744629 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042482    0.000227 2274.744873 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007536    0.029763    2.067054 2276.811768 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net168 (net)
                      0.029763    0.000000 2276.811768 ^ output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.127378    0.136197 2276.947998 ^ output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.127383    0.000682 2276.948730 ^ io_east_out[9] (out)
                                           2276.948730   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.948730   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.801270   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.322510 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.322510 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2264.852295 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2264.852295 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.938232 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.938232 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.199463 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.199463 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.755127 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.755127 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.101318 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.101318 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018554    0.042482    1.643230 2274.744629 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042482    0.000227 2274.744873 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007379    0.027434    1.647777 2276.392578 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net218 (net)
                      0.027434    0.000227 2276.392822 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034501    0.129117    0.136652 2276.529541 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.129125    0.000909 2276.530273 ^ io_south_out[25] (out)
                                           2276.530273   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.530273   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.219727   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.226318 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.226318 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2264.670898 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2264.670898 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.720215 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.720215 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2268.810791 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2268.810791 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.310791 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.310791 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.546631 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.546631 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018709    0.042338    1.461558 2274.008057 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042338    0.000227 2274.008301 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007136    0.029084    2.030447 2276.038818 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net138 (net)
                      0.029084    0.000000 2276.038818 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.033936    0.127071    0.135742 2276.174561 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.127075    0.000682 2276.175293 ^ io_east_out[10] (out)
                                           2276.175293   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.175293   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.574707   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.120605 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.120605 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2264.909180 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2264.909180 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2266.992188 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2266.992188 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.334961 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.335205 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.249023 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.249023 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.651367 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.651367 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.005729    0.027620    2.324441 2275.975830 ^ cell3/CBnorth_out[14] (fpgacell)
                                                         net192 (net)
                      0.027620    0.000000 2275.975830 ^ output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034423    0.128833    0.136424 2276.112305 ^ output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[30] (net)
                      0.128840    0.000682 2276.112793 ^ io_north_out[30] (out)
                                           2276.112793   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.112793   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.637207   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.092529 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.092529 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.512207 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.512207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.584229 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.584229 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2268.738037 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2268.738281 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.196289 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.196289 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.334229 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.334229 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010554    0.031941    1.511125 2273.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031941    0.000000 2273.845215 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006144    0.027389    2.052047 2275.897217 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net139 (net)
                      0.027389    0.000000 2275.897217 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.034026    0.127399    0.135515 2276.032959 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.127403    0.000682 2276.033447 ^ io_east_out[11] (out)
                                           2276.033447   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.033447   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.716797   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.120605 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.120605 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2264.909180 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2264.909180 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2266.992188 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2266.992188 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.334961 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.335205 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.249023 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.249023 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.651367 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.651367 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.006842    0.029765    2.217803 2275.869141 ^ cell3/CBeast_out[14] (fpgacell)
                                                         net160 (net)
                      0.029765    0.000000 2275.869141 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.033984    0.127243    0.136197 2276.005371 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[30] (net)
                      0.127247    0.000682 2276.006104 ^ io_east_out[30] (out)
                                           2276.006104   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.006104   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.744141   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.175049 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.175049 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2264.952393 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2264.952393 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.032471 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.032471 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.384277 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.384521 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.403076 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.403076 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.503418 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.503418 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.006290    0.029723    2.332627 2275.836182 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net189 (net)
                      0.029723    0.000000 2275.836182 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.128322    0.136879 2275.973145 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.128329    0.000682 2275.973633 ^ io_north_out[28] (out)
                                           2275.973633   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.973633   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.776367   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.204834 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.205078 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2264.976807 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2264.976807 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.101562 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.101562 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.427002 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.427246 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.303711 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.303711 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.490479 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.490479 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.006210    0.032557    2.291017 2275.781494 ^ cell3/CBnorth_out[15] (fpgacell)
                                                         net193 (net)
                      0.032557    0.000000 2275.781494 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034386    0.128633    0.138016 2275.919678 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[31] (net)
                      0.128640    0.000682 2275.920410 ^ io_north_out[31] (out)
                                           2275.920410   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.920410   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.829590   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2262.796875 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2262.796875 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2264.879150 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2264.879150 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.956055 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.956055 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.206787 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.207031 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.291260 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.291260 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.528320 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.528320 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.005490    0.027456    2.231445 2275.759766 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net190 (net)
                      0.027456    0.000000 2275.759766 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034567    0.129349    0.136879 2275.896729 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.129356    0.000909 2275.897461 ^ io_north_out[29] (out)
                                           2275.897461   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.897461   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.852539   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2262.796875 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2262.796875 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2264.879150 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2264.879150 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.956055 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.956055 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.206787 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.207031 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.291260 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.291260 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.528320 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.528320 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.006247    0.028095    2.120942 2275.649170 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net158 (net)
                      0.028095    0.000000 2275.649170 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033971    0.127199    0.135742 2275.784912 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.127203    0.000682 2275.785645 ^ io_east_out[29] (out)
                                           2275.785645   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.785645   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.964355   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.175049 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.175049 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2264.952393 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2264.952393 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.032471 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.032471 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.384277 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.384521 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.403076 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.403076 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.503418 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.503418 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.006967    0.029159    2.125489 2275.628906 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net157 (net)
                      0.029159    0.000000 2275.628906 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034130    0.127767    0.136424 2275.765381 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.127772    0.000682 2275.766113 ^ io_east_out[28] (out)
                                           2275.766113   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.766113   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.984375   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.226318 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.226318 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2264.670898 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2264.670898 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.720215 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.720215 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2268.810791 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2268.810791 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.310791 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.310791 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.546631 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.546631 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018709    0.042338    1.461558 2274.008057 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042338    0.000227 2274.008301 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007729    0.027368    1.587750 2275.595947 ^ cell1/SBsouth_out[10] (fpgacell)
                                                         net219 (net)
                      0.027368    0.000227 2275.596191 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034398    0.128739    0.136424 2275.732666 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.128745    0.000682 2275.733398 ^ io_south_out[26] (out)
                                           2275.733398   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.733398   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.017090   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.204834 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.205078 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2264.976807 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2264.976807 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.101562 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.101562 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.427002 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.427246 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.303711 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.303711 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.490479 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.490479 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.006172    0.028495    2.079105 2275.569580 ^ cell3/CBeast_out[15] (fpgacell)
                                                         net161 (net)
                      0.028495    0.000000 2275.569580 ^ output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034192    0.127996    0.136197 2275.705811 ^ output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[31] (net)
                      0.128001    0.000682 2275.706543 ^ io_east_out[31] (out)
                                           2275.706543   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.706543   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.043457   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.092529 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.092529 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.512207 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.512207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.584229 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.584229 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2268.738037 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2268.738281 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.196289 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.196289 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.334229 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.334229 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010554    0.031941    1.511125 2273.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031941    0.000000 2273.845215 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006014    0.025744    1.599801 2275.445068 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net220 (net)
                      0.025744    0.000227 2275.445312 ^ output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128446    0.135742 2275.581055 ^ output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.128452    0.000682 2275.581787 ^ io_south_out[27] (out)
                                           2275.581787   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.581787   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.168457   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.322510 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.322510 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2264.852295 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2264.852295 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.938232 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.938232 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.199463 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.199463 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.755127 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.755127 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.101318 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.101318 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.005729    0.030515    2.257821 2275.359131 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net186 (net)
                      0.030515    0.000000 2275.359131 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.128320    0.137106 2275.496338 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.128327    0.000682 2275.496826 ^ io_north_out[25] (out)
                                           2275.496826   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.496826   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.253418   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.322510 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.322510 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2264.852295 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2264.852295 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.938232 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.938232 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.199463 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.199463 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.755127 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.755127 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.101318 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.101318 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.007449    0.029640    2.043180 2275.144531 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net154 (net)
                      0.029640    0.000000 2275.144531 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.033984    0.127243    0.136197 2275.280762 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.127247    0.000682 2275.281250 ^ io_east_out[25] (out)
                                           2275.281250   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.281250   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.468750   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.066406 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.066406 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.407959 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.407959 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.509277 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.509277 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.063965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.063965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008630    0.029394    2.727120 2275.128906 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net249 (net)
                      0.029394    0.000227 2275.129150 ^ output249/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.127909    0.136424 2275.265625 ^ output249/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.127915    0.000682 2275.266357 ^ io_west_out[24] (out)
                                           2275.266357   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.266357   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.483398   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006548    0.030446    9.940550 2263.066406 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030446    0.000000 2263.066406 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020648    0.045634    2.341494 2265.407959 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045634    0.000000 2265.407959 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.509277 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.509277 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006942    0.031063    2.554771 2270.063965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031063    0.000000 2270.063965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.005322    0.028389    2.540446 2274.942383 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net199 (net)
                      0.028389    0.000000 2274.942383 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034287    0.128342    0.136424 2275.078857 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.128348    0.000682 2275.079346 ^ io_north_out[8] (out)
                                           2275.079346   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.079346   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.670898   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.226318 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.226318 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2264.670898 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2264.670898 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.720215 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.720215 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2268.810791 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2268.810791 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.310791 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.310791 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.546631 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.546631 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.007590    0.033237    2.087518 2274.634033 ^ cell3/CBnorth_out[10] (fpgacell)
                                                         net187 (net)
                      0.033237    0.000000 2274.634033 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128400    0.138016 2274.771973 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.128407    0.000682 2274.772705 ^ io_north_out[26] (out)
                                           2274.772705   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.772705   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.977539   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.092529 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.092529 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.512207 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.512207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.584229 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.584229 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2268.738037 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2268.738281 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.196289 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.196289 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.334229 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.334229 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.006269    0.031079    2.129582 2274.463623 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net188 (net)
                      0.031079    0.000000 2274.463623 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128460    0.137334 2274.601074 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.128467    0.000682 2274.601807 ^ io_north_out[27] (out)
                                           2274.601807   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.601807   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.148438   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.226318 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.226318 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2264.670898 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2264.670898 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.720215 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.720215 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2268.810791 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2268.810791 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.310791 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.310791 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.546631 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.546631 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.007264    0.029252    1.888566 2274.435059 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net155 (net)
                      0.029252    0.000000 2274.435059 ^ output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034062    0.127524    0.136197 2274.571289 ^ output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.127529    0.000682 2274.572021 ^ io_east_out[26] (out)
                                           2274.572021   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.572021   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.178223   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.092529 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.092529 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.512207 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.512207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.584229 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.584229 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2268.738037 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2268.738281 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.196289 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.196289 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.334229 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.334229 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.005949    0.027071    1.944045 2274.278076 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net156 (net)
                      0.027071    0.000000 2274.278076 ^ output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033946    0.127114    0.135287 2274.413574 ^ output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.127118    0.000682 2274.414062 ^ io_east_out[27] (out)
                                           2274.414062   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.414062   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.335938   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.120605 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.120605 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2264.909180 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2264.909180 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2266.992188 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2266.992188 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.334961 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.335205 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.249023 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.249023 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.005815    0.027781    2.490651 2273.739746 ^ cell2/CBnorth_out[14] (fpgacell)
                                                         net174 (net)
                      0.027781    0.000000 2273.739746 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128468    0.136197 2273.875977 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[14] (net)
                      0.128474    0.000682 2273.876709 ^ io_north_out[14] (out)
                                           2273.876709   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.876709   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.873047   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.204834 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.205078 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2264.976807 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2264.976807 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.101562 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.101562 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.427002 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.427246 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.303711 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.303711 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.006135    0.032444    2.396064 2273.699707 ^ cell2/CBnorth_out[15] (fpgacell)
                                                         net175 (net)
                      0.032444    0.000000 2273.699707 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.128262    0.137561 2273.837402 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[15] (net)
                      0.128268    0.000682 2273.837891 ^ io_north_out[15] (out)
                                           2273.837891   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.837891   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.912109   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.175049 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.175049 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2264.952393 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2264.952393 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.032471 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.032471 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.384277 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.384521 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.403076 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.403076 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.006375    0.029857    2.289880 2273.692871 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net172 (net)
                      0.029857    0.000000 2273.692871 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.128322    0.136879 2273.829834 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.128328    0.000682 2273.830566 ^ io_north_out[12] (out)
                                           2273.830566   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.830566   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.919434   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2262.796875 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2262.796875 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2264.879150 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2264.879150 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.956055 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.956055 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.206787 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.207031 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.291260 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.291260 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.005535    0.027539    2.329671 2273.620850 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net173 (net)
                      0.027539    0.000000 2273.620850 ^ output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128468    0.136197 2273.757080 ^ output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.128475    0.000682 2273.757812 ^ io_north_out[13] (out)
                                           2273.757812   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.757812   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.992188   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017148    0.046067    9.671112 2262.796875 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046067    0.000000 2262.796875 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011548    0.034340    2.082288 2264.879150 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034340    0.000000 2264.879150 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.956055 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.956055 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017606    0.046855    2.250772 2269.206787 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046855    0.000227 2269.207031 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.291260 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.291260 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.006665    0.027823    2.216211 2273.507324 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net254 (net)
                      0.027823    0.000227 2273.507568 ^ output254/A (sky130_fd_sc_hd__buf_2)
     1    0.034176    0.127943    0.135969 2273.643555 ^ output254/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.127948    0.000682 2273.644287 ^ io_west_out[29] (out)
                                           2273.644287   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.644287   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.105957   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017848    0.047871   10.049234 2263.175049 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047871    0.000000 2263.175049 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011248    0.035398    1.777380 2264.952393 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035398    0.000000 2264.952393 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.032471 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.032471 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018306    0.048653    2.351726 2269.384277 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048653    0.000227 2269.384521 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.403076 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.403076 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.007310    0.037207    1.959052 2273.362061 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net253 (net)
                      0.037207    0.000000 2273.362061 ^ output253/A (sky130_fd_sc_hd__buf_2)
     1    0.034098    0.127592    0.138698 2273.500732 ^ output253/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.127597    0.000682 2273.501465 ^ io_west_out[28] (out)
                                           2273.501465   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.501465   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.249023   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016748    0.045185    9.994665 2263.120605 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045185    0.000000 2263.120605 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007648    0.030946    1.788749 2264.909180 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030946    0.000000 2264.909180 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2266.992188 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2266.992188 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017206    0.045971    2.342631 2269.334961 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045971    0.000227 2269.335205 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.249023 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.249023 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.006615    0.033219    2.117076 2273.366211 ^ cell2/SBwest_out[14] (fpgacell)
                                                         net256 (net)
                      0.033219    0.000227 2273.366455 ^ output256/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.127807    0.137561 2273.503906 ^ output256/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[30] (net)
                      0.127812    0.000682 2273.504639 ^ io_west_out[30] (out)
                                           2273.504639   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.504639   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.245117   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.322510 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.322510 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2264.852295 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2264.852295 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.938232 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.938232 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.199463 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.199463 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.755127 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.755127 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.005670    0.030405    2.541583 2273.296631 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net200 (net)
                      0.030405    0.000000 2273.296631 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128461    0.137106 2273.433838 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.128468    0.000682 2273.434326 ^ io_north_out[9] (out)
                                           2273.434326   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.434326   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.315918   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028048    0.067158   10.079021 2263.204834 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067158    0.000227 2263.205078 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008248    0.034879    1.771696 2264.976807 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034879    0.000000 2264.976807 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.101562 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.101562 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028429    0.067814    2.325351 2269.427002 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067814    0.000227 2269.427246 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.303711 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.303711 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.006530    0.035686    1.983381 2273.287109 ^ cell2/SBwest_out[15] (fpgacell)
                                                         net257 (net)
                      0.035686    0.000227 2273.287354 ^ output257/A (sky130_fd_sc_hd__buf_2)
     1    0.034203    0.127968    0.138471 2273.425781 ^ output257/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[31] (net)
                      0.127974    0.000682 2273.426514 ^ io_west_out[31] (out)
                                           2273.426514   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.426514   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.323242   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.226318 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.226318 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2264.670898 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2264.670898 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.720215 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.720215 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2268.810791 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2268.810791 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.310791 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.310791 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007675    0.033367    2.416300 2272.727051 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net170 (net)
                      0.033367    0.000000 2272.727051 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128400    0.138016 2272.864990 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.128406    0.000682 2272.865723 ^ io_north_out[10] (out)
                                           2272.865723   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.865723   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.884766   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007248    0.032866   10.196572 2263.322510 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032866    0.000000 2263.322510 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018148    0.041945    1.529770 2264.852295 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041945    0.000000 2264.852295 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.938232 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.938232 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007642    0.033469    2.261004 2269.199463 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033469    0.000000 2269.199463 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.755127 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.755127 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.006615    0.027358    1.950866 2272.705811 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net250 (net)
                      0.027358    0.000227 2272.706055 ^ output250/A (sky130_fd_sc_hd__buf_2)
     1    0.034170    0.127922    0.135742 2272.841797 ^ output250/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.127928    0.000682 2272.842529 ^ io_west_out[25] (out)
                                           2272.842529   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.842529   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.907227   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.092529 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.092529 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.512207 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.512207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.584229 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.584229 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2268.738037 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2268.738281 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.196289 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.196289 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.006408    0.031293    2.303295 2272.499756 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net171 (net)
                      0.031293    0.000000 2272.499756 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128459    0.137334 2272.636963 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.128466    0.000682 2272.637695 ^ io_north_out[11] (out)
                                           2272.637695   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.637695   data arrival time
---------------------------------------------------------------------------------------------
                                           5727.112305   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008948    0.035159   10.100393 2263.226318 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035159    0.000000 2263.226318 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018248    0.041725    1.444732 2264.670898 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041725    0.000000 2264.670898 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.720215 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.720215 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009406    0.035777    2.090474 2268.810791 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035777    0.000000 2268.810791 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.310791 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.310791 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006565    0.027514    1.845137 2272.156006 ^ cell2/SBwest_out[10] (fpgacell)
                                                         net251 (net)
                      0.027514    0.000227 2272.156006 ^ output251/A (sky130_fd_sc_hd__buf_2)
     1    0.034211    0.128071    0.135969 2272.291992 ^ output251/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.128077    0.000682 2272.292725 ^ io_west_out[26] (out)
                                           2272.292725   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.292725   data arrival time
---------------------------------------------------------------------------------------------
                                           5727.457520   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021048    0.054026    9.966698 2263.092529 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054026    0.000000 2263.092529 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010148    0.031121    1.419721 2264.512207 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031121    0.000000 2264.512207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.584229 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.584229 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021442    0.054691    2.153683 2268.738037 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054691    0.000227 2268.738281 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.196289 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.196289 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.006566    0.027460    1.721901 2271.918213 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net252 (net)
                      0.027460    0.000227 2271.918457 ^ output252/A (sky130_fd_sc_hd__buf_2)
     1    0.034234    0.128152    0.135969 2272.054443 ^ output252/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.128158    0.000682 2272.055176 ^ io_west_out[27] (out)
                                           2272.055176   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.055176   data arrival time
---------------------------------------------------------------------------------------------
                                           5727.694824   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008193    0.039384    9.938731 2263.064697 ^ cell0/SBsouth_out[2] (fpgacell)
                                                         net223 (net)
                      0.039384    0.000227 2263.064697 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128610    0.140062 2263.204834 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.128616    0.000682 2263.205566 ^ io_south_out[2] (out)
                                           2263.205566   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.205566   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.544434   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.009078    0.038496    9.876204 2263.001953 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net255 (net)
                      0.038496    0.000000 2263.001953 ^ output255/A (sky130_fd_sc_hd__buf_2)
     1    0.034280    0.128241    0.139380 2263.141357 ^ output255/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.128248    0.000682 2263.142090 ^ io_west_out[2] (out)
                                           2263.142090   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.142090   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.607910   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006678    0.035000    9.743645 2262.869385 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net261 (net)
                      0.035000    0.000227 2262.869629 ^ output261/A (sky130_fd_sc_hd__buf_2)
     1    0.034094    0.127582    0.138016 2263.007812 ^ output261/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.127587    0.000682 2263.008301 ^ io_west_out[6] (out)
                                           2263.008301   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.008301   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.741699   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006732    0.035071    9.709084 2262.834961 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net233 (net)
                      0.035071    0.000227 2262.835205 ^ output233/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.127802    0.138243 2262.973389 ^ output233/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.127808    0.000682 2262.974121 ^ io_west_out[0] (out)
                                           2262.974121   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.974121   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.776367   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006534    0.028690    9.586984 2262.712891 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net258 (net)
                      0.028690    0.000227 2262.713135 ^ output258/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.127912    0.136197 2262.849365 ^ output258/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.127918    0.000682 2262.849854 ^ io_west_out[3] (out)
                                           2262.849854   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.849854   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.899902   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005996    0.036621    9.554242 2262.680176 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net229 (net)
                      0.036621    0.000227 2262.680420 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034396    0.128656    0.139153 2262.819580 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.128662    0.000682 2262.820068 ^ io_south_out[6] (out)
                                           2262.820068   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.820068   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.930176   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005613    0.026955    9.527866 2262.653809 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net226 (net)
                      0.026955    0.000227 2262.654053 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128443    0.135969 2262.789795 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.128449    0.000682 2262.790527 ^ io_south_out[3] (out)
                                           2262.790527   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.790527   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.959473   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006394    0.028312    9.530823 2262.656738 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net244 (net)
                      0.028312    0.000227 2262.656982 ^ output244/A (sky130_fd_sc_hd__buf_2)
     1    0.034087    0.127623    0.135969 2262.792969 ^ output244/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.127628    0.000682 2262.793457 ^ io_west_out[1] (out)
                                           2262.793457   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.793457   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.956543   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006313    0.027506    9.487621 2262.613525 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net212 (net)
                      0.027506    0.000227 2262.613770 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128693    0.136424 2262.750244 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.128699    0.000682 2262.750732 ^ io_south_out[1] (out)
                                           2262.750732   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.750732   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.999023   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008053    0.030198    9.464884 2262.590820 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net201 (net)
                      0.030198    0.000227 2262.591064 ^ output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128435    0.137106 2262.728027 ^ output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.128441    0.000682 2262.728760 ^ io_south_out[0] (out)
                                           2262.728760   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.728760   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.021484   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006611    0.027591    9.427595 2262.553467 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net260 (net)
                      0.027591    0.000000 2262.553467 ^ output260/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.127872    0.135969 2262.689453 ^ output260/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.127877    0.000682 2262.690186 ^ io_west_out[5] (out)
                                           2262.690186   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.690186   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.060059   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005553    0.024568    9.353926 2262.479736 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net228 (net)
                      0.024568    0.000227 2262.479980 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128700    0.135515 2262.615479 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.128706    0.000682 2262.616211 ^ io_south_out[5] (out)
                                           2262.616211   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.616211   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.133789   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006234    0.026058    9.357791 2262.483643 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net259 (net)
                      0.026058    0.000227 2262.483887 ^ output259/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.127866    0.135515 2262.619385 ^ output259/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.127871    0.000682 2262.620117 ^ io_west_out[4] (out)
                                           2262.620117   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.620117   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.129883   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005561    0.024728    9.337555 2262.463379 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net227 (net)
                      0.024728    0.000227 2262.463623 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128700    0.135515 2262.599121 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.128706    0.000682 2262.599854 ^ io_south_out[4] (out)
                                           2262.599854   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.599854   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.149902   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007067    0.029264    9.330506 2262.456299 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net262 (net)
                      0.029264    0.000227 2262.456543 ^ output262/A (sky130_fd_sc_hd__buf_2)
     1    0.034236    0.128155    0.136652 2262.593262 ^ output262/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.128161    0.000682 2262.593994 ^ io_west_out[7] (out)
                                           2262.593994   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.593994   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.156250   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.125732 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.125732 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005953    0.026116    9.255928 2262.381836 ^ cell0/SBsouth_out[7] (fpgacell)
                                                         net230 (net)
                      0.026116    0.000227 2262.382080 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128445    0.135742 2262.517822 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.128451    0.000682 2262.518311 ^ io_south_out[7] (out)
                                           2262.518311   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.518311   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.231934   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.005870    0.027092    2.182105 2253.419678 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net166 (net)
                      0.027092    0.000000 2253.419678 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034126    0.127759    0.135742 2253.555420 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.127764    0.000682 2253.556152 ^ io_east_out[7] (out)
                                           2253.556152   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.556152   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.193848   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013954    0.036823    1.813305 2251.237549 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036823    0.000000 2251.237549 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.005854    0.025986    1.794433 2253.031982 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net216 (net)
                      0.025986    0.000227 2253.032227 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128445    0.135742 2253.167969 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.128451    0.000682 2253.168701 ^ io_south_out[23] (out)
                                           2253.168701   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.168701   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.581543   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.005529    0.028158    2.442448 2251.866699 ^ cell3/CBnorth_out[7] (fpgacell)
                                                         net184 (net)
                      0.028158    0.000000 2251.866699 ^ output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128467    0.136424 2252.003174 ^ output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.128474    0.000682 2252.003662 ^ io_north_out[23] (out)
                                           2252.003662   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2252.003662   data arrival time
---------------------------------------------------------------------------------------------
                                           5747.746582   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.424316 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.424316 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.006075    0.027425    2.185743 2251.609863 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net152 (net)
                      0.027425    0.000000 2251.609863 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034113    0.127711    0.135742 2251.745605 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.127715    0.000682 2251.746338 ^ io_east_out[23] (out)
                                           2251.746338   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2251.746338   data arrival time
---------------------------------------------------------------------------------------------
                                           5748.003906   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006482    0.029091   10.217718 2249.969482 ^ cell2/CBnorth_out[2] (fpgacell)
                                                         net191 (net)
                      0.029091    0.000000 2249.969482 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128465    0.136652 2250.106201 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.128471    0.000682 2250.106689 ^ io_north_out[2] (out)
                                           2250.106689   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.106689   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.643555   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005420    0.029015   10.212034 2249.963867 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net169 (net)
                      0.029015    0.000000 2249.963867 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128465    0.136652 2250.100342 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.128471    0.000682 2250.101074 ^ io_north_out[0] (out)
                                           2250.101074   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.101074   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.649414   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005135    0.027497   10.096528 2249.848145 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net180 (net)
                      0.027497    0.000000 2249.848145 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.128328    0.136197 2249.984375 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.128334    0.000682 2249.985107 ^ io_north_out[1] (out)
                                           2249.985107   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.985107   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.764648   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005827    0.028933   10.059011 2249.810791 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net194 (net)
                      0.028933    0.000000 2249.810791 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034582    0.129399    0.137334 2249.947998 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.129407    0.000909 2249.948975 ^ io_north_out[3] (out)
                                           2249.948975   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.948975   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.801270   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006713    0.030023   10.042869 2249.794678 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net195 (net)
                      0.030023    0.000000 2249.794678 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128462    0.136879 2249.931396 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.128469    0.000682 2249.932129 ^ io_north_out[4] (out)
                                           2249.932129   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.932129   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.817871   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006175    0.029541   10.026043 2249.777832 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net196 (net)
                      0.029541    0.000000 2249.777832 ^ output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.128323    0.136652 2249.914307 ^ output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.128329    0.000682 2249.915039 ^ io_north_out[5] (out)
                                           2249.915039   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.915039   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.834961   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005676    0.028433    9.904398 2249.656006 ^ cell2/CBnorth_out[7] (fpgacell)
                                                         net198 (net)
                      0.028433    0.000000 2249.656006 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034576    0.129377    0.137106 2249.793213 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.129384    0.000909 2249.794189 ^ io_north_out[7] (out)
                                           2249.794189   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.794189   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.955566   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005735    0.028340    9.888026 2249.639648 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net197 (net)
                      0.028340    0.000000 2249.639648 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128467    0.136424 2249.776123 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.128473    0.000682 2249.776855 ^ io_north_out[6] (out)
                                           2249.776855   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.776855   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.973145   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.009115    0.038511    9.879387 2249.631104 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net242 (net)
                      0.038511    0.000227 2249.631348 ^ output242/A (sky130_fd_sc_hd__buf_2)
     1    0.034089    0.127557    0.138925 2249.770264 ^ output242/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.127562    0.000682 2249.770996 ^ io_west_out[18] (out)
                                           2249.770996   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.770996   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.979492   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006806    0.035189    9.747055 2249.498779 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net247 (net)
                      0.035189    0.000227 2249.499023 ^ output247/A (sky130_fd_sc_hd__buf_2)
     1    0.034225    0.128049    0.138243 2249.637207 ^ output247/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.128055    0.000682 2249.637939 ^ io_west_out[22] (out)
                                           2249.637939   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.637939   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.112305   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006465    0.034676    9.711812 2249.463623 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net240 (net)
                      0.034676    0.000227 2249.463867 ^ output240/A (sky130_fd_sc_hd__buf_2)
     1    0.034202    0.127967    0.138243 2249.602051 ^ output240/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.127973    0.000682 2249.602783 ^ io_west_out[16] (out)
                                           2249.602783   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.602783   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.147461   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006565    0.028729    9.590395 2249.342041 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net243 (net)
                      0.028729    0.000227 2249.342285 ^ output243/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.127911    0.136197 2249.478516 ^ output243/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.127916    0.000682 2249.479248 ^ io_west_out[19] (out)
                                           2249.479248   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.479248   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.270996   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006515    0.028506    9.534233 2249.285889 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net241 (net)
                      0.028506    0.000227 2249.286133 ^ output241/A (sky130_fd_sc_hd__buf_2)
     1    0.034225    0.128118    0.136424 2249.422607 ^ output241/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.128123    0.000682 2249.423340 ^ io_west_out[17] (out)
                                           2249.423340   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.423340   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.326660   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006565    0.027533    9.430779 2249.182617 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net246 (net)
                      0.027533    0.000227 2249.182617 ^ output246/A (sky130_fd_sc_hd__buf_2)
     1    0.034213    0.128078    0.135969 2249.318604 ^ output246/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.128083    0.000682 2249.319336 ^ io_west_out[21] (out)
                                           2249.319336   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.319336   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.430664   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006306    0.026153    9.361202 2249.113037 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net245 (net)
                      0.026153    0.000000 2249.113037 ^ output245/A (sky130_fd_sc_hd__buf_2)
     1    0.034318    0.128460    0.135742 2249.248779 ^ output245/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.128466    0.000682 2249.249268 ^ io_west_out[20] (out)
                                           2249.249268   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.249268   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.500488   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.751709 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.751709 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006906    0.029060    9.333463 2249.085205 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net248 (net)
                      0.029060    0.000227 2249.085449 ^ output248/A (sky130_fd_sc_hd__buf_2)
     1    0.034089    0.127630    0.136197 2249.221680 ^ output248/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.127636    0.000682 2249.222412 ^ io_west_out[23] (out)
                                           2249.222412   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.222412   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.527832   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.005749    0.038987    1.704166 2239.979004 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net151 (net)
                      0.038987    0.000000 2239.979004 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033955    0.127068    0.138925 2240.117920 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.127072    0.000682 2240.118652 ^ io_east_out[22] (out)
                                           2240.118652   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2240.118652   data arrival time
---------------------------------------------------------------------------------------------
                                           5759.631348   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007642    0.031387    2.107299 2238.274902 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031387    0.000000 2238.274902 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.005690    0.028256    1.625267 2239.900146 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net183 (net)
                      0.028256    0.000000 2239.900146 ^ output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128467    0.136424 2240.036621 ^ output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.128473    0.000682 2240.037354 ^ io_north_out[22] (out)
                                           2240.037354   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2240.037354   data arrival time
---------------------------------------------------------------------------------------------
                                           5759.712891   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.005927    0.039719    2.225079 2238.392822 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net165 (net)
                      0.039719    0.000000 2238.392822 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034026    0.127322    0.139380 2238.531982 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.127326    0.000682 2238.532715 ^ io_east_out[6] (out)
                                           2238.532715   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2238.532715   data arrival time
---------------------------------------------------------------------------------------------
                                           5761.217285   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.344482 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.344482 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.432129 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.432129 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018254    0.067135    1.735316 2236.167480 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067135    0.000227 2236.167725 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.005871    0.036360    1.773515 2237.941162 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net215 (net)
                      0.036360    0.000227 2237.941406 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128618    0.139153 2238.080566 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.128624    0.000682 2238.081299 ^ io_south_out[22] (out)
                                           2238.081299   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2238.081299   data arrival time
---------------------------------------------------------------------------------------------
                                           5761.668945   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.006090    0.029408    2.057277 2224.928711 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net182 (net)
                      0.029408    0.000000 2224.928711 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034287    0.128339    0.136652 2225.065430 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.128345    0.000682 2225.066162 ^ io_north_out[21] (out)
                                           2225.066162   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2225.066162   data arrival time
---------------------------------------------------------------------------------------------
                                           5774.684082   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007362    0.031409    2.378101 2222.871582 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031409    0.000000 2222.871582 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.006667    0.028399    1.860144 2224.731689 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net150 (net)
                      0.028399    0.000000 2224.731689 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034035    0.127429    0.135969 2224.867676 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.127434    0.000682 2224.868408 ^ io_east_out[21] (out)
                                           2224.868408   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2224.868408   data arrival time
---------------------------------------------------------------------------------------------
                                           5774.881836   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.006536    0.028186    2.179604 2222.673096 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net164 (net)
                      0.028186    0.000000 2222.673096 ^ output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033927    0.127043    0.135515 2222.808594 ^ output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.127047    0.000682 2222.809326 ^ io_east_out[5] (out)
                                           2222.809326   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2222.809326   data arrival time
---------------------------------------------------------------------------------------------
                                           5776.940918   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.821289 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.821289 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.666504 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.666504 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018009    0.041379    1.826720 2220.493164 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041379    0.000227 2220.493408 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.005454    0.024435    1.707122 2222.200439 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net214 (net)
                      0.024435    0.000227 2222.200684 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128700    0.135515 2222.336182 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.128707    0.000682 2222.336914 ^ io_south_out[21] (out)
                                           2222.336914   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2222.336914   data arrival time
---------------------------------------------------------------------------------------------
                                           5777.413574   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.006619    0.029875    2.133675 2209.485596 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net181 (net)
                      0.029875    0.000000 2209.485596 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034574    0.129366    0.137561 2209.623047 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.129373    0.000909 2209.624023 ^ io_north_out[20] (out)
                                           2209.624023   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.624023   data arrival time
---------------------------------------------------------------------------------------------
                                           5790.126465   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007854    0.031789    2.359911 2207.351807 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031789    0.000000 2207.351807 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.006649    0.028585    1.922217 2209.274170 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net149 (net)
                      0.028585    0.000000 2209.274170 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.033989    0.127265    0.135742 2209.409912 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.127269    0.000682 2209.410645 ^ io_east_out[20] (out)
                                           2209.410645   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.410645   data arrival time
---------------------------------------------------------------------------------------------
                                           5790.339355   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.006736    0.028725    2.146635 2207.138672 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net163 (net)
                      0.028725    0.000000 2207.138672 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034013    0.127351    0.135969 2207.274658 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.127356    0.000682 2207.275146 ^ io_east_out[4] (out)
                                           2207.275146   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2207.275146   data arrival time
---------------------------------------------------------------------------------------------
                                           5792.474609   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.272949 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.272949 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.110352 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.110352 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018009    0.041493    1.881517 2204.991699 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041493    0.000227 2204.991943 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.005614    0.024799    1.656190 2206.648193 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net213 (net)
                      0.024799    0.000227 2206.648438 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128448    0.135515 2206.783936 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.128454    0.000682 2206.784668 ^ io_south_out[20] (out)
                                           2206.784668   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2206.784668   data arrival time
---------------------------------------------------------------------------------------------
                                           5792.965820   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.005690    0.028681    1.945409 2193.750732 ^ cell3/CBnorth_out[3] (fpgacell)
                                                         net179 (net)
                      0.028681    0.000000 2193.750732 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128466    0.136652 2193.887207 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.128472    0.000682 2193.887939 ^ io_north_out[19] (out)
                                           2193.887939   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.887939   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.862305   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006754    0.030393    2.358093 2191.805176 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030393    0.000000 2191.805176 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.013454    0.039732    1.864237 2193.669434 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net147 (net)
                      0.039732    0.000000 2193.669434 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.033951    0.127054    0.139153 2193.808594 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.127059    0.000682 2193.809326 ^ io_east_out[19] (out)
                                           2193.809326   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.809326   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.940430   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.013444    0.039707    2.276920 2191.724121 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net162 (net)
                      0.039707    0.000000 2191.724121 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034100    0.127586    0.139380 2191.863525 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.127591    0.000682 2191.864014 ^ io_east_out[3] (out)
                                           2191.864014   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.864014   data arrival time
---------------------------------------------------------------------------------------------
                                           5807.886230   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.640869 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.640869 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.652832 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.652832 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025154    0.059405    1.793978 2189.446777 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059405    0.000227 2189.447021 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.005729    0.027174    1.828766 2191.275879 ^ cell1/SBsouth_out[3] (fpgacell)
                                                         net211 (net)
                      0.027174    0.000227 2191.276123 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128694    0.136197 2191.412354 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.128700    0.000682 2191.413086 ^ io_south_out[19] (out)
                                           2191.413086   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.413086   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.336914   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.006529    0.029167    2.119350 2177.997314 ^ cell3/CBnorth_out[2] (fpgacell)
                                                         net178 (net)
                      0.029167    0.000000 2177.997314 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.128324    0.136652 2178.134033 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.128330    0.000682 2178.134521 ^ io_north_out[18] (out)
                                           2178.134521   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2178.134521   data arrival time
---------------------------------------------------------------------------------------------
                                           5821.615723   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007554    0.030797    2.256002 2175.877930 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030797    0.000000 2175.877930 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.007966    0.027619    2.103889 2177.981689 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net146 (net)
                      0.027619    0.000000 2177.981689 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034110    0.127700    0.135742 2178.117432 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.127705    0.000682 2178.118164 ^ io_east_out[18] (out)
                                           2178.118164   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2178.118164   data arrival time
---------------------------------------------------------------------------------------------
                                           5821.632324   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007839    0.027475    2.240768 2175.862793 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net159 (net)
                      0.027475    0.000000 2175.862793 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034112    0.127711    0.135742 2175.998535 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.127716    0.000682 2175.999023 ^ io_east_out[2] (out)
                                           2175.999023   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2175.999023   data arrival time
---------------------------------------------------------------------------------------------
                                           5823.750977   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.567627 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.567627 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.812012 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.812012 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030254    0.091782    1.809667 2173.621582 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091782    0.000227 2173.621826 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.008114    0.039223    1.978378 2175.600342 ^ cell1/SBsouth_out[2] (fpgacell)
                                                         net210 (net)
                      0.039223    0.000227 2175.600586 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128611    0.139835 2175.740234 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.128617    0.000682 2175.740967 ^ io_south_out[18] (out)
                                           2175.740967   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2175.740967   data arrival time
---------------------------------------------------------------------------------------------
                                           5824.009277   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.005210    0.027633    2.141860 2162.140137 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net177 (net)
                      0.027633    0.000000 2162.140137 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128468    0.136197 2162.276367 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.128475    0.000682 2162.277100 ^ io_north_out[17] (out)
                                           2162.277100   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2162.277100   data arrival time
---------------------------------------------------------------------------------------------
                                           5837.472656   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006809    0.030323    2.560455 2159.998291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030323    0.000000 2159.998291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014449    0.040762    2.062734 2162.061035 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net145 (net)
                      0.040762    0.000000 2162.061035 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.033952    0.127054    0.139380 2162.200439 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.127058    0.000682 2162.201172 ^ io_east_out[17] (out)
                                           2162.201172   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2162.201172   data arrival time
---------------------------------------------------------------------------------------------
                                           5837.549316   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.014644    0.041070    2.477009 2159.915039 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net148 (net)
                      0.041070    0.000000 2159.915039 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034018    0.127290    0.139607 2160.054443 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.127294    0.000682 2160.055176 ^ io_east_out[1] (out)
                                           2160.055176   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2160.055176   data arrival time
---------------------------------------------------------------------------------------------
                                           5839.694824   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.724365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.724365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.745850 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.745850 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032454    0.072261    1.691888 2157.437744 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072261    0.000227 2157.437988 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006254    0.027409    1.951776 2159.389648 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net209 (net)
                      0.027409    0.000227 2159.389893 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128693    0.136424 2159.526367 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.128699    0.000682 2159.527100 ^ io_south_out[17] (out)
                                           2159.527100   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2159.527100   data arrival time
---------------------------------------------------------------------------------------------
                                           5840.223145   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.005329    0.028850    2.248271 2146.204346 ^ cell3/CBnorth_out[0] (fpgacell)
                                                         net176 (net)
                      0.028850    0.000000 2146.204346 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128465    0.136652 2146.340820 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.128472    0.000682 2146.341553 ^ io_north_out[16] (out)
                                           2146.341553   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2146.341553   data arrival time
---------------------------------------------------------------------------------------------
                                           5853.408691   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006809    0.031290    2.633669 2143.956055 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031290    0.000000 2143.956055 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.014067    0.040655    1.995659 2145.951660 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net144 (net)
                      0.040655    0.000000 2145.951660 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.034019    0.127294    0.139607 2146.091309 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.127299    0.000682 2146.092041 ^ io_east_out[16] (out)
                                           2146.092041   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2146.092041   data arrival time
---------------------------------------------------------------------------------------------
                                           5853.658203   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.013936    0.040447    2.376737 2143.698975 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net137 (net)
                      0.040447    0.000000 2143.698975 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.033936    0.126997    0.139380 2143.838379 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.127002    0.000682 2143.839111 ^ io_east_out[0] (out)
                                           2143.839111   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2143.839111   data arrival time
---------------------------------------------------------------------------------------------
                                           5855.911133   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
     1    0.006348    0.029594   11.237717 2011.597046 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029594    0.000000 2011.597046 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032048    0.071529    1.552280 2013.149292 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071529    0.000227 2013.149536 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.661377 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.661377 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.369629 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.369629 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006348    0.030571   10.220220 2027.589844 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030571    0.000000 2027.589844 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032248    0.071915    1.549097 2029.138916 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071915    0.000227 2029.139160 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.545898 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.545898 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.747314 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.747314 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007148    0.030155   10.189525 2043.936890 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030155    0.000000 2043.936890 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029848    0.090772    1.866738 2045.803589 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090772    0.000227 2045.803833 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.078125 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.078125 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.783447 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.783447 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006348    0.029753   10.052191 2059.835693 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029753    0.000000 2059.835693 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024748    0.058689    1.422904 2061.258545 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058689    0.000227 2061.258789 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.576172 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.576172 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.414551 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.414551 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007448    0.031187   10.012173 2075.426758 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031187    0.000000 2075.426758 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017548    0.040886    1.459284 2076.885986 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040886    0.000000 2076.885986 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.070068 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.070068 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.961426 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.961426 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006948    0.030757   10.007398 2090.968750 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030757    0.000000 2090.968750 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017548    0.040770    1.407443 2092.376221 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040770    0.000000 2092.376221 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.591064 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.591064 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.482910 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.482910 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007248    0.030762    9.867563 2106.350342 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030762    0.000000 2106.350342 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017848    0.066067    1.306489 2107.656982 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066067    0.000000 2107.656982 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.983643 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.983643 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.888428 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.888428 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008848    0.033273    9.909627 2121.798096 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033273    0.000000 2121.798096 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013548    0.036318    1.408580 2123.206543 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036318    0.000000 2123.206543 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.414307 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.414307 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009242    0.033833    2.448360 2127.862793 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033833    0.000000 2127.862793 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.354980 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.354980 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.339355 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.339355 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032654    0.072643    1.982699 2141.322021 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072643    0.000227 2141.322266 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.007954    0.030055    1.886974 2143.209229 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net208 (net)
                      0.030055    0.000227 2143.209473 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128435    0.137106 2143.346680 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.128441    0.000682 2143.347412 ^ io_south_out[16] (out)
                                           2143.347412   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2143.347412   data arrival time
---------------------------------------------------------------------------------------------
                                           5856.402832   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011233    0.018347    0.011369 2000.011475 v config_en (in)
                                                         config_en (net)
                      0.018353    0.000000 2000.011475 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130237    0.057083    0.103000 2000.114380 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.057470    0.003865 2000.118286 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.203787    0.055232    0.110276 2000.228516 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.198827    0.093678 2000.322266 v cell0/config_en (fpgacell)
                                           2000.322266   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.026998    0.094644    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122782 10000.189453 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006366 10000.195312 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.143700 10000.338867 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008185 10000.347656 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.097656   clock uncertainty
                                  0.000000 10000.097656   clock reconvergence pessimism
                                 -3.151180 9996.946289   library setup time
                                           9996.946289   data required time
---------------------------------------------------------------------------------------------
                                           9996.946289   data required time
                                           -2000.322266   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.623047   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011233    0.018347    0.011369 2000.011475 v config_en (in)
                                                         config_en (net)
                      0.018353    0.000000 2000.011475 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130237    0.057083    0.103000 2000.114380 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.057470    0.003865 2000.118286 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.203787    0.055232    0.110276 2000.228516 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.178884    0.081627 2000.310181 v cell1/config_en (fpgacell)
                                           2000.310181   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.026998    0.094644    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122782 10000.189453 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.000909 10000.190430 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148248 10000.337891 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.023647 10000.362305 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.112305   clock uncertainty
                                  0.000000 10000.112305   clock reconvergence pessimism
                                 -3.151180 9996.960938   library setup time
                                           9996.960938   data required time
---------------------------------------------------------------------------------------------
                                           9996.960938   data required time
                                           -2000.310181   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.650391   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011233    0.018347    0.011369 2000.011475 v config_en (in)
                                                         config_en (net)
                      0.018353    0.000000 2000.011475 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130237    0.057083    0.103000 2000.114380 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.068874    0.019554 2000.134033 v cell2/config_en (fpgacell)
                                           2000.134033   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.026998    0.094644    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122782 10000.189453 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006366 10000.195312 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.143700 10000.338867 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.009095 10000.348633 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.098633   clock uncertainty
                                  0.000000 10000.098633   clock reconvergence pessimism
                                 -3.151180 9996.947266   library setup time
                                           9996.947266   data required time
---------------------------------------------------------------------------------------------
                                           9996.947266   data required time
                                           -2000.134033   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.812500   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011233    0.018347    0.011369 2000.011475 v config_en (in)
                                                         config_en (net)
                      0.018353    0.000000 2000.011475 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130237    0.057083    0.103000 2000.114380 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.058245    0.006139 2000.120605 v cell3/config_en (fpgacell)
                                           2000.120605   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.026998    0.094644    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122782 10000.189453 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.000909 10000.190430 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148248 10000.337891 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008185 10000.346680 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.096680   clock uncertainty
                                  0.000000 10000.096680   clock reconvergence pessimism
                                 -3.151180 9996.945312   library setup time
                                           9996.945312   data required time
---------------------------------------------------------------------------------------------
                                           9996.945312   data required time
                                           -2000.120605   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.824219   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011113    0.018151    0.011141 2000.011230 v en (in)
                                                         en (net)
                      0.018157    0.000000 2000.011230 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124080    0.055183    0.102318 2000.113525 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.055999    0.005230 2000.118774 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.209123    0.058361    0.109594 2000.228394 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.202661    0.095497 2000.323853 v cell0/en (fpgacell)
                                           2000.323853   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.026998    0.094644    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122782 10000.189453 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006366 10000.195312 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.143700 10000.338867 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008185 10000.347656 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.097656   clock uncertainty
                                  0.000000 10000.097656   clock reconvergence pessimism
                                 -2.663260 9997.434570   library setup time
                                           9997.434570   data required time
---------------------------------------------------------------------------------------------
                                           9997.434570   data required time
                                           -2000.323853   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.110840   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011113    0.018151    0.011141 2000.011230 v en (in)
                                                         en (net)
                      0.018157    0.000000 2000.011230 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124080    0.055183    0.102318 2000.113525 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.055999    0.005230 2000.118774 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.209123    0.058361    0.109594 2000.228394 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.184608    0.084583 2000.312866 v cell1/en (fpgacell)
                                           2000.312866   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.026998    0.094644    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122782 10000.189453 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.000909 10000.190430 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148248 10000.337891 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.023647 10000.362305 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.112305   clock uncertainty
                                  0.000000 10000.112305   clock reconvergence pessimism
                                 -2.663260 9997.449219   library setup time
                                           9997.449219   data required time
---------------------------------------------------------------------------------------------
                                           9997.449219   data required time
                                           -2000.312866   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.136230   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     3    0.038735    0.190930    1.958609    2.305268 ^ cell3/config_data_out (fpgacell)
                                                         net136 (net)
                      0.190987    0.005952    2.311220 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034347    0.128766    0.167044    2.478265 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.128768    0.000758    2.479023 ^ config_data_out (out)
                                              2.479023   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.479023   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.270996   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011113    0.018151    0.011141 2000.011230 v en (in)
                                                         en (net)
                      0.018157    0.000000 2000.011230 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124080    0.055183    0.102318 2000.113525 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.065283    0.017963 2000.131470 v cell2/en (fpgacell)
                                           2000.131470   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.026998    0.094644    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122782 10000.189453 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006366 10000.195312 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.143700 10000.338867 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.009095 10000.348633 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.098633   clock uncertainty
                                  0.000000 10000.098633   clock reconvergence pessimism
                                 -2.663260 9997.435547   library setup time
                                           9997.435547   data required time
---------------------------------------------------------------------------------------------
                                           9997.435547   data required time
                                           -2000.131470   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.303711   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011113    0.018151    0.011141 2000.011230 v en (in)
                                                         en (net)
                      0.018157    0.000000 2000.011230 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124080    0.055183    0.102318 2000.113525 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.056552    0.006594 2000.120117 v cell3/en (fpgacell)
                                           2000.120117   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.026998    0.094644    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122782 10000.189453 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.000909 10000.190430 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148248 10000.337891 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008185 10000.346680 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.096680   clock uncertainty
                                  0.000000 10000.096680   clock reconvergence pessimism
                                 -2.663260 9997.433594   library setup time
                                           9997.433594   data required time
---------------------------------------------------------------------------------------------
                                           9997.433594   data required time
                                           -2000.120117   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.313477   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
                                           2000.359253   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.026998    0.094644    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122782 10000.189453 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006366 10000.195312 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.143700 10000.338867 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008185 10000.347656 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.097656   clock uncertainty
                                  0.000000 10000.097656   clock reconvergence pessimism
                                 -1.017710 9999.080078   library setup time
                                           9999.080078   data required time
---------------------------------------------------------------------------------------------
                                           9999.080078   data required time
                                           -2000.359253   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.720703   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.207757    0.074806 2000.349121 ^ cell1/nrst (fpgacell)
                                           2000.349121   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.026998    0.094644    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122782 10000.189453 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.000909 10000.190430 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148248 10000.337891 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.023647 10000.362305 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.112305   clock uncertainty
                                  0.000000 10000.112305   clock reconvergence pessimism
                                 -1.017710 9999.093750   library setup time
                                           9999.093750   data required time
---------------------------------------------------------------------------------------------
                                           9999.093750   data required time
                                           -2000.349121   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.745117   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.112396    0.016826 2000.166504 ^ cell2/nrst (fpgacell)
                                           2000.166504   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.026998    0.094644    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122782 10000.189453 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006366 10000.195312 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.143700 10000.338867 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.009095 10000.348633 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.098633   clock uncertainty
                                  0.000000 10000.098633   clock reconvergence pessimism
                                 -1.017710 9999.080078   library setup time
                                           9999.080078   data required time
---------------------------------------------------------------------------------------------
                                           9999.080078   data required time
                                           -2000.166504   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.914062   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108544    0.005230 2000.154907 ^ cell3/nrst (fpgacell)
                                           2000.154907   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.026998    0.094644    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122782 10000.189453 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.000909 10000.190430 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148248 10000.337891 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008185 10000.346680 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.096680   clock uncertainty
                                  0.000000 10000.096680   clock reconvergence pessimism
                                 -1.017710 9999.079102   library setup time
                                           9999.079102   data required time
---------------------------------------------------------------------------------------------
                                           9999.079102   data required time
                                           -2000.154907   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.924316   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.003383    0.005577    0.002728 2000.002808 v config_data_in (in)
                                                         config_data_in (net)
                      0.005577    0.000000 2000.002808 v input1/A (sky130_fd_sc_hd__buf_2)
     1    0.038619    0.069680    0.112550 2000.115356 v input1/X (sky130_fd_sc_hd__buf_2)
                                                         net1 (net)
                      0.069820    0.002501 2000.117798 v cell0/config_data_in (fpgacell)
                                           2000.117798   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.026998    0.094644    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122782 10000.189453 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006366 10000.195312 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.143700 10000.338867 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008185 10000.347656 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.097656   clock uncertainty
                                  0.000000 10000.097656   clock reconvergence pessimism
                                  0.267300 10000.364258   library setup time
                                           10000.364258   data required time
---------------------------------------------------------------------------------------------
                                           10000.364258   data required time
                                           -2000.117798   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.246582   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     3    0.123077    0.588355    2.213038    2.560673 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.592027    0.040141    2.600814 ^ cell1/config_data_in (fpgacell)
                                              2.600814   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.026998    0.094644    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122782 10000.189453 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.000909 10000.190430 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148248 10000.337891 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.023647 10000.362305 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.112305   clock uncertainty
                                  0.000000 10000.112305   clock reconvergence pessimism
                                  0.413900 10000.525391   library setup time
                                           10000.525391   data required time
---------------------------------------------------------------------------------------------
                                           10000.525391   data required time
                                             -2.600814   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.924805   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     3    0.111523    0.534746    2.197096    2.559406 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.534879    0.008192    2.567598 ^ cell2/config_data_in (fpgacell)
                                              2.567598   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.026998    0.094644    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122782 10000.189453 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006366 10000.195312 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.143700 10000.338867 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.009095 10000.348633 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.098633   clock uncertainty
                                  0.000000 10000.098633   clock reconvergence pessimism
                                  0.413900 10000.511719   library setup time
                                           10000.511719   data required time
---------------------------------------------------------------------------------------------
                                           10000.511719   data required time
                                             -2.567598   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.944336   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     3    0.092386    0.447102    2.122850    2.471304 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.449462    0.027959    2.499263 ^ cell3/config_data_in (fpgacell)
                                              2.499263   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.026998    0.094644    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122782 10000.189453 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.000909 10000.190430 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148248 10000.337891 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008185 10000.346680 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.096680   clock uncertainty
                                  0.000000 10000.096680   clock reconvergence pessimism
                                  0.413900 10000.510742   library setup time
                                           10000.510742   data required time
---------------------------------------------------------------------------------------------
                                           10000.510742   data required time
                                             -2.499263   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.010742   slack (MET)



