{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685419712732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685419712732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 21:08:32 2023 " "Processing started: Mon May 29 21:08:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685419712732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419712732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_map --read_settings_files=on --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419712732 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685419713276 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685419713276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/SevenSegmentDisplayDecoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419726600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419726600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_reg_control.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speed_reg_control.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speed_reg_control " "Found entity 1: speed_reg_control" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/speed_reg_control.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419726761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419726761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419726914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419726914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_slow_clk_interface.qxp 1 1 " "Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 to_slow_clk_interface " "Found entity 1: to_slow_clk_interface" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419727086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419727086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_scope_encapsulated_pacoblaze.qxp 1 1 " "Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419727290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419727290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/audio_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419727447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419727447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset_gen_1_pulse.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset_gen_1_pulse " "Found entity 1: async_trap_and_reset_gen_1_pulse" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/async_trap_and_reset_gen_1_pulse.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419727588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419727588 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 Basic_Organ_Solution.sv(224) " "Verilog HDL Attribute warning at Basic_Organ_Solution.sv(224): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 224 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1685419727604 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Basic_Organ_Solution Basic_Organ_Solution.sv(40) " "Verilog Module Declaration warning at Basic_Organ_Solution.sv(40): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Basic_Organ_Solution\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 40 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685419727604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_organ_solution.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_organ_solution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Basic_Organ_Solution " "Found entity 1: Basic_Organ_Solution" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419727604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419727604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Found entity 1: freq_divider" {  } { { "freq_divider.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/freq_divider.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419727604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419727604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_flasher.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_flasher.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_flasher " "Found entity 1: led_flasher" {  } { { "led_flasher.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/led_flasher.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419727604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419727604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tone_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file tone_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tone_selector " "Found entity 1: tone_selector" {  } { { "tone_selector.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/tone_selector.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419727604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419727604 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Basic_Organ_Solution " "Elaborating entity \"Basic_Organ_Solution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685419727683 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Basic_Organ_Solution.sv(419) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(419): truncated value with size 32 to match size of target (16)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685419727698 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Basic_Organ_Solution.sv(477) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(477): truncated value with size 32 to match size of target (16)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685419727698 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.sv(492) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(492): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685419727698 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.sv(493) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(493): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685419727698 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.sv(494) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(494): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685419727698 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.sv(495) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(495): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685419727698 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.sv(496) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(496): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685419727698 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.sv(497) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(497): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685419727698 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] Basic_Organ_Solution.sv(50) " "Output port \"LEDR\[9..8\]\" at Basic_Organ_Solution.sv(50) has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685419727714 "|Basic_Organ_Solution"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tone_selector tone_selector:tone_organ " "Elaborating entity \"tone_selector\" for hierarchy \"tone_selector:tone_organ\"" {  } { { "Basic_Organ_Solution.sv" "tone_organ" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685419727745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider tone_selector:tone_organ\|freq_divider:tone_gen " "Elaborating entity \"freq_divider\" for hierarchy \"tone_selector:tone_organ\|freq_divider:tone_gen\"" {  } { { "tone_selector.sv" "tone_gen" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/tone_selector.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685419727761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_flasher led_flasher:de1_led_flasher " "Elaborating entity \"led_flasher\" for hierarchy \"led_flasher:de1_led_flasher\"" {  } { { "Basic_Organ_Solution.sv" "de1_led_flasher" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685419727777 ""}
{ "Warning" "WSGN_SEARCH_FILE" "doublesync.v 1 1 " "Using design file doublesync.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync " "Found entity 1: doublesync" {  } { { "doublesync.v" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/doublesync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419727808 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685419727808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doublesync doublesync:user_scope_enable_sync1 " "Elaborating entity \"doublesync\" for hierarchy \"doublesync:user_scope_enable_sync1\"" {  } { { "Basic_Organ_Solution.sv" "user_scope_enable_sync1" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685419727808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider freq_divider:Gen_some_clk " "Elaborating entity \"freq_divider\" for hierarchy \"freq_divider:Gen_some_clk\"" {  } { { "Basic_Organ_Solution.sv" "Gen_some_clk" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685419727808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 freq_divider.sv(25) " "Verilog HDL assignment warning at freq_divider.sv(25): truncated value with size 32 to match size of target (16)" {  } { { "freq_divider.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/freq_divider.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685419727808 "|Basic_Organ_Solution|freq_divider:Gen_some_clk"}
{ "Warning" "WSGN_SEARCH_FILE" "scope_capture.v 1 1 " "Using design file scope_capture.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 scope_capture " "Found entity 1: scope_capture" {  } { { "scope_capture.v" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/scope_capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419727839 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685419727839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scope_capture scope_capture:LCD_scope_channelA " "Elaborating entity \"scope_capture\" for hierarchy \"scope_capture:LCD_scope_channelA\"" {  } { { "Basic_Organ_Solution.sv" "LCD_scope_channelA" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685419727839 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_scope_encapsulated_pacoblaze_wrapper.v 1 1 " "Using design file lcd_scope_encapsulated_pacoblaze_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze_wrapper " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze_wrapper" {  } { { "lcd_scope_encapsulated_pacoblaze_wrapper.v" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/lcd_scope_encapsulated_pacoblaze_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419727871 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685419727871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze_wrapper LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze_wrapper\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\"" {  } { { "Basic_Organ_Solution.sv" "LCD_LED_scope" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685419727871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\"" {  } { { "lcd_scope_encapsulated_pacoblaze_wrapper.v" "LCD_Scope_Encapsulated_pacoblaze_inst" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/lcd_scope_encapsulated_pacoblaze_wrapper.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685419727887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_trap_and_reset_gen_1_pulse async_trap_and_reset_gen_1_pulse:make_speedup_pulse " "Elaborating entity \"async_trap_and_reset_gen_1_pulse\" for hierarchy \"async_trap_and_reset_gen_1_pulse:make_speedup_pulse\"" {  } { { "Basic_Organ_Solution.sv" "make_speedup_pulse" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685419727949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_reg_control speed_reg_control:speed_reg_control_inst " "Elaborating entity \"speed_reg_control\" for hierarchy \"speed_reg_control:speed_reg_control_inst\"" {  } { { "Basic_Organ_Solution.sv" "speed_reg_control_inst" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685419727996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\"" {  } { { "Basic_Organ_Solution.sv" "SevenSegmentDisplayDecoder_inst0" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685419728028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_slow_clk_interface to_slow_clk_interface:interface_actual_audio_data_right " "Elaborating entity \"to_slow_clk_interface\" for hierarchy \"to_slow_clk_interface:interface_actual_audio_data_right\"" {  } { { "Basic_Organ_Solution.sv" "interface_actual_audio_data_right" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685419728185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_controller audio_controller:audio_control " "Elaborating entity \"audio_controller\" for hierarchy \"audio_controller:audio_control\"" {  } { { "Basic_Organ_Solution.sv" "audio_control" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685419728232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ube4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ube4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ube4 " "Found entity 1: altsyncram_ube4" {  } { { "db/altsyncram_ube4.tdf" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/db/altsyncram_ube4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419730352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419730352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9kc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9kc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9kc " "Found entity 1: mux_9kc" {  } { { "db/mux_9kc.tdf" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/db/mux_9kc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419730556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419730556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7of " "Found entity 1: decode_7of" {  } { { "db/decode_7of.tdf" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/db/decode_7of.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419730650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419730650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_79i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_79i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_79i " "Found entity 1: cntr_79i" {  } { { "db/cntr_79i.tdf" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/db/cntr_79i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419730807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419730807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419730870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419730870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419730948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419730948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j7i " "Found entity 1: cntr_j7i" {  } { { "db/cntr_j7i.tdf" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/db/cntr_j7i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419731069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419731069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419731121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419731121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tri " "Found entity 1: cntr_tri" {  } { { "db/cntr_tri.tdf" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/db/cntr_tri.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419731200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419731200 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685419731749 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1685419731875 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.29.21:08:57 Progress: Loading sld59a4f0a5/alt_sld_fab_wrapper_hw.tcl " "2023.05.29.21:08:57 Progress: Loading sld59a4f0a5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419737697 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419741400 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419741620 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419744854 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419744995 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419745105 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419745278 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419745278 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419745278 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1685419746020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld59a4f0a5/alt_sld_fab.v" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/db/ip/sld59a4f0a5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419746286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419746286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419746403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419746403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419746412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419746412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419746490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419746490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419746604 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419746604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419746604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/db/ip/sld59a4f0a5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685419746694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419746694 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1685419747792 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1685419749064 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685419749158 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1685419749158 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[9\] VCC pin " "The pin \"GPIO_0\[9\]\" is fed by VCC" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1685419749174 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1685419749174 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419749410 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419749410 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419749410 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_I2C_SDAT~synth " "Node \"FPGA_I2C_SDAT~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419749410 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419749410 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419749410 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419749410 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419749410 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419749410 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419749410 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419749410 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419749410 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419749410 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419749410 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419749410 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419749410 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419749410 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685419749410 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685419749410 "|Basic_Organ_Solution|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685419749410 "|Basic_Organ_Solution|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685419749410 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685419749535 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "scope_clk " "Logic cell \"scope_clk\"" {  } { { "Basic_Organ_Solution.sv" "scope_clk" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419749944 ""} { "Info" "ISCL_SCL_CELL_NAME" "ScopeChannelBSignal " "Logic cell \"ScopeChannelBSignal\"" {  } { { "Basic_Organ_Solution.sv" "ScopeChannelBSignal" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 264 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419749944 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1685419749944 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685419750412 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685419751083 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 41 72 0 0 31 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 41 of its 72 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 31 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1685419752904 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685419752967 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685419752967 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "39 " "Optimize away 39 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753108 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1685419753108 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685419753319 "|Basic_Organ_Solution|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685419753319 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3493 " "Implemented 3493 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685419753329 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685419753329 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "76 " "Implemented 76 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1685419753329 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3285 " "Implemented 3285 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685419753329 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1685419753329 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685419753329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685419753407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 21:09:13 2023 " "Processing ended: Mon May 29 21:09:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685419753407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685419753407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685419753407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685419753407 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1685419754883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685419754883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 21:09:14 2023 " "Processing started: Mon May 29 21:09:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685419754883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1685419754883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution --plan " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution --plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1685419754883 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1685419755056 ""}
{ "Info" "0" "" "Project  = Basic_Organ_Solution" {  } {  } 0 0 "Project  = Basic_Organ_Solution" 0 0 "Fitter" 0 0 1685419755056 ""}
{ "Info" "0" "" "Revision = Basic_Organ_Solution" {  } {  } 0 0 "Revision = Basic_Organ_Solution" 0 0 "Fitter" 0 0 1685419755056 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1685419755275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1685419755275 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Basic_Organ_Solution 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Basic_Organ_Solution\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685419755323 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685419755401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685419755401 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1685419755966 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1685419756185 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1685419770199 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1645 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1645 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1685419770670 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1685419770670 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685419770670 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419771204 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1685419771204 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685419771220 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1685419773337 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "67 " "Following 67 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 205 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 143 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 144 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 145 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 146 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 147 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 148 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 149 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 150 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 151 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 152 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 153 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 154 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 155 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 156 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 157 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 158 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 159 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 160 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 161 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 162 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 163 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 164 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 165 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 166 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 167 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 168 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 169 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 170 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 171 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 172 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 173 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 174 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 175 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 176 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 177 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 178 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 179 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 180 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 181 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 182 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 183 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 184 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 185 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 186 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 187 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 188 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 189 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 190 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 191 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 192 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 193 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 194 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 195 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 196 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 197 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 198 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 199 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 200 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 201 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 204 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 207 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 72 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 142 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 73 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 74 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 75 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419773369 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1685419773369 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1685419773862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 117 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5461 " "Peak virtual memory: 5461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685419773903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 21:09:33 2023 " "Processing ended: Mon May 29 21:09:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685419773903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685419773903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685419773903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685419773903 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1685419775393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685419775393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 21:09:34 2023 " "Processing started: Mon May 29 21:09:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685419775393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1685419775393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1685419775393 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1685419775565 ""}
{ "Info" "0" "" "Project  = Basic_Organ_Solution" {  } {  } 0 0 "Project  = Basic_Organ_Solution" 0 0 "Fitter" 0 0 1685419775566 ""}
{ "Info" "0" "" "Revision = Basic_Organ_Solution" {  } {  } 0 0 "Revision = Basic_Organ_Solution" 0 0 "Fitter" 0 0 1685419775566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1685419775802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1685419775802 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Basic_Organ_Solution 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Basic_Organ_Solution\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685419775848 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685419775911 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685419775911 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1685419776476 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1685419776492 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1685419776711 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1685419776767 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1685419790553 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1645 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1645 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1685419791040 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1685419791040 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685419791040 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685419791071 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685419791071 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685419791087 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685419791103 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685419791103 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685419791103 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685419792720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685419792720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685419792720 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685419792720 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1685419792720 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1685419792751 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name freq_divider:Gen_some_clk\|outclk freq_divider:Gen_some_clk\|outclk " "create_clock -period 40.000 -name freq_divider:Gen_some_clk\|outclk freq_divider:Gen_some_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419792751 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419792751 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger " "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419792751 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name freq_divider:Gen_1KHZ_clk\|outclk freq_divider:Gen_1KHZ_clk\|outclk " "create_clock -period 40.000 -name freq_divider:Gen_1KHZ_clk\|outclk freq_divider:Gen_1KHZ_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419792751 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger " "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419792751 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk " "create_clock -period 40.000 -name led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419792751 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name freq_divider:Gen_2HZ_clk\|outclk freq_divider:Gen_2HZ_clk\|outclk " "create_clock -period 40.000 -name freq_divider:Gen_2HZ_clk\|outclk freq_divider:Gen_2HZ_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419792751 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419792751 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419792751 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419792751 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419792751 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419792751 ""}  } {  } 0 332105 "%1!s!" 0 0 "Fitter" 0 -1 1685419792751 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1685419792751 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1685419792814 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1685419792814 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 14 clocks " "Found 14 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685419792814 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685419792814 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685419792814 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "  40.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685419792814 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "  40.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685419792814 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "  40.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685419792814 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685419792814 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685419792814 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685419792814 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 doublesync:key2_doublsync\|reg2 " "  40.000 doublesync:key2_doublsync\|reg2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685419792814 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 freq_divider:Gen_1KHZ_clk\|outclk " "  40.000 freq_divider:Gen_1KHZ_clk\|outclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685419792814 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 freq_divider:Gen_2HZ_clk\|outclk " "  40.000 freq_divider:Gen_2HZ_clk\|outclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685419792814 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 freq_divider:Gen_some_clk\|outclk " "  40.000 freq_divider:Gen_some_clk\|outclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685419792814 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk " "  40.000 led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685419792814 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 speed_down_event_trigger " "  40.000 speed_down_event_trigger" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685419792814 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 speed_up_event_trigger " "  40.000 speed_up_event_trigger" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685419792814 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1685419792814 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685419793128 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 Block RAM " "Packed 18 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1685419793128 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685419793128 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1685419793206 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1685419794069 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 535 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 535 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1685419796110 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1685419797381 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685419797679 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685419797695 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685419797695 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685419797714 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685419798181 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1685419798181 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685419798181 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685419798448 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1685419798448 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685419798463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685419808227 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1685419809529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:35 " "Fitter placement preparation operations ending: elapsed time is 00:00:35" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685419842892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685419874015 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685419881278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685419881278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1685419884098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1685419896170 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1685419896170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685419900266 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.03 " "Total time spent on timing analysis during the Fitter is 12.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1685419907311 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685419907421 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685419910764 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685419910764 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685419913949 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:19 " "Fitter post-fit operations ending: elapsed time is 00:00:19" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685419926017 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1685419926586 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "67 " "Following 67 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 205 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 143 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 144 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 145 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 146 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 147 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 148 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 149 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 150 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 151 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 152 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 153 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 154 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 155 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 156 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 157 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 158 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 159 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 160 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 161 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 162 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 163 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 164 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 165 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 166 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 167 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 168 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 169 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 170 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 171 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 172 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 173 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 174 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 175 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 176 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 177 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 178 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 179 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 180 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 181 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 182 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 183 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 184 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 185 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 186 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 187 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 188 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 189 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 190 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 191 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 192 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 193 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 194 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 195 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 196 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 197 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 198 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 199 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 200 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 201 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 204 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 207 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 72 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 142 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 73 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 74 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "Basic_Organ_Solution.sv" "" { Text "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/" { { 0 { 0 ""} 0 75 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685419926660 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1685419926660 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.fit.smsg " "Generated suppressed messages file C:/Users/beako/Documents/cpen311/cpen311-lab1/rtl/Basic_Organ_Solution.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685419927087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 117 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6313 " "Peak virtual memory: 6313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685419929264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 21:12:09 2023 " "Processing ended: Mon May 29 21:12:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685419929264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:35 " "Elapsed time: 00:02:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685419929264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:32 " "Total CPU time (on all processors): 00:02:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685419929264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685419929264 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1685419930661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685419930661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 21:12:10 2023 " "Processing started: Mon May 29 21:12:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685419930661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1685419930661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1685419930661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1685419932167 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1685419940719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685419944219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 21:12:24 2023 " "Processing ended: Mon May 29 21:12:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685419944219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685419944219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685419944219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1685419944219 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1685419944918 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1685419945829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685419945844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 21:12:25 2023 " "Processing started: Mon May 29 21:12:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685419945844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419945844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419945844 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1685419946017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419947289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419947289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419947351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419947351 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685419948277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685419948277 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685419948277 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685419948277 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419948277 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419948309 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name freq_divider:Gen_some_clk\|outclk freq_divider:Gen_some_clk\|outclk " "create_clock -period 40.000 -name freq_divider:Gen_some_clk\|outclk freq_divider:Gen_some_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419948309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419948309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger " "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419948309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name freq_divider:Gen_1KHZ_clk\|outclk freq_divider:Gen_1KHZ_clk\|outclk " "create_clock -period 40.000 -name freq_divider:Gen_1KHZ_clk\|outclk freq_divider:Gen_1KHZ_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419948309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger " "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419948309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk " "create_clock -period 40.000 -name led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419948309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name freq_divider:Gen_2HZ_clk\|outclk freq_divider:Gen_2HZ_clk\|outclk " "create_clock -period 40.000 -name freq_divider:Gen_2HZ_clk\|outclk freq_divider:Gen_2HZ_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419948309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419948309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419948309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419948309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419948309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685419948309 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419948309 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419948309 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419948796 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1685419948796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.105 " "Worst-case setup slack is 6.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.105               0.000 CLOCK_50  " "    6.105               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.351               0.000 altera_reserved_tck  " "   10.351               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.167               0.000 freq_divider:Gen_some_clk\|outclk  " "   13.167               0.000 freq_divider:Gen_some_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.402               0.000 freq_divider:Gen_2HZ_clk\|outclk  " "   14.402               0.000 freq_divider:Gen_2HZ_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.367               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   15.367               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.716               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   16.716               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.068               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   17.068               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.112               0.000 freq_divider:Gen_1KHZ_clk\|outclk  " "   17.112               0.000 freq_divider:Gen_1KHZ_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.056               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   35.056               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.738               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   36.738               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.979               0.000 led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk  " "   36.979               0.000 led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.269 " "Worst-case hold slack is 0.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "    0.269               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 freq_divider:Gen_some_clk\|outclk  " "    0.295               0.000 freq_divider:Gen_some_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 CLOCK_50  " "    0.372               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 freq_divider:Gen_1KHZ_clk\|outclk  " "    0.376               0.000 freq_divider:Gen_1KHZ_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.641               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.736               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.736               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.857               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.857               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.055               0.000 led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk  " "    1.055               0.000 led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.977               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    1.977               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.471               0.000 freq_divider:Gen_2HZ_clk\|outclk  " "    2.471               0.000 freq_divider:Gen_2HZ_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.954 " "Worst-case recovery slack is 4.954" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.954               0.000 speed_down_event_trigger  " "    4.954               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.209               0.000 speed_up_event_trigger  " "    5.209               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.637               0.000 CLOCK_50  " "    7.637               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.571               0.000 doublesync:key2_doublsync\|reg2  " "   14.571               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.160               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   15.160               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.224               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   15.224               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.241               0.000 altera_reserved_tck  " "   30.241               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.840 " "Worst-case removal slack is 0.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.840               0.000 altera_reserved_tck  " "    0.840               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.681               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    2.681               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.095               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    3.095               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.685               0.000 doublesync:key2_doublsync\|reg2  " "    3.685               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.321               0.000 CLOCK_50  " "   10.321               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.972               0.000 speed_up_event_trigger  " "   12.972               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.253               0.000 speed_down_event_trigger  " "   13.253               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.590 " "Worst-case minimum pulse width slack is 8.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.590               0.000 CLOCK_50  " "    8.590               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.314               0.000 altera_reserved_tck  " "   15.314               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.235               0.000 freq_divider:Gen_some_clk\|outclk  " "   19.235               0.000 freq_divider:Gen_some_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.325               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   19.325               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.352               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   19.352               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.355               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   19.355               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.386               0.000 freq_divider:Gen_1KHZ_clk\|outclk  " "   19.386               0.000 freq_divider:Gen_1KHZ_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.390               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   19.390               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.394               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   19.394               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.394               0.000 freq_divider:Gen_2HZ_clk\|outclk  " "   19.394               0.000 freq_divider:Gen_2HZ_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.402               0.000 led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk  " "   19.402               0.000 led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.405               0.000 speed_down_event_trigger  " "   19.405               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.407               0.000 doublesync:key2_doublsync\|reg2  " "   19.407               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.431               0.000 speed_up_event_trigger  " "   19.431               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685419949126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949126 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685419949157 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685419949157 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685419949157 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685419949157 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 26.227 ns " "Worst Case Available Settling Time: 26.227 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685419949157 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685419949157 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949157 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.105 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.105" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949204 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.105  " "Path #1: Setup slack is 6.105 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[1\]_OTERM97_OTERM169 " "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[1\]_OTERM97_OTERM169" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg6 " "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 (INVERTED) " "Latch Clock  : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.775      3.775  R        clock network delay " "     3.775      3.775  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.775      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[1\]_OTERM97_OTERM169 " "     3.775      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[1\]_OTERM97_OTERM169" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.775      0.000 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[1\]_OTERM97_NEW_REG168\|q " "     3.775      0.000 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[1\]_OTERM97_NEW_REG168\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.278      0.503 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~1\|datab " "     4.278      0.503 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.170      0.892 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~1\|cout " "     5.170      0.892 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~1\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.170      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~5\|cin " "     5.170      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~5\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.170      0.000 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~5\|cout " "     5.170      0.000 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~5\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.170      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~9\|cin " "     5.170      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~9\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.215      0.045 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~9\|cout " "     5.215      0.045 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~9\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.215      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~13\|cin " "     5.215      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~13\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.215      0.000 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~13\|cout " "     5.215      0.000 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~13\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.215      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~17\|cin " "     5.215      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~17\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.260      0.045 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~17\|cout " "     5.260      0.045 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~17\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.260      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~21\|cin " "     5.260      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~21\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.260      0.000 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~21\|cout " "     5.260      0.000 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~21\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.260      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~25\|cin " "     5.260      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~25\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.549      0.289 RF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~25\|sumout " "     5.549      0.289 RF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~25\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.749      0.200 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[6\]_NEW6\|datac " "     5.749      0.200 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[6\]_NEW6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.163      0.414 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[6\]_NEW6\|combout " "     6.163      0.414 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[6\]_NEW6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.982      0.819 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|pracpico_block_ROM_instrucciones\|altsyncram_component\|auto_generated\|ram_block1a0\|portaaddr\[6\] " "     6.982      0.819 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|pracpico_block_ROM_instrucciones\|altsyncram_component\|auto_generated\|ram_block1a0\|portaaddr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.352      0.370 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg6 " "     7.352      0.370 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.410      3.410  F        clock network delay " "    13.410      3.410  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.767      0.357           clock pessimism removed " "    13.767      0.357           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.457     -0.310           clock uncertainty " "    13.457     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.457      0.000     uTsu  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg6 " "    13.457      0.000     uTsu  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.352 " "Data Arrival Time  :     7.352" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.457 " "Data Required Time :    13.457" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.105  " "Slack              :     6.105 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949204 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949204 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.351 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.351" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.351  " "Path #1: Setup slack is 10.351 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[6\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.425      2.425  R        clock network delay " "     2.425      2.425  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.425      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[6\] " "     2.425      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.425      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[6\]\|q " "     2.425      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[6\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.668      1.243 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|datad " "     3.668      1.243 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.104      0.436 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|combout " "     4.104      0.436 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.881      0.777 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datae " "     4.881      0.777 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.065      0.184 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout " "     5.065      0.184 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.058      0.993 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|datac " "     6.058      0.993 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.498      0.440 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|combout " "     6.498      0.440 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.396      0.898 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datac " "     7.396      0.898 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.806      0.410 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     7.806      0.410 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.806      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     7.806      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.025      0.219 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     8.025      0.219 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.643      1.977  F        clock network delay " "    18.643      1.977  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.686      0.043           clock pessimism removed " "    18.686      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.376     -0.310           clock uncertainty " "    18.376     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.376      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.376      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.025 " "Data Arrival Time  :     8.025" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.376 " "Data Required Time :    18.376" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.351  " "Slack              :    10.351 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.167 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.167" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{freq_divider:Gen_some_clk\|outclk\}\] " "-to_clock \[get_clocks \{freq_divider:Gen_some_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 13.167  " "Path #1: Setup slack is 13.167 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : tone_selector:tone_organ\|freq_divider:tone_gen\|outclk " "From Node    : tone_selector:tone_organ\|freq_divider:tone_gen\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : scope_capture:LCD_scope_channelA\|captured_data\[0\] " "To Node      : scope_capture:LCD_scope_channelA\|captured_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : freq_divider:Gen_some_clk\|outclk " "Latch Clock  : freq_divider:Gen_some_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.798      3.798  R        clock network delay " "    23.798      3.798  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.798      0.000     uTco  tone_selector:tone_organ\|freq_divider:tone_gen\|outclk " "    23.798      0.000     uTco  tone_selector:tone_organ\|freq_divider:tone_gen\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.798      0.000 FF  CELL  tone_organ\|tone_gen\|outclk\|q " "    23.798      0.000 FF  CELL  tone_organ\|tone_gen\|outclk\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.663      1.865 FF    IC  ScopeChannelASignal\|dataf " "    25.663      1.865 FF    IC  ScopeChannelASignal\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.740      0.077 FF  CELL  ScopeChannelASignal\|combout " "    25.740      0.077 FF  CELL  ScopeChannelASignal\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.010      1.270 FF    IC  LCD_scope_channelA\|captured_data\[0\]~feeder\|datab " "    27.010      1.270 FF    IC  LCD_scope_channelA\|captured_data\[0\]~feeder\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.459      0.449 FF  CELL  LCD_scope_channelA\|captured_data\[0\]~feeder\|combout " "    27.459      0.449 FF  CELL  LCD_scope_channelA\|captured_data\[0\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.459      0.000 FF    IC  LCD_scope_channelA\|captured_data\[0\]\|d " "    27.459      0.000 FF    IC  LCD_scope_channelA\|captured_data\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.678      0.219 FF  CELL  scope_capture:LCD_scope_channelA\|captured_data\[0\] " "    27.678      0.219 FF  CELL  scope_capture:LCD_scope_channelA\|captured_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.135      1.135  R        clock network delay " "    41.135      1.135  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.845     -0.290           clock uncertainty " "    40.845     -0.290           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.845      0.000     uTsu  scope_capture:LCD_scope_channelA\|captured_data\[0\] " "    40.845      0.000     uTsu  scope_capture:LCD_scope_channelA\|captured_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    27.678 " "Data Arrival Time  :    27.678" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.845 " "Data Required Time :    40.845" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.167  " "Slack              :    13.167 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.402 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.402" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{freq_divider:Gen_2HZ_clk\|outclk\}\] " "-to_clock \[get_clocks \{freq_divider:Gen_2HZ_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.402  " "Path #1: Setup slack is 14.402 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : scope_sampling_clock_count\[2\] " "From Node    : scope_sampling_clock_count\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regd_actual_7seg_output\[2\] " "To Node      : regd_actual_7seg_output\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : freq_divider:Gen_2HZ_clk\|outclk " "Latch Clock  : freq_divider:Gen_2HZ_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.773      3.773  R        clock network delay " "    23.773      3.773  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.773      0.000     uTco  scope_sampling_clock_count\[2\] " "    23.773      0.000     uTco  scope_sampling_clock_count\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.773      0.000 FF  CELL  scope_sampling_clock_count\[2\]\|q " "    23.773      0.000 FF  CELL  scope_sampling_clock_count\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.530      1.757 FF    IC  regd_actual_7seg_output\[2\]\|asdata " "    25.530      1.757 FF    IC  regd_actual_7seg_output\[2\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.045      0.515 FF  CELL  regd_actual_7seg_output\[2\] " "    26.045      0.515 FF  CELL  regd_actual_7seg_output\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.797      0.797  R        clock network delay " "    40.797      0.797  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.447     -0.350           clock uncertainty " "    40.447     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.447      0.000     uTsu  regd_actual_7seg_output\[2\] " "    40.447      0.000     uTsu  regd_actual_7seg_output\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.045 " "Data Arrival Time  :    26.045" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.447 " "Data Required Time :    40.447" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.402  " "Slack              :    14.402 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.367 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.367" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.367  " "Path #1: Setup slack is 15.367 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[4\] " "From Node    : to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[4\] " "To Node      : to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.756      3.756  R        clock network delay " "    23.756      3.756  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.756      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[4\] " "    23.756      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.756      0.000 FF  CELL  interface_actual_audio_data_left\|raw_outdata\[4\]\|q " "    23.756      0.000 FF  CELL  interface_actual_audio_data_left\|raw_outdata\[4\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.591      0.835 FF    IC  interface_actual_audio_data_left\|outdata\[4\]\|asdata " "    24.591      0.835 FF    IC  interface_actual_audio_data_left\|outdata\[4\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.101      0.510 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[4\] " "    25.101      0.510 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.818      0.818  R        clock network delay " "    40.818      0.818  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.468     -0.350           clock uncertainty " "    40.468     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.468      0.000     uTsu  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[4\] " "    40.468      0.000     uTsu  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.101 " "Data Arrival Time  :    25.101" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.468 " "Data Required Time :    40.468" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.367  " "Slack              :    15.367 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.716 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.716" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 16.716  " "Path #1: Setup slack is 16.716 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q " "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.822      0.822 FF    IC  audio_control\|u4\|LRCK_1X~0\|datab " "    20.822      0.822 FF    IC  audio_control\|u4\|LRCK_1X~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.298      0.476 FF  CELL  audio_control\|u4\|LRCK_1X~0\|combout " "    21.298      0.476 FF  CELL  audio_control\|u4\|LRCK_1X~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.506      2.208 FF    IC  audio_control\|u4\|LRCK_1X\|asdata " "    23.506      2.208 FF    IC  audio_control\|u4\|LRCK_1X\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.976      0.470 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    23.976      0.470 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.072      1.072  R        clock network delay " "    41.072      1.072  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.692     -0.380           clock uncertainty " "    40.692     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.692      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    40.692      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.976 " "Data Arrival Time  :    23.976" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.692 " "Data Required Time :    40.692" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.716  " "Slack              :    16.716 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.068 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.068" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 17.068  " "Path #1: Setup slack is 17.068 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.248      1.248 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataf " "     1.248      1.248 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.331      0.083 RF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout " "     1.331      0.083 RF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.039      1.708 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|asdata " "     3.039      1.708 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.549      0.510 FF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "     3.549      0.510 FF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.997      0.997  F        clock network delay " "    20.997      0.997  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.617     -0.380           clock uncertainty " "    20.617     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.617      0.000     uTsu  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    20.617      0.000     uTsu  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.549 " "Data Arrival Time  :     3.549" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.617 " "Data Required Time :    20.617" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.068  " "Slack              :    17.068 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.112 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.112" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{freq_divider:Gen_1KHZ_clk\|outclk\}\] " "-to_clock \[get_clocks \{freq_divider:Gen_1KHZ_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949220 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 17.112  " "Path #1: Setup slack is 17.112 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_down_event_trigger " "From Node    : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_down_event_trigger " "To Node      : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : speed_down_event_trigger (INVERTED) " "Launch Clock : speed_down_event_trigger (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : freq_divider:Gen_1KHZ_clk\|outclk " "Latch Clock  : freq_divider:Gen_1KHZ_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  speed_down_event_trigger\|q " "    20.000      0.000 FF  CELL  speed_down_event_trigger\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.249      0.249 FF    IC  speed_down_event_trigger~0\|datac " "    20.249      0.249 FF    IC  speed_down_event_trigger~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.689      0.440 FF  CELL  speed_down_event_trigger~0\|combout " "    20.689      0.440 FF  CELL  speed_down_event_trigger~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.786      2.097 FF    IC  speed_down_event_trigger~feeder\|dataa " "    22.786      2.097 FF    IC  speed_down_event_trigger~feeder\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.240      0.454 FF  CELL  speed_down_event_trigger~feeder\|combout " "    23.240      0.454 FF  CELL  speed_down_event_trigger~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.240      0.000 FF    IC  speed_down_event_trigger\|d " "    23.240      0.000 FF    IC  speed_down_event_trigger\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.458      0.218 FF  CELL  speed_down_event_trigger " "    23.458      0.218 FF  CELL  speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.950      0.950  R        clock network delay " "    40.950      0.950  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.570     -0.380           clock uncertainty " "    40.570     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.570      0.000     uTsu  speed_down_event_trigger " "    40.570      0.000     uTsu  speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.458 " "Data Arrival Time  :    23.458" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.570 " "Data Required Time :    40.570" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.112  " "Slack              :    17.112 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949234 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949234 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 35.056 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 35.056" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949236 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 35.056  " "Path #1: Setup slack is 35.056 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[1\] " "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SDO " "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SDO" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.453      1.453  R        clock network delay " "     1.453      1.453  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.453      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[1\] " "     1.453      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.453      0.000 FF  CELL  audio_control\|u3\|u0\|SD_COUNTER\[1\]\|q " "     1.453      0.000 FF  CELL  audio_control\|u3\|u0\|SD_COUNTER\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.831      1.378 FF    IC  audio_control\|u3\|u0\|Mux0~0\|datad " "     2.831      1.378 FF    IC  audio_control\|u3\|u0\|Mux0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.185      0.354 FR  CELL  audio_control\|u3\|u0\|Mux0~0\|combout " "     3.185      0.354 FR  CELL  audio_control\|u3\|u0\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.386      0.201 RR    IC  audio_control\|u3\|u0\|Mux0~9\|datab " "     3.386      0.201 RR    IC  audio_control\|u3\|u0\|Mux0~9\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.858      0.472 RF  CELL  audio_control\|u3\|u0\|Mux0~9\|combout " "     3.858      0.472 RF  CELL  audio_control\|u3\|u0\|Mux0~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.093      1.235 FF    IC  audio_control\|u3\|u0\|Mux0~10\|datad " "     5.093      1.235 FF    IC  audio_control\|u3\|u0\|Mux0~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.524      0.431 FF  CELL  audio_control\|u3\|u0\|Mux0~10\|combout " "     5.524      0.431 FF  CELL  audio_control\|u3\|u0\|Mux0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.524      0.000 FF    IC  audio_control\|u3\|u0\|SDO\|d " "     5.524      0.000 FF    IC  audio_control\|u3\|u0\|SDO\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.746      0.222 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SDO " "     5.746      0.222 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SDO" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.134      1.134  R        clock network delay " "    41.134      1.134  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.182      0.048           clock pessimism removed " "    41.182      0.048           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.802     -0.380           clock uncertainty " "    40.802     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.802      0.000     uTsu  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SDO " "    40.802      0.000     uTsu  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SDO" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.746 " "Data Arrival Time  :     5.746" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.802 " "Data Required Time :    40.802" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    35.056  " "Slack              :    35.056 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949236 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 36.738 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 36.738" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949236 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 36.738  " "Path #1: Setup slack is 36.738 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.916      0.916  F        clock network delay " "    20.916      0.916  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.916      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "    20.916      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.916      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[1\]\|q " "    20.916      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.412      0.496 FF    IC  audio_control\|u5\|Add0~2\|datac " "    21.412      0.496 FF    IC  audio_control\|u5\|Add0~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.846      0.434 FF  CELL  audio_control\|u5\|Add0~2\|combout " "    21.846      0.434 FF  CELL  audio_control\|u5\|Add0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.950      1.104 FF    IC  audio_control\|u5\|SEL_Cont\[1\]\|asdata " "    22.950      1.104 FF    IC  audio_control\|u5\|SEL_Cont\[1\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.463      0.513 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "    23.463      0.513 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.000     60.000           latch edge time " "    60.000     60.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.560      0.560  F        clock network delay " "    60.560      0.560  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.581      0.021           clock pessimism removed " "    60.581      0.021           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.201     -0.380           clock uncertainty " "    60.201     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.201      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "    60.201      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.463 " "Data Arrival Time  :    23.463" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    60.201 " "Data Required Time :    60.201" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    36.738  " "Slack              :    36.738 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949236 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 36.979 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 36.979" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk\}\] " "-to_clock \[get_clocks \{led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949236 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 36.979  " "Path #1: Setup slack is 36.979 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : led_flasher:de1_led_flasher\|outLED\[5\] " "From Node    : led_flasher:de1_led_flasher\|outLED\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : led_flasher:de1_led_flasher\|outLED\[4\] " "To Node      : led_flasher:de1_led_flasher\|outLED\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk " "Launch Clock : led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk " "Latch Clock  : led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.889      0.889  R        clock network delay " "     0.889      0.889  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.889      0.000     uTco  led_flasher:de1_led_flasher\|outLED\[5\] " "     0.889      0.000     uTco  led_flasher:de1_led_flasher\|outLED\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.889      0.000 FF  CELL  de1_led_flasher\|outLED\[5\]\|q " "     0.889      0.000 FF  CELL  de1_led_flasher\|outLED\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.539      0.650 FF    IC  de1_led_flasher\|outLED~4\|datab " "     1.539      0.650 FF    IC  de1_led_flasher\|outLED~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.014      0.475 FF  CELL  de1_led_flasher\|outLED~4\|combout " "     2.014      0.475 FF  CELL  de1_led_flasher\|outLED~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.847      0.833 FF    IC  de1_led_flasher\|outLED\[4\]\|asdata " "     2.847      0.833 FF    IC  de1_led_flasher\|outLED\[4\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.362      0.515 FF  CELL  led_flasher:de1_led_flasher\|outLED\[4\] " "     3.362      0.515 FF  CELL  led_flasher:de1_led_flasher\|outLED\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.690      0.690  R        clock network delay " "    40.690      0.690  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.721      0.031           clock pessimism removed " "    40.721      0.031           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.341     -0.380           clock uncertainty " "    40.341     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.341      0.000     uTsu  led_flasher:de1_led_flasher\|outLED\[4\] " "    40.341      0.000     uTsu  led_flasher:de1_led_flasher\|outLED\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.362 " "Data Arrival Time  :     3.362" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.341 " "Data Required Time :    40.341" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    36.979  " "Slack              :    36.979 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949236 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.269 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.269" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949236 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.269  " "Path #1: Hold slack is 0.269 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[15\]~DUPLICATE " "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[15\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[15\] " "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.944      0.944  R        clock network delay " "     0.944      0.944  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.944      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[15\]~DUPLICATE " "     0.944      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[15\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.944      0.000 FF  CELL  audio_control\|u3\|u0\|SD\[15\]~DUPLICATE\|q " "     0.944      0.000 FF  CELL  audio_control\|u3\|u0\|SD\[15\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.139      0.195 FF    IC  audio_control\|u3\|u0\|SD\[15\]\|asdata " "     1.139      0.195 FF    IC  audio_control\|u3\|u0\|SD\[15\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.385      0.246 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[15\] " "     1.385      0.246 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.188      1.188  R        clock network delay " "     1.188      1.188  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.116     -0.072           clock pessimism removed " "     1.116     -0.072           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.116      0.000           clock uncertainty " "     1.116      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.116      0.000      uTh  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[15\] " "     1.116      0.000      uTh  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.385 " "Data Arrival Time  :     1.385" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.116 " "Data Required Time :     1.116" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.269  " "Slack              :     0.269 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949236 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.295 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.295" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{freq_divider:Gen_some_clk\|outclk\}\] " "-to_clock \[get_clocks \{freq_divider:Gen_some_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949236 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.295  " "Path #1: Hold slack is 0.295 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : scope_capture:LCD_scope_channelB\|captured_data\[14\] " "From Node    : scope_capture:LCD_scope_channelB\|captured_data\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : scope_capture:LCD_scope_channelB\|captured_data\[14\] " "To Node      : scope_capture:LCD_scope_channelB\|captured_data\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : freq_divider:Gen_some_clk\|outclk " "Launch Clock : freq_divider:Gen_some_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : freq_divider:Gen_some_clk\|outclk " "Latch Clock  : freq_divider:Gen_some_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.178      1.178  R        clock network delay " "     1.178      1.178  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.178      0.000     uTco  scope_capture:LCD_scope_channelB\|captured_data\[14\] " "     1.178      0.000     uTco  scope_capture:LCD_scope_channelB\|captured_data\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.178      0.000 RR  CELL  LCD_scope_channelB\|captured_data\[14\]\|q " "     1.178      0.000 RR  CELL  LCD_scope_channelB\|captured_data\[14\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.404      0.226 RR    IC  LCD_scope_channelB\|captured_data\[14\]\|asdata " "     1.404      0.226 RR    IC  LCD_scope_channelB\|captured_data\[14\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.644      0.240 RR  CELL  scope_capture:LCD_scope_channelB\|captured_data\[14\] " "     1.644      0.240 RR  CELL  scope_capture:LCD_scope_channelB\|captured_data\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.470      1.470  R        clock network delay " "     1.470      1.470  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.349     -0.121           clock pessimism removed " "     1.349     -0.121           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.349      0.000           clock uncertainty " "     1.349      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.349      0.000      uTh  scope_capture:LCD_scope_channelB\|captured_data\[14\] " "     1.349      0.000      uTh  scope_capture:LCD_scope_channelB\|captured_data\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.644 " "Data Arrival Time  :     1.644" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.349 " "Data Required Time :     1.349" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.295  " "Slack              :     0.295 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949236 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949236 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.305 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.305" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949251 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.305  " "Path #1: Hold slack is 0.305 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.120      2.120  R        clock network delay " "     2.120      2.120  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.120      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] " "     2.120      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.120      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\]\|q " "     2.120      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.347      0.227 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\]\|asdata " "     2.347      0.227 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.595      0.248 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] " "     2.595      0.248 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.430      2.430  R        clock network delay " "     2.430      2.430  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.290     -0.140           clock pessimism removed " "     2.290     -0.140           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.290      0.000           clock uncertainty " "     2.290      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.290      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\] " "     2.290      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.595 " "Data Arrival Time  :     2.595" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.290 " "Data Required Time :     2.290" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.305  " "Slack              :     0.305 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949251 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949251 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.372 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.372" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949283 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.372  " "Path #1: Hold slack is 0.372 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|final_trigger_set " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|final_trigger_set" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|final_trigger_set " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|final_trigger_set" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.337      3.337  R        clock network delay " "     3.337      3.337  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.337      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|final_trigger_set " "     3.337      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|final_trigger_set" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.337      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set\|q " "     3.337      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.337      0.000 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set~0\|datae " "     3.337      0.000 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.728      0.391 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set~0\|combout " "     3.728      0.391 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.728      0.000 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set\|d " "     3.728      0.000 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.785      0.057 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|final_trigger_set " "     3.785      0.057 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|final_trigger_set" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.791      3.791  R        clock network delay " "     3.791      3.791  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.413     -0.378           clock pessimism removed " "     3.413     -0.378           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.413      0.000           clock uncertainty " "     3.413      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.413      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|final_trigger_set " "     3.413      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|final_trigger_set" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.785 " "Data Arrival Time  :     3.785" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.413 " "Data Required Time :     3.413" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.372  " "Slack              :     0.372 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949283 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.376 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.376" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{freq_divider:Gen_1KHZ_clk\|outclk\}\] " "-to_clock \[get_clocks \{freq_divider:Gen_1KHZ_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949283 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.376  " "Path #1: Hold slack is 0.376 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : updown_counter\[15\] " "From Node    : updown_counter\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : updown_counter\[15\] " "To Node      : updown_counter\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : freq_divider:Gen_1KHZ_clk\|outclk " "Launch Clock : freq_divider:Gen_1KHZ_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : freq_divider:Gen_1KHZ_clk\|outclk " "Latch Clock  : freq_divider:Gen_1KHZ_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.893      0.893  R        clock network delay " "     0.893      0.893  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.893      0.000     uTco  updown_counter\[15\] " "     0.893      0.000     uTco  updown_counter\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.893      0.000 FF  CELL  updown_counter\[15\]\|q " "     0.893      0.000 FF  CELL  updown_counter\[15\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.182      0.289 FF    IC  Add0~37\|datac " "     1.182      0.289 FF    IC  Add0~37\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.383      0.201 FR  CELL  Add0~37\|sumout " "     1.383      0.201 FR  CELL  Add0~37\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.383      0.000 RR    IC  updown_counter\[15\]\|d " "     1.383      0.000 RR    IC  updown_counter\[15\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.438      0.055 RR  CELL  updown_counter\[15\] " "     1.438      0.055 RR  CELL  updown_counter\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.128      1.128  R        clock network delay " "     1.128      1.128  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.062     -0.066           clock pessimism removed " "     1.062     -0.066           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.062      0.000           clock uncertainty " "     1.062      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.062      0.000      uTh  updown_counter\[15\] " "     1.062      0.000      uTh  updown_counter\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.438 " "Data Arrival Time  :     1.438" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.062 " "Data Required Time :     1.062" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.376  " "Slack              :     0.376 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949283 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949283 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.641 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.641" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949298 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.641  " "Path #1: Hold slack is 0.641 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "From Node    : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "To Node      : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  audio_control\|u4\|oAUD_BCK\|q " "     0.000      0.000 RR  CELL  audio_control\|u4\|oAUD_BCK\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.424      0.424 RR    IC  audio_control\|u4\|oAUD_BCK~0\|datab " "     0.424      0.424 RR    IC  audio_control\|u4\|oAUD_BCK~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.811      0.387 RR  CELL  audio_control\|u4\|oAUD_BCK~0\|combout " "     0.811      0.387 RR  CELL  audio_control\|u4\|oAUD_BCK~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.050      1.239 RR    IC  audio_control\|u4\|oAUD_BCK\|asdata " "     2.050      1.239 RR    IC  audio_control\|u4\|oAUD_BCK\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.353      0.303 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "     2.353      0.303 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.332      1.332  R        clock network delay " "     1.332      1.332  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.712      0.380           clock uncertainty " "     1.712      0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.712      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "     1.712      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.353 " "Data Arrival Time  :     2.353" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.712 " "Data Required Time :     1.712" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.641  " "Slack              :     0.641 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949298 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.736 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.736" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949298 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.736  " "Path #1: Hold slack is 0.736 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.561      0.561  F        clock network delay " "    20.561      0.561  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.561      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "    20.561      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.561      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[0\]~DUPLICATE\|q " "    20.561      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[0\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.765      0.204 FF    IC  audio_control\|u5\|SEL_Cont\[0\]~0\|dataa " "    20.765      0.204 FF    IC  audio_control\|u5\|SEL_Cont\[0\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.133      0.368 FR  CELL  audio_control\|u5\|SEL_Cont\[0\]~0\|combout " "    21.133      0.368 FR  CELL  audio_control\|u5\|SEL_Cont\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.331      0.198 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|asdata " "    21.331      0.198 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.633      0.302 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    21.633      0.302 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.917      0.917  F        clock network delay " "    20.917      0.917  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.897     -0.020           clock pessimism removed " "    20.897     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.897      0.000           clock uncertainty " "    20.897      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.897      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    20.897      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.633 " "Data Arrival Time  :    21.633" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.897 " "Data Required Time :    20.897" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.736  " "Slack              :     0.736 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949298 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.857 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.857" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949298 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.857  " "Path #1: Hold slack is 0.857 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] (INVERTED) " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.190      1.190 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataf " "    21.190      1.190 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.244      0.054 FR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout " "    21.244      0.054 FR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.362      1.118 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|asdata " "    22.362      1.118 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.665      0.303 RR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    22.665      0.303 RR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.428      1.428  F        clock network delay " "    21.428      1.428  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.808      0.380           clock uncertainty " "    21.808      0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.808      0.000      uTh  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    21.808      0.000      uTh  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.665 " "Data Arrival Time  :    22.665" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.808 " "Data Required Time :    21.808" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.857  " "Slack              :     0.857 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949298 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.055 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.055" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk\}\] " "-to_clock \[get_clocks \{led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949298 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.055  " "Path #1: Hold slack is 1.055 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : led_flasher:de1_led_flasher\|incr~DUPLICATE " "From Node    : led_flasher:de1_led_flasher\|incr~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : led_flasher:de1_led_flasher\|outLED\[5\] " "To Node      : led_flasher:de1_led_flasher\|outLED\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk " "Launch Clock : led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk " "Latch Clock  : led_flasher:de1_led_flasher\|freq_divider:led_flash_divider\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.690      0.690  R        clock network delay " "     0.690      0.690  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.690      0.000     uTco  led_flasher:de1_led_flasher\|incr~DUPLICATE " "     0.690      0.000     uTco  led_flasher:de1_led_flasher\|incr~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.690      0.000 FF  CELL  de1_led_flasher\|incr~DUPLICATE\|q " "     0.690      0.000 FF  CELL  de1_led_flasher\|incr~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.986      0.296 FF    IC  de1_led_flasher\|outLED~5\|dataf " "     0.986      0.296 FF    IC  de1_led_flasher\|outLED~5\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.039      0.053 FR  CELL  de1_led_flasher\|outLED~5\|combout " "     1.039      0.053 FR  CELL  de1_led_flasher\|outLED~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.479      0.440 RR    IC  de1_led_flasher\|outLED\[5\]~feeder\|dataa " "     1.479      0.440 RR    IC  de1_led_flasher\|outLED\[5\]~feeder\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.858      0.379 RR  CELL  de1_led_flasher\|outLED\[5\]~feeder\|combout " "     1.858      0.379 RR  CELL  de1_led_flasher\|outLED\[5\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.858      0.000 RR    IC  de1_led_flasher\|outLED\[5\]\|d " "     1.858      0.000 RR    IC  de1_led_flasher\|outLED\[5\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.913      0.055 RR  CELL  led_flasher:de1_led_flasher\|outLED\[5\] " "     1.913      0.055 RR  CELL  led_flasher:de1_led_flasher\|outLED\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.889      0.889  R        clock network delay " "     0.889      0.889  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.858     -0.031           clock pessimism removed " "     0.858     -0.031           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.858      0.000           clock uncertainty " "     0.858      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.858      0.000      uTh  led_flasher:de1_led_flasher\|outLED\[5\] " "     0.858      0.000      uTh  led_flasher:de1_led_flasher\|outLED\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.913 " "Data Arrival Time  :     1.913" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.858 " "Data Required Time :     0.858" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.055  " "Slack              :     1.055 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949298 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.977 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.977" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949298 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.977  " "Path #1: Hold slack is 1.977 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[7\] " "From Node    : to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[7\] " "To Node      : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.297      3.297  R        clock network delay " "    23.297      3.297  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.297      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[7\] " "    23.297      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.297      0.000 FF  CELL  interface_actual_audio_data_right\|raw_outdata\[7\]\|q " "    23.297      0.000 FF  CELL  interface_actual_audio_data_right\|raw_outdata\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.507      0.210 FF    IC  interface_actual_audio_data_right\|outdata\[7\]\|asdata " "    23.507      0.210 FF    IC  interface_actual_audio_data_right\|outdata\[7\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.769      0.262 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[7\] " "    23.769      0.262 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.442      1.442  F        clock network delay " "    21.442      1.442  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.792      0.350           clock uncertainty " "    21.792      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.792      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[7\] " "    21.792      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.769 " "Data Arrival Time  :    23.769" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.792 " "Data Required Time :    21.792" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.977  " "Slack              :     1.977 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949298 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.471 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.471" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{freq_divider:Gen_2HZ_clk\|outclk\}\] " "-to_clock \[get_clocks \{freq_divider:Gen_2HZ_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949298 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.471  " "Path #1: Hold slack is 2.471 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : scope_sampling_clock_count\[0\] " "From Node    : scope_sampling_clock_count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regd_actual_7seg_output\[0\] " "To Node      : regd_actual_7seg_output\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : freq_divider:Gen_2HZ_clk\|outclk " "Latch Clock  : freq_divider:Gen_2HZ_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.309      3.309  R        clock network delay " "     3.309      3.309  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.309      0.000     uTco  scope_sampling_clock_count\[0\] " "     3.309      0.000     uTco  scope_sampling_clock_count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.309      0.000 FF  CELL  scope_sampling_clock_count\[0\]\|q " "     3.309      0.000 FF  CELL  scope_sampling_clock_count\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.523      0.214 FF    IC  regd_actual_7seg_output\[0\]\|asdata " "     3.523      0.214 FF    IC  regd_actual_7seg_output\[0\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.833      0.310 FF  CELL  regd_actual_7seg_output\[0\] " "     3.833      0.310 FF  CELL  regd_actual_7seg_output\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.012      1.012  R        clock network delay " "     1.012      1.012  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.362      0.350           clock uncertainty " "     1.362      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.362      0.000      uTh  regd_actual_7seg_output\[0\] " "     1.362      0.000      uTh  regd_actual_7seg_output\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.833 " "Data Arrival Time  :     3.833" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.362 " "Data Required Time :     1.362" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.471  " "Slack              :     2.471 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949298 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949298 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.954 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.954" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_down_event_trigger\}\] " "-to_clock \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949314 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.954  " "Path #1: Recovery slack is 4.954 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_down_event_trigger " "Latch Clock  : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.980      3.980  F        clock network delay " "    33.980      3.980  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.980      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    33.980      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.980      0.000 RR  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    33.980      0.000 RR  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.565      0.585 RR    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf " "    34.565      0.585 RR    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.643      0.078 RR  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout " "    34.643      0.078 RR  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.903      0.260 RR    IC  make_speedown_pulse\|async_trap\|clrn " "    34.903      0.260 RR    IC  make_speedown_pulse\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.396      0.493 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    35.396      0.493 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.700      0.700  R        clock network delay " "    40.700      0.700  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.350     -0.350           clock uncertainty " "    40.350     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.350      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    40.350      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    35.396 " "Data Arrival Time  :    35.396" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.350 " "Data Required Time :    40.350" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.954  " "Slack              :     4.954 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949314 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.209 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.209" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_up_event_trigger\}\] " "-to_clock \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949314 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 5.209  " "Path #1: Recovery slack is 5.209 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_up_event_trigger " "Latch Clock  : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.980      3.980  F        clock network delay " "    33.980      3.980  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.980      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    33.980      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.980      0.000 RR  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    33.980      0.000 RR  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.554      0.574 RR    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf " "    34.554      0.574 RR    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.632      0.078 RR  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout " "    34.632      0.078 RR  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.890      0.258 RR    IC  make_speedup_pulse\|async_trap\|clrn " "    34.890      0.258 RR    IC  make_speedup_pulse\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.370      0.480 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    35.370      0.480 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.929      0.929  R        clock network delay " "    40.929      0.929  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.579     -0.350           clock uncertainty " "    40.579     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.579      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    40.579      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    35.370 " "Data Arrival Time  :    35.370" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.579 " "Data Required Time :    40.579" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.209  " "Slack              :     5.209 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949314 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.637 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.637" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949314 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.637  " "Path #1: Recovery slack is 7.637 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.980      3.980  F        clock network delay " "    13.980      3.980  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.980      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    13.980      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.980      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    13.980      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.270      1.290 FF    IC  make_speedup_pulse\|sync1\|clrn " "    15.270      1.290 FF    IC  make_speedup_pulse\|sync1\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.738      0.468 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "    15.738      0.468 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.313      3.313  R        clock network delay " "    23.313      3.313  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.685      0.372           clock pessimism removed " "    23.685      0.372           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.375     -0.310           clock uncertainty " "    23.375     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.375      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "    23.375      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.738 " "Data Arrival Time  :    15.738" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.375 " "Data Required Time :    23.375" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.637  " "Slack              :     7.637 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949314 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.571 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.571" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949314 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.571  " "Path #1: Recovery slack is 14.571 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : doublesync:key2_doublsync\|reg2 " "Latch Clock  : doublesync:key2_doublsync\|reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.786      3.786  R        clock network delay " "    23.786      3.786  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.786      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "    23.786      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.786      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q " "    23.786      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.309      1.523 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn " "    25.309      1.523 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.777      0.468 FR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    25.777      0.468 FR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.698      0.698  R        clock network delay " "    40.698      0.698  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.348     -0.350           clock uncertainty " "    40.348     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.348      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    40.348      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.777 " "Data Arrival Time  :    25.777" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.348 " "Data Required Time :    40.348" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.571  " "Slack              :    14.571 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949314 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.160 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.160" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949314 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.160  " "Path #1: Recovery slack is 15.160 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\] " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.737      3.737  R        clock network delay " "    23.737      3.737  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.737      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "    23.737      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.737      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "    23.737      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.929      1.192 FF    IC  audio_control\|u4\|LRCK_1X_DIV\[8\]\|clrn " "    24.929      1.192 FF    IC  audio_control\|u4\|LRCK_1X_DIV\[8\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.412      0.483 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\] " "    25.412      0.483 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.922      0.922  R        clock network delay " "    40.922      0.922  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.572     -0.350           clock uncertainty " "    40.572     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.572      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\] " "    40.572      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.412 " "Data Arrival Time  :    25.412" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.572 " "Data Required Time :    40.572" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.160  " "Slack              :    15.160 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949314 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.224 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.224" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949314 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.224  " "Path #1: Recovery slack is 15.224 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.737      3.737  R        clock network delay " "     3.737      3.737  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.737      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "     3.737      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.737      0.000 RR  CELL  audio_control\|r0\|oRESET\|q " "     3.737      0.000 RR  CELL  audio_control\|r0\|oRESET\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.457      0.720 RR    IC  audio_control\|u5\|SEL_Cont\[3\]\|clrn " "     4.457      0.720 RR    IC  audio_control\|u5\|SEL_Cont\[3\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.986      0.529 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "     4.986      0.529 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.560      0.560  F        clock network delay " "    20.560      0.560  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.210     -0.350           clock uncertainty " "    20.210     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.210      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "    20.210      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.986 " "Data Arrival Time  :     4.986" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.210 " "Data Required Time :    20.210" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.224  " "Slack              :    15.224 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949314 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949314 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 30.241 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 30.241" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949330 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 30.241  " "Path #1: Recovery slack is 30.241 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[0\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.172      2.172  R        clock network delay " "     2.172      2.172  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.172      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "     2.172      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.172      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q " "     2.172      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.469      2.297 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[0\]\|clrn " "     4.469      2.297 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[0\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.937      0.468 FR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[0\] " "     4.937      0.468 FR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.333     33.333           latch edge time " "    33.333     33.333           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.445      2.112  R        clock network delay " "    35.445      2.112  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.488      0.043           clock pessimism removed " "    35.488      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.178     -0.310           clock uncertainty " "    35.178     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.178      0.000     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[0\] " "    35.178      0.000     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.937 " "Data Arrival Time  :     4.937" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    35.178 " "Data Required Time :    35.178" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    30.241  " "Slack              :    30.241 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949330 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949330 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.840 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.840" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949335 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.840  " "Path #1: Removal slack is 0.840 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[2\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.876      1.876  R        clock network delay " "     1.876      1.876  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.876      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.876      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.876      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.876      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.690      0.814 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[2\]\|clrn " "     2.690      0.814 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.121      0.431 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[2\] " "     3.121      0.431 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.324      2.324  R        clock network delay " "     2.324      2.324  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.281     -0.043           clock pessimism removed " "     2.281     -0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.281      0.000           clock uncertainty " "     2.281      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.281      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[2\] " "     2.281      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.121 " "Data Arrival Time  :     3.121" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.281 " "Data Required Time :     2.281" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.840  " "Slack              :     0.840 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949335 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.681 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.681" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949335 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.681  " "Path #1: Removal slack is 2.681 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[2\] " "To Node      : audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.285      3.285  R        clock network delay " "     3.285      3.285  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.285      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "     3.285      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.285      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "     3.285      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.943      0.658 FF    IC  audio_control\|u4\|BCK_DIV\[2\]\|clrn " "     3.943      0.658 FF    IC  audio_control\|u4\|BCK_DIV\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.363      0.420 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[2\] " "     4.363      0.420 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.332      1.332  R        clock network delay " "     1.332      1.332  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.682      0.350           clock uncertainty " "     1.682      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.682      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[2\] " "     1.682      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.363 " "Data Arrival Time  :     4.363" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.682 " "Data Required Time :     1.682" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.681  " "Slack              :     2.681 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949335 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.095 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.095" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949335 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.095  " "Path #1: Removal slack is 3.095 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]~DUPLICATE " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.285      3.285  R        clock network delay " "    23.285      3.285  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.285      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "    23.285      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.285      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "    23.285      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.943      0.658 FF    IC  audio_control\|u5\|SEL_Cont\[2\]~DUPLICATE\|clrn " "    23.943      0.658 FF    IC  audio_control\|u5\|SEL_Cont\[2\]~DUPLICATE\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.363      0.420 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]~DUPLICATE " "    24.363      0.420 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.918      0.918  F        clock network delay " "    20.918      0.918  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.268      0.350           clock uncertainty " "    21.268      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.268      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]~DUPLICATE " "    21.268      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.363 " "Data Arrival Time  :    24.363" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.268 " "Data Required Time :    21.268" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.095  " "Slack              :     3.095 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949335 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.685 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.685" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949335 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.685  " "Path #1: Removal slack is 3.685 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : doublesync:key2_doublsync\|reg2 " "Latch Clock  : doublesync:key2_doublsync\|reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.330      3.330  R        clock network delay " "     3.330      3.330  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.330      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "     3.330      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.330      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q " "     3.330      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.505      1.175 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn " "     4.505      1.175 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.936      0.431 RF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     4.936      0.431 RF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.901      0.901  R        clock network delay " "     0.901      0.901  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.251      0.350           clock uncertainty " "     1.251      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.251      0.000      uTh  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     1.251      0.000      uTh  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.936 " "Data Arrival Time  :     4.936" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.251 " "Data Required Time :     1.251" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.685  " "Slack              :     3.685 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949335 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949335 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 10.321 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 10.321" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949346 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 10.321  " "Path #1: Removal slack is 10.321 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1 " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.379      3.379  F        clock network delay " "    13.379      3.379  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.379      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    13.379      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.379      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    13.379      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.574      0.195 FF    IC  make_speedown_pulse\|sync1\|clrn " "    13.574      0.195 FF    IC  make_speedown_pulse\|sync1\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.998      0.424 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1 " "    13.998      0.424 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.779      3.779  R        clock network delay " "     3.779      3.779  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.407     -0.372           clock pessimism removed " "     3.407     -0.372           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.677      0.270           clock uncertainty " "     3.677      0.270           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.677      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1 " "     3.677      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.998 " "Data Arrival Time  :    13.998" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.677 " "Data Required Time :     3.677" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.321  " "Slack              :    10.321 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949346 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.972 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.972" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_up_event_trigger\}\] " "-to_clock \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949346 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 12.972  " "Path #1: Removal slack is 12.972 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_up_event_trigger " "Latch Clock  : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.379      3.379  F        clock network delay " "    13.379      3.379  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.379      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    13.379      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.379      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    13.379      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.862      0.483 FF    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf " "    13.862      0.483 FF    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.909      0.047 FF  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout " "    13.909      0.047 FF  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.064      0.155 FF    IC  make_speedup_pulse\|async_trap\|clrn " "    14.064      0.155 FF    IC  make_speedup_pulse\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.488      0.424 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    14.488      0.424 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.166      1.166  R        clock network delay " "     1.166      1.166  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.516      0.350           clock uncertainty " "     1.516      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.516      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "     1.516      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.488 " "Data Arrival Time  :    14.488" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.516 " "Data Required Time :     1.516" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.972  " "Slack              :    12.972 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949346 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.253 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.253" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_down_event_trigger\}\] " "-to_clock \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949346 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.253  " "Path #1: Removal slack is 13.253 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_down_event_trigger " "Latch Clock  : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.379      3.379  F        clock network delay " "    13.379      3.379  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.379      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    13.379      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.379      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    13.379      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.872      0.493 FF    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf " "    13.872      0.493 FF    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.920      0.048 FF  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout " "    13.920      0.048 FF  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.094      0.174 FF    IC  make_speedown_pulse\|async_trap\|clrn " "    14.094      0.174 FF    IC  make_speedown_pulse\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.506      0.412 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    14.506      0.412 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.903      0.903  R        clock network delay " "     0.903      0.903  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.253      0.350           clock uncertainty " "     1.253      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.253      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "     1.253      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.506 " "Data Arrival Time  :    14.506" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.253 " "Data Required Time :     1.253" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.253  " "Slack              :    13.253 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1685419949346 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419949346 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419950209 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419950209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4953 " "Peak virtual memory: 4953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685419950366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 21:12:30 2023 " "Processing ended: Mon May 29 21:12:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685419950366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685419950366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685419950366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419950366 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 340 s " "Quartus Prime Full Compilation was successful. 0 errors, 340 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1685419951237 ""}
