@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: MO106 :"/home/gabriel/ann-vhdl/src/lattice-test/act_func.vhd":69:46:69:46|Found ROM .delname. (in view: work.act_func_0(tanh)) with 32 words by 17 bits.
@N: MO106 :"/home/gabriel/ann-vhdl/src/lattice-test/act_func.vhd":68:13:68:13|Found ROM .delname. (in view: work.act_func_0(tanh)) with 32 words by 16 bits.
@N: MO106 :"/home/gabriel/ann-vhdl/src/lattice-test/act_func.vhd":69:46:69:46|Found ROM .delname. (in view: work.act_func_1(tanh)) with 32 words by 17 bits.
@N: MO106 :"/home/gabriel/ann-vhdl/src/lattice-test/act_func.vhd":68:13:68:13|Found ROM .delname. (in view: work.act_func_1(tanh)) with 32 words by 16 bits.
@N: MO106 :"/home/gabriel/ann-vhdl/src/lattice-test/act_func.vhd":69:46:69:46|Found ROM .delname. (in view: work.act_func_2(tanh)) with 32 words by 17 bits.
@N: MO106 :"/home/gabriel/ann-vhdl/src/lattice-test/act_func.vhd":68:13:68:13|Found ROM .delname. (in view: work.act_func_2(tanh)) with 32 words by 16 bits.
@N: MF578 :"/home/gabriel/ann-vhdl/src/lattice-test/neuron.vhd":50:2:50:5|Incompatible asynchronous control logic preventing generated clock conversion of n3.input_s_1[31] (in view: work.network(n_xor)).
@N: BN362 :"/home/gabriel/ann-vhdl/src/lattice-test/neuron.vhd":40:2:40:3|Removing sequential instance n3.current_state[3] (in view: work.network(n_xor)) because it does not drive other instances.
@N: BN362 :"/home/gabriel/ann-vhdl/src/lattice-test/neuron.vhd":40:2:40:3|Removing sequential instance n3.current_state[1] (in view: work.network(n_xor)) because it does not drive other instances.
@N: BN362 :"/home/gabriel/ann-vhdl/src/lattice-test/neuron.vhd":40:2:40:3|Removing sequential instance n2.current_state[3] (in view: work.network(n_xor)) because it does not drive other instances.
@N: BN362 :"/home/gabriel/ann-vhdl/src/lattice-test/neuron.vhd":40:2:40:3|Removing sequential instance n2.current_state[1] (in view: work.network(n_xor)) because it does not drive other instances.
@N: BN362 :"/home/gabriel/ann-vhdl/src/lattice-test/neuron.vhd":40:2:40:3|Removing sequential instance n1.current_state[3] (in view: work.network(n_xor)) because it does not drive other instances.
@N: BN362 :"/home/gabriel/ann-vhdl/src/lattice-test/neuron.vhd":40:2:40:3|Removing sequential instance n1.current_state[1] (in view: work.network(n_xor)) because it does not drive other instances.
@N: FX1016 :"/home/gabriel/ann-vhdl/src/lattice-test/network.vhd":14:2:14:4|SB_GB_IO inserted on the port clk.
@N: FX1016 :"/home/gabriel/ann-vhdl/src/lattice-test/network.vhd":15:2:15:4|SB_GB_IO inserted on the port rst.
@N: MT611 :|Automatically generated clock neuron_2|current_state_derived_clock[3] is not used and is being removed
@N: MT611 :|Automatically generated clock neuron_2|current_state_derived_clock[1] is not used and is being removed
@N: MT611 :|Automatically generated clock neuron_1|current_state_derived_clock[3] is not used and is being removed
@N: MT611 :|Automatically generated clock neuron_1|current_state_derived_clock[1] is not used and is being removed
@N: MT611 :|Automatically generated clock neuron_0|current_state_derived_clock[3] is not used and is being removed
@N: MT611 :|Automatically generated clock neuron_0|current_state_derived_clock[1] is not used and is being removed
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/gabriel/ann-vhdl/fpga/lattice/ann_vhdl/ann_vhdl_Implmnt/ann_vhdl.edf
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
