## This is a most popular repository list for Verilog sorted by number of stars
|STARS|FORKS|ISSUES|LAST COMMIT|NAME/PLACE|DESCRIPTION|
| --- | --- | --- | --- | --- | --- |
| 3232 | 769 | 70 | 7 months ago | [picorv32](https://github.com/YosysHQ/picorv32)/1 | PicoRV32 - A Size-Optimized RISC-V CPU |
| 2654 | 1022 | 33 | 3 years ago | [e200_opensource](https://github.com/SI-RISCV/e200_opensource)/2 | Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2 |
| 2405 | 718 | 129 | 11 months ago | [verilog-ethernet](https://github.com/alexforencich/verilog-ethernet)/3 | Verilog Ethernet components for FPGA implementation |
| 2191 | 293 | 9 | 8 days ago | [darkriscv](https://github.com/darklife/darkriscv)/4 | opensouce RISC-V cpu core implemented in Verilog from scratch in one night! |
| 1884 | 575 | 24 | 3 years ago | [wujian100_open](https://github.com/XUANTIE-RV/wujian100_open)/5 | IC design and development should be fasterï¼Œsimpler and more reliable |
| 1794 | 575 | 200 | 6 years ago | [hw](https://github.com/nvdla/hw)/6 | RTL, Cmodel, and testbench for NVDLA |
| 1785 | 427 | 114 | 1 year, 1 month ago | [corundum](https://github.com/corundum/corundum)/7 | Open source FPGA-based NIC and platform for in-network compute |
| 1734 | 595 | 379 | 5 hours ago | [OpenROAD](https://github.com/The-OpenROAD-Project/OpenROAD)/8 | OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/ |
| 1697 | 386 | 0 | 2 months ago | [basic_verilog](https://github.com/pConst/basic_verilog)/9 | Must-have verilog systemverilog modules |
| 1594 | 467 | 61 | 1 year, 10 months ago | [verilog-axi](https://github.com/alexforencich/verilog-axi)/10 | Verilog AXI components for FPGA implementation |
| 1570 | 1536 | 44 | 8 days ago | [hdl](https://github.com/analogdevicesinc/hdl)/11 | HDL libraries and projects |
| 1473 | 195 | 25 | a month ago | [serv](https://github.com/olofk/serv)/12 | SERV - The SErial RISC-V CPU |
| 1377 | 352 | 12 | 3 months ago | [e203_hbirdv2](https://github.com/riscv-mcu/e203_hbirdv2)/13 | The Ultra-Low Power RISC-V Core |
| 1357 | 281 | 53 | 6 days ago | [vortex](https://github.com/vortexgpgpu/vortex)/14 | None |
| 1344 | 157 | 3 | 5 months ago | [zipcpu](https://github.com/ZipCPU/zipcpu)/15 | A small, light weight, RISC CPU soft core |
| 1337 | 244 | 15 | 3 years ago | [riscv](https://github.com/ultraembedded/riscv)/16 | RISC-V CPU Core (RV32IM) |
| 1239 | 290 | 31 | 8 months ago | [oh](https://github.com/aolofsson/oh)/17 | Verilog library for ASIC and FPGA designers |
| 1196 | 315 | 29 | 7 months ago | [openc910](https://github.com/XUANTIE-RV/openc910)/18 | OpenXuantie - OpenC910 Core |
| 1194 | 312 | 33 | 9 months ago | [verilog-pcie](https://github.com/alexforencich/verilog-pcie)/19 | Verilog PCI express components |
| 1101 | 240 | 10 | 7 years ago | [miaow](https://github.com/VerticalResearchGroup/miaow)/20 | An open source GPU based off of the AMD Southern Islands ISA. |
| 1036 | 672 | 75 | a day ago | [uhd](https://github.com/EttusResearch/uhd)/21 | The USRPâ„¢ Hardware Driver Repository |
| 1022 | 230 | 0 | 13 days ago | [pcileech-fpga](https://github.com/ufrisk/pcileech-fpga)/22 | FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software |
| 997 | 77 | 3 | 3 years ago | [amiga2000-gfxcard](https://github.com/mntmn/amiga2000-gfxcard)/23 | MNT VA2000, an Open Source Amiga 2/3/4000 Graphics Card (Zorro II/III), written in Verilog |
| 925 | 175 | 3 | 1 year, 3 months ago | [USB_C_Industrial_Camera_FPGA_USB3](https://github.com/circuitvalley/USB_C_Industrial_Camera_FPGA_USB3)/24 | Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source. |
| 923 | 154 | 21 | 3 years ago | [biriscv](https://github.com/ultraembedded/biriscv)/25 | 32-bit Superscalar RISC-V CPU |
| 922 | 457 | 9 | 6 years ago | [ODriveHardware](https://github.com/odriverobotics/ODriveHardware)/26 | High performance motor control |
| 865 | 165 | 123 | 2 months ago | [OpenFPGA](https://github.com/lnis-uofu/OpenFPGA)/27 | An Open-source FPGA IP Generator |
| 816 | 141 | 39 | 5 days ago | [apio](https://github.com/FPGAwars/apio)/28 | :seedling: Open source ecosystem for open FPGA boards |
| 796 | 317 | 41 | 7 months ago | [riffa](https://github.com/KastnerRG/riffa)/29 | The RIFFA development repository |
| 782 | 198 | 5 | 4 years ago | [open-fpga-verilog-tutorial](https://github.com/Obijuan/open-fpga-verilog-tutorial)/30 | Learn how to design digital systems and synthesize them into an FPGA using only opensource tools |
| 778 | 53 | 5 | a month ago | [Hazard3](https://github.com/Wren6991/Hazard3)/31 | 3-stage RV32IMACZb* processor with debug |
| 776 | 160 | 2 | 3 years ago | [step_into_mips](https://github.com/lvyufeng/step_into_mips)/32 | ä¸€æ­¥ä¸€æ­¥å†™MIPS CPU |
| 726 | 215 | 3 | 3 years ago | [cores](https://github.com/ultraembedded/cores)/33 | Various HDL (Verilog) IP Cores |
| 720 | 248 | 7 | a month ago | [openwifi-hw](https://github.com/open-sdr/openwifi-hw)/34 | open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware |
| 703 | 178 | 0 | 1 year, 1 month ago | [Verilog-Practice](https://github.com/xiaop1/Verilog-Practice)/35 | HDLBits website practices & solutions |
| 669 | 112 | 9 | a month ago | [FPGA-USB-Device](https://github.com/WangXuan95/FPGA-USB-Device)/36 | An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. åŸºäºFPGAçš„USB 1.1 (full-speed) deviceç«¯æ§åˆ¶å™¨ï¼Œå¯å®ç°USBä¸²å£ã€USBæ‘„åƒå¤´ã€USBéŸ³é¢‘ã€Uç›˜ã€USBé”®ç›˜ç­‰è®¾å¤‡ï¼Œåªéœ€è¦3ä¸ªFPGAæ™®é€šIOï¼Œè€Œä¸éœ€è¦é¢å¤–çš„æ¥å£èŠ¯ç‰‡ã€‚ |
| 668 | 101 | 44 | 15 hours ago | [microwatt](https://github.com/antonblanchard/microwatt)/37 | A tiny Open POWER ISA softcore written in VHDL 2008 |
| 637 | 105 | 2 | 2 months ago | [riscv_vhdl](https://github.com/sergeykhbr/riscv_vhdl)/38 | Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators |
| 628 | 25 | 4 | 2 months ago | [z80-open-silicon](https://github.com/rejunity/z80-open-silicon)/39 | Z80 open-source silicon clone. Goal is to become a silicon proven, pin compatible, open-source replacement for classic Z80. |
| 611 | 118 | 1 | 2 months ago | [32-Verilog-Mini-Projects](https://github.com/sudhamshu091/32-Verilog-Mini-Projects)/40 | Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip and Carry Save Adder, Complex Multiplier, Dice Game, FIFO, Fixed Point Adder and Subtractor, Fixed Point Multiplier and Divider, Floating Point IEEE 754 Addition Subtraction, Floating Point IEEE 754 Division, Floating Point IEEE 754 Multiplication, Fraction Multiplier, High Radix Multiplier, I2C and SPI Protocols, LFSR and CFSR, Logarithm Implementation, Mealy and Moore State Machine Implementation of Sequence Detector, Modified Booth Algorithm, Pipelined Multiplier, Restoring and Non Restoring Division, Sequential Multiplier, Shift and Add Binary Multiplier, Traffic Light Controller, Universal_Shift_Register, BCD Adder, Dual Address RAM and Dual Address ROM |
| 593 | 184 | 6 | 1 year, 4 months ago | [FPGA-FOC](https://github.com/WangXuan95/FPGA-FOC)/41 | An FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. åŸºäºFPGAçš„FOCæ§åˆ¶å™¨ï¼Œç”¨äºé©±åŠ¨BLDC/PMSMç”µæœºã€‚ |
| 592 | 101 | 5 | 5 years ago | [LeFlow](https://github.com/danielholanda/LeFlow)/42 | Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks |
| 592 | 185 | 1 | 7 years ago | [mips-cpu](https://github.com/jmahler/mips-cpu)/43 | MIPS CPU implemented in Verilog |
| 591 | 100 | 24 | 3 years ago | [riscv-formal](https://github.com/SymbioticEDA/riscv-formal)/44 | RISC-V Formal Verification Framework |
| 581 | 146 | 57 | 2 years ago | [OpenTimer](https://github.com/OpenTimer/OpenTimer)/45 | A High-performance Timing Analysis Tool for VLSI Systems |
| 571 | 176 | 10 | 1 year, 6 months ago | [verilog-i2c](https://github.com/alexforencich/verilog-i2c)/46 | Verilog I2C interface for FPGA implementation |
| 566 | 220 | 1 | 9 years ago | [FPGA-Imaging-Library](https://github.com/dtysky/FPGA-Imaging-Library)/47 | An open source library for image processing on FPGA. |
| 559 | 140 | 0 | 6 years ago | [verilog](https://github.com/seldridge/verilog)/48 | Repository for basic (and not so basic) Verilog blocks with high re-use potential |
| 550 | 148 | 12 | 3 years ago | [fpu](https://github.com/dawsonjon/fpu)/49 | synthesiseable ieee 754 floating point library in verilog  |
| 524 | 71 | 21 | 9 days ago | [apicula](https://github.com/YosysHQ/apicula)/50 | Project Apicula ğŸ: bitstream documentation for Gowin FPGAs |
| 517 | 29 | 10 | 3 months ago | [graphics-gremlin](https://github.com/schlae/graphics-gremlin)/51 | Open source retro ISA video card |
| 516 | 110 | 3 | 6 years ago | [CNN-FPGA](https://github.com/QShen3/CNN-FPGA)/52 | ä½¿ç”¨Verilogå®ç°çš„CNNæ¨¡å—ï¼Œå¯ä»¥æ–¹ä¾¿çš„åœ¨FPGAé¡¹ç›®ä¸­ä½¿ç”¨ |
| 511 | 147 | 37 | 3 months ago | [mor1kx](https://github.com/openrisc/mor1kx)/53 | mor1kx - an OpenRISC 1000 processor IP core |
| 511 | 101 | 4 | 5 days ago | [wb2axip](https://github.com/ZipCPU/wb2axip)/54 | Bus bridges and other odds and ends |
| 491 | 32 | 73 | 3 months ago | [ucr-eecs168-lab](https://github.com/sheldonucr/ucr-eecs168-lab)/55 | The lab schedules for EECS168 at UC Riverside |
| 489 | 24 | 8 | 4 months ago | [vroom](https://github.com/MoonbaseOtago/vroom)/56 | VRoom! RISC-V CPU |
| 480 | 136 | 141 | 10 months ago | [CFU-Playground](https://github.com/google/CFU-Playground)/57 | Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM).    . . . . .   Online tutorial: https://google.github.io/CFU-Playground/   For reference docs, see the link below. |
| 471 | 58 | 5 | 2 years ago | [VerilogBoy](https://github.com/zephray/VerilogBoy)/58 | A Pi emulating a GameBoy sounds cheap. What about an FPGA? |
| 459 | 47 | 1 | 2 months ago | [vdatp](https://github.com/danfoisy/vdatp)/59 | Volumetric Display using an Acoustically Trapped Particle |
| 437 | 100 | 2 | 3 years ago | [CNN-FPGA](https://github.com/omarelhedaby/CNN-FPGA)/60 | Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database |
| 436 | 130 | 10 | 1 year, 10 months ago | [verilog-uart](https://github.com/alexforencich/verilog-uart)/61 | Verilog UART |
| 429 | 45 | 1 | 6 months ago | [RISC-V-Single-Cycle-CPU](https://github.com/T-K-233/RISC-V-Single-Cycle-CPU)/62 | RISC-V 32bit single-cycle CPUs written in Logisim, Verilog, and Chisel |
| 413 | 116 | 1 | 8 months ago | [pcileech-wifi](https://github.com/ekknod/pcileech-wifi)/63 | pcileech-fpga with wireless card emulation |
| 411 | 128 | 18 | 6 years ago | [convolution_network_on_FPGA](https://github.com/hunterlew/convolution_network_on_FPGA)/64 | CNN acceleration on virtex-7 FPGA with verilog HDL |
| 405 | 101 | 1 | 5 years ago | [AccDNN](https://github.com/IBM/AccDNN)/65 | A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration. |
| 404 | 27 | 43 | 8 days ago | [tillitis-key1](https://github.com/tillitis/tillitis-key1)/66 | FPGA verilog and firmware for TKey, the flexible and open USB security key ğŸ”‘ |
| 401 | 130 | 0 | 5 years ago | [AMBA_AXI_AHB_APB](https://github.com/adki/AMBA_AXI_AHB_APB)/67 | AMBA bus lecture material |
| 394 | 91 | 2 | 3 years ago | [core_ddr3_controller](https://github.com/ultraembedded/core_ddr3_controller)/68 | A DDR3 memory controller in Verilog for various FPGAs |
| 392 | 198 | 15 | 2 years ago | [openofdm](https://github.com/jhshi/openofdm)/69 | Sythesizable, modular Verilog implementation of 802.11 OFDM decoder. |
| 375 | 299 | 143 | 5 hours ago | [OpenROAD-flow-scripts](https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts)/70 | OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/ |
| 369 | 98 | 7 | 2 months ago | [icesugar](https://github.com/wuxx/icesugar)/71 | iCESugar FPGA Board (base on iCE40UP5k) |
| 368 | 140 | 16 | 13 years ago | [netfpga](https://github.com/NetFPGA/netfpga)/72 | NetFPGA 1G infrastructure and gateware |
| 355 | 41 | 26 | 5 years ago | [spispy](https://github.com/osresearch/spispy)/73 | An open source SPI flash emulator and monitor |
| 348 | 20 | 35 | 2 years ago | [Digital-IDE](https://github.com/Nitcloud/Digital-IDE)/74 | åœ¨vscodeä¸Šçš„æ•°å­—è®¾è®¡å¼€å‘æ’ä»¶ |
| 345 | 108 | 8 | 5 years ago | [icezum](https://github.com/FPGAwars/icezum)/75 | :star2: IceZUM Alhambra: an Arduino-like Open FPGA electronic board |
| 345 | 127 | 0 | 3 months ago | [aes](https://github.com/secworks/aes)/76 | Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys. |
| 339 | 93 | 8 | 2 years ago | [HDL-Bits-Solutions](https://github.com/viduraakalanka/HDL-Bits-Solutions)/77 | This is a repository containing solutions to the problem statements given in HDL Bits website. |
| 335 | 65 | 3 | 7 years ago | [ridecore](https://github.com/ridecore/ridecore)/78 | RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL. |
| 336 | 93 | 4 | 1 year, 9 months ago | [verilog-6502](https://github.com/Arlet/verilog-6502)/79 | A Verilog HDL model of the MOS 6502 CPU |
| 333 | 104 | 12 | 7 months ago | [openc906](https://github.com/XUANTIE-RV/openc906)/80 | OpenXuantie - OpenC906 Core |
| 323 | 90 | 1 | 8 months ago | [sha256](https://github.com/secworks/sha256)/81 | Hardware implementation of the SHA-256 cryptographic hash function |
| 320 | 71 | 8 | 2 years ago | [nandland](https://github.com/nandland/nandland)/82 | All code found on nandland is here.  underconstruction.gif |
| 319 | 65 | 4 | 2 years ago | [ZYNQ-NVDLA](https://github.com/LeiWang1999/ZYNQ-NVDLA)/83 | NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA. |
| 317 | 68 | 2 | 6 years ago | [zet](https://github.com/marmolejo/zet)/84 | Open source implementation of a x86 processor |
| 315 | 49 | 16 | 3 years ago | [Piccolo](https://github.com/bluespec/Piccolo)/85 | RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT) |
| 314 | 95 | 1 | 7 years ago | [sdram-controller](https://github.com/stffrdhrn/sdram-controller)/86 | Verilog SDRAM memory controller  |
| 306 | 68 | 21 | a month ago | [VeeRwolf](https://github.com/chipsalliance/VeeRwolf)/87 | FuseSoC-based SoC for VeeR EH1 and EL2 |
| 305 | 69 | 109 | 2 months ago | [caravel](https://github.com/efabless/caravel)/88 | Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space. |
| 303 | 9 | 1 | 3 months ago | [Nuked-MD-FPGA](https://github.com/nukeykt/Nuked-MD-FPGA)/89 | Mega Drive/Genesis core written in Verilog |
| 295 | 31 | 6 | 1 year, 8 months ago | [fpga_pio](https://github.com/lawrie/fpga_pio)/90 | An attempt to recreate the RP2040 PIO in an FPGA |
| 294 | 79 | 1 | 9 months ago | [async_fifo](https://github.com/dpretet/async_fifo)/91 | A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog |
| 292 | 87 | 16 | 2 years ago | [Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA](https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA)/92 | Verilog Generator of Neural Net Digit Detector for FPGA |
| 290 | 39 | 0 | 4 months ago | [ASIC-Design-Roadmap](https://github.com/abdelazeem201/ASIC-Design-Roadmap)/93 | The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps â€“ moving from a concept to specification to tape-outs. Although the end product is typically quite small (measured in nanometers), this long journey is interesting and filled with many engineering challenges. |
| 289 | 64 | 2 | 1 year, 8 months ago | [FPGAandCNN](https://github.com/suisuisi/FPGAandCNN)/94 | åŸºäºFPGAçš„æ•°å­—è¯†åˆ«-å®æ—¶è§†é¢‘å¤„ç†çš„å®šç‚¹å·ç§¯ç¥ç»ç½‘ç»œå®ç° |
| 288 | 65 | 3 | 3 months ago | [fpga_readings](https://github.com/lastweek/fpga_readings)/95 | Recipe for FPGA cooking |
| 286 | 48 | 0 | a year ago | [wbuart32](https://github.com/ZipCPU/wbuart32)/96 | A simple, basic, formally verified UART controller |
| 286 | 128 | 8 | 11 years ago | [FPGA-Litecoin-Miner](https://github.com/kramble/FPGA-Litecoin-Miner)/97 | A litecoin scrypt miner implemented with FPGA on-chip memory.  |
| 284 | 47 | 9 | 3 years ago | [Project-Zipline](https://github.com/opencomputeproject/Project-Zipline)/98 | Defines a lossless compressed data format that is independent of CPU type, operating system, file system, and character set, and is suitable for compression using the XP10 algorithm. |
| 278 | 61 | 6 | 3 months ago | [Colorlight-FPGA-Projects](https://github.com/wuxx/Colorlight-FPGA-Projects)/99 | current focus on Colorlight i5 and i9 & i9plus module |
| 276 | 66 | 3 | 1 year, 4 months ago | [FPGA-SDcard-Reader](https://github.com/WangXuan95/FPGA-SDcard-Reader)/100 | An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. åŸºäºFPGAçš„SDå¡è¯»å–å™¨ï¼Œå¯ä»¥ä»FAT16æˆ–FAT32æ ¼å¼çš„SDå¡ä¸­è¯»å–æ–‡ä»¶ã€‚ |
| 276 | 74 | 55 | a month ago | [ao486_MiSTer](https://github.com/MiSTer-devel/ao486_MiSTer)/101 | ao486 port for MiSTer |
| 274 | 84 | 7 | 1 year, 4 months ago | [FPGA-ftdi245fifo](https://github.com/WangXuan95/FPGA-ftdi245fifo)/102 | An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. ä½¿ç”¨FT232H/FT600èŠ¯ç‰‡è¿›è¡ŒFPGAä¸ç”µè„‘ä¹‹é—´çš„é«˜é€Ÿæ•°æ®ä¼ è¾“ã€‚ |
| 272 | 205 | 0 | 3 years ago | [fpga](https://github.com/EttusResearch/fpga)/103 | The USRPâ„¢ Hardware Driver FPGA Repository |
| 272 | 78 | 118 | 10 months ago | [f4pga-examples](https://github.com/chipsalliance/f4pga-examples)/104 | Example designs showing different ways to use F4PGA toolchains. |
| 266 | 65 | 22 | 12 years ago | [fpga_nes](https://github.com/brianbennett/fpga_nes)/105 | FPGA-based Nintendo Entertainment System Emulator |
| 264 | 65 | 4 | 5 years ago | [raven-picorv32](https://github.com/efabless/raven-picorv32)/106 | Silicon-validated SoC implementation of the PicoSoc/PicoRV32 |
| 261 | 107 | 10 | 1 year, 10 months ago | [xkISP](https://github.com/openasic-org/xkISP)/107 | xkISPï¼šXinkai ISP IP Core (HLS) |
| 257 | 27 | 6 | 3 years ago | [twitchcore](https://github.com/geohot/twitchcore)/108 | It's a core. Made on Twitch. |
| 257 | 46 | 6 | 2 years ago | [ice40_ultraplus_examples](https://github.com/damdoy/ice40_ultraplus_examples)/109 | Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation |
| 253 | 84 | 8 | 2 years ago | [SCALE-MAMBA](https://github.com/KULeuven-COSIC/SCALE-MAMBA)/110 | Repository for the SCALE-MAMBA MPC system |
| 252 | 75 | 6 | 10 months ago | [neuralNetwork](https://github.com/vipinkmenon/neuralNetwork)/111 | None |
| 250 | 45 | 48 | 12 hours ago | [jtcores](https://github.com/jotego/jtcores)/112 | FPGA cores compatible with multiple arcade game machines and KiCAD schematics of arcade games. Working on MiSTer FPGA/Analogue Pocket |
| 250 | 39 | 3 | 10 days ago | [UberDDR3](https://github.com/AngeloJacobo/UberDDR3)/113 | Opensource DDR3 Controller |
| 250 | 41 | 1 | 7 years ago | [RISC-V-CPU](https://github.com/Evensgn/RISC-V-CPU)/114 | RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL. |
| 247 | 48 | 2 | 1 year, 5 months ago | [ice40-playground](https://github.com/smunaut/ice40-playground)/115 | Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker) |
| 246 | 10 | 30 | 17 days ago | [openfpga-GBC](https://github.com/budude2/openfpga-GBC)/116 | None |
| 246 | 11 | 13 | 2 years ago | [Analogue_Pocket_Neogeo](https://github.com/Mazamars312/Analogue_Pocket_Neogeo)/117 | Analogue Pocket Neogeo Core compatible with openFPGA |
| 241 | 50 | 7 | 5 years ago | [DisplayPort_Verilog](https://github.com/hamsternz/DisplayPort_Verilog)/118 | A Verilog implementation of DisplayPort protocol for FPGAs |
| 240 | 79 | 4 | 1 year, 9 months ago | [xk265](https://github.com/openasic-org/xk265)/119 | xk265ï¼šHEVC/H.265 Video Encoder IP Core (RTL) |
| 240 | 70 | 1 | 1 year, 4 months ago | [FPGA-CAN](https://github.com/WangXuan95/FPGA-CAN)/120 | An FPGA-based lightweight CAN bus controller. åŸºäºFPGAçš„è½»é‡çº§CANæ€»çº¿æ§åˆ¶å™¨ã€‚ |
| 239 | 44 | 27 | 2 months ago | [MacroPlacement](https://github.com/TILOS-AI-Institute/MacroPlacement)/121 | Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source |
| 236 | 113 | 4 | 11 years ago | [uvm_axi](https://github.com/funningboy/uvm_axi)/122 | uvm AXI BFM(bus functional model) |
| 234 | 39 | 1 | 24 days ago | [sdspi](https://github.com/ZipCPU/sdspi)/123 | SD-Card controller, using either SPI, SDIO, or eMMC interfaces |
| 234 | 33 | 1 | 6 years ago | [SimpleVOut](https://github.com/cliffordwolf/SimpleVOut)/124 | A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals |
| 232 | 68 | 14 | 4 months ago | [libsystemctlm-soc](https://github.com/Xilinx/libsystemctlm-soc)/125 | SystemC/TLM-2.0 Co-simulation framework |
| 229 | 45 | 3 | 4 months ago | [FPGA-JPEG-LS-encoder](https://github.com/WangXuan95/FPGA-JPEG-LS-encoder)/126 | An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. åŸºäºFPGAçš„JPEG-LSç¼–ç å™¨ï¼Œå¯å®ç°é«˜å‹ç¼©ç‡çš„æ— æŸ/è¿‘æ— æŸå›¾åƒå‹ç¼©ã€‚ |
| 226 | 49 | 7 | 3 days ago | [soDLA](https://github.com/soDLA-publishment/soDLA)/127 | Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated |
| 222 | 32 | 1 | 4 years ago | [display_controller](https://github.com/projf/display_controller)/128 | FPGA display controller with support for VGA, DVI, and HDMI. |
| 222 | 40 | 2 | 5 years ago | [usbcorev](https://github.com/avakar/usbcorev)/129 | A full-speed device-side USB peripheral core written in Verilog. |
| 220 | 42 | 7 | 4 years ago | [core_jpeg](https://github.com/ultraembedded/core_jpeg)/130 | High throughput JPEG decoder in Verilog for FPGA |
| 220 | 52 | 25 | 20 days ago | [cheshire](https://github.com/pulp-platform/cheshire)/131 | A minimal Linux-capable 64-bit RISC-V SoC built around CVA6 |
| 220 | 74 | 0 | 4 years ago | [RePlAce](https://github.com/The-OpenROAD-Project/RePlAce)/132 | RePlAce global placement tool |
| 212 | 43 | 1 | 6 years ago | [NPU_on_FPGA](https://github.com/cxdzyq1110/NPU_on_FPGA)/133 | åœ¨FPGAä¸Šé¢å®ç°ä¸€ä¸ªNPUè®¡ç®—å•å…ƒã€‚èƒ½å¤Ÿæ‰§è¡ŒçŸ©é˜µè¿ç®—ï¼ˆADD/ADDi/ADDs/MULT/MULTi/DOTç­‰ï¼‰ã€å›¾åƒå¤„ç†è¿ç®—ï¼ˆCONV/POOLç­‰ï¼‰ã€éçº¿æ€§æ˜ å°„ï¼ˆRELU/TANH/SIGMç­‰ï¼‰ã€‚ |
| 207 | 13 | 3 | 1 year, 5 months ago | [minimax](https://github.com/gsmecher/minimax)/134 | Minimax: a Compressed-First, Microcoded RISC-V CPU |
| 206 | 31 | 6 | 2 years ago | [usb3_pipe](https://github.com/enjoy-digital/usb3_pipe)/135 | USB3 PIPE interface for Xilinx 7-Series |
| 200 | 80 | 9 | 7 years ago | [Convolutional-Neural-Network](https://github.com/AniketBadhan/Convolutional-Neural-Network)/136 | Implementation of CNN using Verilog |
| 200 | 24 | 6 | 15 days ago | [amiga_replacement_project](https://github.com/nonarkitten/amiga_replacement_project)/137 | This is an attempt to make clean Verilog sources for each chip on the Amiga. |
| 198 | 20 | 1 | 3 years ago | [fedar-f1-rv64im](https://github.com/eminfedar/fedar-f1-rv64im)/138 | 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog. |
| 196 | 70 | 24 | 3 months ago | [open-register-design-tool](https://github.com/Juniper/open-register-design-tool)/139 | Tool to generate register RTL, models, and docs using SystemRDL or JSpec input |
| 195 | 45 | 1 | 2 years ago | [Single_instruction_cycle_OpenMIPS](https://github.com/zach0zhang/Single_instruction_cycle_OpenMIPS)/140 | é€šè¿‡å­¦ä¹ ã€Šè‡ªå·±åŠ¨æ‰‹å†™CPUã€‹ï¼Œå°†ä¹¦ä¸­å®ç°çš„å…¼å®¹MIPS32æŒ‡ä»¤é›†æ¶æ„çš„å¤„ç†å™¨â€”â€”OpenMIPSï¼ˆäº”çº§æµæ°´çº¿ç»“æ„ï¼‰ï¼Œç®€åŒ–æˆå•æŒ‡ä»¤å‘¨æœŸå®ç°çš„å¤„ç†å™¨ |
| 194 | 58 | 2 | 1 year, 5 months ago | [DetectHumanFaces](https://github.com/WalkerLau/DetectHumanFaces)/141 | Real time face detection based on Arm Cortex-M3 DesignStart and FPGA |
| 193 | 65 | 1 | 4 years ago | [schoolMIPS](https://github.com/MIPSfpga/schoolMIPS)/142 | CPU microarchitecture, step by step |
| 192 | 60 | 4 | 11 years ago | [fpganes](https://github.com/strigeus/fpganes)/143 | NES in Verilog |
| 192 | 69 | 8 | 2 years ago | [spi-slave](https://github.com/nandland/spi-slave)/144 | SPI Slave for FPGA in Verilog and VHDL |
| 191 | 11 | 1 | 6 years ago | [fpga-chip8](https://github.com/pwmarcz/fpga-chip8)/145 | CHIP-8 console on FPGA |
| 190 | 34 | 0 | a month ago | [DMA-Pcileech](https://github.com/JOKOSAHS/DMA-Pcileech)/146 | DMA-Pcileech-AX200 |
| 190 | 35 | 7 | 6 years ago | [TinyFPGA-B-Series](https://github.com/tinyfpga/TinyFPGA-B-Series)/147 | Open source design files for the TinyFPGA B-Series boards.   |
| 190 | 16 | 0 | 2 years ago | [fpg1](https://github.com/hrvach/fpg1)/148 | FPGA implementation of DEC PDP-1 computer (1959) in Verilog, with CRT, Teletype and Console. |
| 189 | 62 | 5 | 5 years ago | [Tang_E203_Mini](https://github.com/Lichee-Pi/Tang_E203_Mini)/149 | LicheeTang èœ‚é¸ŸE203 Core |
| 189 | 333 | 108 | 2 months ago | [caravel_user_project](https://github.com/efabless/caravel_user_project)/150 | https://caravel-user-project.readthedocs.io |
| 182 | 20 | 0 | 10 years ago | [ez8](https://github.com/zhemao/ez8)/151 | The Easy 8-bit Processor |
| 178 | 111 | 1 | 4 years ago | [Practical-UVM-Step-By-Step](https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step)/152 | This is the main repository for all the examples for the book Practical UVM |
| 178 | 26 | 0 | 3 months ago | [Systolic-array-implementation-in-RTL-for-TPU](https://github.com/abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU)/153 | IC implementation of Systolic Array for TPU |
| 177 | 79 | 3 | 8 years ago | [FPGA_Based_CNN](https://github.com/mtmd/FPGA_Based_CNN)/154 | FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform. |
| 176 | 22 | 13 | 2 days ago | [vicii-kawari](https://github.com/randyrossi/vicii-kawari)/155 | Commodore 64 VIC-II 6567/6569 Replacement Project |
| 176 | 23 | 79 | a month ago | [synlig](https://github.com/chipsalliance/synlig)/156 | SystemVerilog synthesis tool |
| 175 | 26 | 3 | 3 years ago | [CNN-Accelerator-VLSI](https://github.com/lirui-shanghaitech/CNN-Accelerator-VLSI)/157 | Convolutional accelerator kernel, target ASIC & FPGA |
| 173 | 35 | 4 | 2 years ago | [FPGA-peripherals](https://github.com/FPGAwars/FPGA-peripherals)/158 | :seedling: :snowflake: Collection of open-source peripherals in Verilog |
| 173 | 37 | 1 | 5 months ago | [benchmarks](https://github.com/lsils/benchmarks)/159 | EPFL logic synthesis benchmarks |
| 173 | 37 | 0 | 1 year, 9 months ago | [2021_Spring_NCTU_ICLAB](https://github.com/mirkat1206/2021_Spring_NCTU_ICLAB)/160 | NCTU 2021 Spring Integrated Circuit Design Laboratory |
| 172 | 8 | 88 | 3 days ago | [filament](https://github.com/cucapra/filament)/161 | Fearless hardware design |
| 171 | 28 | 0 | 8 years ago | [archexp](https://github.com/zhanghai/archexp)/162 | æµ™æ±Ÿå¤§å­¦è®¡ç®—æœºä½“ç³»ç»“æ„è¯¾ç¨‹å®éªŒ |
| 171 | 52 | 10 | 5 years ago | [ODIN](https://github.com/ChFrenkel/ODIN)/163 | ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation. |
| 170 | 35 | 6 | a month ago | [iob-cache](https://github.com/IObundle/iob-cache)/164 | Verilog Configurable Cache |
| 170 | 22 | 5 | 13 days ago | [breaks](https://github.com/emu-russia/breaks)/165 | Nintendo Entertainment System (NES) / Famicom / Famiclones chip reversing |
| 170 | 26 | 9 | 7 months ago | [icesugar-pro](https://github.com/wuxx/icesugar-pro)/166 | iCESugar series FPGA dev board |
| 170 | 61 | 1 | 7 years ago | [clacc](https://github.com/taoyilee/clacc)/167 | Deep Learning Accelerator (Convolution Neural Networks) |
| 170 | 15 | 0 | 8 months ago | [Caster](https://github.com/Modos-Labs/Caster)/168 | Open-source electrophoretics display controller. Mirror of https://gitlab.com/zephray/caster |
| 167 | 54 | 1 | 12 years ago | [fft-dit-fpga](https://github.com/benreynwar/fft-dit-fpga)/169 | Verilog module for calculation of FFT. |
| 167 | 23 | 0 | 3 years ago | [Fuxi](https://github.com/MaxXSoft/Fuxi)/170 | Fuxi (ä¼ç¾²) is a 32-bit pipelined RISC-V processor written in Chisel3. |
| 167 | 44 | 1 | 5 years ago | [R8051](https://github.com/risclite/R8051)/171 |  8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core. |
| 165 | 21 | 0 | 3 months ago | [riscv-steel](https://github.com/riscv-steel/riscv-steel)/172 | RISC-V 32-bit microcontroller developed in Verilog |
| 165 | 40 | 4 | 6 months ago | [Toooba](https://github.com/bluespec/Toooba)/173 | RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT |
| 164 | 14 | 18 | 10 hours ago | [SiliconRE](https://github.com/furrtek/SiliconRE)/174 | Traces, schematics, and general infos about custom chips reverse-engineered from silicon |
| 164 | 64 | 67 | 10 months ago | [fomu-workshop](https://github.com/im-tomu/fomu-workshop)/175 | Support files for participating in a Fomu workshop |
| 163 | 53 | 3 | 10 months ago | [cnn_hardware_acclerator_for_fpga](https://github.com/sumanth-kalluri/cnn_hardware_acclerator_for_fpga)/176 | This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Networks on FPGAs |
| 163 | 71 | 1 | 9 years ago | [or1200](https://github.com/openrisc/or1200)/177 | OpenRISC 1200 implementation |
| 162 | 38 | 1 | 2 years ago | [introduction-to-fpga](https://github.com/ShawnHymel/introduction-to-fpga)/178 | None |
| 161 | 11 | 0 | 10 months ago | [usb_cdc](https://github.com/ulixxe/usb_cdc)/179 | Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs |
| 160 | 28 | 1 | 4 years ago | [lpc_sniffer_tpm](https://github.com/denandz/lpc_sniffer_tpm)/180 | A low pin count sniffer for ICEStick - targeting TPM chips |
| 159 | 19 | 1 | 6 months ago | [vgasim](https://github.com/ZipCPU/vgasim)/181 | A Video display simulator |
| 159 | 34 | 1 | 1 year, 4 months ago | [FPGA-DDR-SDRAM](https://github.com/WangXuan95/FPGA-DDR-SDRAM)/182 | An FPGA-based DDR1 controller. åŸºäºFPGAçš„DDR1æ§åˆ¶å™¨ï¼Œä¸ºä½ç«¯FPGAåµŒå…¥å¼ç³»ç»Ÿæä¾›å»‰ä»·ã€å¤§å®¹é‡çš„å­˜å‚¨ã€‚ |
| 157 | 14 | 4 | 3 years ago | [icestation-32](https://github.com/dan-rodrigues/icestation-32)/183 | Compact FPGA game console |
| 156 | 27 | 0 | 1 year, 4 months ago | [FPGA-FixedPoint](https://github.com/WangXuan95/FPGA-FixedPoint)/184 | Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline version. ä¸€ä¸ªVerilogå®šç‚¹æ•°åº“ï¼Œæä¾›ç®—æœ¯è¿ç®—ã€ä¸æµ®ç‚¹æ•°çš„äº’ç›¸è½¬æ¢ï¼ŒåŒ…å«å•å‘¨æœŸå’Œæµæ°´çº¿ä¸¤ç§å®ç°ã€‚ |
| 156 | 56 | 6 | 1 year, 8 months ago | [vsdflow](https://github.com/kunalg123/vsdflow)/185 | VSDFLOW  is  an  automated  solution  to  programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW  is  completely  build  using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW takes control, RTL is synthesized (using Yosys). The synthesized netlist is given to PNR tool (Qflow) and finally Sign-off is done with STA tool (using Opentimer). The output of the flow is GDSII layout and performance & area metrics of your design. VSDFLOW also provide hooks at all stages for users working at different levels of design flow. It is tested for 30k instance count design like ARM Cortex-M0, and can be further tested for multi-million instance count using hierarchical or glue logic. |
| 156 | 35 | 4 | 4 years ago | [freepdk-45nm](https://github.com/mflowgen/freepdk-45nm)/186 | ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen |
| 156 | 39 | 3 | 1 year, 11 months ago | [iceGDROM](https://github.com/zeldin/iceGDROM)/187 | An FPGA based GDROM emulator for the Sega Dreamcast |
| 156 | 25 | 3 | a month ago | [cpu11](https://github.com/1801BM1/cpu11)/188 | Revengineered ancient PDP-11 CPUs, originals and clones |
| 155 | 85 | 5 | 7 years ago | [Hardware-CNN](https://github.com/alan4186/Hardware-CNN)/189 | A convolutional neural network implemented in hardware (verilog) |
| 154 | 22 | 7 | 3 years ago | [DreamcastHDMI](https://github.com/chriz2600/DreamcastHDMI)/190 | Dreamcast HDMI |
| 153 | 22 | 0 | 6 years ago | [vm80a](https://github.com/1801BM1/vm80a)/191 | i8080 precise replica in Verilog, based on reverse engineering of real die |
| 153 | 31 | 4 | 2 years ago | [MobileNet-in-FPGA](https://github.com/ZFTurbo/MobileNet-in-FPGA)/192 | Generator of verilog description for FPGA MobileNet implementation |
| 153 | 77 | 6 | 22 days ago | [NeoGeo_MiSTer](https://github.com/MiSTer-devel/NeoGeo_MiSTer)/193 | NeoGeo for MiSTer |
| 151 | 7 | 0 | 3 months ago | [turbo9](https://github.com/turbo9team/turbo9)/194 | Turbo9 - Pipelined 6809 Microprocessor IP |
| 151 | 34 | 2 | 5 years ago | [MIPS-pipeline-processor](https://github.com/mhyousefi/MIPS-pipeline-processor)/195 | A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding |
| 149 | 32 | 7 | 2 years ago | [OpenSERDES](https://github.com/SparcLab/OpenSERDES)/196 | Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology. |
| 149 | 56 | 2 | 10 months ago | [cdbus](https://github.com/dukelec/cdbus)/197 | CDBUS (Controller Distributed Bus) Protocol and IP Core |
| 149 | 41 | 0 | 10 years ago | [milkymist](https://github.com/m-labs/milkymist)/198 | SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU |
| 148 | 38 | 1 | 6 years ago | [mriscv](https://github.com/onchipuis/mriscv)/199 | A 32-bit Microcontroller featuring a RISC-V core |
| 147 | 58 | 74 | a day ago | [Minimig-AGA_MiSTer](https://github.com/MiSTer-devel/Minimig-AGA_MiSTer)/200 | None |
| 146 | 11 | 3 | 1 year, 6 months ago | [tekno-kizil](https://github.com/KASIRGA-KIZIL/tekno-kizil)/201 | KASIRGA - KIZIL TakÄ±mÄ± Teknofest 2023 Ã‡ip TasarÄ±mÄ± - KIZIL Ä°ÅŸlemci Projesi |
| 144 | 36 | 0 | 6 months ago | [CNN-On-FPGA](https://github.com/MasLiang/CNN-On-FPGA)/202 | FPGA |
| 143 | 39 | 2 | 3 years ago | [icebreaker-verilog-examples](https://github.com/icebreaker-fpga/icebreaker-verilog-examples)/203 | This repository contains small example designs that can be used with the open source icestorm flow. |
| 143 | 76 | 5 | 10 years ago | [DSLogic-hdl](https://github.com/DreamSourceLab/DSLogic-hdl)/204 | An open source FPGA design for DSLogic |
| 142 | 12 | 8 | a day ago | [umi](https://github.com/zeroasiccorp/umi)/205 | Universal Memory Interface (UMI) |
| 142 | 37 | 1 | 1 year, 11 days ago | [dspfilters](https://github.com/ZipCPU/dspfilters)/206 | A collection of demonstration digital filters |
| 142 | 41 | 12 | 4 days ago | [corescore](https://github.com/olofk/corescore)/207 | CoreScore |
| 141 | 35 | 0 | 10 years ago | [cpu](https://github.com/ejrh/cpu)/208 | A very primitive but hopefully self-educational CPU in Verilog |
| 141 | 11 | 3 | 10 months ago | [Transformer-Accelerator-Based-on-FPGA](https://github.com/Buck008/Transformer-Accelerator-Based-on-FPGA)/209 | You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size of the systolic array can be changed, now it is 16X16.  |
| 141 | 23 | 0 | 5 years ago | [tiny-tpu](https://github.com/cameronshinn/tiny-tpu)/210 | Small-scale Tensor Processing Unit built on an FPGA |
| 140 | 21 | 3 | 4 years ago | [panologic-g2](https://github.com/tomverbeure/panologic-g2)/211 | Pano Logic G2 Reverse Engineering Project |
| 140 | 21 | 4 | 1 year, 10 months ago | [OpenCGRA](https://github.com/pnnl/OpenCGRA)/212 | OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs. |
| 139 | 42 | 2 | 6 years ago | [8-bits-RISC-CPU-Verilog](https://github.com/liuqdev/8-bits-RISC-CPU-Verilog)/213 | Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. åŸºäºæœ‰é™çŠ¶æ€æœºçš„8ä½RISCï¼ˆç²¾ç®€æŒ‡ä»¤é›†ï¼‰CPUï¼ˆä¸­å¤®å¤„ç†å™¨ï¼‰ç®€å•ç»“æ„å’ŒVerilogå®ç°ã€‚ |
| 139 | 45 | 1 | 4 years ago | [SM3_core](https://github.com/ljgibbslf/SM3_core)/214 | None |
| 139 | 38 | 4 | 8 months ago | [apple-one](https://github.com/alangarf/apple-one)/215 | An attempt at a small Verilog implementation of the original Apple 1 on an FPGA |
| 138 | 25 | 1 | 2 years ago | [a2o](https://github.com/openpower-cores/a2o)/216 | None |
| 138 | 27 | 24 | 4 months ago | [simbricks](https://github.com/simbricks/simbricks)/217 | Main Repository for the SimBricks Modular Full-System Simulation Framework. |
| 138 | 83 | 0 | 6 years ago | [FPGA-CNN](https://github.com/diaoenmao/FPGA-CNN)/218 | FPGA implementation of Cellular Neural Network (CNN) |
| 138 | 33 | 32 | 1 year, 22 days ago | [DFFRAM](https://github.com/AUCOHL/DFFRAM)/219 | Standard Cell Library based Memory Compiler using FF/Latch cells |
| 137 | 67 | 3 | 7 months ago | [opene902](https://github.com/XUANTIE-RV/opene902)/220 | OpenXuantie - OpenE902 Core |
| 137 | 23 | 5 | 2 months ago | [ice-chips-verilog](https://github.com/TimRudy/ice-chips-verilog)/221 | IceChips is a library of all common discrete logic devices in Verilog |
| 137 | 27 | 4 | 7 months ago | [fpga-ml-accelerator](https://github.com/thedatabusdotio/fpga-ml-accelerator)/222 | This repository hosts the code for an FPGA based accelerator for convolutional neural networks  |
| 137 | 68 | 5 | 7 months ago | [opene906](https://github.com/XUANTIE-RV/opene906)/223 | OpenXuantie - OpenE906 Core |
| 136 | 39 | 2 | 17 days ago | [PCILEECH-DMA-FW-Guide-2.0](https://github.com/JPShag/PCILEECH-DMA-FW-Guide-2.0)/224 | The last Pcileech DMA CFW guide you will ever need. |
| 135 | 27 | 1 | 1 year, 9 months ago | [cnn_accelerator](https://github.com/XueTianyu24/cnn_accelerator)/225 | ã€å…¥é—¨é¡¹ç›®ã€‘åŸºäºPYNQ-Z2å®ç°æ‰‹å†™æ•°å­—è¯†åˆ«å·ç§¯ç¥ç»ç½‘ç»œç¡¬ä»¶åŠ é€Ÿå™¨ |
| 135 | 38 | 8 | 4 years ago | [tinyfpga_bx_usbserial](https://github.com/davidthings/tinyfpga_bx_usbserial)/226 | USB Serial on the TinyFPGA BX |
| 134 | 62 | 1 | 6 years ago | [ethernet_10ge_mac_SV_UVM_tb](https://github.com/andres-mancera/ethernet_10ge_mac_SV_UVM_tb)/227 | SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core |
| 134 | 9 | 0 | 3 years ago | [riskow](https://github.com/racerxdl/riskow)/228 | Learning how to make a RISC-V  |
| 134 | 28 | 12 | 1 year, 10 months ago | [SOFA](https://github.com/lnis-uofu/SOFA)/229 | SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA |
| 134 | 27 | 0 | 1 year, 4 months ago | [FPGA-UART](https://github.com/WangXuan95/FPGA-UART)/230 | This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. æœ¬é¡¹ç›®åŒ…å«3ä¸ªç‹¬ç«‹æ¨¡å—ï¼šUARTæ¥æ”¶å™¨ã€UARTå‘é€å™¨ã€UARTè½¬AXI4äº¤äº’å¼è°ƒè¯•å™¨ã€‚ |
| 134 | 136 | 25 | 3 years ago | [caravel_mpw-one](https://github.com/efabless/caravel_mpw-one)/231 | Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space. |
| 134 | 16 | 0 | 1 year, 11 months ago | [OpenSpike](https://github.com/sfmth/OpenSpike)/232 | Fully opensource spiking neural network accelerator |
| 133 | 22 | 3 | 8 years ago | [FPU](https://github.com/danshanley/FPU)/233 | IEEE 754 floating point unit in Verilog |
| 133 | 45 | 0 | 11 years ago | [uart](https://github.com/jamieiles/uart)/234 | Verilog UART |
| 132 | 10 | 1 | 2 months ago | [FPGA-CNN-accelerator-based-on-systolic-array](https://github.com/GuoningHuang/FPGA-CNN-accelerator-based-on-systolic-array)/235 | 2023é›†åˆ›èµ›å›½äºŒã€‚åŸºäºè„‰åŠ¨é˜µåˆ—å†™çš„ä¸€ä¸ªç®€å•çš„å·ç§¯å±‚åŠ é€Ÿå™¨ï¼Œæ”¯æŒyolov3-tinyçš„ç¬¬ä¸€å±‚å·ç§¯å±‚è®¡ç®—ï¼Œå¯æ ¹æ®FPGAç«¯DSPèµ„æºçµæ´»è°ƒæ•´è„‰åŠ¨é˜µåˆ—çš„ç»“æ„ä»¥å®ç°ä¸åŒçš„è®¡ç®—æ•ˆç‡ã€‚ |
| 132 | 35 | 0 | 4 months ago | [aib-phy-hardware](https://github.com/chipsalliance/aib-phy-hardware)/236 | Advanced Interface Bus (AIB) die-to-die hardware open source |
| 132 | 26 | 1 | 4 years ago | [Image-Classification-using-CNN-on-FPGA](https://github.com/padhi499/Image-Classification-using-CNN-on-FPGA)/237 | Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN. |
| 130 | 27 | 1 | 1 year, 5 months ago | [SoftMC](https://github.com/CMU-SAFARI/SoftMC)/238 | SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. The design, the interface, and its capabilities and limitations are discussed in our HPCA 2017 paper: "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies" <https://people.inf.ethz.ch/omutlu/pub/softMC_hpca17.pdf> |
| 129 | 28 | 4 | 3 years ago | [icebreaker-workshop](https://github.com/icebreaker-fpga/icebreaker-workshop)/239 | iCEBreaker Workshop |
| 128 | 67 | 0 | 9 years ago | [IPCORE](https://github.com/aquaxis/IPCORE)/240 | None |
| 128 | 33 | 3 | 2 years ago | [Basic-SIMD-Processor-Verilog-Tutorial](https://github.com/zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial)/241 | Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first clock cycle will be used to load values into the registers. The second will be for performing the operations. 6-bit opcodes are used to select the functions. The instruction code, including the opcode, will be 18-bit. |
| 128 | 17 | 2 | 3 years ago | [openlogicbit](https://github.com/ultraembedded/openlogicbit)/242 | Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers. |
| 127 | 63 | 53 | 1 year, 11 months ago | [Genesis_MiSTer](https://github.com/MiSTer-devel/Genesis_MiSTer)/243 | Sega Genesis for MiSTer |
| 126 | 33 | 0 | 5 years ago | [mips32-cpu](https://github.com/Trinkle23897/mips32-cpu)/244 | å¥‹æˆ˜ä¸€å­¦æœŸï¼Œé€ å°è®¡ç®—æœºï¼ˆç¼–è¯‘å‡ºçš„bitæ–‡ä»¶åœ¨releaseä¸­ï¼Œå¯ä»¥ç›´æ¥é£Ÿç”¨ï¼‰ |
| 126 | 35 | 1 | 7 years ago | [ECE1373_2016_hft_on_fpga](https://github.com/mustafabbas/ECE1373_2016_hft_on_fpga)/245 | High Frequency Trading using Vivado HLS |
| 125 | 31 | 5 | 5 years ago | [Reindeer](https://github.com/PulseRain/Reindeer)/246 | PulseRain Reindeer - RISCV RV32I[M] Soft CPU |
| 124 | 36 | 1 | 10 years ago | [verilog_fixed_point_math_library](https://github.com/freecores/verilog_fixed_point_math_library)/247 | Fixed Point Math Library for Verilog |
| 124 | 78 | 14 | 6 years ago | [orpsoc-cores](https://github.com/openrisc/orpsoc-cores)/248 | Core description files for FuseSoC |
| 124 | 6 | 19 | 2 years ago | [openFPGA-Genesis](https://github.com/opengateware/openFPGA-Genesis)/249 | FPGA implementation of Sega Genesis for Analogue Pocket. |
| 124 | 24 | 0 | 4 years ago | [openarty](https://github.com/ZipCPU/openarty)/250 | An Open Source configuration of the Arty platform |
| 124 | 24 | 3 | 20 days ago | [jt12](https://github.com/jotego/jt12)/251 | FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10) |
| 123 | 26 | 9 | 8 days ago | [riscv-formal](https://github.com/YosysHQ/riscv-formal)/252 | RISC-V Formal Verification Framework |
| 122 | 34 | 2 | 1 year, 3 months ago | [UltimateCart](https://github.com/robinhedwards/UltimateCart)/253 | SD-card multicart for Atari 8-bit computers |
| 122 | 27 | 2 | 5 years ago | [RISC-V-CPU](https://github.com/jasonlin316/RISC-V-CPU)/254 | A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology. |
| 122 | 20 | 1 | 9 years ago | [oldland-cpu](https://github.com/jamieiles/oldland-cpu)/255 | Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools |
| 122 | 20 | 0 | 7 months ago | [UltraMIPS_NSCSCC](https://github.com/SocialistDalao/UltraMIPS_NSCSCC)/256 | UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral. |
| 121 | 15 | 0 | 9 years ago | [cpus-caddr](https://github.com/lisper/cpus-caddr)/257 | FPGA based MIT CADR lisp machine - rewritten in modern verilog - boots and runs |
| 121 | 36 | 8 | 4 years ago | [i3c-slave-design](https://github.com/NXP/i3c-slave-design)/258 | MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices. |
| 121 | 79 | 0 | 2 months ago | [phoeniX](https://github.com/phoeniX-Digital-Design/phoeniX)/259 | RISC-V Embedded Processor for Approximate Computing |
| 120 | 28 | 1 | 1 year, 4 months ago | [fpga-tidbits](https://github.com/maltanar/fpga-tidbits)/260 | Chisel components for FPGA projects |
| 120 | 16 | 0 | 1 year, 8 months ago | [Butterfly_Acc](https://github.com/SamsungLabs/Butterfly_Acc)/261 | The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware and Algorithm Co-design" |
| 120 | 6 | 0 | 1 year, 6 months ago | [RaspberryPiAtomicNixieClock](https://github.com/will127534/RaspberryPiAtomicNixieClock)/262 | None |
| 120 | 20 | 6 | 5 months ago | [OpenABC](https://github.com/NYU-MLDA/OpenABC)/263 | OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph level prediction problems in chip design. |
| 120 | 46 | 10 | 5 years ago | [Tang_FPGA_Examples](https://github.com/Lichee-Pi/Tang_FPGA_Examples)/264 | LicheeTang FPGA Examples |
| 120 | 14 | 1 | 4 years ago | [MIPS-Processor](https://github.com/neelkshah/MIPS-Processor)/265 | 5-stage pipelined 32-bit MIPS microprocessor in Verilog |
| 119 | 48 | 7 | 2 years ago | [SD-card-controller](https://github.com/mczerski/SD-card-controller)/266 | WISHBONE SD Card Controller IP Core |
| 119 | 22 | 0 | 3 years ago | [FPGA_Book_Experiments](https://github.com/AngeloJacobo/FPGA_Book_Experiments)/267 | My completed projects from "FPGA Prototyping by Verilog Examples"  book by Pong P. Chu |
| 120 | 28 | 3 | 1 year, 2 months ago | [FPGA_QPSK-modem](https://github.com/lauchinyuan/FPGA_QPSK-modem)/268 | A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA |
| 119 | 40 | 4 | 8 months ago | [Haasoscope](https://github.com/drandyhaas/Haasoscope)/269 | Docs, design, firmware, and software for the Haasoscope |
| 118 | 23 | 0 | 1 year, 3 days ago | [FPGA-MPEG2-encoder](https://github.com/WangXuan95/FPGA-MPEG2-encoder)/270 | An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). åŸºäºFPGAçš„MPEG2è§†é¢‘ç¼–ç å™¨ï¼Œå¯å®ç°è§†é¢‘å‹ç¼©ã€‚ |
| 118 | 22 | 1 | 2 years ago | [agc_simulation](https://github.com/virtualagc/agc_simulation)/271 | Verilog simulation files for a replica of the Apollo Guidance Computer |
| 118 | 24 | 1 | 1 year, 3 days ago | [FPGA-NFC](https://github.com/WangXuan95/FPGA-NFC)/272 | An FPGA-based NFC (RFID) reader with a simple circuit rather than RFID chips. ç”¨FPGA+åˆ†ç«‹å™¨ä»¶ç”µè·¯æ­å»ºä¸€ä¸ªNFC(RFID)è¯»å¡å™¨ï¼Œä¸éœ€è¦ä¸“é—¨çš„RFIDèŠ¯ç‰‡ã€‚ |
| 118 | 57 | 42 | 9 months ago | [C64_MiSTer](https://github.com/MiSTer-devel/C64_MiSTer)/273 | None |
| 118 | 45 | 0 | 7 months ago | [Digital-Design](https://github.com/FPGADude/Digital-Design)/274 | Verilog HDL files |
| 117 | 46 | 6 | 2 years ago | [bch_verilog](https://github.com/russdill/bch_verilog)/275 | Verilog based BCH encoder/decoder |
| 117 | 19 | 6 | 7 months ago | [usb_hid_host](https://github.com/nand2mario/usb_hid_host)/276 | A compact USB HID host FPGA core supporting keyboards, mice and gamepads. |
| 116 | 15 | 0 | 8 years ago | [PonyLink](https://github.com/cliffordwolf/PonyLink)/277 | A single-wire bi-directional chip-to-chip interface for FPGAs |
| 116 | 49 | 1 | 3 years ago | [ivtest](https://github.com/steveicarus/ivtest)/278 | Regression test suite for Icarus Verilog. (OBSOLETE) |
| 116 | 23 | 3 | 3 years ago | [uart](https://github.com/ben-marshall/uart)/279 | A simple implementation of a UART modem in Verilog. |
| 115 | 10 | 1 | 4 years ago | [antikernel](https://github.com/azonenberg/antikernel)/280 | The Antikernel operating system project |
| 115 | 7 | 0 | 9 months ago | [tiny-asic-1_58bit-matrix-mul](https://github.com/rejunity/tiny-asic-1_58bit-matrix-mul)/281 | Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit |
| 115 | 27 | 1 | 3 years ago | [FPGA-Build](https://github.com/AugustinJose1221/FPGA-Build)/282 | A novel architectural design for stitching video streams in real-time on an FPGA.  |
| 115 | 34 | 2 | 3 years ago | [ARM_AMBA_Design](https://github.com/lucky-wfw/ARM_AMBA_Design)/283 | Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit. |
| 114 | 41 | 0 | 9 years ago | [Verilog-caches](https://github.com/airin711/Verilog-caches)/284 | Various caches written in Verilog-HDL |
| 114 | 21 | 0 | 2 years ago | [enxor-logic-analyzer](https://github.com/lekgolo167/enxor-logic-analyzer)/285 | FPGA Logic Analyzer and GUI |
| 114 | 16 | 0 | 1 year, 8 months ago | [core-template](https://github.com/open-fpga/core-template)/286 | A template for getting started with FPGA core development |
| 113 | 35 | 0 | 5 years ago | [NaiveMIPS-HDL](https://github.com/z4yx/NaiveMIPS-HDL)/287 | NaÃ¯ve MIPS32 SoC implementation |
| 113 | 8 | 11 | 22 days ago | [NanoMig](https://github.com/harbaum/NanoMig)/288 | Amiga Minimig ported to the Tang Nano 20k FPGA |
| 112 | 4 | 1 | 2 years ago | [PDP-1](https://github.com/spacemen3/PDP-1)/289 | None |
| 112 | 14 | 0 | 1 year, 4 days ago | [srgh-matrix-trinity](https://github.com/kooscode/srgh-matrix-trinity)/290 | XBOX 360 advanced glitching - Reverse Engineered using a logic analyzer. |
| 111 | 14 | 13 | 1 year, 8 months ago | [circuitgraph](https://github.com/circuitgraph/circuitgraph)/291 | Tools for working with circuits as graphs in python |
| 110 | 55 | 0 | 5 years ago | [FPGA_DOCS](https://github.com/Edragon/FPGA_DOCS)/292 | None |
| 109 | 17 | 7 | 2 years ago | [rj32](https://github.com/rj45/rj32)/293 | A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA. |
| 109 | 29 | 3 | 5 years ago | [riscv_soc](https://github.com/ultraembedded/riscv_soc)/294 | Basic RISC-V Test SoC |
| 108 | 47 | 8 | 20 days ago | [Gameboy_MiSTer](https://github.com/MiSTer-devel/Gameboy_MiSTer)/295 | Gameboy for MiSTer |
| 108 | 12 | 83 | 2 days ago | [garnet](https://github.com/StanfordAHA/garnet)/296 | Next generation CGRA generator |
| 108 | 20 | 0 | 6 years ago | [riscv](https://github.com/ataradov/riscv)/297 | Verilog implementation of a RISC-V core |
| 107 | 1 | 6 | 3 days ago | [rdpiano](https://github.com/giulioz/rdpiano)/298 | ğŸ¹ Low-level emulator for SA-synthesis pianos plugin |
| 106 | 2 | 12 | 1 year, 10 months ago | [pixel-wrangler](https://github.com/osresearch/pixel-wrangler)/299 | HDMI to whatever adapter |
| 106 | 25 | 50 | 9 months ago | [tapasco](https://github.com/esa-tu-darmstadt/tapasco)/300 | The Task Parallel System Composer (TaPaSCo) |
| 106 | 23 | 3 | 5 years ago | [Verilog-Projects](https://github.com/nxbyte/Verilog-Projects)/301 | This repository contains source code for past labs and projects involving FPGA and Verilog based designs |
| 106 | 26 | 0 | 1 year, 1 month ago | [100-Days-of-RTL](https://github.com/Ummidichandrika/100-Days-of-RTL)/302 | None |
| 106 | 21 | 5 | 9 years ago | [NeoGeoHDMI](https://github.com/charcole/NeoGeoHDMI)/303 | Verilog project that takes the digital video and audio from a Neo Geo MVS before going through the DACs and outputs the signals over HDMI |
| 106 | 23 | 1 | 1 year, 4 months ago | [FPGA-SDfake](https://github.com/WangXuan95/FPGA-SDfake)/304 | Imitate SDcard using FPGAs. ä½¿ç”¨FPGAæ¨¡æ‹Ÿä¼ªè£…SDå¡ã€‚ |
| 105 | 33 | 0 | 13 years ago | [dma_axi](https://github.com/freecores/dma_axi)/305 | AXI DMA 32 / 64 bits |
| 105 | 27 | 1 | 12 years ago | [Multiplier16X16](https://github.com/wuzeyou/Multiplier16X16)/306 | Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder |
| 105 | 36 | 8 | 5 years ago | [mipsfpga-plus](https://github.com/MIPSfpga/mipsfpga-plus)/307 | MIPSfpga+ allows loading programs via UART and has a switchable clock |
| 105 | 21 | 7 | 1 year, 9 months ago | [ice40_examples](https://github.com/nesl/ice40_examples)/308 | Public examples of ICE40 HX8K examples using Icestorm |
| 104 | 30 | 1 | 7 years ago | [kamikaze](https://github.com/rgwan/kamikaze)/309 | Light-weight RISC-V RV32IMC microcontroller core. |
| 104 | 23 | 0 | 1 year, 4 months ago | [FPGA-Gzip-compressor](https://github.com/WangXuan95/FPGA-Gzip-compressor)/310 | An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). åŸºäºFPGAçš„GZIPå‹ç¼©å™¨ã€‚è¾“å…¥åŸå§‹æ•°æ®ï¼Œè¾“å‡ºæ ‡å‡†çš„GZIPæ ¼å¼ï¼Œå³å¸¸è§çš„ .gz / .tar.gz æ–‡ä»¶çš„æ ¼å¼ã€‚ |
| 103 | 16 | 2 | 6 years ago | [iCE40](https://github.com/mcmayer/iCE40)/311 | Lattice iCE40 FPGA experiments - Work in progress |
| 102 | 33 | 0 | 21 years ago | [8051](https://github.com/freecores/8051)/312 | 8051 core |
| 102 | 23 | 4 | 4 years ago | [basic-ecp5-pcb](https://github.com/mattvenn/basic-ecp5-pcb)/313 | Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs |
| 102 | 26 | 0 | 10 years ago | [lm32](https://github.com/m-labs/lm32)/314 | LatticeMico32 soft processor |
| 102 | 42 | 23 | 2 years ago | [LSOracle](https://github.com/lnis-uofu/LSOracle)/315 | IDEA project source files  |
| 101 | 48 | 5 | 5 years ago | [verilog-cam](https://github.com/alexforencich/verilog-cam)/316 | Verilog Content Addressable Memory Module |
| 101 | 64 | 2 | 3 years ago | [LimeSDR-USB_GW](https://github.com/myriadrf/LimeSDR-USB_GW)/317 | Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board |
| 101 | 17 | 0 | 2 years ago | [Verilog-Design-Examples](https://github.com/snbk001/Verilog-Design-Examples)/318 | Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversion, Up down counter, Clock Divider, PIPO, n bit universal shift register, 4 bit LFSR, Single port RAM, Dual port RAM, Synchronous FIFO, Asynchronous FIFO, 8x8 Sequential Multiplier |
| 100 | 16 | 5 | 2 years ago | [colorlight-led-cube](https://github.com/lucysrausch/colorlight-led-cube)/319 | 64x64 LED Cube based on the Colorlight 5a-75B LED driver board. |
| 100 | 38 | 2 | 6 years ago | [zynq-axis](https://github.com/bmartini/zynq-axis)/320 | Hardware, Linux Driver and Library for the Zynq AXI DMA interface  |
| 100 | 11 | 58 | 6 years ago | [spatial-lang](https://github.com/stanford-ppl/spatial-lang)/321 | Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language" |
| 100 | 12 | 1 | 4 months ago | [ICLab-2023](https://github.com/hankshyu/ICLab-2023)/322 | Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab) |
| 100 | 26 | 0 | 1 year, 11 days ago | [dpll](https://github.com/ZipCPU/dpll)/323 | A collection of phase locked loop (PLL) related projects |
| 99 | 10 | 0 | 4 years ago | [CNN-Accelerator-Implementation-based-on-Eyerissv2](https://github.com/arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2)/324 | None |
| 99 | 28 | 2 | 6 years ago | [ARM-LEGv8](https://github.com/nxbyte/ARM-LEGv8)/325 | Verilog Implementation of an ARM LEGv8 CPU |
| 98 | 40 | 0 | 1 year, 9 months ago | [stx_cookbook](https://github.com/thomasrussellmurphy/stx_cookbook)/326 | Altera Advanced Synthesis Cookbook 11.0 |
| 98 | 9 | 2 | 10 months ago | [PipelineC-Graphics](https://github.com/JulianKemmerer/PipelineC-Graphics)/327 | Graphics demos |
| 97 | 28 | 0 | 4 years ago | [SIGMA](https://github.com/georgia-tech-synergy-lab/SIGMA)/328 | RTL implementation of Flex-DPE. |
| 97 | 11 | 1 | 5 years ago | [ay-3-8910_reverse_engineered](https://github.com/lvd2/ay-3-8910_reverse_engineered)/329 | The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register dump files into .flac soundtrack. |
| 96 | 9 | 2 | 3 years ago | [vt52-fpga](https://github.com/AndresNavarro82/vt52-fpga)/330 | None |
| 96 | 33 | 2 | 30 days ago | [Processor-UVM-Verification](https://github.com/gupta409/Processor-UVM-Verification)/331 | System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment |
| 96 | 91 | 3 | 3 hours ago | [basics-graphics-music](https://github.com/yuri-panchul/basics-graphics-music)/332 | FPGA exercise for beginners |
| 95 | 32 | 3 | 11 years ago | [Xilinx-Serial-Miner](https://github.com/teknohog/Xilinx-Serial-Miner)/333 | Bitcoin miner for Xilinx FPGAs |
| 95 | 15 | 1 | 4 years ago | [screen-pong](https://github.com/juanmard/screen-pong)/334 | Pong game in a FPGA. |
| 95 | 26 | 0 | 5 years ago | [TPU-Tensor-Processing-Unit](https://github.com/leo47007/TPU-Tensor-Processing-Unit)/335 | IC implementation of TPU |
| 95 | 11 | 3 | 8 years ago | [fpgaboy](https://github.com/trun/fpgaboy)/336 | Implementation Nintendo's GameBoy console on an FPGA |
| 95 | 11 | 0 | 1 year, 11 months ago | [iCE40linux](https://github.com/smunaut/iCE40linux)/337 | Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker |
| 95 | 15 | 0 | 5 years ago | [BUAA_CO](https://github.com/aptx1231/BUAA_CO)/338 | 2017çº§åŒ—èˆªè®¡ç®—æœºå­¦é™¢è®¡ç®—æœºç»„æˆåŸç†è¯¾ç¨‹è®¾è®¡(MIPS CPU) |
| 94 | 18 | 5 | 4 years ago | [verilog-uart](https://github.com/hell03end/verilog-uart)/339 | Simple 8-bit UART realization on Verilog HDL. |
| 94 | 13 | 2 | 7 years ago | [lpc_sniffer](https://github.com/lynxis/lpc_sniffer)/340 | a low pin count sniffer for icestick |
| 94 | 28 | 1 | 3 years ago | [computer-organization-lab](https://github.com/Jed-Z/computer-organization-lab)/341 | ä¸­å±±å¤§å­¦è®¡ç®—æœºç»„æˆåŸç†å®éªŒ (2018 ç§‹)ï¼šç”¨ Verilog è®¾è®¡å¹¶å®ç°çš„ç®€æ˜“å•å‘¨æœŸå’Œå¤šå‘¨æœŸ CPU |
| 94 | 35 | 0 | 6 years ago | [PASC](https://github.com/jbush001/PASC)/342 | Parallel Array of Simple Cores. Multicore processor. |
| 95 | 13 | 0 | 2 years ago | [rt](https://github.com/tomverbeure/rt)/343 | A Full Hardware Real-Time Ray-Tracer |
| 93 | 22 | 1 | 6 years ago | [FPGA-Accelerator-for-AES-LeNet-VGG16](https://github.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16)/344 | FPGA/AES/LeNet/VGG16 |
| 93 | 9 | 1 | a month ago | [universal_NPU-CNN_accelerator](https://github.com/thousrm/universal_NPU-CNN_accelerator)/345 | hardware design of universal NPU(CNN accelerator)  for various convolution neural network |
| 93 | 28 | 0 | 2 months ago | [drec-fpga-intro](https://github.com/viktor-prutyanov/drec-fpga-intro)/346 | ĞœĞ°Ñ‚ĞµÑ€Ğ¸Ğ°Ğ»Ñ‹ Ğ´Ğ»Ñ ĞºÑƒÑ€ÑĞ¾Ğ² "Ğ’Ğ²ĞµĞ´ĞµĞ½Ğ¸Ğµ Ğ² Ğ¿Ñ€Ğ¾ĞµĞºÑ‚Ğ¸Ñ€Ğ¾Ğ²Ğ°Ğ½Ğ¸Ğµ Ğ½Ğ° ÑĞ·Ñ‹ĞºĞµ Verilog" (2024+), "Ğ’Ğ²ĞµĞ´ĞµĞ½Ğ¸Ğµ Ğ² FPGA Ğ¸ Verilog" (2018-2019) |
| 92 | 18 | 0 | 5 years ago | [r22sdf](https://github.com/nanamake/r22sdf)/347 | Pipeline FFT Implementation in Verilog HDL |
| 92 | 10 | 8 | 2 years ago | [xcrypto](https://github.com/scarv/xcrypto)/348 | XCrypto: a cryptographic ISE for RISC-V |
| 92 | 7 | 2 | 1 year, 3 months ago | [GottaGoFastRAM](https://github.com/LIV2/GottaGoFastRAM)/349 | 8MB Autoconfig FastRAM for Amiga 500/1000/2000/CDTV |
| 91 | 8 | 1 | 13 years ago | [Homotopy](https://github.com/andrejbauer/Homotopy)/350 | Homotopy theory in Coq. |
| 91 | 35 | 0 | 6 years ago | [VidorFPGA](https://github.com/vidor-libraries/VidorFPGA)/351 | repository for Vidor FPGA IP blocks and projects |
| 91 | 14 | 0 | 7 years ago | [FPGA-TX](https://github.com/dawsonjon/FPGA-TX)/352 | FPGA based transmitter |
| 91 | 21 | 1 | 4 years ago | [mc6809](https://github.com/cavnex/mc6809)/353 | Cycle-Accurate MC6809/E implementation, Verilog |
| 90 | 39 | 9 | 4 years ago | [c5soc_opencl](https://github.com/thinkoco/c5soc_opencl)/354 | DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel and so on. |
| 90 | 38 | 1 | 3 years ago | [cdpga](https://github.com/dukelec/cdpga)/355 | FPGA core boards / evaluation boards based on CDCTL hardware |
| 90 | 12 | 0 | 3 years ago | [NeoGeoFPGA-sim](https://github.com/neogeodev/NeoGeoFPGA-sim)/356 | Simulation only cartridge NeoGeo hardware definition |
| 89 | 18 | 1 | 1 year, 4 months ago | [FPGA-PNG-decoder](https://github.com/WangXuan95/FPGA-PNG-decoder)/357 | An FPGA-based PNG image decoder, which can extract original pixels from PNG files. åŸºäºFPGAçš„PNGå›¾åƒè§£ç å™¨ï¼Œå¯ä»¥ä»PNGæ–‡ä»¶ä¸­è§£ç å‡ºåŸå§‹åƒç´ ã€‚ |
| 89 | 16 | 1 | 2 years ago | [CPU](https://github.com/qing-2/CPU)/358 | å•å‘¨æœŸ 8æŒ‡ä»¤ MIPS32CPU |
| 89 | 20 | 1 | 2 years ago | [AES-Verilog](https://github.com/michaelehab/AES-Verilog)/359 | Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL |
| 89 | 30 | 0 | 1 year, 1 month ago | [CNN_for_SLR](https://github.com/ilaydayaman/CNN_for_SLR)/360 | A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA. |
| 88 | 25 | 0 | 1 year, 2 months ago | [HDLGen](https://github.com/WilsonChen003/HDLGen)/361 | HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work &  improve effiency with a few embedded functions, with ZERO learning-curve |
| 87 | 32 | 1 | 3 months ago | [pcileech-wifi-v2](https://github.com/dom0ng/pcileech-wifi-v2)/362 | pcileech-fpga with wireless card emulation (D-Link DWA-556 Xtreme N PCIe Desktop Adapter) |
| 86 | 27 | 3 | 3 years ago | [verilog-math](https://github.com/dawsonjon/verilog-math)/363 | Mathematical Functions in Verilog |
| 86 | 35 | 11 | 3 years ago | [Parser-Verilog](https://github.com/OpenTimer/Parser-Verilog)/364 | A Standalone Structural Verilog Parser |
| 86 | 37 | 3 | 11 years ago | [cordic](https://github.com/cebarnes/cordic)/365 | An implementation of the CORDIC algorithm in Verilog. |
| 86 | 16 | 0 | 5 years ago | [MARLANN](https://github.com/SymbioticEDA/MARLANN)/366 | Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks |
| 86 | 39 | 0 | 5 months ago | [NandFlashController](https://github.com/cjhonlyone/NandFlashController)/367 | AXI Interface Nand Flash Controller (Sync mode) |
| 86 | 45 | 3 | 12 years ago | [Icarus](https://github.com/ngzhang/Icarus)/368 | DUAL Spartan6 Development Platform |
| 86 | 28 | 2 | 5 years ago | [daisho](https://github.com/enjoy-digital/daisho)/369 | Test of the USB3 IP Core from Daisho on a Xilinx device |
| 85 | 40 | 2 | 8 years ago | [h.265_encoder](https://github.com/Bearzeng/h.265_encoder)/370 | None |
| 85 | 25 | 2 | 4 years ago | [RISC-V-Processor](https://github.com/ash-olakangal/RISC-V-Processor)/371 | Verilog implementation of multi-stage 32-bit RISC-V processor |
| 85 | 24 | 2 | 6 years ago | [ARM7](https://github.com/chsasank/ARM7)/372 | Implemetation of pipelined ARM7TDMI processor in Verilog |
| 85 | 12 | 2 | 4 years ago | [INT_FP_MAC](https://github.com/erihsu/INT_FP_MAC)/373 | INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed. |
| 84 | 31 | 0 | 4 years ago | [DSP-RTL-Lib](https://github.com/ahmedshahein/DSP-RTL-Lib)/374 | RTL Verilog library for various DSP modules |
| 84 | 25 | 2 | 1 year, 4 months ago | [Examples](https://github.com/HDLForBeginners/Examples)/375 | None |
| 84 | 6 | 20 | 1 year, 11 days ago | [Analogue-Amiga](https://github.com/Mazamars312/Analogue-Amiga)/376 | Analogue-Amiga |
| 84 | 20 | 0 | 7 months ago | [Zhulong-RISCV-CPU](https://github.com/peilin-chen/Zhulong-RISCV-CPU)/377 | CPU Design Based on RISCV ISA |
| 84 | 19 | 0 | 6 years ago | [hyperram](https://github.com/blackmesalabs/hyperram)/378 | Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC |
| 84 | 13 | 6 | a day ago | [naja](https://github.com/najaeda/naja)/379 | Structural Netlist API (and more) for EDA post synthesis flow development |
| 83 | 22 | 15 | 7 years ago | [c65gs](https://github.com/gardners/c65gs)/380 | FPGA-based C64 Accelerator / C65 like computer |
| 83 | 18 | 1 | 1 year, 2 months ago | [airisc_core_complex](https://github.com/Fraunhofer-IMS/airisc_core_complex)/381 | Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors. |
| 82 | 28 | 0 | 1 year, 4 months ago | [Solutions-to-HDLbits-Verilog-sets](https://github.com/jerrylioon/Solutions-to-HDLbits-Verilog-sets)/382 | Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).  |
| 82 | 32 | 1 | 7 years ago | [fpga_design](https://github.com/Frogwells/fpga_design)/383 | è¿™æ˜¯æˆ‘æ‰€å¼€å‘çš„ä¸¤ä¸ªé¡¹ç›®ï¼ŒåŒ…æ‹¬ov5640-ddr3-usb2.0é«˜é€Ÿå›¾åƒé‡‡é›†ç³»ç»Ÿä»¥åŠNOIP1SN1300A-ddr3-sdhcé«˜é€Ÿåœ°è¡¨å›¾åƒé‡‡é›†åŠå­˜å‚¨ç³»ç»Ÿ |
| 82 | 19 | 2 | 1 year, 4 months ago | [FPGA-SDcard-Reader-SPI](https://github.com/WangXuan95/FPGA-SDcard-Reader-SPI)/384 | An FPGA-based SD-card reader via SPI bus, which can read files from FAT16 or FAT32 formatted SD-cards. åŸºäºFPGAçš„SDå¡è¯»å–å™¨(é€šè¿‡SPIæ€»çº¿)ï¼Œå¯ä»¥ä»FAT16æˆ–FAT32æ ¼å¼çš„SDå¡ä¸­è¯»å–æ–‡ä»¶ã€‚ |
| 82 | 21 | 0 | 7 years ago | [Computer-Architecture-Task-2](https://github.com/lmxyy/Computer-Architecture-Task-2)/385 | Riscv32 CPU Project |
| 82 | 42 | 8 | 7 years ago | [nysa-sata](https://github.com/CospanDesign/nysa-sata)/386 | None |
| 82 | 15 | 1 | 6 years ago | [toygpu](https://github.com/matt-kimball/toygpu)/387 | A simple GPU on a TinyFPGA BX |
| 82 | 31 | 0 | 6 years ago | [mnist_fpga](https://github.com/papcjy/mnist_fpga)/388 | using xilinx xc6slx45 to implement mnist net |
| 82 | 19 | 0 | 5 years ago | [core_audio](https://github.com/ultraembedded/core_audio)/389 | Audio controller (I2S, SPDIF, DAC) |
| 81 | 11 | 0 | 1 year, 2 months ago | [FAN_ATPG](https://github.com/NTU-LaDS-II/FAN_ATPG)/390 | FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool |
| 81 | 17 | 1 | 1 year, 4 months ago | [FPGA-RMII-SMII](https://github.com/WangXuan95/FPGA-RMII-SMII)/391 | An FPGA-based MII to RMII & SMII converter to connect 100M ethernet PHY chip such as LAN8720 or KSZ8041TLI-S. åŸºäºFPGAçš„MIIè½¬RMIIå’ŒMIIè½¬SMIIï¼Œç”¨æ¥è¿æ¥LAN8720ã€KSZ8041TLI-Sç­‰ç™¾å…†ä»¥å¤ªç½‘PHYèŠ¯ç‰‡ã€‚ |
| 81 | 5 | 0 | 2 years ago | [fromthetransistor](https://github.com/techmexdev/fromthetransistor)/392 | Let's get it |
| 81 | 58 | 8 | a month ago | [Template_MiSTer](https://github.com/MiSTer-devel/Template_MiSTer)/393 | Template with latest framework for MiSTer |
| 81 | 12 | 1 | 3 years ago | [OpenAmiga500FastRamExpansion](https://github.com/SukkoPera/OpenAmiga500FastRamExpansion)/394 | 4/8 MB Fast RAM Expansion for the Commodore Amiga 500 |
| 80 | 47 | 83 | 1 year, 6 days ago | [yosys-f4pga-plugins](https://github.com/chipsalliance/yosys-f4pga-plugins)/395 | Plugins for Yosys developed as part of the F4PGA project. |
| 80 | 18 | 2 | 2 years ago | [difuzz-rtl](https://github.com/compsec-snu/difuzz-rtl)/396 | None |
| 81 | 7 | 0 | 1 year, 22 days ago | [FPGA-Video-Capture](https://github.com/flytt-away/FPGA-Video-Capture)/397 | 2023é›†åˆ›èµ›ç´«å…‰åŒåˆ›æ¯ä¸€ç­‰å¥–é¡¹ç›® |
| 80 | 14 | 0 | 1 year, 4 months ago | [UniPlug-FPGA](https://github.com/WangXuan95/UniPlug-FPGA)/398 | ä¸€ä¸ªFPGAæ ¸å¿ƒæ¿è®¾è®¡ï¼Œä½“ç§¯å°ã€ä½æˆæœ¬ã€æ˜“ç”¨ã€æ‰©å±•æ€§å¼ºã€‚ |
| 80 | 17 | 3 | 3 years ago | [up5k](https://github.com/osresearch/up5k)/399 | Upduino v2 with the ice40 up5k FPGA demos |
| 80 | 8 | 3 | 1 year, 10 months ago | [tang-nano-9K](https://github.com/hi631/tang-nano-9K)/400 | None |
| 80 | 20 | 15 | 6 months ago | [Arcade-Cave_MiSTer](https://github.com/MiSTer-devel/Arcade-Cave_MiSTer)/401 | MiSTer arcade core for Cave 68K arcade classics. |
| 79 | 18 | 0 | 2 years ago | [ReckOn](https://github.com/ChFrenkel/ReckOn)/402 | ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation. |
| 79 | 34 | 2 | 5 years ago | [ethmac](https://github.com/freecores/ethmac)/403 | Ethernet MAC 10/100 Mbps |
| 79 | 11 | 0 | 4 years ago | [sdram-controller](https://github.com/hdl-util/sdram-controller)/404 | Generic FPGA SDRAM controller, originally made for AS4C4M16SA |
| 79 | 12 | 2 | 5 years ago | [Riscy-SoC](https://github.com/AleksandarKostovic/Riscy-SoC)/405 | Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog |
| 79 | 14 | 1 | 5 months ago | [ventus-gpgpu-verilog](https://github.com/THU-DSP-LAB/ventus-gpgpu-verilog)/406 | GPGPU supporting RISCV-V, developed with verilog HDL |
| 79 | 38 | 0 | 7 years ago | [H264](https://github.com/aiminickwong/H264)/407 | H264è§†é¢‘è§£ç verilogå®ç° |
| 79 | 20 | 2 | 2 months ago | [sta_basics_course](https://github.com/brabect1/sta_basics_course)/408 | Introductory course into static timing analysis (STA). |
| 79 | 24 | 2 | 4 years ago | [qspiflash](https://github.com/ZipCPU/qspiflash)/409 | A set of Wishbone Controlled SPI Flash Controllers |
| 78 | 34 | 0 | a month ago | [ysyxSoC](https://github.com/OSCPU/ysyxSoC)/410 | None |
| 78 | 9 | 2 | 21 days ago | [OpenNoC](https://github.com/RV-BOSC/OpenNoC)/411 | None |
| 78 | 12 | 0 | 4 years ago | [core_dvi_framebuffer](https://github.com/ultraembedded/core_dvi_framebuffer)/412 | Minimal DVI / HDMI Framebuffer |
| 78 | 20 | 7 | 4 years ago | [icestick-lpc-tpm-sniffer](https://github.com/SySS-Research/icestick-lpc-tpm-sniffer)/413 | FPGA-based LPC bus sniffing tool for Lattice iCEstick Evaluation Kit |
| 78 | 11 | 0 | 1 year, 4 months ago | [FPGA-LZMA-compressor](https://github.com/WangXuan95/FPGA-LZMA-compressor)/414 | An FPGA-based LZMA compressor for generic data compression. åŸºäºFPGAçš„LZMAå‹ç¼©å™¨ï¼Œç”¨äºé€šç”¨æ•°æ®å‹ç¼©ã€‚ |
| 77 | 5 | 0 | 1 year, 1 month ago | [RISC-V](https://github.com/AngeloJacobo/RISC-V)/415 | Design implementation of the RV32I Core in Verilog HDL with Zicsr extension |
| 77 | 19 | 2 | 11 months ago | [sha3](https://github.com/ucb-bar/sha3)/416 | None |
| 77 | 29 | 0 | 5 years ago | [Floating-Point-ALU-in-Verilog](https://github.com/nishthaparashar/Floating-Point-ALU-in-Verilog)/417 | 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations. |
| 77 | 35 | 9 | 8 months ago | [Atalanta](https://github.com/hsluoyz/Atalanta)/418 | Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University. |
| 77 | 32 | 3 | 4 years ago | [ARM9-compatible-soft-CPU-core](https://github.com/risclite/ARM9-compatible-soft-CPU-core)/419 | This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz.  It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file.  This IP core is very compact. It is one .v file and has only less 1800 lines. |
| 77 | 16 | 3 | 2 months ago | [RTLLM](https://github.com/hkust-zhiyao/RTLLM)/420 |  An open-source benchmark for generating design RTL with natural  language |
| 77 | 37 | 0 | 6 years ago | [Examples-in-book-write-your-own-cpu](https://github.com/Z-Y00/Examples-in-book-write-your-own-cpu)/421 | ã€Šè‡ªå·±åŠ¨æ‰‹å†™CPUã€‹ä¸€ä¹¦é™„å¸¦çš„æ–‡ä»¶   |
| 76 | 14 | 3 | 12 years ago | [ao68000](https://github.com/alfikpl/ao68000)/422 | The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor. |
| 76 | 15 | 2 | 3 years ago | [core_usb_cdc](https://github.com/ultraembedded/core_usb_cdc)/423 | Basic USB-CDC device core (Verilog) |
| 76 | 16 | 0 | 1 year, 11 days ago | [sdr](https://github.com/ZipCPU/sdr)/424 | A basic Soft(Gate)ware Defined Radio architecture |
| 76 | 4 | 1 | 1 year, 6 months ago | [xenowing](https://github.com/xenowing/xenowing)/425 | "What comes next? Super Mario 128? Actually, that's what I want to do." |
| 75 | 8 | 16 | 3 years ago | [hrm-cpu](https://github.com/adumont/hrm-cpu)/426 | Human Resource Machine - CPU Design #HRM |
| 75 | 25 | 1 | 7 years ago | [polyphase_filter_prj](https://github.com/HeLiangHIT/polyphase_filter_prj)/427 | å“ˆå·¥å¤§è½¯ä»¶æ— çº¿ç”µè¯¾è®¾ï¼šå¤šç›¸æ»¤æ³¢å™¨çš„åŸç†ã€å®ç°åŠå…¶åº”ç”¨ï¼Œä»é‡‡æ ·ç‡å˜æ¢ã€å¤šç›¸æ»¤æ³¢å™¨ç»“æ„åˆ°ä¿¡é“åŒ–æ”¶å‘æœºåº”ç”¨éƒ½æœ‰matlabä»‹ç»å’ŒFPGAä»¿çœŸç»“æœï¼Œå«ç­”è¾©PPTã€å­¦ä¹ ç¬”è®°å’Œä¸ªäººæ€»ç»“ã€‚ |
| 75 | 21 | 1 | 3 years ago | [My-Digital-IC-Library](https://github.com/Daniel-GGB/My-Digital-IC-Library)/428 | æˆ‘çš„æ•°å­—ICå‚åº“ï¼šVerilog HDL; System Vreilog; UVM; ModelSim; Quartus II; |
| 74 | 6 | 0 | 1 year, 17 days ago | [wbscope](https://github.com/ZipCPU/wbscope)/429 | A wishbone controlled scope for FPGA's |
| 74 | 33 | 1 | 2 years ago | [jpegencode](https://github.com/freecores/jpegencode)/430 | JPEG Encoder Verilog |
| 74 | 25 | 0 | 2 months ago | [MIPS](https://github.com/valar1234/MIPS)/431 | A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache. |
| 73 | 7 | 0 | 3 years ago | [systolic-array](https://github.com/Dazhuzhu-github/systolic-array)/432 | verilogå®ç°TPUä¸­çš„è„‰åŠ¨é˜µåˆ—è®¡ç®—å·ç§¯çš„module |
| 73 | 16 | 1 | 4 years ago | [fpga-sdft](https://github.com/mattvenn/fpga-sdft)/433 | sliding DFT for FPGA, targetting Lattice ICE40 1k |
| 73 | 23 | 1 | a month ago | [Raptor](https://github.com/os-fpga/Raptor)/434 | Raptor end-to-end FPGA Compiler and GUI |
| 73 | 16 | 2 | 5 years ago | [Speech256](https://github.com/trcwm/Speech256)/435 | An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10. |
| 73 | 11 | 3 | 1 year, 6 months ago | [yolov5-fpga-hardware-acceleration](https://github.com/bunny965/yolov5-fpga-hardware-acceleration)/436 | ç½‘ç»œè®­ç»ƒã€å›¾åƒé¢„å¤„ç†ä»¥åŠéƒ¨åˆ†hendåŠŸèƒ½æ˜¯åŸºäºpcç«¯å®ç°çš„ï¼Œåªæœ‰ä¸»å¹²ç½‘ç»œéƒ¨ç½²åœ¨fpgaä¸Šï¼Œç‰‡ä¸Šèµ„æºæ— æ³•æ”¯æŒæ•´ä¸ªç½‘ç»œæ‰€éœ€èµ„æºï¼Œå»ºè®®æ·»åŠ å¤–éƒ¨å­˜å‚¨åŠDDR |
| 72 | 17 | 0 | 4 years ago | [polyphony](https://github.com/Kenji-Ishimaru/polyphony)/437 | 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware. |
| 72 | 5 | 0 | a month ago | [ethernet](https://github.com/Forty-Bot/ethernet)/438 | WIP 100BASE-TX PHY |
| 72 | 15 | 0 | 4 years ago | [trng](https://github.com/secworks/trng)/439 | True Random Number Generator core implemented in Verilog. |
| 72 | 32 | 0 | 12 years ago | [DDR2_Controller](https://github.com/adibis/DDR2_Controller)/440 | DDR2 memory controller written in Verilog |
| 72 | 21 | 0 | 4 years ago | [XilinxUnisimLibrary](https://github.com/Xilinx/XilinxUnisimLibrary)/441 | Xilinx Unisim Library in Verilog |
| 72 | 19 | 3 | 12 years ago | [ORGFXSoC](https://github.com/maidenone/ORGFXSoC)/442 | An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU) |
| 72 | 24 | 0 | 5 years ago | [RISC-V-32I](https://github.com/Lyncien/RISC-V-32I)/443 | ä½“ç³»ç»“æ„è¯¾ç¨‹å®éªŒï¼šRISC-V 32I æµæ°´çº¿ CPUï¼Œå®ç°37æ¡æŒ‡ä»¤ï¼Œè½¬å‘ï¼Œå†’é™©æ£€æµ‹ï¼ŒCacheï¼Œåˆ†æ”¯é¢„æµ‹å™¨ |
| 72 | 16 | 1 | 9 months ago | [High-Frequency-Trading-FPGA-System](https://github.com/muditbhargava66/High-Frequency-Trading-FPGA-System)/444 | The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, order matching engine, custom IP core, and risk management module for accelerated and reliable trade execution. |
| 72 | 11 | 1 | 9 months ago | [panologic](https://github.com/tomverbeure/panologic)/445 | PanoLogic Zero Client G1 reverse engineering info |
| 71 | 38 | 32 | 9 months ago | [MegaCD_MiSTer](https://github.com/MiSTer-devel/MegaCD_MiSTer)/446 | Mega CD for MiSTer |
| 71 | 39 | 0 | 5 years ago | [Ethernet-design-verilog](https://github.com/maxs-well/Ethernet-design-verilog)/447 | Gigabit Ethernet UDP communication driver |
| 71 | 21 | 2 | 6 years ago | [NoC-Verilog](https://github.com/bakhshalipour/NoC-Verilog)/448 | A verilog implementation for Network-on-Chip |
| 71 | 15 | 1 | 1 year, 10 months ago | [verilog-65C02-microcode](https://github.com/Arlet/verilog-65C02-microcode)/449 | 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface |
| 71 | 31 | 1 | 7 years ago | [TOE](https://github.com/hpb-project/TOE)/450 | TCP Offload Engine  |
| 70 | 22 | 2 | 14 years ago | [round_robin_arbiter](https://github.com/freecores/round_robin_arbiter)/451 | round robin arbiter |
| 70 | 43 | 1 | 3 years ago | [risc-v-core](https://github.com/shivanishah269/risc-v-core)/452 | This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve Hoover |
| 70 | 20 | 0 | 3 days ago | [HaasoscopePro](https://github.com/drandyhaas/HaasoscopePro)/453 | Affordable 2 GHz 3.2 GS/s 12 bit open-source open-hardware expandable USB oscilloscope |
| 70 | 31 | 0 | 10 years ago | [Open-Source-Network-on-Chip-Router-RTL](https://github.com/anan-cn/Open-Source-Network-on-Chip-Router-RTL)/454 | None |
| 69 | 42 | 4 | 7 years ago | [digital-servo](https://github.com/nist-ionstorage/digital-servo)/455 | NIST digital servo: an FPGA based fast digital feedback controller |
| 70 | 14 | 0 | 5 years ago | [fpga-gpu](https://github.com/evantandersen/fpga-gpu)/456 | A basic GPU for altera FPGAs |
| 69 | 13 | 4 | 5 months ago | [skybox](https://github.com/vortexgpgpu/skybox)/457 | Vortex Graphics |
| 69 | 5 | 1 | 4 years ago | [gameboy-fpga-cartridge](https://github.com/ghidraninja/gameboy-fpga-cartridge)/458 | None |
| 68 | 10 | 2 | 8 years ago | [Frix](https://github.com/archlabo/Frix)/459 | IBM PC Compatible SoC for a commercially available FPGA board |
| 68 | 6 | 0 | 2 years ago | [Fpga-accelerator-demos](https://github.com/YutongChenVictor/Fpga-accelerator-demos)/460 | some interesting demos for starters |
| 68 | 20 | 0 | 4 years ago | [picorv32_Xilinx](https://github.com/cjhonlyone/picorv32_Xilinx)/461 | A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz  |
| 68 | 19 | 1 | 11 months ago | [Bluster](https://github.com/LIV2/Bluster)/462 | CPLD Replacement for A2000 Buster |
| 68 | 22 | 1 | 2 years ago | [Delta-sigma-ADC-verilog](https://github.com/Elrori/Delta-sigma-ADC-verilog)/463 | Delta-sigma ADC,PDM audio FPGA Implementation |
| 68 | 9 | 5 | 2 years ago | [psram-tang-nano-9k](https://github.com/zf3/psram-tang-nano-9k)/464 | An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA |
| 67 | 14 | 0 | 1 year, 3 months ago | [License-Plate-Recognition-FPGA](https://github.com/jjejdhhd/License-Plate-Recognition-FPGA)/465 | åŸºäºFPGAè¿›è¡Œè½¦ç‰Œè¯†åˆ« |
| 67 | 5 | 1 | 5 years ago | [flickerfixer](https://github.com/niklasekstrom/flickerfixer)/466 | An open source flicker fixer for Amiga 500/2000 |
| 67 | 17 | 1 | 2 years ago | [aib-phy-hardware](https://github.com/intel/aib-phy-hardware)/467 | None |
| 67 | 19 | 0 | 8 years ago | [FPGA_Ultrasound](https://github.com/waynezv/FPGA_Ultrasound)/468 |  CMU 18545 FPGA project -- Multi-channel ultrasound data acquisition and beamforming system. |
| 67 | 45 | 6 | 8 months ago | [oc-accel](https://github.com/OpenCAPI/oc-accel)/469 | OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology |
| 67 | 17 | 0 | 2 years ago | [fpga-md5-cracker](https://github.com/John-Leitch/fpga-md5-cracker)/470 | A 64-stage pipelined MD5 implementation written in verliog.  Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per second. |
| 67 | 2 | 2 | 2 years ago | [openfpga-pong](https://github.com/agg23/openfpga-pong)/471 | FPGA Pong implementation, specifically for the Analogue Pocket |
| 67 | 15 | 0 | 4 years ago | [first-fpga-pcb](https://github.com/mattvenn/first-fpga-pcb)/472 | FPGA dev board based on Lattice iCE40 8k |
| 67 | 21 | 3 | 3 years ago | [mipi-demo](https://github.com/hdl-util/mipi-demo)/473 | MIPI CSI-2 + MIPI CCS Demo |
| 66 | 28 | 0 | 6 months ago | [pcileech-multimedia](https://github.com/ekknod/pcileech-multimedia)/474 | spartan6 blackmagic |
| 66 | 6 | 0 | 4 months ago | [IKAOPM](https://github.com/ika-musume/IKAOPM)/475 | A BSD-licensed YM2151 cycle-accurate Verilog core based on the die shot from siliconpr0n |
| 66 | 47 | 0 | 7 years ago | [sata3_host_controller](https://github.com/CoreyChen922/sata3_host_controller)/476 | It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface. |
| 66 | 17 | 3 | 5 years ago | [buffets](https://github.com/cwfletcher/buffets)/477 | Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration. |
| 66 | 26 | 1 | 5 years ago | [Open_RegModel](https://github.com/zhajio1988/Open_RegModel)/478 | :hatched_chick:Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL. |
| 66 | 16 | 0 | 5 years ago | [PACoGen](https://github.com/manish-kj/PACoGen)/479 | PACoGen: Posit Arithmetic Core Generator |
| 66 | 40 | 37 | 8 years ago | [minimig-mist](https://github.com/rkrajnc/minimig-mist)/480 | Minimig for the MiST board |
| 65 | 11 | 0 | 7 years ago | [mips-cpu](https://github.com/sxtyzhangzk/mips-cpu)/481 | A MIPS CPU implemented in Verilog |
| 65 | 6 | 4 | 3 years ago | [parametric-ntt](https://github.com/acmert/parametric-ntt)/482 | Parametric NTT/INTT Hardware Generator |
| 65 | 12 | 0 | 3 years ago | [Introduction-to-Computer-Architecture-Exercises](https://github.com/cebarobot/Introduction-to-Computer-Architecture-Exercises)/483 | è®¡ç®—æœºä½“ç³»ç»“æ„ 2020ç§‹å­£ UCAS ã€Šè®¡ç®—æœºä½“ç³»ç»“æ„åŸºç¡€ã€‹ç¬¬ 2 ç‰ˆè¯¾åä¹ é¢˜ |
| 65 | 6 | 9 | 2 years ago | [SF500](https://github.com/jbilander/SF500)/484 | Spitfire 500, A low-end 14 MHz Accelerator with IDE and 4/8 MB fast RAM for the Amiga 500. |
| 65 | 14 | 0 | 1 year, 5 months ago | [Fixed-Floating-Point-Adder-Multiplier](https://github.com/suoglu/Fixed-Floating-Point-Adder-Multiplier)/485 | 16-bit Adder Multiplier hardware on Digilent Basys 3 |
| 65 | 8 | 1 | 1 year, 5 months ago | [spam-1](https://github.com/Johnlon/spam-1)/486 | Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my research and learning. See also the Hackaday.IO project. https://hackaday.io/project/166922-spam-1-8-bit-cpu |
| 65 | 10 | 0 | 13 days ago | [Notes](https://github.com/redlightASl/Notes)/487 | None |
| 65 | 33 | 2 | 6 years ago | [OV7670-Verilog](https://github.com/westonb/OV7670-Verilog)/488 | Verilog modules required to get the OV7670 camera working |
| 64 | 8 | 1 | 3 years ago | [SQRL_quickstart](https://github.com/SMB784/SQRL_quickstart)/489 | Basic loadout for SQRL Acorn CLE 215/215+ board.  Blinks all LEDs, outputs square waves on all 12 GPIO outputs |
| 64 | 16 | 0 | 1 year, 4 months ago | [FPGA-SHA-Family](https://github.com/WangXuan95/FPGA-SHA-Family)/490 | Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. ä½¿ç”¨Verilogå®ç°çš„SHA1/SHA224/SHA256/SHA384/SHA512è®¡ç®—å™¨ã€‚ |
| 64 | 13 | 3 | 2 years ago | [cnnhwpe](https://github.com/chenhaoc/cnnhwpe)/491 | None |
| 64 | 41 | 1 | 4 years ago | [vsdstdcelldesign](https://github.com/nickson-jose/vsdstdcelldesign)/492 | This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedures on how to create a custom LEF file and plugging it into an openlane flow. |
| 64 | 12 | 0 | 1 year, 2 months ago | [fpga-odysseus](https://github.com/ulx3s/fpga-odysseus)/493 |  FPGA Odysseus with ULX3S |
| 64 | 21 | 0 | 7 years ago | [caribou](https://github.com/fpgasystems/caribou)/494 | Caribou: Distributed Smart Storage built with FPGAs |
| 63 | 10 | 8 | 4 years ago | [74xx-liberty](https://github.com/Ravenslofty/74xx-liberty)/495 | None |
| 63 | 10 | 2 | 2 years ago | [ddr3-controller](https://github.com/someone755/ddr3-controller)/496 | A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs |
| 63 | 18 | 0 | 11 months ago | [FourPhonon](https://github.com/FourPhonon/FourPhonon)/497 | An extension module to ShengBTE for computing four-phonon scattering rates and thermal conductivity |
| 63 | 12 | 0 | 1 year, 6 months ago | [100DaysofRTL](https://github.com/ekb0412/100DaysofRTL)/498 | "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado |
| 63 | 30 | 0 | 9 years ago | [AES-FPGA](https://github.com/mematrix/AES-FPGA)/499 | AESåŠ å¯†è§£å¯†ç®—æ³•çš„Verilogå®ç° |
| 63 | 46 | 0 | 13 days ago | [jtag_vpi](https://github.com/fjullien/jtag_vpi)/500 | TCP/IP controlled VPI JTAG Interface. |
| 63 | 16 | 0 | 6 years ago | [VexRiscvSoftcoreContest2018](https://github.com/SpinalHDL/VexRiscvSoftcoreContest2018)/501 | None |
| 62 | 2 | 0 | 2 years ago | [Quafu](https://github.com/gzzyyxh/Quafu)/502 | A small SoC with a pipeline 32-bit RISC-V CPU. |
| 62 | 26 | 0 | 4 years ago | [timetoexplore](https://github.com/WillGreen/timetoexplore)/503 | Source code to accompany https://timetoexplore.net |
| 62 | 52 | 2 | 12 days ago | [SparkRoad-V](https://github.com/verimake-team/SparkRoad-V)/504 | None |
| 62 | 11 | 4 | 1 year, 3 months ago | [VirtualTap](https://github.com/furrtek/VirtualTap)/505 | Mod kit for the Virtual Boy to make it output VGA or RGB video |
| 62 | 31 | 0 | 14 years ago | [sparc64soc](https://github.com/freecores/sparc64soc)/506 | OpenSPARC-based SoC |
| 62 | 40 | 3 | 7 years ago | [prog_fpgas](https://github.com/simonmonk/prog_fpgas)/507 | The repository for the Verilog code examples and ISE projects that accompany the book Programming FPGAs: Getting Started with Verilog. |
| 61 | 11 | 1 | 4 years ago | [core_soc](https://github.com/ultraembedded/core_soc)/508 | Basic Peripheral SoC (SPI, GPIO, Timer, UART) |
| 61 | 8 | 0 | 3 months ago | [DisplayPort](https://github.com/Parretto/DisplayPort)/509 | DisplayPort IP-core |
| 61 | 16 | 2 | 3 months ago | [no2bootloader](https://github.com/no2fpga/no2bootloader)/510 | USB DFU bootloader gateware / firmware for FPGAs |
| 61 | 12 | 13 | 2 years ago | [OpenHBMC](https://github.com/OVGN/OpenHBMC)/511 | Open-source high performance AXI4-based HyperRAM memory controller |
| 61 | 26 | 2 | 8 years ago | [nfmac10g](https://github.com/forconesi/nfmac10g)/512 | Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC |
| 60 | 17 | 0 | 6 years ago | [DIY_OpenMIPS](https://github.com/gundambox/DIY_OpenMIPS)/513 | å¯¦ä½œã€Šè‡ªå·±å‹•æ‰‹å¯«CPUã€‹æ›¸ä¸Šçš„ç¨‹å¼ç¢¼ |
| 60 | 13 | 0 | 6 years ago | [HyperBUS](https://github.com/gtjennings1/HyperBUS)/514 | A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs |
| 60 | 36 | 0 | 10 years ago | [FPGA_image_processing](https://github.com/suntodai/FPGA_image_processing)/515 | Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image |
| 60 | 26 | 0 | 8 years ago | [ee260_lab](https://github.com/sheldonucr/ee260_lab)/516 | EE 260 Winter 2017: Advanced VLSI Design |
| 60 | 4 | 0 | 4 days ago | [CDi_MiSTer](https://github.com/Slamy/CDi_MiSTer)/517 | A repo dedicated to create an FPGA implementation of the Philips CD-i |
| 60 | 10 | 3 | 4 months ago | [Learn_Bluespec_and_RISCV_Design](https://github.com/rsnikhil/Learn_Bluespec_and_RISCV_Design)/518 | Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s) |
| 60 | 17 | 0 | 3 years ago | [core_dbg_bridge](https://github.com/ultraembedded/core_dbg_bridge)/519 | UART -> AXI Bridge |
| 60 | 17 | 0 | 6 years ago | [Convolution-using-systolic-arrays](https://github.com/ac-optimus/Convolution-using-systolic-arrays)/520 | None |
| 60 | 22 | 7 | 15 days ago | [LiteX-CNC](https://github.com/Peter-van-Tol/LiteX-CNC)/521 | Generic CNC firmware and driver for FPGA cards which are supported by LiteX |
| 60 | 16 | 0 | 1 year, 4 months ago | [hardenedlinux_profiles](https://github.com/hardenedlinux/hardenedlinux_profiles)/522 | It contains hardenedlinux community documentation. |
| 60 | 16 | 0 | 5 years ago | [Verilog-Adders](https://github.com/mongrelgem/Verilog-Adders)/523 | Implementing Different Adder Structures in Verilog |
| 59 | 4 | 0 | 3 years ago | [TJ-FPGA_MP3](https://github.com/DinoMax00/TJ-FPGA_MP3)/524 | åŒæµå¤§å­¦æ•°å­—é€»è¾‘è¯¾ç¨‹æœŸæœ«å¤§ä½œä¸š |
| 59 | 10 | 2 | 4 years ago | [UART](https://github.com/twomonkeyclub/UART)/525 | ARMä¸­é€šè¿‡APBæ€»çº¿è¿æ¥çš„UARTæ¨¡å— |
| 59 | 14 | 1 | 1 year, 9 months ago | [FEC-Archive-Verilog](https://github.com/Lcrypto/FEC-Archive-Verilog)/526 | Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward Error Correction coders and decoders Hamming code, Golay code (24), 4-dimension 8-ary phase shift keying trellis coded modulation (TCM_4D_8PSK), BCH, CCSDS and recursive systematic convolutional (RSC) Turbo codes |
| 59 | 21 | 1 | 3 years ago | [opencpi](https://github.com/opencpi/opencpi)/527 | Open Component Portability Infrastructure |
| 59 | 11 | 1 | 3 years ago | [vga-clock](https://github.com/mattvenn/vga-clock)/528 | Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle. |
| 59 | 6 | 5 | 5 years ago | [HDL-deflate](https://github.com/tomtor/HDL-deflate)/529 | FPGA implementation of deflate (de)compress RFC 1950/1951 |
| 59 | 14 | 6 | 19 hours ago | [xschem_sky130](https://github.com/StefanSchippers/xschem_sky130)/530 | XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.  |
| 59 | 28 | 1 | 13 years ago | [tdc-core](https://github.com/m-labs/tdc-core)/531 | A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs |
| 59 | 12 | 0 | 3 years ago | [mpsoc_example](https://github.com/aignacio/mpsoc_example)/532 | None |
| 59 | 3 | 0 | 5 years ago | [soc](https://github.com/combinatorylogic/soc)/533 | An experimental System-on-Chip with a custom compiler toolchain. |
| 59 | 34 | 1 | 9 years ago | [mips32r1_xum](https://github.com/grantae/mips32r1_xum)/534 | A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old University of Utah XUM archive) |
| 58 | 23 | 6 | 1 year, 2 days ago | [pcie5_phy](https://github.com/mgtm98/pcie5_phy)/535 | PCIE 5.0 Graduation project (Verification Team) |
| 58 | 26 | 10 | 26 days ago | [TRS-IO](https://github.com/apuder/TRS-IO)/536 | None |
| 58 | 17 | 1 | 6 years ago | [openmsp430](https://github.com/olgirard/openmsp430)/537 | The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog. |
| 58 | 14 | 1 | 2 years ago | [spi_mem_programmer](https://github.com/sergachev/spi_mem_programmer)/538 | Small (Q)SPI flash memory programmer in Verilog |
| 58 | 40 | 0 | 2 years ago | [LimeSDR-Mini_GW](https://github.com/myriadrf/LimeSDR-Mini_GW)/539 | LimeSDR-Mini board FPGA project |
| 58 | 7 | 19 | 6 months ago | [clear](https://github.com/efabless/clear)/540 | None |
| 58 | 17 | 3 | 1 year, 11 months ago | [iceZ0mb1e](https://github.com/abnoname/iceZ0mb1e)/541 | FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC |
| 58 | 36 | 5 | 6 months ago | [GNSS_Firehose](https://github.com/pmonta/GNSS_Firehose)/542 | Wideband front-end digitizer for GPS, GLONASS, Galileo, BeiDou |
| 58 | 2 | 0 | 1 year, 8 months ago | [TJCS-SingleCircleCPU31](https://github.com/Misaka-N/TJCS-SingleCircleCPU31)/543 | åŒæµå¤§å­¦2021çº§è®¡ç®—æœºç§‘å­¦ä¸æŠ€æœ¯ç³» è®¡ç®—æœºç»„æˆä¸åŸç†å®éªŒ å•å‘¨æœŸ31æ¡æŒ‡ä»¤CPU |
| 58 | 3 | 0 | 2 years ago | [caravel_ft8_receiver](https://github.com/Radio-Stack/caravel_ft8_receiver)/544 | A fully-integrated FT8 protocol receiver on 130nm CMOS |
| 57 | 4 | 0 | 3 years ago | [FPGA_OV7670_Camera_Interface](https://github.com/AngeloJacobo/FPGA_OV7670_Camera_Interface)/545 | Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps |
| 57 | 11 | 0 | 4 years ago | [MIPS48PipelineCPU](https://github.com/ljlin/MIPS48PipelineCPU)/546 | 5 stage pipelined MIPS-32 processor |
| 57 | 40 | 1 | 5 years ago | [AlteraDE2Labs_Verilog](https://github.com/BenBergman/AlteraDE2Labs_Verilog)/547 | My solutions to Alteras example labs |
| 57 | 17 | 0 | 2 years ago | [SparrowRV](https://github.com/xiaowuzxc/SparrowRV)/548 | An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.  |
| 57 | 13 | 3 | 2 years ago | [cpc_ram_expansion](https://github.com/revaldinho/cpc_ram_expansion)/549 | A series of Amstrad CPC PCBs including a backplane, ROM and 512K and 1MByte RAM expansions. |
| 57 | 2 | 0 | a month ago | [Intel_FPGA_Board_98Y2610](https://github.com/circuitvalley/Intel_FPGA_Board_98Y2610)/550 | This Repo has Files related to reverse engineering of IBM 98Y2610 Intel Cyclone IV  |
| 57 | 34 | 0 | 9 years ago | [cortexm0ds](https://github.com/ForrestBlue/cortexm0ds)/551 | None |
| 57 | 2 | 13 | 2 years ago | [openfpga-arduboy](https://github.com/agg23/openfpga-arduboy)/552 | Arduboy for Analogue Pocket |
| 57 | 16 | 3 | a month ago | [jelly](https://github.com/ryuz/jelly)/553 | Original FPGA platform |
| 57 | 8 | 1 | 1 year, 6 months ago | [RISu064](https://github.com/zephray/RISu064)/554 | Dual-issue RV64IM processor for fun & learning |
| 57 | 8 | 1 | 4 years ago | [iua](https://github.com/smunaut/iua)/555 | ice40 USB Analyzer |
| 57 | 17 | 2 | 3 years ago | [Chisel-FFT-generator](https://github.com/IA-C-Lab-Fudan/Chisel-FFT-generator)/556 | FFT generator  using Chisel |
| 56 | 4 | 0 | 2 years ago | [Silixel](https://github.com/sylefeb/Silixel)/557 | Exploring gate level simulation |
| 56 | 21 | 6 | 3 years ago | [xfcp](https://github.com/alexforencich/xfcp)/558 | Extensible FPGA control platform |
| 56 | 20 | 0 | 4 years ago | [verilog-starter-tutorials](https://github.com/ashishrana160796/verilog-starter-tutorials)/559 | Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts. |
| 56 | 5 | 0 | 8 years ago | [21FX](https://github.com/defparam/21FX)/560 | A bootloader for the SNES console |
| 56 | 6 | 11 | 2 years ago | [snark-barker-mca](https://github.com/schlae/snark-barker-mca)/561 | A Sound Blaster compatible sound card for Micro Channel bus computers |
| 56 | 14 | 1 | 5 months ago | [FFT_ChipDesign](https://github.com/VenciFreeman/FFT_ChipDesign)/562 | A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project. |
| 56 | 0 | 0 | 3 years ago | [MIPS-Microsystems](https://github.com/SilenceX12138/MIPS-Microsystems)/563 | A computer system containing CPU, OS and Compiler under MIPS architecture. |
| 56 | 20 | 0 | 7 years ago | [robot-arm-v01](https://github.com/bikerglen/robot-arm-v01)/564 | None |
| 56 | 17 | 1 | 4 years ago | [LUTNet](https://github.com/awai54st/LUTNet)/565 | None |
| 56 | 12 | 0 | 7 months ago | [interpolation](https://github.com/ZipCPU/interpolation)/566 | Digital Interpolation Techniques Applied to Digital Signal Processing |
| 56 | 9 | 47 | 4 years ago | [rigel](https://github.com/jameshegarty/rigel)/567 | Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra. |
| 56 | 10 | 1 | 6 years ago | [BAR-Tender](https://github.com/defparam/BAR-Tender)/568 | An FPGA I/O Device which services physical memory reads/writes via UMDF2 driver |
| 56 | 11 | 1 | 1 year, 6 months ago | [HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine](https://github.com/jerry-D/HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine)/569 | HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx Kintex Ultra Plus brand FPGAs and embedded RISC-V as trainer. |
| 56 | 9 | 1 | 1 year, 2 months ago | [clockport_pi_interface](https://github.com/niklasekstrom/clockport_pi_interface)/570 | Amiga clock port to Raspberry Pi interface |
| 55 | 10 | 0 | 5 years ago | [up5k_basic](https://github.com/emeb/up5k_basic)/571 | A small 6502 system with MS BASIC in ROM |
| 55 | 6 | 0 | 3 years ago | [Computer-Organization-BUAA-2020](https://github.com/rfhits/Computer-Organization-BUAA-2020)/572 | åŒ—èˆª6ç³»COè¯¾ BUAA CO |
| 55 | 15 | 0 | 5 years ago | [fpga_image_processing](https://github.com/damdoy/fpga_image_processing)/573 | IP operations in verilog (simulation and implementation on ice40) |
| 55 | 25 | 0 | 7 years ago | [usb2_dev](https://github.com/www-asics-ws/usb2_dev)/574 | USB 2.0 Device IP Core |
| 55 | 12 | 1 | 3 years ago | [Cookabarra](https://github.com/shawn110285/Cookabarra)/575 | a training-target implementation of rv32im, designed to be simple and easy to understand |
| 55 | 21 | 1 | 4 years ago | [fifo](https://github.com/olofk/fifo)/576 | Generic FIFO implementation with optional FWFT |
| 55 | 12 | 1 | 5 months ago | [RISC-V](https://github.com/VenciFreeman/RISC-V)/577 | A simple RISC-V CPU written in Verilog. |
| 55 | 11 | 0 | 4 years ago | [usb2sniffer](https://github.com/ultraembedded/usb2sniffer)/578 | USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware) |
| 55 | 13 | 0 | 4 years ago | [challenges-2020](https://github.com/pwn2winctf/challenges-2020)/579 | Pwn2Win 2020 Challenges |
| 55 | 16 | 1 | 1 year, 10 months ago | [FPGA_NTP_SERVER](https://github.com/Netnod/FPGA_NTP_SERVER)/580 | A FPGA implementation of the NTP and NTS protocols |
| 55 | 13 | 0 | 5 years ago | [icestick-glitcher](https://github.com/SySS-Research/icestick-glitcher)/581 | Simple voltage glitcher implementation for the Lattice iCEstick Evaluation Kit |
| 54 | 12 | 0 | 12 years ago | [Pong](https://github.com/bogini/Pong)/582 | Pong game on an FPGA in Verilog. |
| 54 | 13 | 0 | 9 days ago | [Bedrock](https://github.com/BerkeleyLab/Bedrock)/583 | LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled   |
| 54 | 10 | 2 | 2 years ago | [DDR](https://github.com/buttercutter/DDR)/584 | A simple DDR3 memory controller |
| 54 | 18 | 0 | 8 months ago | [pcileech-multimedia-hd](https://github.com/dom0ng/pcileech-multimedia-hd)/585 | artix7 blackmagic |
| 54 | 16 | 1 | 5 years ago | [AD9361_TX_MSK](https://github.com/Grootzz/AD9361_TX_MSK)/586 | A project demonstrate how to config ad9361 to TX mode and how to transmit MSK |
| 54 | 3 | 0 | 6 years ago | [collection-iPxs](https://github.com/sergicuen/collection-iPxs)/587 | Icestudio Pixel Stream collection |
| 54 | 12 | 3 | 5 years ago | [Posit-HDL-Arithmetic](https://github.com/manish-kj/Posit-HDL-Arithmetic)/588 | Universal number Posit HDL Arithmetic Architecture generator |
| 54 | 15 | 1 | 5 years ago | [verilog-divider](https://github.com/risclite/verilog-divider)/589 | a super-simple pipelined verilog divider. flexible to define stages |
| 54 | 20 | 3 | 2 years ago | [wokwi-verilog-gds-test](https://github.com/mattvenn/wokwi-verilog-gds-test)/590 | None |
| 54 | 42 | 1 | 1 year, 4 months ago | [DDLM](https://github.com/RomeoMe5/DDLM)/591 | Ğ˜ÑÑ…Ğ¾Ğ´Ğ½Ñ‹Ğµ ĞºĞ¾Ğ´Ñ‹ Ğº Ğ³Ğ»Ğ°Ğ²Ğ°Ğ¼ ĞºĞ½Ğ¸Ğ³Ğ¸ "Ğ¦Ğ¸Ñ„Ñ€Ğ¾Ğ²Ğ¾Ğ¹ ÑĞ¸Ğ½Ñ‚ĞµĞ·: Ğ¿Ñ€Ğ°ĞºÑ‚Ğ¸Ñ‡ĞµÑĞºĞ¸Ğ¹ ĞºÑƒÑ€Ñ" (Ğ¿Ğ¾Ğ´ Ñ€ĞµĞ´. Ğ.Ğ®. Ğ Ğ¾Ğ¼Ğ°Ğ½Ğ¾Ğ²Ğ° Ğ¸ Ğ®.Ğ’. ĞŸĞ°Ğ½Ñ‡ÑƒĞ»Ğ°) |
| 54 | 17 | 2 | 3 years ago | [softmax](https://github.com/maomran/softmax)/592 | Verilog implementation of Softmax function |
| 54 | 13 | 1 | 3 years ago | [core_uriscv](https://github.com/ultraembedded/core_uriscv)/593 | Another tiny RISC-V implementation |
| 54 | 7 | 1 | 1 year, 7 months ago | [engine-V](https://github.com/micro-FPGA/engine-V)/594 | SoftCPU/SoC engine-V |
| 54 | 17 | 13 | 5 years ago | [alpha-release](https://github.com/The-OpenROAD-Project/alpha-release)/595 | Builds, flow and designs for the alpha release |
| 54 | 4 | 0 | 9 months ago | [Clock-Domain-Crossing-Synchronizers](https://github.com/MahmouodMagdi/Clock-Domain-Crossing-Synchronizers)/596 | Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference for understanding and implementing robust clock domain crossing solutions in digital systems. |
| 53 | 14 | 0 | 2 years ago | [8bit_MicroComputer_Verilog](https://github.com/TheSUPERCD/8bit_MicroComputer_Verilog)/597 | This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a breadboard, it has the functionalities of his computer and modelled using Verilog HDL. This project was developed as a Mini Project in Digital Systems course in my 3rd semester at IIT Palakkad. |
| 53 | 11 | 3 | 1 year, 9 days ago | [public](https://github.com/VeriGOOD-ML/public)/598 | None |
| 53 | 6 | 1 | 8 years ago | [MAM65C02-Processor-Core](https://github.com/MorrisMA/MAM65C02-Processor-Core)/599 | Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001) |
| 53 | 28 | 3 | 10 years ago | [beagle](https://github.com/bikerglen/beagle)/600 | BeagleBone HW, SW, & FPGA Development |
| 53 | 13 | 7 | 4 days ago | [VossII](https://github.com/TeamVoss/VossII)/601 | The source code to the Voss II Hardware Verification Suite |
| 53 | 9 | 4 | 2 years ago | [OpenIRV](https://github.com/OVGN/OpenIRV)/602 | Open-source thermal camera project |
| 53 | 5 | 2 | 5 months ago | [A500_ACCEL_RAM_IDE-Rev-2](https://github.com/PR77/A500_ACCEL_RAM_IDE-Rev-2)/603 | Improved design attempt for Amiga 500 in socket 68000 Accelerator, FastRAM and IDE Interface  |
| 53 | 22 | 0 | 4 hours ago | [PCXT_MiSTer](https://github.com/spark2k06/PCXT_MiSTer)/604 | PCXT port for MiSTer by spark2k06. |
| 53 | 36 | 0 | 4 years ago | [Practical-UVM-IEEE-Edition](https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-IEEE-Edition)/605 | This is the repository for the IEEE version of the book |
| 53 | 8 | 0 | 10 years ago | [gb](https://github.com/geky/gb)/606 | The Original Nintendo Gameboy in Verilog |
| 53 | 18 | 2 | 3 years ago | [nvme-verilog-pcie](https://github.com/antmicro/nvme-verilog-pcie)/607 | None |
| 53 | 17 | 0 | 2 years ago | [evoapproxlib](https://github.com/ehw-fit/evoapproxlib)/608 | Library of approximate arithmetic circuits |
| 53 | 14 | 1 | 2 years ago | [AHB-to-APB-Bridge](https://github.com/prajwalgekkouga/AHB-to-APB-Bridge)/609 | The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB. Read and write transfers on the AHB are converted into equivalent transfers on the APB. |
| 52 | 8 | 0 | 17 days ago | [NYCU-ICLAB-2024-Spring](https://github.com/kevin861222/NYCU-ICLAB-2024-Spring)/610 | è¶…è©³ç´° ICLAB 2024 Spring ä¿®èª²å¿ƒå¾— & ä¿®èª²æŒ‡å—ï¼Œå«è³‡æºæ•´ç† |
| 52 | 23 | 0 | 8 years ago | [FFT_Verilog](https://github.com/DexWen/FFT_Verilog)/611 | FFT implement by verilog_æµ‹è¯•éªŒè¯å·²é€šè¿‡ |
| 52 | 21 | 0 | 13 years ago | [dma_ahb](https://github.com/freecores/dma_ahb)/612 | AHB DMA 32 / 64 bits |
| 52 | 12 | 0 | 22 days ago | [jtopl](https://github.com/jotego/jtopl)/613 | Verilog module compatible with Yamaha OPL chips |
| 52 | 3 | 3 | 2 months ago | [MiSTerLaggy_MiSTer](https://github.com/MiSTer-devel/MiSTerLaggy_MiSTer)/614 | A display latency measurement tool |
| 52 | 6 | 13 | 5 years ago | [Neogeo_MiSTer_old](https://github.com/furrtek/Neogeo_MiSTer_old)/615 | SNK NeoGeo core for the MiSTer platform |
| 52 | 4 | 2 | 2 years ago | [AMSGateArray](https://github.com/codedchip/AMSGateArray)/616 | Prototype boards and verilog for development of Xilinx CPLD replacements for the Amstrad 40010 and 40007 gate array chips. |
| 52 | 22 | 2 | 4 years ago | [max1000-tutorial](https://github.com/vpecanins/max1000-tutorial)/617 | Tutorial and example projects for the Arrow MAX1000 FPGA board |
| 52 | 17 | 0 | 6 years ago | [posture_recognition_CNN](https://github.com/cxdzyq1110/posture_recognition_CNN)/618 | To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different responses to all kinds of human's postures. But the process is very difficult as well, because usually it is very slow and power-consuming, and requires a very large memory space. Here we focus on real-time posture recognition, and try to make the machine "know" what posture we make. The posture recognition system is consisted of DE10-Nano SoC FPGA Kit, a camera, and an HDMI monitor. SoC FPGA captures video streams from the camera, recognizes human postures with a CNN model, and finally shows the original video and classification result (standing, walking, waving, etc.) via HDMI interface. |
| 52 | 18 | 0 | 3 years ago | [sha1](https://github.com/secworks/sha1)/619 | Verilog implementation of the SHA-1 cryptgraphic hash function |
| 52 | 14 | 0 | 8 years ago | [sds7102](https://github.com/wingel/sds7102)/620 | A port of Linux to the OWON SDS7102 scope |
| 51 | 22 | 6 | 9 months ago | [NetFPGA-PLUS](https://github.com/NetFPGA/NetFPGA-PLUS)/621 | None |
| 51 | 5 | 10 | 5 days ago | [chimera](https://github.com/lac-dcc/chimera)/622 | A tool for synthesizing Verilog programs |
| 51 | 22 | 2 | 6 years ago | [Viterbi-Decoder-in-Verilog](https://github.com/jfoshea/Viterbi-Decoder-in-Verilog)/623 | An efficient implementation of the Viterbi decoding algorithm in Verilog |
| 51 | 19 | 0 | 4 months ago | [8bit-computer](https://github.com/lightcode/8bit-computer)/624 | A simple 8-bit computer build in Verilog. |
| 51 | 24 | 1 | 3 years ago | [Icarus_Verilog](https://github.com/SinghCoder/Icarus_Verilog)/625 | This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum |
| 52 | 9 | 0 | 3 years ago | [sub-25-ns-nasdaq-itch-fpga-parser](https://github.com/mbattyani/sub-25-ns-nasdaq-itch-fpga-parser)/626 | None |
| 50 | 35 | 0 | 9 years ago | [mojo-base-project](https://github.com/embmicro/mojo-base-project)/627 | This is the base project for the Mojo. It should be used as the starting point for all projects. |
| 50 | 8 | 0 | 7 years ago | [Verilog_Calculator_Matrix_Multiplication](https://github.com/pontazaricardo/Verilog_Calculator_Matrix_Multiplication)/628 | This is a simple project that shows how to multiply two 3x3 matrixes in Verilog. |
| 50 | 14 | 0 | 2 years ago | [DSP_with_FPGAs_ed4](https://github.com/uwemeyerbaese/DSP_with_FPGAs_ed4)/629 | DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3 |
| 50 | 4 | 0 | 1 year, 1 month ago | [TordBoyau](https://github.com/BrunoLevy/TordBoyau)/630 | A pipelined RISC-V processor |
| 50 | 19 | 0 | 5 years ago | [de10nano_vgaHdmi_chip](https://github.com/nhasbun/de10nano_vgaHdmi_chip)/631 | Test for video output using the ADV7513 chip on a de10 nano board |
| 50 | 27 | 0 | 4 years ago | [USB3_MIPI_CSI2_RX_V2_Crosslink_NX](https://github.com/circuitvalley/USB3_MIPI_CSI2_RX_V2_Crosslink_NX)/632 | MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX with Hard MIPI PHY. Gbps UVC Video Stream Over USB 3.0 with Cypress FX3, Currently WIP |
| 50 | 17 | 2 | 7 years ago | [chiphack](https://github.com/embecosm/chiphack)/633 | Repository and Wiki for Chip Hack events. |
| 50 | 25 | 0 | 6 years ago | [huaweicloud-fpga](https://github.com/huaweicloud/huaweicloud-fpga)/634 | The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server. |
| 50 | 11 | 1 | 1 year, 2 months ago | [OpenPhySyn](https://github.com/scale-lab/OpenPhySyn)/635 | EDA physical synthesis optimization kit |
| 50 | 9 | 1 | 1 year, 6 months ago | [ddr3-tang-primer-20k](https://github.com/nand2mario/ddr3-tang-primer-20k)/636 | DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency. |
| 50 | 10 | 1 | 3 years ago | [CPU_start_from_0](https://github.com/luyufan498/CPU_start_from_0)/637 | ä»é›¶å¼€å§‹è®¾è®¡ä¸€ä¸ªCPU   (Verilog) |
| 50 | 8 | 2 | 2 years ago | [microsoft_fpga](https://github.com/thinkoco/microsoft_fpga)/638 | Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP  |
| 49 | 20 | 1 | 2 years ago | [Dilithium](https://github.com/GMUCERG/Dilithium)/639 | High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify. |
| 49 | 12 | 1 | 4 years ago | [RDF-2019](https://github.com/ieee-ceda-datc/RDF-2019)/640 | DATC RDF |
| 49 | 16 | 0 | 9 years ago | [yosys-bigsim](https://github.com/YosysHQ/yosys-bigsim)/641 | A collection of big designs to run post-synthesis simulations with yosys |
| 49 | 10 | 4 | a month ago | [yosys-sta](https://github.com/OSCPU/yosys-sta)/642 | None |
| 50 | 4 | 0 | 1 year, 3 months ago | [Spiking-Neural-Network-on-FPGA](https://github.com/metr0jw/Spiking-Neural-Network-on-FPGA)/643 | Leaky Integrate and Fire (LIF) model implementation for FPGA |
| 49 | 20 | 1 | 4 years ago | [Booth_Multipliers](https://github.com/MorrisMA/Booth_Multipliers)/644 | Parameterized Booth Multiplier in Verilog 2001 |
| 49 | 9 | 0 | 6 years ago | [tiny_usb_examples](https://github.com/lawrie/tiny_usb_examples)/645 | Using the TinyFPGA BX USB code in user designs |
| 49 | 8 | 1 | 4 years ago | [tv80](https://github.com/hutch31/tv80)/646 | TV80 Z80-compatible microprocessor |
| 49 | 5 | 20 | 2 days ago | [openCologne](https://github.com/chili-chips-ba/openCologne)/647 | Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples => https://www.chili-chips.xyz/open-cologne | Also see https://nanoxplore.com  |
| 49 | 16 | 3 | 7 hours ago | [ProNoC](https://github.com/amonemi/ProNoC)/648 | Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).  |
| 49 | 4 | 0 | a day ago | [Opensoc](https://github.com/CutestPanda/Opensoc)/649 | åŒ…å«äº†SOCè®¾è®¡ä¸­çš„é€šç”¨IPï¼Œå¦‚å¤–è®¾ã€æ€»çº¿ç»“æ„ã€åŸºç¡€ã€éªŒè¯ç­‰ |
| 49 | 4 | 0 | a month ago | [Ultra-Vision](https://github.com/Floatkyun/Ultra-Vision)/650 | 2024å¹´å…¨å›½å¤§å­¦ç”ŸåµŒå…¥å¼èŠ¯ç‰‡ä¸ç³»ç»Ÿè®¾è®¡ç«èµ› FPGAåˆ›æ–°è®¾è®¡èµ›é“ å›½ä¸€+æ˜“çµæ€åˆ›æ–°æ¯è·å¥–ä½œå“ Ultra-Vision ï¼ˆåŸºäºTi60F225çš„æ— æç¼©æ”¾ç®—æ³•å®ç°ï¼‰ |
| 49 | 15 | 0 | 3 years ago | [RISC-V-TensorCore](https://github.com/stillwater-sc/RISC-V-TensorCore)/651 | Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra |
| 49 | 3 | 0 | 13 days ago | [gatemate_ila](https://github.com/colognechip/gatemate_ila)/652 | The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the FPGA can be monitored in a waveform. |
| 49 | 10 | 0 | 1 year, 9 months ago | [tinyODIN](https://github.com/ChFrenkel/tinyODIN)/653 | tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.  |
| 48 | 39 | 6 | 2 months ago | [Menu_MiSTer](https://github.com/MiSTer-devel/Menu_MiSTer)/654 | None |
| 48 | 4 | 0 | 6 years ago | [vga_to_ascii](https://github.com/zephray/vga_to_ascii)/655 | Realtime VGA to ASCII Art converter |
| 48 | 8 | 0 | 2 years ago | [FPGA-Edge-Detection-Project1](https://github.com/salute-hh/FPGA-Edge-Detection-Project1)/656 | FPGA-Edge-Detection-Project1 |
| 48 | 3 | 0 | 9 years ago | [HaSKI](https://github.com/wyager/HaSKI)/657 | CÎ»ash/Haskell FPGA-based SKI calculus evaluator |
| 48 | 17 | 2 | 4 years ago | [KWS-SoC](https://github.com/IA-C-Lab-Fudan/KWS-SoC)/658 | This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform. |
| 48 | 19 | 2 | 8 months ago | [demo-projects](https://github.com/openXC7/demo-projects)/659 | Demo projects for various Kintex FPGA boards |
| 48 | 12 | 0 | 3 years ago | [fpga-bpf](https://github.com/UofT-HPRC/fpga-bpf)/660 | A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark |
| 48 | 2 | 0 | 10 months ago | [nscscc2022_single_tools](https://github.com/fluctlight001/nscscc2022_single_tools)/661 | é¾™èŠ¯æ¯ä¸ªäººèµ›å·¥å…·åŒ…ï¼ˆé€‚ç”¨äºä¸ªäººèµ›çš„golden_traceå·¥å…·ï¼‰ |
| 48 | 23 | 1 | 9 years ago | [Nitro-Parts-lib-SPI](https://github.com/dirjud/Nitro-Parts-lib-SPI)/662 | Verilog SPI master and slave |
| 48 | 8 | 1 | 1 year, 6 months ago | [32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm](https://github.com/AhmedAalaaa/32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm)/663 | This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clock domains and time-shared design |
| 48 | 5 | 0 | 5 months ago | [nano-cpu32k](https://github.com/cassuto/nano-cpu32k)/664 | Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA. |
| 48 | 18 | 1 | 5 years ago | [Interface-Protocol-in-Verilog](https://github.com/halftop/Interface-Protocol-in-Verilog)/665 | Interface Protocol in Verilog |
| 48 | 7 | 0 | 6 years ago | [RISC-processor](https://github.com/suyashmahar/RISC-processor)/666 | Simple single cycle RISC processor written in Verilog  |
| 48 | 16 | 16 | 3 months ago | [MegaDrive_MiSTer](https://github.com/MiSTer-devel/MegaDrive_MiSTer)/667 | Sega Megadrive for MiSTer |
| 48 | 19 | 3 | 2 years ago | [minimig-de1](https://github.com/rkrajnc/minimig-de1)/668 | Minimig for the DE1 board |
| 48 | 22 | 0 | 3 years ago | [AHB-SRAMC](https://github.com/wangjidwb123/AHB-SRAMC)/669 | IC Verification & SV Demo |
| 48 | 21 | 1 | 7 years ago | [Design-and-Verification-of-LDPC-Decoder](https://github.com/biren15/Design-and-Verification-of-LDPC-Decoder)/670 | - Designed the LDPC decoder in the Matlab using the min-sum approach.  - Designed quantized RTL in Verilog with the min-sum approach and parallel architecture. - Created modules for all variants of the variable node unit(VNU) and the check-node unit(CNU) based on the H matrix. Created script for module instantiation of VNU and CNU as per the H matrix.  - Verified the functionality of the Verilog implementation by self-checking test-bench in Verilog to compare the results with Matlab. |
| 47 | 4 | 0 | 3 months ago | [SEGAChips](https://github.com/emu-russia/SEGAChips)/671 | Reverse-engineering of SEGA chips |
| 48 | 15 | 2 | 5 years ago | [max2-audio-dac](https://github.com/dilshan/max2-audio-dac)/672 | 24-bit Stereo Audio DAC for Raspberry Pi |
| 47 | 6 | 1 | 2 years ago | [nes260](https://github.com/zf3/nes260)/673 | NES emulator for Xilinx KV260 FPGA board |
| 47 | 5 | 0 | 3 years ago | [core_axi_cache](https://github.com/ultraembedded/core_axi_cache)/674 | 128KB AXI cache (32-bit in, 256-bit out) |
| 47 | 3 | 3 | 12 days ago | [cxxrtl_eval](https://github.com/tomverbeure/cxxrtl_eval)/675 | Experiments with Yosys cxxrtl backend |
| 47 | 9 | 0 | 4 years ago | [verilog_spi](https://github.com/janschiefer/verilog_spi)/676 | A simple Verilog SPI master / slave implementation featuring all 4 modes. |
| 47 | 15 | 0 | 16 years ago | [verilog_cordic_core](https://github.com/freecores/verilog_cordic_core)/677 | configurable cordic core in verilog |
| 47 | 20 | 1 | 3 months ago | [pcileech-rtl8188ee-wifi-emul](https://github.com/kilmu1337/pcileech-rtl8188ee-wifi-emul)/678 | Emulated firmware for the rtl8188ee |
| 47 | 13 | 0 | 11 years ago | [LVDS-7-to-1-Serializer](https://github.com/racerxdl/LVDS-7-to-1-Serializer)/679 | An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens. |
| 47 | 15 | 0 | 3 years ago | [verilog_axi-interconnect](https://github.com/seonskim/verilog_axi-interconnect)/680 | AXI Interconnect |
| 47 | 10 | 0 | 1 year, 9 months ago | [digital-logic-design](https://github.com/mbaykenar/digital-logic-design)/681 | This course is given in TOBB ETU for Fall 2022-2023 semester as a second grade lecture. You can find lecture notes and Verilog codes related to the course  |
| 47 | 9 | 1 | 5 months ago | [FPU-IEEE-754](https://github.com/akilm/FPU-IEEE-754)/682 | Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Square Root Operations based on the IEEE-754 standard for floating point numbers |
| 47 | 19 | 0 | 11 years ago | [MIPS-Processor-in-Verilog](https://github.com/Caskman/MIPS-Processor-in-Verilog)/683 | Processor repo |
| 47 | 21 | 0 | 2 years ago | [ADC-lvds](https://github.com/cjhonlyone/ADC-lvds)/684 | Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS |
| 47 | 15 | 2 | 10 years ago | [8051](https://github.com/lajanugen/8051)/685 | FPGA implementation of the 8051 Microcontroller (Verilog) |
| 47 | 10 | 2 | 5 years ago | [snes_dejitter](https://github.com/marqs85/snes_dejitter)/686 | NES/SNES 240p de-jitter mod |
| 46 | 7 | 0 | 3 months ago | [LLMs-for-EDA-Tutorial](https://github.com/JBlocklove/LLMs-for-EDA-Tutorial)/687 | None |
| 46 | 14 | 2 | 9 months ago | [zerowing](https://github.com/va7deo/zerowing)/688 | Toaplan V1 system for MiSTer FPGA |
| 46 | 33 | 12 | 9 months ago | [ZX-Spectrum_MISTer](https://github.com/MiSTer-devel/ZX-Spectrum_MISTer)/689 | None |
| 46 | 11 | 1 | 4 years ago | [nand2tetris-iverilog](https://github.com/wuhanstudio/nand2tetris-iverilog)/690 | A 16-bit Hack CPU from scratch on FPGA. |
| 46 | 14 | 1 | 4 years ago | [DA_PUF_Library](https://github.com/scluconn/DA_PUF_Library)/691 | Defense/Attack PUF Library (DA PUF Library) |
| 46 | 16 | 0 | 6 years ago | [BeagleWire](https://github.com/pmezydlo/BeagleWire)/692 | This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017 |
| 46 | 12 | 0 | 3 years ago | [Vision-FPGA-SoM](https://github.com/tinyvision-ai-inc/Vision-FPGA-SoM)/693 | tinyVision.ai Vision & Sensor FPGA System on Module |
| 46 | 16 | 0 | 27 days ago | [MiSTeX-ports](https://github.com/MiSTeX-devel/MiSTeX-ports)/694 | FPGA board support and core ports for MiSTeX |
| 46 | 22 | 0 | 2 years ago | [axis_udp](https://github.com/alknvl/axis_udp)/695 | This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supported. The project was tested on Xilinx 7-series FPGA with 10G Ethernet MAC IP-core |
| 46 | 26 | 0 | 6 years ago | [FPGA_SM4](https://github.com/raymondrc/FPGA_SM4)/696 | FPGA implementation of Chinese SM4 encryption algorithm. |
| 46 | 4 | 1 | 3 years ago | [FPGA_RealTime_and_Static_Sobel_Edge_Detection](https://github.com/AngeloJacobo/FPGA_RealTime_and_Static_Sobel_Edge_Detection)/697 | Pipelined implementation of  Sobel Edge Detection on OV7670 camera and on still images |
| 45 | 2 | 0 | 9 months ago | [Nuked-SMS-FPGA](https://github.com/nukeykt/Nuked-SMS-FPGA)/698 | Sega Master System emulator written in Verilog |
| 45 | 7 | 0 | 4 years ago | [Colorlight-5A-75B](https://github.com/kholia/Colorlight-5A-75B)/699 | Notes for Colorlight-5A-75B. |
| 45 | 10 | 0 | 2 months ago | [wbi2c](https://github.com/ZipCPU/wbi2c)/700 | Wishbone controlled I2C controllers |
| 45 | 8 | 1 | 4 years ago | [Image_sim](https://github.com/Nitcloud/Image_sim)/701 | åŸºäºFPGAçš„å›¾åƒå¤„ç†æ¨¡å—ï¼ˆå‡ºè‡ªäºcrazybingoï¼‰ï¼ˆå°†éƒ¨åˆ†IPæ¢ä¸ºçº¯Verilogç”¨äºè·¨å¹³å°ç§»æ¤ï¼‰ |
| 45 | 11 | 0 | 10 years ago | [vj-uart](https://github.com/binary-logic/vj-uart)/702 | Virtual JTAG UART for Altera Devices |
| 45 | 89 | 8 | a month ago | [caravel_user_project_analog](https://github.com/efabless/caravel_user_project_analog)/703 | None |
| 45 | 16 | 0 | 4 years ago | [2dconv-FPGA](https://github.com/ivanvig/2dconv-FPGA)/704 | A 2D convolution hardware implementation written in Verilog |
| 45 | 9 | 0 | 1 year, 1 month ago | [moxie-cores](https://github.com/atgreen/moxie-cores)/705 | Moxie-compatible core repository |
| 45 | 2 | 7 | 2 years ago | [spokefpga](https://github.com/davidthings/spokefpga)/706 | FPGA Tools and Library |
| 45 | 24 | 0 | 1 year, 8 months ago | [thinpad_top](https://github.com/thu-cs-lab/thinpad_top)/707 | Project template for Artix-7 based Thinpad board |
| 45 | 6 | 0 | 4 years ago | [CNNAF-CNN-Accelerator_init](https://github.com/eda-lab/CNNAF-CNN-Accelerator_init)/708 | CNN-Accelerator based on FPGA developed by verilog HDL.  |
| 45 | 11 | 0 | 2 years ago | [DigitalLogic-Autumn2020](https://github.com/Tan-YiFan/DigitalLogic-Autumn2020)/709 | å¤æ—¦å¤§å­¦ æ•°å­—é€»è¾‘ä¸éƒ¨ä»¶è®¾è®¡å®éªŒ 2020ç§‹ |
| 45 | 17 | 1 | 5 years ago | [Verilog-FIR](https://github.com/Grootzz/Verilog-FIR)/710 | FIR implemention with Verilog |
| 45 | 2 | 4 | 2 months ago | [LunaPnR](https://github.com/asicsforthemasses/LunaPnR)/711 | LunaPnR is a place and router for integrated circuits |
| 45 | 10 | 0 | a month ago | [MIDI-Stepper-Synth-V2](https://github.com/jzkmath/MIDI-Stepper-Synth-V2)/712 | Virginia Tech AMP Lab Version of the MIDI Stepper Synth. Uses FPGA and 32 Stepper Motors. |
| 45 | 4 | 0 | 2 years ago | [menshen](https://github.com/multitenancy-project/menshen)/713 | None |
| 45 | 24 | 0 | 16 years ago | [xge_mac](https://github.com/freecores/xge_mac)/714 | Ethernet 10GE MAC |
| 45 | 7 | 10 | 8 months ago | [a2o](https://github.com/OpenPOWERFoundation/a2o)/715 | The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, using out-of-order execution (register renaming, reservation stations, completion buffer) and a store queue.  It is now being updated for compliancy and integration into open projects. |
| 45 | 14 | 2 | 7 years ago | [CNN_VGG19_verilog](https://github.com/romulus0914/CNN_VGG19_verilog)/716 | Convolution Neural Network of vgg19 model in verilog |
| 45 | 19 | 2 | 6 years ago | [FPGA-SM3-HASH](https://github.com/raymondrc/FPGA-SM3-HASH)/717 | Description of Chinese SM3 Hash algorithm with Verilog HDL |
| 44 | 4 | 0 | 1 year, 2 months ago | [lightning](https://github.com/hipersys-team/lightning)/718 | [SIGCOMM 2023] Lightning: A Reconfigurable Photonic-Electronic SmartNIC for Fast and Energy-Efficient Inference |
| 44 | 5 | 0 | 1 year, 7 months ago | [qtcore-C1](https://github.com/kiwih/qtcore-C1)/719 | None |
| 44 | 8 | 2 | 8 years ago | [ACC](https://github.com/Obijuan/ACC)/720 | Apollo CPU Core in Verilog. For learning and having fun with open FPGA |
| 44 | 14 | 4 | a month ago | [DeMiSTify](https://github.com/robinsonb5/DeMiSTify)/721 | Code to support porting MiST cores to other boards. |
| 44 | 18 | 0 | 5 years ago | [Zynq-7000-DPU-TRD](https://github.com/sumilao/Zynq-7000-DPU-TRD)/722 | Zynq-7000 DPU TRD |
| 44 | 23 | 8 | 2 years ago | [rp_lock-in_pid](https://github.com/marceluda/rp_lock-in_pid)/723 | Lock-in and PID application for RedPitaya enviroment |
| 44 | 19 | 1 | 8 years ago | [ethernet_10ge_mac_SV_tb](https://github.com/andres-mancera/ethernet_10ge_mac_SV_tb)/724 | SystemVerilog testbench for an Ethernet 10GE MAC core |
| 44 | 26 | 3 | 9 years ago | [CAN-Bus-Controller](https://github.com/Tommydag/CAN-Bus-Controller)/725 | An CAN bus Controller implemented in Verilog |
| 43 | 9 | 0 | 8 months ago | [fpga](https://github.com/sam210723/fpga)/726 | Collection of projects for various FPGA development boards |
| 43 | 7 | 1 | 2 years ago | [zbasic](https://github.com/ZipCPU/zbasic)/727 | A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems |
| 43 | 20 | 1 | 10 years ago | [verilog-utils](https://github.com/shuckc/verilog-utils)/728 | native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches |
| 43 | 9 | 0 | 4 years ago | [systolic_array_matrix_multiplier](https://github.com/debtanu09/systolic_array_matrix_multiplier)/729 | This is a verilog implementation of 4x4 systolic array multiplier |
| 43 | 5 | 3 | 6 months ago | [Lighter](https://github.com/AUCOHL/Lighter)/730 | An automatic clock gating utility |
| 43 | 10 | 0 | 6 months ago | [FPGA-HDMI](https://github.com/WangXuan95/FPGA-HDMI)/731 | An FPGA-based HDMI display controller. åŸºäºFPGAçš„HDMIæ˜¾ç¤ºæ§åˆ¶å™¨ |
| 43 | 16 | 1 | 4 years ago | [qemu-hdl-cosim](https://github.com/RSPwFPGAs/qemu-hdl-cosim)/732 | VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs |
| 43 | 12 | 5 | 1 year, 9 months ago | [divtiesus](https://github.com/mcleod-ideafix/divtiesus)/733 | DivTIESUS is a SD/MMC interface for the ZX Spectrum, compatible with ESXDOS. It is not a clone of Mario Pratto's DivMMC. |
| 43 | 3 | 1 | 1 year, 2 months ago | [ITA-CORES](https://github.com/FelipeFFerreira/ITA-CORES)/734 | RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32 |
| 43 | 12 | 0 | 2 years ago | [ece_3300](https://github.com/aseddin/ece_3300)/735 | ECE 3300 HDL Code |
| 43 | 9 | 0 | 4 years ago | [Computer-Experiment-on-the-principle-of-computer-composition](https://github.com/hjs557523/Computer-Experiment-on-the-principle-of-computer-composition)/736 | æ­ç”µè®¡ç®—æœºå­¦é™¢-ã€Šè®¡ç®—æœºç»„æˆåŸç†ã€‹ä¸Šæœºå®éªŒä»£ç å·¥ç¨‹æ–‡ä»¶ |
| 43 | 14 | 1 | 6 years ago | [SimpleCache](https://github.com/psnjk/SimpleCache)/737 | Simple cache design implementation in verilog |
| 43 | 13 | 1 | 5 years ago | [A-Single-Path-Delay-32-Point-FFT-Processor](https://github.com/jasonlin316/A-Single-Path-Delay-32-Point-FFT-Processor)/738 | A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-frequency) algorithm. The average SNR = 58.76. |
| 43 | 12 | 8 | 1 year, 11 months ago | [Rosebud](https://github.com/ucsdsysnet/Rosebud)/739 | Framework for FPGA-accelerated Middlebox Development |
| 43 | 17 | 3 | 4 months ago | [MacPlus_MiSTer](https://github.com/MiSTer-devel/MacPlus_MiSTer)/740 | Macintosh Plus for MiSTer |
| 43 | 8 | 0 | 1 year, 3 months ago | [tcam](https://github.com/mcjtag/tcam)/741 | TCAM (Ternary Content-Addressable Memory) in Verilog |
| 42 | 11 | 2 | 4 years ago | [Low-Cost-and-Programmable-CRC](https://github.com/FPGA-Networking/Low-Cost-and-Programmable-CRC)/742 | Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA" |
| 42 | 10 | 1 | 9 years ago | [oc_jpegencode](https://github.com/chiggs/oc_jpegencode)/743 | Fork of OpenCores jpegencode with Cocotb testbench |
| 42 | 15 | 1 | 4 years ago | [vsdmixedsignalflow](https://github.com/praharshapm/vsdmixedsignalflow)/744 | This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also discusses the steps to modify the current IP layouts inorder to ensure its acceptance by the EDA tools. |
| 42 | 27 | 2 | 5 years ago | [block-nvdla-sifive](https://github.com/sifive/block-nvdla-sifive)/745 | None |
| 42 | 14 | 2 | 5 years ago | [DigitalAlarmClock](https://github.com/LeiWang1999/DigitalAlarmClock)/746 | njtech digital design. a fpga digital alarm system with Nexys A7 100T |
| 42 | 3 | 5 | 5 months ago | [open-binius](https://github.com/ingonyama-zk/open-binius)/747 | building blocks for accelerating ZK proofs over binary fields |
| 42 | 24 | 3 | 7 years ago | [Cosmos-OpenSSD](https://github.com/Cosmos-OpenSSD/Cosmos-OpenSSD)/748 | None |
| 42 | 16 | 0 | 3 years ago | [CNN-Implementation-in-Verilog](https://github.com/boaaaang/CNN-Implementation-in-Verilog)/749 | Convolutional Neural Network RTL-level Design |
| 42 | 10 | 39 | 2 years ago | [mantle](https://github.com/phanrahan/mantle)/750 | mantle library |
| 42 | 7 | 0 | 8 years ago | [Yoshis-Nightmare](https://github.com/jconenna/Yoshis-Nightmare)/751 | FPGA Based Platformer Video Game |
| 42 | 9 | 0 | 12 years ago | [dcpu16](https://github.com/sybreon/dcpu16)/752 | Pipelined DCPU-16 Verilog Implementation |
| 42 | 22 | 0 | 11 years ago | [RSA4096](https://github.com/fatestudio/RSA4096)/753 | 4096bit RSA project, with verilog code, python test code, etc |
| 42 | 3 | 3 | 5 years ago | [time-sleuth](https://github.com/chriz2600/time-sleuth)/754 | Time Sleuth - Open Source Lag Tester |
| 42 | 20 | 0 | 9 years ago | [ecc](https://github.com/pansygrass/ecc)/755 | Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrated Circuits. |
| 42 | 11 | 3 | 4 months ago | [C128_MiSTer](https://github.com/MiSTer-devel/C128_MiSTer)/756 | None |
| 42 | 2 | 0 | 3 years ago | [CPLD-Guide](https://github.com/mikeroyal/CPLD-Guide)/757 | Complex Programmable Logic Device (CPLD) Guide |
| 41 | 18 | 0 | 1 year, 2 months ago | [FPGATechnologyGroup](https://github.com/suisuisi/FPGATechnologyGroup)/758 | FPGA Technology Exchange Groupç›¸å…³æ–‡ä»¶ç®¡ç† |
| 42 | 11 | 4 | 23 days ago | [MiSTery](https://github.com/gyurco/MiSTery)/759 | Atari ST/STe core for FPGAs |
| 42 | 3 | 1 | 1 year, 4 months ago | [verilator_xilinx](https://github.com/fredrequin/verilator_xilinx)/760 | Re-coded Xilinx primitives for Verilator use |
| 41 | 13 | 3 | 10 months ago | [rodinia](https://github.com/pablomarx/rodinia)/761 | AGM bitstream utilities and decoded files from Supra |
| 41 | 1 | 1 | 1 year, 2 months ago | [FLIX-V](https://github.com/FPGAwars/FLIX-V)/762 | FLIX-V: FPGA, Linux and RISC-V |
| 41 | 14 | 0 | 6 years ago | [trainwreck](https://github.com/aswaterman/trainwreck)/763 | Original RISC-V 1.0 implementation.  Not supported. |
| 41 | 8 | 2 | 2 years ago | [xyloni](https://github.com/Efinix-Inc/xyloni)/764 | This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board. |
| 41 | 9 | 0 | 3 years ago | [GNN-ARCH](https://github.com/GraphSAINT/GNN-ARCH)/765 | [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference) |
| 41 | 2 | 0 | 15 days ago | [Benchmarks](https://github.com/santoshsmalagi/Benchmarks)/766 | A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation. |
| 41 | 10 | 1 | 22 days ago | [jt49](https://github.com/jotego/jt49)/767 | Verilog clone of YM2149 |
| 41 | 10 | 1 | 3 years ago | [SortingNetwork](https://github.com/john9636/SortingNetwork)/768 | Implement a bitonic sorting network on FPGA |
| 41 | 6 | 0 | 11 months ago | [edabk_brain_soc](https://github.com/edabk-hust/edabk_brain_soc)/769 | A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated by ChatGPT-4 with advanced optimizations. |
| 41 | 22 | 0 | 4 years ago | [verilog-arbiter](https://github.com/bmartini/verilog-arbiter)/770 | A look ahead, round-robing parametrized arbiter written in Verilog. |
| 41 | 14 | 0 | 1 year, 8 months ago | [Azure-SDR](https://github.com/Elrori/Azure-SDR)/771 | SW SDR |
| 41 | 3 | 5 | 1 year, 2 months ago | [video_lag_tester](https://github.com/pthalin/video_lag_tester)/772 | A low cost HDMI video lag tester. |
| 41 | 12 | 0 | 1 year, 7 months ago | [2-way-Set-Associative-Cache-Controller](https://github.com/prasadp4009/2-way-Set-Associative-Cache-Controller)/773 | Synthesizable and Parameterized Cache Controller in Verilog |
| 41 | 7 | 0 | 3 years ago | [Physical-Design-with-OpenLANE-using-SKY130-PDK](https://github.com/shariethernet/Physical-Design-with-OpenLANE-using-SKY130-PDK)/774 | This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In this project, a PicoRV32a SoC is taken and then the RTL to GDSII Flow is implemented with Openlane using Skywater130nm PDK. Custom-designed standard cells with Sky130 PDK are also used in the flow.  Timing Optimisations are carried out. Slack violations are removed. DRC is verified |
| 40 | 9 | 0 | 9 months ago | [fftdemo](https://github.com/ZipCPU/fftdemo)/775 | A demonstration showing how several components can be compsed to build a simulated spectrogram |
| 40 | 17 | 0 | 7 years ago | [eddr3](https://github.com/Elphel/eddr3)/776 | mirror of https://git.elphel.com/Elphel/eddr3 |
| 40 | 21 | 0 | 8 years ago | [fast](https://github.com/FAST-Switch/fast)/777 | FAST |
| 40 | 8 | 0 | 6 years ago | [LeNet_RTL](https://github.com/yztong/LeNet_RTL)/778 | An LeNet RTL implement onto FPGA |
| 40 | 3 | 0 | 23 days ago | [REF1329-N64-Gameshark-Clone](https://github.com/RWeick/REF1329-N64-Gameshark-Clone)/779 | This implements the original LZ9FC17 GAL on an Altera EPM240. It fully supports all functionality to include: parallel port, 7 segment display, and the GS button |
| 40 | 12 | 1 | 1 year, 3 months ago | [eth_switch](https://github.com/mcjtag/eth_switch)/780 | Verilog Ethernet Switch (layer 2) |
| 40 | 3 | 5 | 4 years ago | [observer](https://github.com/olofk/observer)/781 | None |
| 40 | 20 | 1 | 6 months ago | [diviner-full-emu-v2](https://github.com/yxlnqs/diviner-full-emu-v2)/782 | DMA Firmware |
| 40 | 11 | 1 | 10 years ago | [azpr_cpu](https://github.com/zhangly/azpr_cpu)/783 | ç”¨Altera FPGAèŠ¯ç‰‡è‡ªåˆ¶CPU |
| 40 | 2 | 2 | 1 year, 11 months ago | [Digital_Logic_FPGA_final_hw](https://github.com/def-saizi-baka/Digital_Logic_FPGA_final_hw)/784 | æ•°å­—é€»è¾‘æœŸæœ«å¤§ä½œä¸šï¼Œ7kä¸‹è½å¼éŸ³ä¹æ¸¸æˆ |
| 40 | 2 | 0 | 2 years ago | [ulx3s_examples](https://github.com/lawrie/ulx3s_examples)/785 | Example Verilog code for Ulx3s |
| 40 | 5 | 0 | 4 years ago | [PCI2Nano-RTL](https://github.com/defparam/PCI2Nano-RTL)/786 | An open source FPGA PCI core & 8250-Compatible PCI UART core |
| 40 | 3 | 1 | 5 months ago | [CNN-Accelerator-Based-on-Eyeriss-v2](https://github.com/BoooC/CNN-Accelerator-Based-on-Eyeriss-v2)/787 | A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network |
| 40 | 14 | 0 | 13 years ago | [video_stream_scaler](https://github.com/freecores/video_stream_scaler)/788 | Video Stream Scaler |
| 40 | 6 | 0 | 10 months ago | [cisco-hwic-3g-cdma](https://github.com/tomverbeure/cisco-hwic-3g-cdma)/789 | Reverse Engineering of the Cisco HWIC-3G-CDMA PCB |
| 40 | 6 | 1 | 5 years ago | [icebreaker-candy](https://github.com/kbob/icebreaker-candy)/790 | Eye candy from an iCEBreaker FPGA and a 64Ã—64 LED panel |
| 40 | 15 | 1 | 8 years ago | [4-way-set-associative-cache-verilog](https://github.com/rajshadow/4-way-set-associative-cache-verilog)/791 | Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy |
| 39 | 8 | 0 | 10 years ago | [aoOCS](https://github.com/alfikpl/aoOCS)/792 | The OpenCores aoOCS SoC is a Wishbone compatible implementation of most of the Amiga Original Chip Set (OCS) and computer functionality. aoOCS is not related in any way with Minimig - it is a new and independent Amiga OCS implementation.  |
| 39 | 7 | 0 | 5 years ago | [ctf](https://github.com/q3k/ctf)/793 | Stuff from CTF contests |
| 39 | 15 | 0 | 7 years ago | [HitchHike](https://github.com/pengyuzhang/HitchHike)/794 | None |
| 39 | 5 | 0 | 1 year, 7 months ago | [libfpga](https://github.com/Wren6991/libfpga)/795 | Reusable Verilog 2005 components for FPGA designs |
| 39 | 0 | 0 | 2 years ago | [hrt](https://github.com/gatecat/hrt)/796 | Hot Reconfiguration Technology demo |
| 39 | 6 | 0 | 5 years ago | [Verilog-Harvard-CPU](https://github.com/jaywonchung/Verilog-Harvard-CPU)/797 | Verilog implementation of various types of CPUs |
| 39 | 9 | 0 | 1 year, 7 months ago | [Cyberrio](https://github.com/hello-eternity/Cyberrio)/798 | None |
| 39 | 9 | 0 | a month ago | [riscv-mcu](https://github.com/renyangang/riscv-mcu)/799 | This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral circuit simulation.    The goal is to support system boot, startup, operation, interrupt handling, peripheral control, and other functions. |
| 39 | 6 | 1 | 4 years ago | [core_usb_fs_phy](https://github.com/ultraembedded/core_usb_fs_phy)/800 | USB Full Speed PHY |
| 39 | 2 | 4 | 9 months ago | [openfpga-litex](https://github.com/agg23/openfpga-litex)/801 | A RISC-V software platform, exposing Analogue Pocket capabilities in a simple way |
| 39 | 10 | 1 | 4 years ago | [Cache-Controller](https://github.com/omega-rg/Cache-Controller)/802 | Two Level Cache Controller implementation in Verilog HDL |
| 39 | 2 | 0 | 1 year, 1 month ago | [Design-and-ASIC-Implementation-of-32-Point-FFT-Processor](https://github.com/abdelazeem201/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor)/803 | I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. A single-path delay commutator processing element (SDC PE) has been proposed for the first time. It saves a complex adder compared with the typical radix-2 butterfly unit. The new pipelined architecture can be built using the proposed processing element. The proposed architecture can lead to 100% hardware utilization and 50% reduction in the overall number of adders required in the conventional pipelined FFT designs. In order to produce the output sequence in normal order, we also present a bit reverser, which can achieve a 50% reduction in memory usage. |
| 39 | 14 | 1 | 8 years ago | [LMS-Adaptive-filter](https://github.com/DexWen/LMS-Adaptive-filter)/804 | LMS-Adaptive Filter implement using verilog and Matlab |
| 39 | 25 | 22 | 4 months ago | [COFFE](https://github.com/vaughnbetz/COFFE)/805 | None |
| 39 | 9 | 1 | 10 years ago | [apbi2c](https://github.com/freecores/apbi2c)/806 | APB to I2C |
| 39 | 9 | 0 | 4 years ago | [HW-Syn-Lab](https://github.com/tongplw/HW-Syn-Lab)/807 | âš™Hardware Synthesis Laboratory Using Verilog |
| 39 | 5 | 0 | 4 years ago | [LMS-sound-filtering-by-Verilog](https://github.com/maxs-well/LMS-sound-filtering-by-Verilog)/808 | LMS sound filtering by Verilog |
| 39 | 4 | 1 | 4 months ago | [MasterRTL](https://github.com/hkust-zhiyao/MasterRTL)/809 | MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design |
| 39 | 9 | 0 | 4 years ago | [iverilog-tutorial](https://github.com/albertxie/iverilog-tutorial)/810 | Quickstart guide on Icarus Verilog. |
| 39 | 13 | 2 | 4 years ago | [E203plus](https://github.com/xiaoerlang0359/E203plus)/811 | upgrade to e203 (a risc-v core) |
| 39 | 12 | 0 | 9 years ago | [CPU](https://github.com/ruanshihai/CPU)/812 | Verilogå®ç°çš„ç®€å•äº”çº§æµæ°´çº¿CPUï¼Œå¼€å‘å¹³å°ï¼šNexys3 |
| 39 | 14 | 0 | 2 months ago | [chacha](https://github.com/secworks/chacha)/813 | Verilog 2001 implementation of the ChaCha stream cipher. |
| 39 | 10 | 0 | 3 years ago | [MangoMIPS32](https://github.com/RickyTino/MangoMIPS32)/814 | A softcore microprocessor of MIPS32 architecture. |
| 39 | 1 | 4 | 22 days ago | [ReSDMAC](https://github.com/mbtaylor1982/ReSDMAC)/815 | Verilog code to replace the Commodore SDMAC found in the A3000 |
| 38 | 16 | 3 | 18 years ago | [can](https://github.com/freecores/can)/816 | CAN Protocol Controller |
| 38 | 21 | 1 | 3 years ago | [sha512](https://github.com/secworks/sha512)/817 | Verilog implementation of the SHA-512 hash function. |
| 38 | 6 | 1 | 3 years ago | [FPGA_network](https://github.com/tastynoob/FPGA_network)/818 | None |
| 38 | 8 | 0 | 11 years ago | [lsasim](https://github.com/dwelch67/lsasim)/819 | Educational load/store instruction set architecture processor simulator |
| 38 | 17 | 0 | 10 years ago | [yafpgatetris](https://github.com/johan92/yafpgatetris)/820 | Yet Another Tetris on FPGA Implementation |
| 38 | 24 | 4 | 7 years ago | [Hardware-Implementation-of-AES-Verilog](https://github.com/pnvamshi/Hardware-Implementation-of-AES-Verilog)/821 | Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog |
| 38 | 8 | 1 | 5 years ago | [pipeline-mips-verilog](https://github.com/maze1377/pipeline-mips-verilog)/822 | A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall |
| 38 | 11 | 2 | a month ago | [subservient](https://github.com/olofk/subservient)/823 | Small SERV-based SoC primarily for OpenMPW tapeout |
| 38 | 6 | 0 | 2 years ago | [icesid](https://github.com/bit-hack/icesid)/824 | A C64 SID Chip recreation in FPGA |
| 38 | 13 | 1 | 8 months ago | [wb_intercon](https://github.com/olofk/wb_intercon)/825 | Wishbone interconnect utilities |
| 38 | 20 | 0 | 5 years ago | [x393](https://github.com/Elphel/x393)/826 | mirror of https://git.elphel.com/Elphel/x393 |
| 38 | 12 | 4 | 6 years ago | [TDC](https://github.com/RuiMachado39/TDC)/827 | Verilog implementation of a tapped delay line TDC |
| 38 | 19 | 20 | 8 years ago | [RetroCade_Synth](https://github.com/GadgetFactory/RetroCade_Synth)/828 | RetroCade Synth - C64 SID, YM2149, and POKEY audio chips with MIDI interface.  |
| 38 | 12 | 1 | 3 years ago | [APB-Protocol](https://github.com/shubhi704/APB-Protocol)/829 | None |
| 38 | 11 | 0 | 5 years ago | [Uranus](https://github.com/ustb-owl/Uranus)/830 | Uranus MIPS processor by MaxXing & USTB NSCSCC team |
| 37 | 1 | 0 | 19 days ago | [Analogizer](https://github.com/RndMnkIII/Analogizer)/831 | Wiki and info about the Analogizer-FPGA adapter for the Analogue Pocket console |
| 37 | 0 | 0 | 6 years ago | [comparchitecture](https://github.com/vladostan/comparchitecture)/832 | Verilog and MIPS simple programs |
| 37 | 11 | 1 | 3 years ago | [riscv-soc-cores](https://github.com/open-design/riscv-soc-cores)/833 | None |
| 37 | 5 | 0 | 7 years ago | [s6soc](https://github.com/ZipCPU/s6soc)/834 | CMod-S6 SoC |
| 37 | 0 | 0 | 2 years ago | [MipsPipeline](https://github.com/TCL606/MipsPipeline)/835 | Mipsäº”çº§æµæ°´çº¿CPU |
| 37 | 15 | 1 | 4 months ago | [RTL8191SE](https://github.com/ClincyJones/RTL8191SE)/836 | shadow+writemask for all caps. has WORKING logic for interrupts, but not this specific device. DONT BUY FROM DMANATION. |
| 37 | 9 | 0 | 8 months ago | [General-Slow-DDR3-Interface](https://github.com/ZiyangYE/General-Slow-DDR3-Interface)/837 | A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage. |
| 37 | 36 | 4 | 2 years ago | [i2c](https://github.com/freecores/i2c)/838 | I2C controller core |
| 37 | 11 | 0 | 12 years ago | [mcs-4](https://github.com/freecores/mcs-4)/839 | 4004 CPU and MCS-4 family chips |
| 37 | 5 | 0 | 1 year, 11 days ago | [dbgbus](https://github.com/ZipCPU/dbgbus)/840 | A collection of debugging busses developed and presented at zipcpu.com |
| 37 | 17 | 0 | 4 years ago | [AZPRcpu](https://github.com/jianzhang96/AZPRcpu)/841 | AZPR cpu.ã€ŠCPUè‡ªåˆ¶å…¥é—¨ã€‹é™„å½•çš„Verilogä»£ç ï¼Œå…¶ä¸­çš„æ—¥æ–‡æ³¨é‡Šç¿»è¯‘æˆäº†ä¸­æ–‡ã€‚ |
| 37 | 18 | 0 | 13 years ago | [verilog-sha256](https://github.com/rnz/verilog-sha256)/842 | Implementation of the SHA256 Algorithm in Verilog |
| 37 | 8 | 2 | 5 years ago | [datc_robust_design_flow](https://github.com/jinwookjungs/datc_robust_design_flow)/843 | DATC Robust Design Flow. |
| 37 | 24 | 1 | 2 years ago | [LimeSDR-PCIe_GW](https://github.com/myriadrf/LimeSDR-PCIe_GW)/844 | Altera Cyclone IV FPGA project for the PCIe LimeSDR board  |
| 37 | 10 | 1 | 4 years ago | [core_usb_uart](https://github.com/ultraembedded/core_usb_uart)/845 | USB serial device (CDC-ACM) |
| 37 | 6 | 2 | 4 years ago | [SoC_Automation](https://github.com/habibagamal/SoC_Automation)/846 | SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports AMBA AHB and APB.  |
| 37 | 8 | 0 | 2 years ago | [CortexM0_SoC_Task](https://github.com/flyjancy/CortexM0_SoC_Task)/847 | Step by step tutorial for building CortexM0 SoC |
| 37 | 10 | 1 | 2 months ago | [hdl-benchmarks](https://github.com/ispras/hdl-benchmarks)/848 | Collection of digital hardware modules & projects (benchmarks)  |
| 37 | 4 | 17 | 3 years ago | [QuokkaEvaluation](https://github.com/EvgenyMuryshkin/QuokkaEvaluation)/849 | Example projects for Quokka FPGA toolkit |
| 37 | 7 | 3 | 6 years ago | [iCEstick-UART-Demo](https://github.com/cyrozap/iCEstick-UART-Demo)/850 | This is a simple UART echo test for the iCEstick Evaluation Kit |
| 37 | 40 | 2 | 3 years ago | [VexRiscv-verilog](https://github.com/m-labs/VexRiscv-verilog)/851 | Using VexRiscv without installing Scala |
| 37 | 7 | 0 | 4 years ago | [HDMI-to-FPGA-to-APA102-Pixels](https://github.com/hydronics2/HDMI-to-FPGA-to-APA102-Pixels)/852 | Final Project written in Lucid (verilog) for the Mojo FPGA development board. Reads pixels from HDMI and sends pixel data to 22,000 APA102 LEDs over SPI. |
| 37 | 16 | 0 | 3 years ago | [Video-and-Image-Processing-Design-Using-FPGAs](https://github.com/cuongtvee/Video-and-Image-Processing-Design-Using-FPGAs)/853 | Video and Image Processing |
| 37 | 11 | 0 | 6 years ago | [Tomasulo](https://github.com/YanB25/Tomasulo)/854 | An out-of-order execution algorithm for pipeline CPU, implemented by verilog |
| 37 | 10 | 0 | 5 years ago | [ad7606-driver-verilog](https://github.com/maxs-well/ad7606-driver-verilog)/855 | AD7606 driver verilog |
| 37 | 6 | 1 | 3 months ago | [sdram-tang-nano-20k](https://github.com/nand2mario/sdram-tang-nano-20k)/856 | NESTang SDRAM controller and usage example for Tang Nano 20K |
| 37 | 20 | 0 | 6 years ago | [Open-CryptoNight-ASIC](https://github.com/altASIC/Open-CryptoNight-ASIC)/857 | Open source hardware implementation of classic CryptoNight |
| 37 | 21 | 0 | 11 years ago | [rfid-verilog](https://github.com/wisp/rfid-verilog)/858 | RFID tag and tester in Verilog |
| 36 | 14 | 1 | 5 years ago | [ComputerArchitectureLab](https://github.com/Summer-Summer/ComputerArchitectureLab)/859 | This repository is used to release the Labs of Computer Architecture Course from USTC |
| 36 | 13 | 0 | 5 years ago | [verilog-doc](https://github.com/Yvan-xy/verilog-doc)/860 | All About HDL |
| 36 | 12 | 1 | 3 years ago | [HPS2FPGAmapping](https://github.com/robseb/HPS2FPGAmapping)/861 |  SoCFPGA: Mapping HPS Peripherals, like IÂ²C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cyclone V) |
| 36 | 14 | 6 | 3 months ago | [TangPrimer-25K-example](https://github.com/sipeed/TangPrimer-25K-example)/862 | TangPrimer-25K-example project |
| 36 | 9 | 2 | 5 years ago | [3x3_matrix_Systolic_Array_multiplier](https://github.com/zhangzek/3x3_matrix_Systolic_Array_multiplier)/863 | 3Ã—3è„‰åŠ¨é˜µåˆ—ä¹˜æ³•å™¨ |
| 36 | 12 | 1 | 3 months ago | [Jingzhao](https://github.com/ETH-PLUS/Jingzhao)/864 | None |
| 36 | 11 | 0 | 3 years ago | [VSDBabySoC](https://github.com/manili/VSDBabySoC)/865 | VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH. |
| 36 | 7 | 0 | 11 months ago | [Cadence-RTL-to-GDSII-Flow](https://github.com/abdelazeem201/Cadence-RTL-to-GDSII-Flow)/866 | In this tutorial, you learn how to implement a design from RTL-to-GDSII using CadenceÂ® tools.  |
| 36 | 3 | 4 | a month ago | [gowin_flipflop_drainer](https://github.com/juj/gowin_flipflop_drainer)/867 | A test case for stress testing Tang Nano 4K and 9K and Primer 20K (Gowin FPGAs) |
| 36 | 6 | 7 | 10 months ago | [artificial_netlist_generator](https://github.com/daeyeon22/artificial_netlist_generator)/868 | Artificial Netlist Generator |
| 36 | 6 | 0 | 6 years ago | [redpid](https://github.com/quartiq/redpid)/869 | migen + misoc + redpitaya = digital servo |
| 36 | 14 | 0 | 5 years ago | [XCryptCore](https://github.com/crypt-xie/XCryptCore)/870 | Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.) |
| 36 | 7 | 3 | a month ago | [hsdaoh-fpga](https://github.com/steve-m/hsdaoh-fpga)/871 | High Speed Data Acquisition over HDMI - FPGA implementation |
| 36 | 12 | 0 | 4 years ago | [INSIDER-System](https://github.com/zainryan/INSIDER-System)/872 | An FPGA-based full-stack in-storage computing system.  |
| 36 | 12 | 1 | 1 year, 9 months ago | [SDR-Micron](https://github.com/Dfinitski/SDR-Micron)/873 | SDR Micron USB receiver |
| 36 | 11 | 0 | 2 years ago | [simple-AXI2AHB-bridge](https://github.com/KasuganoSoraaa/simple-AXI2AHB-bridge)/874 | AXI master to AHB slave, support INCR/WRAP, out of standing, do not  advanced feature such as support out of order, retry, split, etc |
| 36 | 8 | 0 | 14 years ago | [osdvu](https://github.com/cyrozap/osdvu)/875 | None |
| 36 | 16 | 1 | 4 years ago | [FAST9-Accelerator](https://github.com/ISKU/FAST9-Accelerator)/876 | FAST-9 Accelerator for Corner Detection |
| 36 | 2 | 0 | 4 years ago | [single_cycle_RISCV_CPU_Design-32bit](https://github.com/rave1sking/single_cycle_RISCV_CPU_Design-32bit)/877 | Verilogå®ç°å•å‘¨æœŸéæµæ°´çº¿32ä½RISCVæŒ‡ä»¤é›†ï¼ˆ45æ¡ï¼‰CPU |
| 36 | 12 | 2 | 3 years ago | [alice5](https://github.com/bradgrantham/alice5)/878 | SPIR-V fragment shader GPU core based on RISC-V |
| 36 | 4 | 1 | 4 years ago | [3DORGB](https://github.com/citrus3000psi/3DORGB)/879 | RGB Project for most 3DO consoles. |
| 36 | 23 | 1 | 8 years ago | [Propeller_1_Design](https://github.com/parallaxinc/Propeller_1_Design)/880 | Propeller 1 design and example files to be run on FPGA boards. |
| 36 | 3 | 0 | 4 years ago | [EDSAC](https://github.com/hrvach/EDSAC)/881 | FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope |
| 36 | 7 | 0 | 7 years ago | [wiki](https://github.com/tmatsuya/wiki)/882 | None |
| 36 | 19 | 1 | 2 years ago | [ce2020labs](https://github.com/DigitalDesignSchool/ce2020labs)/883 | ChipEXPO 2020 Digital Design School Labs |
| 35 | 8 | 0 | 1 year, 11 months ago | [FPGA-stereo-Camera-Basys3](https://github.com/Archfx/FPGA-stereo-Camera-Basys3)/884 | Integration of two camera ğŸ“· modules to Basys 3 FPGA |
| 35 | 7 | 0 | 2 years ago | [learn-verilog](https://github.com/michaelliao/learn-verilog)/885 | Learn Verilog |
| 35 | 15 | 0 | 7 years ago | [axi-ddr3](https://github.com/kdurant/axi-ddr3)/886 | å­¦ä¹ AXIæ¥å£ï¼Œä»¥åŠxilinx DDR3 IPä½¿ç”¨ |
| 35 | 10 | 6 | 4 years ago | [32-Bit-Floating-Point-Adder](https://github.com/ahirsharan/32-Bit-Floating-Point-Adder)/887 | Verilog Implementation of 32-bit Floating Point Adder |
| 35 | 4 | 0 | 1 year, 9 months ago | [e-verest](https://github.com/cbalint13/e-verest)/888 | EVEREST: e-Versatile Research Stick for peoples |
| 35 | 5 | 5 | 1 year, 11 months ago | [N-GO](https://github.com/ManuFerHi/N-GO)/889 | None |
| 35 | 14 | 0 | 5 years ago | [csirx](https://github.com/stevenbell/csirx)/890 | Open-source CSI-2 receiver for Xilinx UltraScale parts  |
| 35 | 9 | 0 | 6 years ago | [Computer-Organization-and-Architecture-LAB](https://github.com/vedic-partap/Computer-Organization-and-Architecture-LAB)/891 | Solution to COA LAB Assgn, IIT Kharagpur |
| 35 | 9 | 2 | 11 months ago | [nes_mappers](https://github.com/ClusterM/nes_mappers)/892 | NES mappers |
| 35 | 13 | 1 | 9 years ago | [AHB_Bus_Matrix](https://github.com/Lianghao-Yuan/AHB_Bus_Matrix)/893 | None |
| 35 | 6 | 0 | 1 year, 7 days ago | [Delta-Sigma-DAC-Verilog](https://github.com/briansune/Delta-Sigma-DAC-Verilog)/894 | Delta Sigma DAC FPGA |
| 35 | 4 | 0 | 5 months ago | [Booth4_wallace_MULT16_16](https://github.com/lauchinyuan/Booth4_wallace_MULT16_16)/895 | A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction |
| 35 | 9 | 0 | 3 years ago | [core_usb_bridge](https://github.com/ultraembedded/core_usb_bridge)/896 | USB -> AXI Debug Bridge |
| 35 | 4 | 1 | 3 years ago | [ComputerDesignExperiment](https://github.com/LSTM-Kirigaya/ComputerDesignExperiment)/897 | è®¡ç®—æœºç»„æˆåŸç†çš„å®éªŒï¼ŒåŒ…æ‹¬å•å‘¨æœŸCPUå’Œäº”çº§æµæ°´çº¿CPUçš„verilogå®ç° |
| 35 | 0 | 0 | 1 year, 1 month ago | [TJ-VGA-MP3-KeyBoard](https://github.com/tjzyykk/TJ-VGA-MP3-KeyBoard)/898 | TJ-æ•°å­—é€»è¾‘å¤§ä½œä¸šã€‚åŸºäºVivadoå¹³å°ã€Verilogè¯­è¨€ç¼–å†™ã€VGAï¼Œmp3ï¼Œé”®ç›˜ä½œä¸ºå¤–è®¾çš„æ¥æœ¨å—æ¸¸æˆã€‚åŒæµå¤§å­¦æ•°å­—é€»è¾‘å¤§ä½œä¸š |
| 35 | 12 | 0 | 3 years ago | [core_spiflash](https://github.com/ultraembedded/core_spiflash)/899 | SPI-Flash XIP Interface (Verilog) |
| 35 | 8 | 0 | 1 year, 8 months ago | [RISCV_Pipeline_Core](https://github.com/merldsu/RISCV_Pipeline_Core)/900 | This repository contains the design files of RISC-V Pipeline Core |
| 35 | 15 | 0 | 11 years ago | [fpganes](https://github.com/jpwright/fpganes)/901 | FPGA-based AI for Super Mario Bros. Designed for an Altera DE2 |
| 35 | 11 | 0 | 2 years ago | [RiftCore](https://github.com/whutddk/RiftCore)/902 | RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System |
| 35 | 14 | 0 | 5 years ago | [verilog-mini-demo](https://github.com/ic7x24/verilog-mini-demo)/903 | Verilogæç®€æ•™ç¨‹ |
| 35 | 3 | 0 | 10 years ago | [CPU32](https://github.com/kazunori279/CPU32)/904 | Tiny MIPS for Terasic DE0 |
| 35 | 8 | 1 | 2 months ago | [xilinx-risc-v](https://github.com/irmo-de/xilinx-risc-v)/905 | Porting PicoRV32 to Artix-7 and Spartan-7. Generic vivado template for supported Xilinx FPGA is included. |
| 34 | 13 | 2 | 3 years ago | [tonic](https://github.com/minmit/tonic)/906 | A Programmable Hardware Architecture for Network Transport Logic |
| 34 | 24 | 0 | 5 years ago | [2FSK-2PSK-2DPSK-QPSK-code-and-decode](https://github.com/DejavuAlex/2FSK-2PSK-2DPSK-QPSK-code-and-decode)/907 | ç”¨Verilogè¯­è¨€ç¼–å†™ï¼Œå®ç°2FSKï¼Œ2PSK, 2DPSK, QPSKè°ƒåˆ¶è§£è°ƒ |
| 34 | 7 | 0 | 4 years ago | [cpu_for_nscscc2020](https://github.com/fluctlight001/cpu_for_nscscc2020)/908 | 2020é¾™èŠ¯æ¯ä¸ªäººèµ› ç®€æ˜“åŒå‘å°„60Mï¼ˆå«ibufferï¼‰ |
| 34 | 14 | 1 | 1 year, 11 months ago | [xup_fpga_vivado_flow](https://github.com/Xilinx/xup_fpga_vivado_flow)/909 | AMD Xilinx University Program Vivado tutorial  |
| 34 | 12 | 2 | 3 years ago | [ThymesisFlow](https://github.com/OpenCAPI/ThymesisFlow)/910 | Memory Disaggregation on POWER9 with OpenCAPI 3.0 M1 & C1 |
| 34 | 15 | 0 | 6 years ago | [pciebench-netfpga](https://github.com/pcie-bench/pciebench-netfpga)/911 |  pcie-bench code for NetFPGA/VCU709 cards  |
| 34 | 6 | 0 | 7 months ago | [Dadda-Multiplier-using-CSA](https://github.com/tharunchitipolu/Dadda-Multiplier-using-CSA)/912 | Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL. |
| 34 | 7 | 0 | 5 years ago | [VerilogHDL-Codes](https://github.com/mihir8181/VerilogHDL-Codes)/913 | Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.  |
| 34 | 9 | 0 | 4 years ago | [de10-nano-riscv](https://github.com/thinkoco/de10-nano-riscv)/914 | A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano |
| 34 | 24 | 0 | 3 years ago | [FPGAandPeripheralInterface](https://github.com/suisuisi/FPGAandPeripheralInterface)/915 |  Peripheral Interface of FPGA |
| 34 | 6 | 2 | 2 years ago | [CNN-ACCELERATOR](https://github.com/8krisv/CNN-ACCELERATOR)/916 | Hardware accelerator for convolutional neural networks |
| 34 | 20 | 1 | 6 years ago | [GnuRadar](https://github.com/rseal/GnuRadar)/917 | Open-source software defined radar based on the USRP 1 hardware. |
| 35 | 7 | 0 | 3 years ago | [Open-Source-RTL-Design](https://github.com/embedded-explorer/Open-Source-RTL-Design)/918 | This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop |
| 34 | 4 | 3 | 2 months ago | [ML4Accel-Dataset](https://github.com/UT-LCA/ML4Accel-Dataset)/919 | Dataset for ML-guided Accelerator Design |
| 34 | 2 | 0 | 1 year, 10 months ago | [image_processing](https://github.com/fivexxxxx/image_processing)/920 | FPGAå›¾åƒå¤„ç†-- è½¦ç‰Œå®šä½ï¼ŒåŒ…æ‹¬äºŒå€¼åŒ–ï¼Œè…èš€ï¼Œè†¨èƒ€ï¼Œsobelè¾¹ç¼˜æ£€æµ‹ï¼Œæ°´å¹³æŠ•å½±å’Œå‚ç›´æŠ•å½±ç­‰ |
| 34 | 9 | 0 | 9 days ago | [ASP-DAC24-Tutorial](https://github.com/ASU-VDA-Lab/ASP-DAC24-Tutorial)/921 | This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024 |
| 34 | 9 | 0 | 8 months ago | [NeoChips](https://github.com/neogeodev/NeoChips)/922 | Replacement "chips" for NeoGeo systems |
| 34 | 13 | 2 | 3 months ago | [pcileech-cardreader](https://github.com/dom0ng/pcileech-cardreader)/923 | pcileech-fpga with SD card reader card emulation (Alcor Micro PCIe Card Reader) |
| 33 | 2 | 0 | 3 years ago | [SpGEMM](https://github.com/sfu-arch/SpGEMM)/924 | None |
| 33 | 8 | 9 | 2 days ago | [openeye-CamSI](https://github.com/chili-chips-ba/openeye-CamSI)/925 | A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video pipeline with remote connectivity. For Sony, Series7 & open FPGA makers on limited budget. Augments openXC7 CI/CD, challenging its timing-savvy. Promotes the lesser-known EU boards. |
| 33 | 5 | 3 | 1 year, 7 months ago | [MiSTerFPGA_YC_Encoder](https://github.com/MikeS11/MiSTerFPGA_YC_Encoder)/926 | All work releated to the YC / NTSC & PAL Encoder for MiSTerFPGA |
| 33 | 5 | 0 | 6 years ago | [OpenFPGA](https://github.com/haojunliu/OpenFPGA)/927 | OpenFPGA |
| 33 | 1 | 0 | 3 years ago | [verilog-coding-standard](https://github.com/thu-cs-lab/verilog-coding-standard)/928 | Recommended coding standard of Verilog and SystemVerilog. |
| 33 | 13 | 0 | 9 years ago | [Hardware_circular_buffer_controller](https://github.com/wtiandong/Hardware_circular_buffer_controller)/929 | This is a circular buffer controller used in FPGA. |
| 33 | 10 | 1 | 6 years ago | [JPEG-Decoder](https://github.com/jdocampom/JPEG-Decoder)/930 | Verilog Code for a JPEG Decoder |
| 33 | 11 | 2 | 2 years ago | [asap7_reference_design](https://github.com/Centre-for-Hardware-Security/asap7_reference_design)/931 | reference block design for the ASAP7nm library in Cadence Innovus |
| 33 | 10 | 0 | 12 days ago | [my-verilog-examples](https://github.com/JeffDeCola/my-verilog-examples)/932 | A place to keep my synthesizable verilog examples. |
| 33 | 5 | 1 | 8 years ago | [RISCV_Piccolo_v1](https://github.com/rsnikhil/RISCV_Piccolo_v1)/933 | Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore). |
| 33 | 4 | 2 | 3 years ago | [no2muacm](https://github.com/no2fpga/no2muacm)/934 | Drop In USB CDC ACM core for iCE40 FPGA |
| 33 | 3 | 0 | 4 years ago | [nintendo-switch-i2s-to-spdif](https://github.com/puhitaku/nintendo-switch-i2s-to-spdif)/935 | I2S to S/PDIF conversion on SiPeed Tang Nano (GOWIN GW1N-LV1) which aims to convert Nintendo Switch's internal I2S signal. |
| 33 | 12 | 0 | 2 months ago | [DLUT_IC_Courses](https://github.com/NAOSI-DLUT/DLUT_IC_Courses)/936 | å¤§è¿ç†å·¥å¤§å­¦é›†æˆç”µè·¯å­¦é™¢æœ¬ç§‘è¯¾ç¨‹æŒ‡å— |
| 33 | 18 | 2 | 7 years ago | [PUF-lab](https://github.com/eriksargent/PUF-lab)/937 | FPGA implementation of a physical unclonable function for authentication |
| 33 | 6 | 0 | 6 years ago | [USB](https://github.com/pbing/USB)/938 | FPGA USB 1.1 Low-Speed Implementation |
| 33 | 5 | 0 | 2 years ago | [rioschip](https://github.com/b224hisl/rioschip)/939 | None |
| 33 | 19 | 0 | 4 years ago | [x393_sata](https://github.com/Elphel/x393_sata)/940 | mirror of https://git.elphel.com/Elphel/x393_sata |
| 33 | 7 | 0 | 2 years ago | [HW](https://github.com/LCAI-TIHU/HW)/941 | LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peripherals. |
| 33 | 7 | 3 | a month ago | [TangMega-138K-example](https://github.com/sipeed/TangMega-138K-example)/942 | TangMega-138K-example project |
| 33 | 2 | 0 | 3 months ago | [NockPU](https://github.com/mopfel-winrux/NockPU)/943 | Quartus project file for NockPU |
| 33 | 26 | 0 | 11 years ago | [opensketch](https://github.com/harvard-cns/opensketch)/944 | simulation and netfpga code |
| 33 | 6 | 0 | 3 years ago | [5-stage-pipeline-cpu](https://github.com/lerogo/5-stage-pipeline-cpu)/945 | å®ç°äº†5æ®µæµæ°´çš„CPU This project is verilog that implements 5-stage-pipeline-cpu |
| 33 | 6 | 7 | 8 years ago | [vector06cc](https://github.com/svofski/vector06cc)/946 | Ğ’ĞµĞºÑ‚Ğ¾Ñ€-06Ñ† Ğ² ĞŸĞ›Ğ˜Ğ¡ / Vector-06c in FPGA |
| 33 | 6 | 1 | 4 years ago | [core_jpeg_decoder](https://github.com/ultraembedded/core_jpeg_decoder)/947 | HW JPEG decoder wrapper with AXI-4 DMA |
| 33 | 0 | 1 | 8 months ago | [Dueottosei](https://github.com/na103/Dueottosei)/948 | Amiga 500 PC AT 286 emulator board |
| 32 | 13 | 0 | 2 years ago | [dsp_xilinx_ip](https://github.com/farbius/dsp_xilinx_ip)/949 | Some basic DSP algorithms implemented with xilinx IP cores with explanation, Verilog testbenches and modelling in Python  |
| 32 | 13 | 0 | 5 years ago | [CyNAPSEv11](https://github.com/saunak1994/CyNAPSEv11)/950 | The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL |
| 32 | 11 | 0 | 2 years ago | [verilog-65C02-fsm](https://github.com/Arlet/verilog-65C02-fsm)/951 | None |
| 32 | 8 | 0 | 1 year, 1 month ago | [RISCV_Single_Cycle_Core](https://github.com/merldsu/RISCV_Single_Cycle_Core)/952 | This repository contains the design files of RISC-V Single Cycle Core |
| 32 | 14 | 2 | 3 years ago | [microshift_compression](https://github.com/zhangmozhe/microshift_compression)/953 | Microshift Compression: An Efficient Image Compression Algorithm for Hardware |
| 32 | 14 | 12 | 4 years ago | [nanorv32](https://github.com/rbarzic/nanorv32)/954 | A small 32-bit implementation of the RISC-V architecture |
| 32 | 2 | 2 | 6 years ago | [mera400f](https://github.com/jakubfi/mera400f)/955 | MERA-400 in an FPGA |
| 32 | 6 | 1 | 6 years ago | [Lichee-Tang](https://github.com/piotr-go/Lichee-Tang)/956 | Lichee Tang FPGA board examples |
| 32 | 8 | 2 | 10 years ago | [Modular-Exponentiation](https://github.com/lajanugen/Modular-Exponentiation)/957 | Verilog Implementation of modular exponentiation using Montgomery multiplication |
| 32 | 5 | 0 | 5 years ago | [thunderclap-fpga-arria10](https://github.com/thunderclap-io/thunderclap-fpga-arria10)/958 | Thunderclap hardware for Intel Arria 10 FPGA |
| 32 | 12 | 0 | 9 years ago | [i2c](https://github.com/csus-senior-design/i2c)/959 | I2C Master and Slave |
| 32 | 21 | 1 | 8 years ago | [Asynchronous-FIFO](https://github.com/JonathanJing/Asynchronous-FIFO)/960 | Asynchronous fifo in verilog |
| 32 | 5 | 0 | 6 years ago | [verifla](https://github.com/wd5gnr/verifla)/961 | Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm |
| 32 | 17 | 0 | 6 years ago | [System-Bus-Design-Verilog](https://github.com/Buddhimah/System-Bus-Design-Verilog)/962 | This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification  |
| 32 | 6 | 0 | 2 years ago | [DigitalClock](https://github.com/thinson/DigitalClock)/963 | åŸºäºverilogçš„æ•°å­—æ—¶é’Ÿï¼Œæ•°ç”µè¯¾ç¨‹è®¾è®¡ |
| 32 | 26 | 0 | 20 years ago | [uart16550](https://github.com/freecores/uart16550)/964 | UART 16550 core |
| 32 | 0 | 0 | 1 year, 17 days ago | [FPGA-FigureRecognition](https://github.com/ZhengBryan/FPGA-FigureRecognition)/965 | åŒæµå¤§å­¦æ•°å­—é€»è¾‘ç»¼åˆä½œä¸š |
| 32 | 13 | 1 | 20 years ago | [jtag](https://github.com/freecores/jtag)/966 | JTAG Test Access Port (TAP) |
| 32 | 7 | 0 | a month ago | [chromatic_fpga](https://github.com/ModRetro/chromatic_fpga)/967 | This repository houses the ModRetro Chromatic's FPGA design files. |
| 32 | 16 | 0 | 8 years ago | [HDC-Language-Recognition](https://github.com/abbas-rahimi/HDC-Language-Recognition)/968 | Hyperdimensional computing for language recognition: Matlab and RTL implementations  |
| 32 | 8 | 1 | 1 year, 7 months ago | [SKY130_SAR-ADC](https://github.com/w32agobot/SKY130_SAR-ADC)/969 | Fully-differential asynchronous non-binary 12-bit SAR-ADC |
| 32 | 0 | 0 | 9 months ago | [Hardware-Implementation-of-the-Canny-Edge-Detection-Algorithm](https://github.com/DOUDIU/Hardware-Implementation-of-the-Canny-Edge-Detection-Algorithm)/970 | The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient to replicate using any simulator and any of the available FPGA boards, including those from Xilinx and Altera. |
| 32 | 10 | 0 | 12 days ago | [PCIe_physical_layer](https://github.com/brown9804/PCIe_physical_layer)/971 | Implementation of the PCIe physical layer |
| 32 | 9 | 0 | 13 years ago | [tinycpu](https://github.com/fallen/tinycpu)/972 | Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes. |
| 32 | 16 | 0 | 7 years ago | [fpga_cmos_design](https://github.com/Frogwells/fpga_cmos_design)/973 | è¿™æ˜¯ä½¿ç”¨FPGAå¼€å‘CMOSçš„ä¸¤ä¸ªçœŸå®é¡¹ç›®ï¼Œä¹‹å‰çš„fpga_designä»…æ˜¯ä¸€ä¸ªæœªå®Œå–„çš„ç‰ˆæœ¬ï¼ŒåŒæ—¶ä¹Ÿåˆ é™¤äº†ä¸€äº›ä¸é¡¹ç›®æ— å…³çš„ä¸œè¥¿ |
| 32 | 4 | 0 | 1 year, 5 months ago | [cpucore-mariver](https://github.com/HIT-MaRiver-mips/cpucore-mariver)/974 | None |
| 32 | 15 | 1 | 9 years ago | [i2c-master](https://github.com/joelagnel/i2c-master)/975 | An i2c master controller implemented in Verilog |
| 32 | 2 | 3 | 5 months ago | [A500_8MB_ide](https://github.com/OlegMishin/A500_8MB_ide)/976 | Amiga 500 8MB FastRAM and IDE interface |
| 32 | 2 | 0 | 3 years ago | [ws2812-core](https://github.com/mattvenn/ws2812-core)/977 | verilog core for ws2812 leds |
| 31 | 5 | 0 | 2 years ago | [iic-audiodac-v1](https://github.com/iic-jku/iic-audiodac-v1)/978 | Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology. |
| 31 | 5 | 0 | 2 years ago | [AXI4_Master_Interconnect_Slave](https://github.com/hizbi-github/AXI4_Master_Interconnect_Slave)/979 | A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple masters arbitration.  Simulation waveforms are also included. |
| 31 | 3 | 0 | 3 years ago | [Single-Cycle-Risc-Processor-32-bit-Verilog](https://github.com/sudhamshu091/Single-Cycle-Risc-Processor-32-bit-Verilog)/980 | Single Cycle RISC MIPS Processor |
| 31 | 14 | 0 | 6 years ago | [face_detect_open](https://github.com/lulinchen/face_detect_open)/981 | A Voila-Jones face detector hardware implementation |
| 31 | 5 | 0 | 14 years ago | [opengg](https://github.com/lzw545/opengg)/982 | OpenGL-like graphics pipeline on a Xilinx FPGA |
| 31 | 4 | 2 | 8 days ago | [dmgcpu](https://github.com/emu-russia/dmgcpu)/983 | DMG CPU Reverse Engineering |
| 31 | 25 | 1 | 7 years ago | [OFDM_802_11](https://github.com/phthinh/OFDM_802_11)/984 | IEEE 802.11 OFDM-based transceiver system |
| 31 | 6 | 1 | 11 months ago | [OpenHT-fpga](https://github.com/M17-Project/OpenHT-fpga)/985 | OpenHT FPGA design |
| 31 | 12 | 0 | 1 year, 1 month ago | [RePLIA](https://github.com/WarwickEPR/RePLIA)/986 | FPGA Based lock in amplifier |
| 31 | 2 | 0 | 1 year, 9 months ago | [ICLAB-2022-FALL](https://github.com/XDEv11/ICLAB-2022-FALL)/987 | None |
| 31 | 11 | 0 | 4 years ago | [Image_Rotate](https://github.com/WayneGong/Image_Rotate)/988 | è§†é¢‘æ—‹è½¬ï¼ˆ2019FPGAå¤§èµ›ï¼‰ |
| 31 | 3 | 0 | 2 months ago | [up5k_osc](https://github.com/emeb/up5k_osc)/989 | None |
| 31 | 9 | 1 | 1 year, 11 months ago | [xup_embedded_system_design_flow](https://github.com/Xilinx/xup_embedded_system_design_flow)/990 | AMD Xilinx University Program Embedded tutorial |
| 31 | 8 | 69 | 1 year, 4 months ago | [UHDM-integration-tests](https://github.com/chipsalliance/UHDM-integration-tests)/991 | None |
| 31 | 7 | 2 | 3 years ago | [asynchronous_fifo](https://github.com/teekamkhandelwal/asynchronous_fifo)/992 | Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module. |
| 31 | 12 | 0 | 7 years ago | [book-examples](https://github.com/embmicro/book-examples)/993 | None |
| 31 | 9 | 2 | 6 years ago | [Spartan-Mini-NES](https://github.com/jonthomasson/Spartan-Mini-NES)/994 | An FPGA based handheld NES system built around the Spartan 6 and the Spartan Mini development board. |
| 31 | 15 | 1 | 6 years ago | [FPGA_rtime_HDR_video](https://github.com/sh-vlad/FPGA_rtime_HDR_video)/995 | We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.  |
| 31 | 9 | 0 | 2 years ago | [M65C02A](https://github.com/MorrisMA/M65C02A)/996 | Enhanced 6502/65C02 Microprogrammed FPGA Processor Core (Verilog-2001) |
| 31 | 1 | 0 | 22 days ago | [riscv_cpu](https://github.com/Azalea8/riscv_cpu)/997 | riscvæŒ‡ä»¤é›†ï¼Œå•å‘¨æœŸä»¥åŠäº”çº§æµæ°´çº¿CPU |
| 31 | 1 | 0 | 2 years ago | [pango_video_local_dimming](https://github.com/Thes0me/pango_video_local_dimming)/998 | 2022å¹´å…¨å›½å¤§å­¦ç”ŸåµŒå…¥å¼èŠ¯ç‰‡ä¸ç³»ç»Ÿè®¾è®¡ç«èµ›â€”â€”FPGAåˆ›æ–°è®¾è®¡ç«èµ›ç´«å…‰åŒåˆ›èµ›é“è§†é¢‘è‰²åº¦äº®åº¦æå–èµ›é¢˜è®¾è®¡æºæ–‡ä»¶ |
| 31 | 23 | 1 | 6 years ago | [nysa-verilog](https://github.com/CospanDesign/nysa-verilog)/999 | Verilog Repository for GIT |
| 31 | 19 | 0 | 8 years ago | [AXI_BFM](https://github.com/ptracton/AXI_BFM)/1000 | AXI4 BFM in Verilog |