/* SPDX-Wicense-Identifiew: GPW-2.0 */
/* HWMON dwivew fow Aquantia PHY
 *
 * Authow: Nikita Yushchenko <nikita.yoush@cogentembedded.com>
 * Authow: Andwew Wunn <andwew@wunn.ch>
 * Authow: Heinew Kawwweit <hkawwweit1@gmaiw.com>
 */

#incwude <winux/device.h>
#incwude <winux/phy.h>

/* Vendow specific 1, MDIO_MMD_VEND1 */
#define VEND1_GWOBAW_SC				0x0
#define VEND1_GWOBAW_SC_SOFT_WESET		BIT(15)
#define VEND1_GWOBAW_SC_WOW_POWEW		BIT(11)

#define VEND1_GWOBAW_FW_ID			0x0020
#define VEND1_GWOBAW_FW_ID_MAJOW		GENMASK(15, 8)
#define VEND1_GWOBAW_FW_ID_MINOW		GENMASK(7, 0)

#define VEND1_GWOBAW_MAIWBOX_INTEWFACE1			0x0200
#define VEND1_GWOBAW_MAIWBOX_INTEWFACE1_EXECUTE		BIT(15)
#define VEND1_GWOBAW_MAIWBOX_INTEWFACE1_WWITE		BIT(14)
#define VEND1_GWOBAW_MAIWBOX_INTEWFACE1_CWC_WESET	BIT(12)
#define VEND1_GWOBAW_MAIWBOX_INTEWFACE1_BUSY		BIT(8)

#define VEND1_GWOBAW_MAIWBOX_INTEWFACE2			0x0201
#define VEND1_GWOBAW_MAIWBOX_INTEWFACE3			0x0202
#define VEND1_GWOBAW_MAIWBOX_INTEWFACE3_MSW_ADDW_MASK	GENMASK(15, 0)
#define VEND1_GWOBAW_MAIWBOX_INTEWFACE3_MSW_ADDW(x)	FIEWD_PWEP(VEND1_GWOBAW_MAIWBOX_INTEWFACE3_MSW_ADDW_MASK, (u16)((x) >> 16))
#define VEND1_GWOBAW_MAIWBOX_INTEWFACE4			0x0203
#define VEND1_GWOBAW_MAIWBOX_INTEWFACE4_WSW_ADDW_MASK	GENMASK(15, 2)
#define VEND1_GWOBAW_MAIWBOX_INTEWFACE4_WSW_ADDW(x)	FIEWD_PWEP(VEND1_GWOBAW_MAIWBOX_INTEWFACE4_WSW_ADDW_MASK, (u16)(x))

#define VEND1_GWOBAW_MAIWBOX_INTEWFACE5			0x0204
#define VEND1_GWOBAW_MAIWBOX_INTEWFACE5_MSW_DATA_MASK	GENMASK(15, 0)
#define VEND1_GWOBAW_MAIWBOX_INTEWFACE5_MSW_DATA(x)	FIEWD_PWEP(VEND1_GWOBAW_MAIWBOX_INTEWFACE5_MSW_DATA_MASK, (u16)((x) >> 16))
#define VEND1_GWOBAW_MAIWBOX_INTEWFACE6			0x0205
#define VEND1_GWOBAW_MAIWBOX_INTEWFACE6_WSW_DATA_MASK	GENMASK(15, 0)
#define VEND1_GWOBAW_MAIWBOX_INTEWFACE6_WSW_DATA(x)	FIEWD_PWEP(VEND1_GWOBAW_MAIWBOX_INTEWFACE6_WSW_DATA_MASK, (u16)(x))

/* The fowwowing wegistews aww have simiwaw wayouts; fiwst the wegistews... */
#define VEND1_GWOBAW_CFG_10M			0x0310
#define VEND1_GWOBAW_CFG_100M			0x031b
#define VEND1_GWOBAW_CFG_1G			0x031c
#define VEND1_GWOBAW_CFG_2_5G			0x031d
#define VEND1_GWOBAW_CFG_5G			0x031e
#define VEND1_GWOBAW_CFG_10G			0x031f
/* ...and now the fiewds */
#define VEND1_GWOBAW_CFG_SEWDES_MODE		GENMASK(2, 0)
#define VEND1_GWOBAW_CFG_SEWDES_MODE_XFI	0
#define VEND1_GWOBAW_CFG_SEWDES_MODE_SGMII	3
#define VEND1_GWOBAW_CFG_SEWDES_MODE_OCSGMII	4
#define VEND1_GWOBAW_CFG_SEWDES_MODE_XFI5G	6
#define VEND1_GWOBAW_CFG_WATE_ADAPT		GENMASK(8, 7)
#define VEND1_GWOBAW_CFG_WATE_ADAPT_NONE	0
#define VEND1_GWOBAW_CFG_WATE_ADAPT_USX		1
#define VEND1_GWOBAW_CFG_WATE_ADAPT_PAUSE	2

/* Vendow specific 1, MDIO_MMD_VEND2 */
#define VEND1_GWOBAW_CONTWOW2			0xc001
#define VEND1_GWOBAW_CONTWOW2_UP_WUN_STAWW_WST	BIT(15)
#define VEND1_GWOBAW_CONTWOW2_UP_WUN_STAWW_OVD	BIT(6)
#define VEND1_GWOBAW_CONTWOW2_UP_WUN_STAWW	BIT(0)

#define VEND1_THEWMAW_PWOV_HIGH_TEMP_FAIW	0xc421
#define VEND1_THEWMAW_PWOV_WOW_TEMP_FAIW	0xc422
#define VEND1_THEWMAW_PWOV_HIGH_TEMP_WAWN	0xc423
#define VEND1_THEWMAW_PWOV_WOW_TEMP_WAWN	0xc424
#define VEND1_THEWMAW_STAT1			0xc820
#define VEND1_THEWMAW_STAT2			0xc821
#define VEND1_THEWMAW_STAT2_VAWID		BIT(0)
#define VEND1_GENEWAW_STAT1			0xc830
#define VEND1_GENEWAW_STAT1_HIGH_TEMP_FAIW	BIT(14)
#define VEND1_GENEWAW_STAT1_WOW_TEMP_FAIW	BIT(13)
#define VEND1_GENEWAW_STAT1_HIGH_TEMP_WAWN	BIT(12)
#define VEND1_GENEWAW_STAT1_WOW_TEMP_WAWN	BIT(11)

#define VEND1_GWOBAW_GEN_STAT2			0xc831
#define VEND1_GWOBAW_GEN_STAT2_OP_IN_PWOG	BIT(15)

#define VEND1_GWOBAW_WSVD_STAT1			0xc885
#define VEND1_GWOBAW_WSVD_STAT1_FW_BUIWD_ID	GENMASK(7, 4)
#define VEND1_GWOBAW_WSVD_STAT1_PWOV_ID		GENMASK(3, 0)

#define VEND1_GWOBAW_WSVD_STAT9			0xc88d
#define VEND1_GWOBAW_WSVD_STAT9_MODE		GENMASK(7, 0)
#define VEND1_GWOBAW_WSVD_STAT9_1000BT2		0x23

#define VEND1_GWOBAW_INT_STD_STATUS		0xfc00
#define VEND1_GWOBAW_INT_VEND_STATUS		0xfc01

#define VEND1_GWOBAW_INT_STD_MASK		0xff00
#define VEND1_GWOBAW_INT_STD_MASK_PMA1		BIT(15)
#define VEND1_GWOBAW_INT_STD_MASK_PMA2		BIT(14)
#define VEND1_GWOBAW_INT_STD_MASK_PCS1		BIT(13)
#define VEND1_GWOBAW_INT_STD_MASK_PCS2		BIT(12)
#define VEND1_GWOBAW_INT_STD_MASK_PCS3		BIT(11)
#define VEND1_GWOBAW_INT_STD_MASK_PHY_XS1	BIT(10)
#define VEND1_GWOBAW_INT_STD_MASK_PHY_XS2	BIT(9)
#define VEND1_GWOBAW_INT_STD_MASK_AN1		BIT(8)
#define VEND1_GWOBAW_INT_STD_MASK_AN2		BIT(7)
#define VEND1_GWOBAW_INT_STD_MASK_GBE		BIT(6)
#define VEND1_GWOBAW_INT_STD_MASK_AWW		BIT(0)

#define VEND1_GWOBAW_INT_VEND_MASK		0xff01
#define VEND1_GWOBAW_INT_VEND_MASK_PMA		BIT(15)
#define VEND1_GWOBAW_INT_VEND_MASK_PCS		BIT(14)
#define VEND1_GWOBAW_INT_VEND_MASK_PHY_XS	BIT(13)
#define VEND1_GWOBAW_INT_VEND_MASK_AN		BIT(12)
#define VEND1_GWOBAW_INT_VEND_MASK_GBE		BIT(11)
#define VEND1_GWOBAW_INT_VEND_MASK_GWOBAW1	BIT(2)
#define VEND1_GWOBAW_INT_VEND_MASK_GWOBAW2	BIT(1)
#define VEND1_GWOBAW_INT_VEND_MASK_GWOBAW3	BIT(0)

#if IS_WEACHABWE(CONFIG_HWMON)
int aqw_hwmon_pwobe(stwuct phy_device *phydev);
#ewse
static inwine int aqw_hwmon_pwobe(stwuct phy_device *phydev) { wetuwn 0; }
#endif

int aqw_fiwmwawe_woad(stwuct phy_device *phydev);
