Accel-Sim [build accelsim-commit-_modified_0.0_25-11-18-19-33-50]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f4f76e00000,735000
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-1-ctx_0x557ab27d5ef0.traceg.xz
-kernel name = _Z6euclidPcffPfiii
-kernel id = 1
-grid dim = (938,1,1)
-block dim = (16,1,1)
-shmem = 0
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f4f95000000
-local mem base_addr = 0x00007f4f93000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-1-ctx_0x557ab27d5ef0.traceg.xz
launching kernel name: _Z6euclidPcffPfiii uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 8531
gpu_sim_insn = 1407631
gpu_ipc =     165.0019
gpu_tot_sim_cycle = 8531
gpu_tot_sim_insn = 1407631
gpu_tot_ipc =     165.0019
gpu_tot_issued_cta = 938
gpu_occupancy = 35.6482% 
gpu_tot_occupancy = 35.6482% 
max_total_param_size = 0
gpu_stall_dramfull = 12403
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.6923
partiton_level_parallism_total  =       2.6923
partiton_level_parallism_util =       9.0783
partiton_level_parallism_util_total  =       9.0783
L2_BW  =      97.5258 GB/Sec
L2_BW_total  =      97.5258 GB/Sec
gpu_total_sim_rate=351907

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 628
	L1D_cache_core[1]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 407
	L1D_cache_core[2]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 488
	L1D_cache_core[3]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 413
	L1D_cache_core[4]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 659
	L1D_cache_core[5]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 403
	L1D_cache_core[6]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 584
	L1D_cache_core[7]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 351
	L1D_cache_core[8]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 553
	L1D_cache_core[9]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 397
	L1D_cache_core[10]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 495
	L1D_cache_core[11]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 547
	L1D_cache_core[12]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 675
	L1D_cache_core[13]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 398
	L1D_cache_core[14]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 510
	L1D_cache_core[15]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 435
	L1D_cache_core[16]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 668
	L1D_cache_core[17]: Access = 2909, Miss = 491, Miss_rate = 0.169, Pending_hits = 1106, Reservation_fails = 311
	L1D_cache_core[18]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 324
	L1D_cache_core[19]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 245
	L1D_cache_core[20]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 330
	L1D_cache_core[21]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 226
	L1D_cache_core[22]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 356
	L1D_cache_core[23]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 218
	L1D_cache_core[24]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 365
	L1D_cache_core[25]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 244
	L1D_cache_core[26]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 321
	L1D_cache_core[27]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 245
	L1D_cache_core[28]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 327
	L1D_cache_core[29]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 226
	L1D_cache_core[30]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 337
	L1D_cache_core[31]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 218
	L1D_cache_core[32]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 349
	L1D_cache_core[33]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 244
	L1D_cache_core[34]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 343
	L1D_cache_core[35]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 245
	L1D_cache_core[36]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 331
	L1D_cache_core[37]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 226
	L1D_cache_core[38]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 341
	L1D_cache_core[39]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 218
	L1D_cache_core[40]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 349
	L1D_cache_core[41]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 244
	L1D_cache_core[42]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 324
	L1D_cache_core[43]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 245
	L1D_cache_core[44]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 346
	L1D_cache_core[45]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 226
	L1D_total_cache_accesses = 133123
	L1D_total_cache_misses = 22968
	L1D_total_cache_miss_rate = 0.1725
	L1D_total_cache_pending_hits = 51562
	L1D_total_cache_reservation_fails = 16935
	L1D_cache_data_port_util = 0.383
	L1D_cache_fill_port_util = 0.138
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58593
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14647
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 51562
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 131248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1875

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 10901
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6034
ctas_completed 938, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 
distro:
92, 161, 127, 161, 126, 161, 161, 161, 161, 161, 126, 161, 127, 161, 126, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 3976800
gpgpu_n_tot_w_icount = 124275
gpgpu_n_stall_shd_mem = 34862
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21093
gpgpu_n_mem_write_global = 1875
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 120000
gpgpu_n_store_insn = 15000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 17210
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17210
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17652
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:104230	W0_Idle:83881	W0_Scoreboard:306840	W1:12972	W2:10354	W3:6262	W4:2119	W5:593	W6:148	W7:30	W8:83	W9:2	W10:10	W11:41	W12:144	W13:451	W14:827	W15:1312	W16:81409	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:33303	WS1:31508	WS2:30475	WS3:28989	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 168744 {8:21093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 75000 {40:1875,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 843720 {40:21093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15000 {8:1875,}
maxmflatency = 1811 
max_icnt2mem_latency = 840 
maxmrqlatency = 583 
max_icnt2sh_latency = 12 
averagemflatency = 922 
avg_icnt2mem_latency = 251 
avg_mrq_latency = 56 
avg_icnt2sh_latency = 2 
mrq_lat_table:5983 	466 	870 	1708 	2126 	2838 	4124 	2373 	592 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1875 	1216 	10155 	9722 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4768 	2732 	6728 	5139 	3601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21349 	1542 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        25        59        54        51        51        49        53         0         0         0         0         0         0         0         0 
dram[1]:        28        36        55        50        43        29        45        49         0         0         0         0         0         0         0         0 
dram[2]:        32        32        50        49        31        27        55        37         0         0         0         0         0         0         0         0 
dram[3]:        43        32        52        53        42        29        52        53         0         0         0         0         0         0         0         0 
dram[4]:        40        46        52        47        46        40        50        48         0         0         0         0         0         0         0         0 
dram[5]:        25        40        58        58        51        54        29        54         0         0         0         0         0         0         0         0 
dram[6]:        41        41        55        56        41        54        51        49         0         0         0         0         0         0         0         0 
dram[7]:        34        46        48        45        45        46        37        34         0         0         0         0         0         0         0         0 
dram[8]:        32        46        48        49        50        26        35        22         0         0         0         0         0         0         0         0 
dram[9]:        31        46        51        49        43        31        47        57         0         0         0         0         0         0         0         0 
dram[10]:        52        44        55        55        43        56        35        55         0         0         0         0         0         0         0         0 
dram[11]:        35        36        52        49        44        48        38        23         0         0         0         0         0         0         0         0 
dram[12]:        41        25        55        53        35        55        28        32         0         0         0         0         0         0         0         0 
dram[13]:        37        48        52        50        31        39        27        27         0         0         0         0         0         0         0         0 
dram[14]:        31        36        52        49        24        29        44        53         0         0         0         0         0         0         0         0 
dram[15]:        29        46        55        54        40        45        23        39         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5554      5553      5558      5557      5630      5623      6176      6168      5829      5838      5635      5644      5746      5740      5652      5649 
dram[1]:      5553      5554      5559      5557      5653      5646      6111      6140      5858      5703      5626      5623      5720      5732      5656      5655 
dram[2]:      5553      5564      5562      5557      5618      5617      6177      6167      5850      5859      5633      5624      5731      5730      5678      5674 
dram[3]:      5560      5554      5558      5557      5635      5630      6133      6150      5846      5868      5645      5637      5701      5703      5650      5669 
dram[4]:      5553      5554      5559      5558      5625      5621      6115      6096      5653      5648      5631      5629      5698      5699      5667      5670 
dram[5]:      5565      5558      5557      5570      5620      5643      6188      6214      5658      5650      5623      5634      5693      5719      5669      5668 
dram[6]:      5559      5556      5557      5557      5640      5637      6140      6170      5682      5666      5639      5648      5704      5701      5673      5664 
dram[7]:      5553      5554      5561      5560      5635      5631      6083      6105      5662      5656      5625      5626      5693      5691      5680      5677 
dram[8]:      5553      5559      5557      5558      5618      5636      6150      6089      5710      5697      5628      5624      5711      5744      5698      5695 
dram[9]:      5554      5553      5565      5558      5634      5639      6098      6083      5676      5674      5638      5633      5757      5763      5677      5686 
dram[10]:      5554      5553      5571      5566      5651      5642      6140      6169      5664      5639      5631      5626      5789      5766      5713      5711 
dram[11]:      5553      5555      5557      5557      5625      5623      6154      6180      5639      5626      5622      5645      5731      5752      5697      5719 
dram[12]:      5555      5553      5559      5570      5630      5628      6182      6185      5653      5647      5649      5645      5758      5755      5662      5660 
dram[13]:      5554      5553      5560      5559      5623      5620      6109      6131      5645      5643      5655      5653      5758      5755      5689      5674 
dram[14]:      5553      5553      5557      5557      5628      5627      6133      6168      5655      5647      5653      5652      5740      5740      5705      5677 
dram[15]:      5553      5558      5557      5564      5632      5637      6116      6105      5663      5658      5614      5613      5786      5786      5658      5711 
average row accesses per activate:
dram[0]: 11.100000  9.333333 30.250000 28.750000 13.333333 17.000000 14.400000 10.142858 58.000000 55.000000 62.000000 61.000000 59.000000 58.000000 56.000000 63.000000 
dram[1]:  6.722222 15.625000 28.500000 18.833334 16.571428 17.285715 23.000000 13.400000 62.000000 62.000000 60.000000 57.000000 56.000000 58.000000 60.000000 56.000000 
dram[2]:  8.571428 12.500000 28.250000 19.666666 12.666667 12.777778 17.500000 13.200000 62.000000 60.000000 54.000000 58.000000 57.000000 59.000000 61.000000 56.000000 
dram[3]: 10.900000  9.583333 30.750000 20.500000 11.800000 14.625000 14.400000 14.600000 57.000000 56.000000 59.000000 59.000000 64.000000 59.000000 56.000000 61.000000 
dram[4]: 12.200000 19.833334 27.500000 28.250000 12.777778 14.750000 23.000000 13.400000 60.000000 62.000000 57.000000 58.000000 52.000000 60.000000 59.000000 58.000000 
dram[5]: 14.750000 14.125000 30.750000 60.500000 13.555555 23.600000 10.285714 15.000000 58.000000 59.000000 63.000000 59.000000 62.000000 58.000000 59.000000 61.000000 
dram[6]: 11.100000 11.500000 20.500000 30.500000 13.333333 16.714285 17.500000 14.000000 55.000000 57.000000 61.000000 60.000000 63.000000 58.000000 58.000000 59.000000 
dram[7]: 12.100000 10.166667 18.333334 19.333334 12.888889 16.428572 22.666666 17.000000 59.000000 59.000000 57.000000 56.000000 56.000000 60.000000 62.000000 55.000000 
dram[8]: 10.083333 15.125000 19.500000 20.000000 16.000000 12.888889 11.833333 11.333333 62.000000 62.000000 53.000000 56.000000 59.000000 59.000000 60.000000 57.000000 
dram[9]:  9.500000 14.250000 29.750000 11.900000 15.000000 16.000000 12.500000 13.000000 54.000000 55.000000 59.000000 59.000000 61.000000 59.000000 57.000000 60.000000 
dram[10]:  9.583333 11.500000 30.250000 29.500000 11.181818 17.571428 14.200000 14.600000 55.000000 55.000000 64.000000 62.000000 59.000000 58.000000 58.000000 61.000000 
dram[11]:  8.714286  8.500000 28.500000 28.250000 12.888889 24.200001 10.428572 13.800000 63.000000 64.000000 58.000000 59.000000 57.000000 59.000000 60.000000 58.000000 
dram[12]: 11.600000  8.285714 30.750000 30.000000 11.181818 28.750000 10.285714 10.857142 54.000000 52.000000 62.000000 60.000000 62.000000 59.000000 60.000000 59.000000 
dram[13]: 11.800000  8.571428 28.500000 28.750000  7.400000 12.777778 14.200000  8.375000 59.000000 61.000000 53.000000 57.000000 58.000000 59.000000 58.000000 56.000000 
dram[14]: 12.200000 11.800000 28.500000 19.333334  7.600000  7.866667 14.600000 24.666666 63.000000 63.000000 54.000000 58.000000 56.000000 59.000000 61.000000 59.000000 
dram[15]:  9.833333 19.000000 20.333334 19.833334 15.250000 13.111111  8.555555  8.888889 57.000000 60.000000 64.000000 61.000000 61.000000 58.000000 56.000000 60.000000 
average row locality = 21093/1078 = 19.566790
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       111       112       121       115       120       119        72        71        58        55        62        61        59        58        56        63 
dram[1]:       121       125       114       113       116       121        69        67        62        62        60        57        56        58        60        56 
dram[2]:       120       125       113       118       114       115        70        66        62        60        54        58        57        59        61        56 
dram[3]:       109       115       123       123       118       117        72        73        57        56        59        59        64        59        56        61 
dram[4]:       122       119       110       113       115       118        69        67        60        62        57        58        52        60        59        58 
dram[5]:       118       113       123       121       122       118        72        75        58        59        63        59        62        58        59        61 
dram[6]:       111       115       123       122       120       117        70        70        55        57        61        60        63        58        58        59 
dram[7]:       121       122       110       116       116       115        68        68        59        59        57        56        56        60        62        55 
dram[8]:       121       121       117       120       112       116        71        68        62        62        53        56        59        59        60        57 
dram[9]:       114       114       119       119       120       112        75        78        54        55        59        59        61        59        57        60 
dram[10]:       115       115       121       118       123       123        71        73        55        55        64        62        59        58        58        61 
dram[11]:       122       119       114       113       116       121        73        69        63        64        58        59        57        59        60        58 
dram[12]:       116       116       123       120       123       115        72        76        54        52        62        60        62        59        60        59 
dram[13]:       118       120       114       115       111       115        71        67        59        61        53        57        58        59        58        56 
dram[14]:       122       118       114       116       114       118        73        74        63        63        54        58        56        59        61        59 
dram[15]:       118       114       122       119       122       118        77        80        57        60        64        61        61        58        56        60 
total dram reads = 21093
bank skew: 125/52 = 2.40
chip skew: 1347/1292 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        952       933       921       972      1146      1212      1334      1412       979       995       738       748       858       894       877       855
dram[1]:        853       914       976       963      1130      1141      1436      1406      1025      1024       748       746       833       846       934       921
dram[2]:        823       883       970       978      1096      1088      1439      1478      1000      1015       748       763       869       882       960       976
dram[3]:        926       933       920       974      1184      1173      1338      1337       978       953       733       754       885       904       853       893
dram[4]:        851       889       979       959      1082      1077      1399      1357      1008      1029       741       767       832       831       921       949
dram[5]:        950       943       969      1024      1174      1210      1366      1377      1013      1002       758       757       902       913       891       894
dram[6]:        910       923       939      1016      1132      1250      1352      1361      1018       998       743       756       871       918       955       939
dram[7]:        837       867       973       966      1090      1123      1430      1372       968       977       733       752       814       821       940       964
dram[8]:        877       904       972       978      1143      1059      1460      1428      1032      1026       724       767       866       872       934       949
dram[9]:        895       924       949       960      1142      1147      1295      1329      1077      1037       752       758       868       933       891       884
dram[10]:        940       899       967       961      1115      1185      1311      1402      1075      1040       775       776       915       930       922       878
dram[11]:        880       876       983       969      1073      1122      1456      1435      1025      1081       731       763       882       887       916       933
dram[12]:        925       910       962       995      1163      1261      1363      1357      1134      1013       771       757       869       900       920       897
dram[13]:        831       870       956       957      1060      1120      1421      1340      1036      1021       747       778       848       859       884       895
dram[14]:        857       888       979       959      1080      1069      1384      1387       997      1048       749       780       862       843       933       912
dram[15]:        919       970       976      1011      1165      1264      1204      1322      1049      1032       756       770       917       918       913       951
maximum mf latency per bank:
dram[0]:       1545      1481      1462      1476      1491      1697      1625      1664      1439      1512      1068      1012      1184      1309      1262      1223
dram[1]:       1475      1485      1452      1605      1494      1686      1599      1678      1568      1459      1152      1033      1270      1248      1272      1319
dram[2]:       1452      1419      1455      1502      1484      1708      1604      1665      1420      1451      1062      1137      1233      1287      1399      1237
dram[3]:       1491      1442      1561      1462      1639      1630      1603      1574      1452      1467      1082      1055      1289      1336      1225      1313
dram[4]:       1333      1290      1424      1373      1460      1662      1615      1574      1453      1474      1016      1079      1205      1273      1268      1300
dram[5]:       1523      1400      1481      1526      1551      1735      1676      1688      1541      1546      1027      1004      1297      1220      1328      1354
dram[6]:       1493      1446      1477      1606      1598      1685      1651      1633      1600      1607      1042      1024      1128      1270      1345      1278
dram[7]:       1426      1396      1443      1414      1517      1711      1564      1575      1504      1418      1027      1048      1195      1155      1380      1231
dram[8]:       1375      1436      1430      1613      1574      1540      1665      1654      1556      1542      1006      1031      1192      1147      1291      1505
dram[9]:       1434      1406      1477      1606      1530      1503      1629      1664      1550      1533      1072      1043      1240      1220      1235      1216
dram[10]:       1504      1404      1481      1475      1495      1679      1582      1676      1541      1550      1054       979      1265      1222      1267      1284
dram[11]:       1457      1397      1435      1370      1483      1619      1633      1669      1551      1573      1046      1059      1180      1182      1236      1364
dram[12]:       1438      1450      1476      1493      1544      1811      1661      1683      1586      1484      1097      1111      1228      1269      1317      1275
dram[13]:       1422      1426      1395      1379      1451      1554      1561      1597      1555      1509       998      1070      1172      1170      1128      1163
dram[14]:       1271      1330      1466      1511      1498      1533      1619      1601      1554      1543      1107      1055      1225      1086      1308      1255
dram[15]:       1400      1423      1566      1555      1626      1687      1587      1696      1550      1529      1087      1015      1296      1228      1330      1359
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=24959 n_act=66 n_pre=50 n_ref_event=0 n_req=1313 n_rd=1313 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1991
n_activity=6833 dram_eff=0.7686
bk0: 111a 23651i bk1: 112a 23471i bk2: 121a 23786i bk3: 115a 23588i bk4: 120a 23022i bk5: 119a 22502i bk6: 72a 23901i bk7: 71a 23666i bk8: 58a 24883i bk9: 55a 24813i bk10: 62a 25141i bk11: 61a 25191i bk12: 59a 24807i bk13: 58a 24806i bk14: 56a 25266i bk15: 63a 25232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949733
Row_Buffer_Locality_read = 0.949733
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.040529
Bank_Level_Parallism_Col = 6.183400
Bank_Level_Parallism_Ready = 4.631739
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.471366 

BW Util details:
bwutil = 0.199105 
total_CMD = 26378 
util_bw = 5252 
Wasted_Col = 475 
Wasted_Row = 339 
Idle = 20312 

BW Util Bottlenecks: 
RCDc_limit = 496 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 24959 
Read = 1313 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 1313 
total_req = 1313 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 1313 
Row_Bus_Util =  0.004398 
CoL_Bus_Util = 0.049776 
Either_Row_CoL_Bus_Util = 0.053795 
Issued_on_Two_Bus_Simul_Util = 0.000379 
issued_two_Eff = 0.007047 
queue_avg = 8.556828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.55683
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=24955 n_act=66 n_pre=50 n_ref_event=0 n_req=1317 n_rd=1317 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1997
n_activity=6398 dram_eff=0.8234
bk0: 121a 23044i bk1: 125a 23242i bk2: 114a 23156i bk3: 113a 22755i bk4: 116a 22963i bk5: 121a 22524i bk6: 69a 24051i bk7: 67a 24187i bk8: 62a 24676i bk9: 62a 24471i bk10: 60a 24903i bk11: 57a 24821i bk12: 56a 24638i bk13: 58a 24598i bk14: 60a 25394i bk15: 56a 25109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949886
Row_Buffer_Locality_read = 0.949886
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.917735
Bank_Level_Parallism_Col = 6.950047
Bank_Level_Parallism_Ready = 5.103108
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.689842 

BW Util details:
bwutil = 0.199712 
total_CMD = 26378 
util_bw = 5268 
Wasted_Col = 253 
Wasted_Row = 218 
Idle = 20639 

BW Util Bottlenecks: 
RCDc_limit = 266 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 24955 
Read = 1317 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 1317 
total_req = 1317 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 1317 
Row_Bus_Util =  0.004398 
CoL_Bus_Util = 0.049928 
Either_Row_CoL_Bus_Util = 0.053946 
Issued_on_Two_Bus_Simul_Util = 0.000379 
issued_two_Eff = 0.007027 
queue_avg = 8.680870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.68087
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=24956 n_act=69 n_pre=53 n_ref_event=0 n_req=1308 n_rd=1308 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1983
n_activity=6551 dram_eff=0.7987
bk0: 120a 23317i bk1: 125a 22972i bk2: 113a 23179i bk3: 118a 22675i bk4: 114a 22737i bk5: 115a 22689i bk6: 70a 23929i bk7: 66a 23973i bk8: 62a 24355i bk9: 60a 24522i bk10: 54a 24942i bk11: 58a 24667i bk12: 57a 24648i bk13: 59a 24490i bk14: 61a 25119i bk15: 56a 25202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947248
Row_Buffer_Locality_read = 0.947248
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 7.004734
Bank_Level_Parallism_Col = 7.056600
Bank_Level_Parallism_Ready = 5.227481
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.610435 

BW Util details:
bwutil = 0.198347 
total_CMD = 26378 
util_bw = 5232 
Wasted_Col = 395 
Wasted_Row = 240 
Idle = 20511 

BW Util Bottlenecks: 
RCDc_limit = 407 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 24956 
Read = 1308 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 1308 
total_req = 1308 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 1308 
Row_Bus_Util =  0.004625 
CoL_Bus_Util = 0.049587 
Either_Row_CoL_Bus_Util = 0.053909 
Issued_on_Two_Bus_Simul_Util = 0.000303 
issued_two_Eff = 0.005626 
queue_avg = 8.594548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.59455
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=24952 n_act=68 n_pre=52 n_ref_event=0 n_req=1321 n_rd=1321 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2003
n_activity=6715 dram_eff=0.7869
bk0: 109a 23460i bk1: 115a 22964i bk2: 123a 23083i bk3: 123a 22857i bk4: 118a 22434i bk5: 117a 22452i bk6: 72a 24245i bk7: 73a 23964i bk8: 57a 24995i bk9: 56a 24880i bk10: 59a 25194i bk11: 59a 25022i bk12: 64a 24611i bk13: 59a 24909i bk14: 56a 25066i bk15: 61a 24943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948524
Row_Buffer_Locality_read = 0.948524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.572752
Bank_Level_Parallism_Col = 6.709177
Bank_Level_Parallism_Ready = 4.930671
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.535304 

BW Util details:
bwutil = 0.200318 
total_CMD = 26378 
util_bw = 5284 
Wasted_Col = 414 
Wasted_Row = 318 
Idle = 20362 

BW Util Bottlenecks: 
RCDc_limit = 448 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 24952 
Read = 1321 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 52 
n_ref = 0 
n_req = 1321 
total_req = 1321 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 1321 
Row_Bus_Util =  0.004549 
CoL_Bus_Util = 0.050080 
Either_Row_CoL_Bus_Util = 0.054060 
Issued_on_Two_Bus_Simul_Util = 0.000569 
issued_two_Eff = 0.010519 
queue_avg = 8.495299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.4953
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=24989 n_act=57 n_pre=41 n_ref_event=0 n_req=1299 n_rd=1299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.197
n_activity=6162 dram_eff=0.8432
bk0: 122a 23415i bk1: 119a 23251i bk2: 110a 23441i bk3: 113a 23358i bk4: 115a 22982i bk5: 118a 22615i bk6: 69a 23236i bk7: 67a 23615i bk8: 60a 24521i bk9: 62a 24601i bk10: 57a 25073i bk11: 58a 24754i bk12: 52a 24768i bk13: 60a 24460i bk14: 59a 24888i bk15: 58a 24934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956120
Row_Buffer_Locality_read = 0.956120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 7.249587
Bank_Level_Parallism_Col = 7.265322
Bank_Level_Parallism_Ready = 5.264412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.663495 

BW Util details:
bwutil = 0.196982 
total_CMD = 26378 
util_bw = 5196 
Wasted_Col = 228 
Wasted_Row = 171 
Idle = 20783 

BW Util Bottlenecks: 
RCDc_limit = 269 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 24989 
Read = 1299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1299 
total_req = 1299 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1299 
Row_Bus_Util =  0.003715 
CoL_Bus_Util = 0.049246 
Either_Row_CoL_Bus_Util = 0.052658 
Issued_on_Two_Bus_Simul_Util = 0.000303 
issued_two_Eff = 0.005760 
queue_avg = 8.593828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.59383
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=24946 n_act=56 n_pre=40 n_ref_event=0 n_req=1341 n_rd=1341 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2034
n_activity=6733 dram_eff=0.7967
bk0: 118a 23569i bk1: 113a 23346i bk2: 123a 23581i bk3: 121a 23362i bk4: 122a 22497i bk5: 118a 22545i bk6: 72a 23815i bk7: 75a 23772i bk8: 58a 24756i bk9: 59a 24804i bk10: 63a 24886i bk11: 59a 25085i bk12: 62a 24686i bk13: 58a 24694i bk14: 59a 25125i bk15: 61a 25149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958240
Row_Buffer_Locality_read = 0.958240
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.592586
Bank_Level_Parallism_Col = 6.675977
Bank_Level_Parallism_Ready = 4.871280
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.532859 

BW Util details:
bwutil = 0.203351 
total_CMD = 26378 
util_bw = 5364 
Wasted_Col = 306 
Wasted_Row = 222 
Idle = 20486 

BW Util Bottlenecks: 
RCDc_limit = 309 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 24946 
Read = 1341 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1341 
total_req = 1341 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1341 
Row_Bus_Util =  0.003639 
CoL_Bus_Util = 0.050838 
Either_Row_CoL_Bus_Util = 0.054288 
Issued_on_Two_Bus_Simul_Util = 0.000190 
issued_two_Eff = 0.003492 
queue_avg = 8.927023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.92702
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=24956 n_act=63 n_pre=47 n_ref_event=0 n_req=1319 n_rd=1319 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2
n_activity=6573 dram_eff=0.8027
bk0: 111a 23389i bk1: 115a 23230i bk2: 123a 23540i bk3: 122a 23375i bk4: 120a 22893i bk5: 117a 22687i bk6: 70a 23794i bk7: 70a 24095i bk8: 55a 24946i bk9: 57a 24691i bk10: 61a 25262i bk11: 60a 25097i bk12: 63a 24646i bk13: 58a 24603i bk14: 58a 25451i bk15: 59a 25176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952237
Row_Buffer_Locality_read = 0.952237
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.480291
Bank_Level_Parallism_Col = 6.462700
Bank_Level_Parallism_Ready = 4.726929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.524774 

BW Util details:
bwutil = 0.200015 
total_CMD = 26378 
util_bw = 5276 
Wasted_Col = 345 
Wasted_Row = 180 
Idle = 20577 

BW Util Bottlenecks: 
RCDc_limit = 357 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 24956 
Read = 1319 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 63 
n_pre = 47 
n_ref = 0 
n_req = 1319 
total_req = 1319 

Dual Bus Interface Util: 
issued_total_row = 110 
issued_total_col = 1319 
Row_Bus_Util =  0.004170 
CoL_Bus_Util = 0.050004 
Either_Row_CoL_Bus_Util = 0.053909 
Issued_on_Two_Bus_Simul_Util = 0.000265 
issued_two_Eff = 0.004923 
queue_avg = 8.710782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.71078
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=24975 n_act=65 n_pre=49 n_ref_event=0 n_req=1300 n_rd=1300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1971
n_activity=6534 dram_eff=0.7958
bk0: 121a 23351i bk1: 122a 23065i bk2: 110a 23853i bk3: 116a 23483i bk4: 116a 22929i bk5: 115a 22460i bk6: 68a 23622i bk7: 68a 23753i bk8: 59a 24542i bk9: 59a 24554i bk10: 57a 25067i bk11: 56a 25001i bk12: 56a 24664i bk13: 60a 24485i bk14: 62a 24903i bk15: 55a 25086i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.763828
Bank_Level_Parallism_Col = 6.849500
Bank_Level_Parallism_Ready = 5.039081
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.526472 

BW Util details:
bwutil = 0.197134 
total_CMD = 26378 
util_bw = 5200 
Wasted_Col = 367 
Wasted_Row = 264 
Idle = 20547 

BW Util Bottlenecks: 
RCDc_limit = 384 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 24975 
Read = 1300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 1300 
total_req = 1300 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 1300 
Row_Bus_Util =  0.004322 
CoL_Bus_Util = 0.049283 
Either_Row_CoL_Bus_Util = 0.053188 
Issued_on_Two_Bus_Simul_Util = 0.000417 
issued_two_Eff = 0.007840 
queue_avg = 8.554629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.55463
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=24951 n_act=68 n_pre=52 n_ref_event=0 n_req=1314 n_rd=1314 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1993
n_activity=6433 dram_eff=0.817
bk0: 121a 23271i bk1: 121a 22996i bk2: 117a 23160i bk3: 120a 22526i bk4: 112a 22567i bk5: 116a 22279i bk6: 71a 23845i bk7: 68a 24028i bk8: 62a 24462i bk9: 62a 24490i bk10: 53a 25130i bk11: 56a 24901i bk12: 59a 24827i bk13: 59a 24660i bk14: 60a 24923i bk15: 57a 24671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948250
Row_Buffer_Locality_read = 0.948250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 7.300144
Bank_Level_Parallism_Col = 7.303518
Bank_Level_Parallism_Ready = 5.324468
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.693114 

BW Util details:
bwutil = 0.199257 
total_CMD = 26378 
util_bw = 5256 
Wasted_Col = 257 
Wasted_Row = 199 
Idle = 20666 

BW Util Bottlenecks: 
RCDc_limit = 264 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 24951 
Read = 1314 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 52 
n_ref = 0 
n_req = 1314 
total_req = 1314 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 1314 
Row_Bus_Util =  0.004549 
CoL_Bus_Util = 0.049814 
Either_Row_CoL_Bus_Util = 0.054098 
Issued_on_Two_Bus_Simul_Util = 0.000265 
issued_two_Eff = 0.004905 
queue_avg = 8.774130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.77413
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=24952 n_act=69 n_pre=53 n_ref_event=0 n_req=1315 n_rd=1315 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1994
n_activity=6455 dram_eff=0.8149
bk0: 114a 23384i bk1: 114a 23145i bk2: 119a 23126i bk3: 119a 22964i bk4: 120a 22674i bk5: 112a 22889i bk6: 75a 24029i bk7: 78a 23796i bk8: 54a 24694i bk9: 55a 24684i bk10: 59a 25197i bk11: 59a 24880i bk12: 61a 24718i bk13: 59a 24557i bk14: 57a 25251i bk15: 60a 24828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947529
Row_Buffer_Locality_read = 0.947529
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.831944
Bank_Level_Parallism_Col = 6.852224
Bank_Level_Parallism_Ready = 4.943854
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.633538 

BW Util details:
bwutil = 0.199409 
total_CMD = 26378 
util_bw = 5260 
Wasted_Col = 302 
Wasted_Row = 235 
Idle = 20581 

BW Util Bottlenecks: 
RCDc_limit = 351 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 24952 
Read = 1315 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 1315 
total_req = 1315 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 1315 
Row_Bus_Util =  0.004625 
CoL_Bus_Util = 0.049852 
Either_Row_CoL_Bus_Util = 0.054060 
Issued_on_Two_Bus_Simul_Util = 0.000417 
issued_two_Eff = 0.007714 
queue_avg = 8.697399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.6974
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=24938 n_act=66 n_pre=50 n_ref_event=0 n_req=1331 n_rd=1331 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2018
n_activity=6770 dram_eff=0.7864
bk0: 115a 23195i bk1: 115a 23406i bk2: 121a 23455i bk3: 118a 23624i bk4: 123a 22948i bk5: 123a 22703i bk6: 71a 23825i bk7: 73a 24032i bk8: 55a 24752i bk9: 55a 24754i bk10: 64a 24878i bk11: 62a 24979i bk12: 59a 24757i bk13: 58a 24594i bk14: 58a 24912i bk15: 61a 24809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950413
Row_Buffer_Locality_read = 0.950413
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.524386
Bank_Level_Parallism_Col = 6.625594
Bank_Level_Parallism_Ready = 4.837959
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.597623 

BW Util details:
bwutil = 0.201835 
total_CMD = 26378 
util_bw = 5324 
Wasted_Col = 342 
Wasted_Row = 269 
Idle = 20443 

BW Util Bottlenecks: 
RCDc_limit = 347 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 24938 
Read = 1331 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 1331 
total_req = 1331 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 1331 
Row_Bus_Util =  0.004398 
CoL_Bus_Util = 0.050459 
Either_Row_CoL_Bus_Util = 0.054591 
Issued_on_Two_Bus_Simul_Util = 0.000265 
issued_two_Eff = 0.004861 
queue_avg = 8.842634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.84263
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=24939 n_act=70 n_pre=54 n_ref_event=0 n_req=1325 n_rd=1325 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2009
n_activity=6623 dram_eff=0.8002
bk0: 122a 23262i bk1: 119a 22937i bk2: 114a 22987i bk3: 113a 22940i bk4: 116a 22691i bk5: 121a 22605i bk6: 73a 23732i bk7: 69a 24012i bk8: 63a 24546i bk9: 64a 24420i bk10: 58a 25195i bk11: 59a 24840i bk12: 57a 24652i bk13: 59a 24628i bk14: 60a 24752i bk15: 58a 24538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947170
Row_Buffer_Locality_read = 0.947170
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 7.067316
Bank_Level_Parallism_Col = 7.124633
Bank_Level_Parallism_Ready = 5.230422
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.671371 

BW Util details:
bwutil = 0.200925 
total_CMD = 26378 
util_bw = 5300 
Wasted_Col = 324 
Wasted_Row = 271 
Idle = 20483 

BW Util Bottlenecks: 
RCDc_limit = 350 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 24939 
Read = 1325 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 70 
n_pre = 54 
n_ref = 0 
n_req = 1325 
total_req = 1325 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 1325 
Row_Bus_Util =  0.004701 
CoL_Bus_Util = 0.050231 
Either_Row_CoL_Bus_Util = 0.054553 
Issued_on_Two_Bus_Simul_Util = 0.000379 
issued_two_Eff = 0.006949 
queue_avg = 8.879520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.87952
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=24937 n_act=69 n_pre=53 n_ref_event=0 n_req=1329 n_rd=1329 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2015
n_activity=6579 dram_eff=0.808
bk0: 116a 23670i bk1: 116a 23432i bk2: 123a 23563i bk3: 120a 23587i bk4: 123a 22592i bk5: 115a 22607i bk6: 72a 23596i bk7: 76a 23571i bk8: 54a 24520i bk9: 52a 25199i bk10: 62a 25158i bk11: 60a 25007i bk12: 62a 24829i bk13: 59a 24870i bk14: 60a 24804i bk15: 59a 25276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948081
Row_Buffer_Locality_read = 0.948081
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.649597
Bank_Level_Parallism_Col = 6.557916
Bank_Level_Parallism_Ready = 4.722639
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.636431 

BW Util details:
bwutil = 0.201532 
total_CMD = 26378 
util_bw = 5316 
Wasted_Col = 272 
Wasted_Row = 158 
Idle = 20632 

BW Util Bottlenecks: 
RCDc_limit = 304 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 24937 
Read = 1329 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 1329 
total_req = 1329 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 1329 
Row_Bus_Util =  0.004625 
CoL_Bus_Util = 0.050383 
Either_Row_CoL_Bus_Util = 0.054629 
Issued_on_Two_Bus_Simul_Util = 0.000379 
issued_two_Eff = 0.006940 
queue_avg = 8.988020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.98802
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=24958 n_act=77 n_pre=61 n_ref_event=0 n_req=1292 n_rd=1292 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1959
n_activity=6399 dram_eff=0.8076
bk0: 118a 23550i bk1: 120a 23181i bk2: 114a 23680i bk3: 115a 23503i bk4: 111a 22983i bk5: 115a 22735i bk6: 71a 23842i bk7: 67a 23768i bk8: 59a 24619i bk9: 61a 24488i bk10: 53a 25115i bk11: 57a 24943i bk12: 58a 24826i bk13: 59a 24659i bk14: 58a 25061i bk15: 56a 24807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940402
Row_Buffer_Locality_read = 0.940402
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.755219
Bank_Level_Parallism_Col = 6.689002
Bank_Level_Parallism_Ready = 4.843895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.570008 

BW Util details:
bwutil = 0.195921 
total_CMD = 26378 
util_bw = 5168 
Wasted_Col = 332 
Wasted_Row = 200 
Idle = 20678 

BW Util Bottlenecks: 
RCDc_limit = 384 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 24958 
Read = 1292 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 77 
n_pre = 61 
n_ref = 0 
n_req = 1292 
total_req = 1292 

Dual Bus Interface Util: 
issued_total_row = 138 
issued_total_col = 1292 
Row_Bus_Util =  0.005232 
CoL_Bus_Util = 0.048980 
Either_Row_CoL_Bus_Util = 0.053833 
Issued_on_Two_Bus_Simul_Util = 0.000379 
issued_two_Eff = 0.007042 
queue_avg = 8.740276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.74028
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=24927 n_act=76 n_pre=60 n_ref_event=0 n_req=1322 n_rd=1322 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2005
n_activity=6556 dram_eff=0.8066
bk0: 122a 23521i bk1: 118a 23468i bk2: 114a 23236i bk3: 116a 23155i bk4: 114a 22550i bk5: 118a 22252i bk6: 73a 23472i bk7: 74a 23938i bk8: 63a 24787i bk9: 63a 24678i bk10: 54a 25263i bk11: 58a 24865i bk12: 56a 24698i bk13: 59a 24602i bk14: 61a 24923i bk15: 59a 25123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942511
Row_Buffer_Locality_read = 0.942511
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.652732
Bank_Level_Parallism_Col = 6.712623
Bank_Level_Parallism_Ready = 4.910324
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.576755 

BW Util details:
bwutil = 0.200470 
total_CMD = 26378 
util_bw = 5288 
Wasted_Col = 384 
Wasted_Row = 293 
Idle = 20413 

BW Util Bottlenecks: 
RCDc_limit = 445 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 24927 
Read = 1322 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 1322 
total_req = 1322 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 1322 
Row_Bus_Util =  0.005156 
CoL_Bus_Util = 0.050118 
Either_Row_CoL_Bus_Util = 0.055008 
Issued_on_Two_Bus_Simul_Util = 0.000265 
issued_two_Eff = 0.004824 
queue_avg = 8.790886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.79089
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=24916 n_act=73 n_pre=57 n_ref_event=0 n_req=1347 n_rd=1347 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2043
n_activity=6505 dram_eff=0.8283
bk0: 118a 23312i bk1: 114a 23359i bk2: 122a 23062i bk3: 119a 23242i bk4: 122a 22443i bk5: 118a 22349i bk6: 77a 23456i bk7: 80a 23637i bk8: 57a 24643i bk9: 60a 24788i bk10: 64a 25081i bk11: 61a 25078i bk12: 61a 24835i bk13: 58a 24742i bk14: 56a 25242i bk15: 60a 25221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945805
Row_Buffer_Locality_read = 0.945805
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.812818
Bank_Level_Parallism_Col = 6.770784
Bank_Level_Parallism_Ready = 4.886095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.604511 

BW Util details:
bwutil = 0.204261 
total_CMD = 26378 
util_bw = 5388 
Wasted_Col = 286 
Wasted_Row = 183 
Idle = 20521 

BW Util Bottlenecks: 
RCDc_limit = 332 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 24916 
Read = 1347 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 73 
n_pre = 57 
n_ref = 0 
n_req = 1347 
total_req = 1347 

Dual Bus Interface Util: 
issued_total_row = 130 
issued_total_col = 1347 
Row_Bus_Util =  0.004928 
CoL_Bus_Util = 0.051065 
Either_Row_CoL_Bus_Util = 0.055425 
Issued_on_Two_Bus_Simul_Util = 0.000569 
issued_two_Eff = 0.010260 
queue_avg = 8.996436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.99644
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=26378 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26378i bk1: 0a 26378i bk2: 0a 26378i bk3: 0a 26378i bk4: 0a 26378i bk5: 0a 26378i bk6: 0a 26378i bk7: 0a 26378i bk8: 0a 26378i bk9: 0a 26378i bk10: 0a 26378i bk11: 0a 26378i bk12: 0a 26378i bk13: 0a 26378i bk14: 0a 26378i bk15: 0a 26378i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26378 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26378 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 26378 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=26378 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26378i bk1: 0a 26378i bk2: 0a 26378i bk3: 0a 26378i bk4: 0a 26378i bk5: 0a 26378i bk6: 0a 26378i bk7: 0a 26378i bk8: 0a 26378i bk9: 0a 26378i bk10: 0a 26378i bk11: 0a 26378i bk12: 0a 26378i bk13: 0a 26378i bk14: 0a 26378i bk15: 0a 26378i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26378 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26378 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 26378 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=26378 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26378i bk1: 0a 26378i bk2: 0a 26378i bk3: 0a 26378i bk4: 0a 26378i bk5: 0a 26378i bk6: 0a 26378i bk7: 0a 26378i bk8: 0a 26378i bk9: 0a 26378i bk10: 0a 26378i bk11: 0a 26378i bk12: 0a 26378i bk13: 0a 26378i bk14: 0a 26378i bk15: 0a 26378i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26378 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26378 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 26378 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=26378 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26378i bk1: 0a 26378i bk2: 0a 26378i bk3: 0a 26378i bk4: 0a 26378i bk5: 0a 26378i bk6: 0a 26378i bk7: 0a 26378i bk8: 0a 26378i bk9: 0a 26378i bk10: 0a 26378i bk11: 0a 26378i bk12: 0a 26378i bk13: 0a 26378i bk14: 0a 26378i bk15: 0a 26378i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26378 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26378 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 26378 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=26378 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26378i bk1: 0a 26378i bk2: 0a 26378i bk3: 0a 26378i bk4: 0a 26378i bk5: 0a 26378i bk6: 0a 26378i bk7: 0a 26378i bk8: 0a 26378i bk9: 0a 26378i bk10: 0a 26378i bk11: 0a 26378i bk12: 0a 26378i bk13: 0a 26378i bk14: 0a 26378i bk15: 0a 26378i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26378 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26378 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 26378 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=26378 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26378i bk1: 0a 26378i bk2: 0a 26378i bk3: 0a 26378i bk4: 0a 26378i bk5: 0a 26378i bk6: 0a 26378i bk7: 0a 26378i bk8: 0a 26378i bk9: 0a 26378i bk10: 0a 26378i bk11: 0a 26378i bk12: 0a 26378i bk13: 0a 26378i bk14: 0a 26378i bk15: 0a 26378i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26378 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26378 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 26378 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=26378 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26378i bk1: 0a 26378i bk2: 0a 26378i bk3: 0a 26378i bk4: 0a 26378i bk5: 0a 26378i bk6: 0a 26378i bk7: 0a 26378i bk8: 0a 26378i bk9: 0a 26378i bk10: 0a 26378i bk11: 0a 26378i bk12: 0a 26378i bk13: 0a 26378i bk14: 0a 26378i bk15: 0a 26378i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26378 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26378 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 26378 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=26378 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26378i bk1: 0a 26378i bk2: 0a 26378i bk3: 0a 26378i bk4: 0a 26378i bk5: 0a 26378i bk6: 0a 26378i bk7: 0a 26378i bk8: 0a 26378i bk9: 0a 26378i bk10: 0a 26378i bk11: 0a 26378i bk12: 0a 26378i bk13: 0a 26378i bk14: 0a 26378i bk15: 0a 26378i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26378 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26378 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 26378 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=26378 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26378i bk1: 0a 26378i bk2: 0a 26378i bk3: 0a 26378i bk4: 0a 26378i bk5: 0a 26378i bk6: 0a 26378i bk7: 0a 26378i bk8: 0a 26378i bk9: 0a 26378i bk10: 0a 26378i bk11: 0a 26378i bk12: 0a 26378i bk13: 0a 26378i bk14: 0a 26378i bk15: 0a 26378i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26378 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26378 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 26378 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=26378 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26378i bk1: 0a 26378i bk2: 0a 26378i bk3: 0a 26378i bk4: 0a 26378i bk5: 0a 26378i bk6: 0a 26378i bk7: 0a 26378i bk8: 0a 26378i bk9: 0a 26378i bk10: 0a 26378i bk11: 0a 26378i bk12: 0a 26378i bk13: 0a 26378i bk14: 0a 26378i bk15: 0a 26378i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26378 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26378 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 26378 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=26378 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26378i bk1: 0a 26378i bk2: 0a 26378i bk3: 0a 26378i bk4: 0a 26378i bk5: 0a 26378i bk6: 0a 26378i bk7: 0a 26378i bk8: 0a 26378i bk9: 0a 26378i bk10: 0a 26378i bk11: 0a 26378i bk12: 0a 26378i bk13: 0a 26378i bk14: 0a 26378i bk15: 0a 26378i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26378 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26378 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 26378 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=26378 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26378i bk1: 0a 26378i bk2: 0a 26378i bk3: 0a 26378i bk4: 0a 26378i bk5: 0a 26378i bk6: 0a 26378i bk7: 0a 26378i bk8: 0a 26378i bk9: 0a 26378i bk10: 0a 26378i bk11: 0a 26378i bk12: 0a 26378i bk13: 0a 26378i bk14: 0a 26378i bk15: 0a 26378i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26378 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26378 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 26378 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=26378 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26378i bk1: 0a 26378i bk2: 0a 26378i bk3: 0a 26378i bk4: 0a 26378i bk5: 0a 26378i bk6: 0a 26378i bk7: 0a 26378i bk8: 0a 26378i bk9: 0a 26378i bk10: 0a 26378i bk11: 0a 26378i bk12: 0a 26378i bk13: 0a 26378i bk14: 0a 26378i bk15: 0a 26378i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26378 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26378 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 26378 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=26378 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26378i bk1: 0a 26378i bk2: 0a 26378i bk3: 0a 26378i bk4: 0a 26378i bk5: 0a 26378i bk6: 0a 26378i bk7: 0a 26378i bk8: 0a 26378i bk9: 0a 26378i bk10: 0a 26378i bk11: 0a 26378i bk12: 0a 26378i bk13: 0a 26378i bk14: 0a 26378i bk15: 0a 26378i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26378 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26378 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 26378 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=26378 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26378i bk1: 0a 26378i bk2: 0a 26378i bk3: 0a 26378i bk4: 0a 26378i bk5: 0a 26378i bk6: 0a 26378i bk7: 0a 26378i bk8: 0a 26378i bk9: 0a 26378i bk10: 0a 26378i bk11: 0a 26378i bk12: 0a 26378i bk13: 0a 26378i bk14: 0a 26378i bk15: 0a 26378i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26378 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26378 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 26378 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26378 n_nop=26378 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26378i bk1: 0a 26378i bk2: 0a 26378i bk3: 0a 26378i bk4: 0a 26378i bk5: 0a 26378i bk6: 0a 26378i bk7: 0a 26378i bk8: 0a 26378i bk9: 0a 26378i bk10: 0a 26378i bk11: 0a 26378i bk12: 0a 26378i bk13: 0a 26378i bk14: 0a 26378i bk15: 0a 26378i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26378 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26378 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26378 
n_nop = 26378 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 718, Miss = 718, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
L2_cache_bank[1]: Access = 715, Miss = 715, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 588
L2_cache_bank[2]: Access = 715, Miss = 715, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 579
L2_cache_bank[3]: Access = 722, Miss = 722, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 718, Miss = 718, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
L2_cache_bank[5]: Access = 710, Miss = 710, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 323
L2_cache_bank[6]: Access = 717, Miss = 717, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 724, Miss = 724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 544
L2_cache_bank[8]: Access = 715, Miss = 715, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 704, Miss = 704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 545
L2_cache_bank[10]: Access = 725, Miss = 725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 736, Miss = 736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 600
L2_cache_bank[12]: Access = 721, Miss = 721, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 565
L2_cache_bank[13]: Access = 718, Miss = 718, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 707, Miss = 707, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 485
L2_cache_bank[15]: Access = 713, Miss = 713, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 272
L2_cache_bank[16]: Access = 721, Miss = 721, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 618
L2_cache_bank[17]: Access = 705, Miss = 705, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 711, Miss = 711, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 330
L2_cache_bank[19]: Access = 716, Miss = 716, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 466
L2_cache_bank[20]: Access = 725, Miss = 725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 205
L2_cache_bank[21]: Access = 718, Miss = 718, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 605
L2_cache_bank[22]: Access = 715, Miss = 715, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 722, Miss = 722, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 618
L2_cache_bank[24]: Access = 726, Miss = 726, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 241
L2_cache_bank[25]: Access = 718, Miss = 718, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 594
L2_cache_bank[26]: Access = 699, Miss = 699, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 259
L2_cache_bank[27]: Access = 705, Miss = 705, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
L2_cache_bank[28]: Access = 724, Miss = 724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 718, Miss = 718, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 565
L2_cache_bank[30]: Access = 733, Miss = 733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 630
L2_cache_bank[31]: Access = 734, Miss = 734, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 22968
L2_total_cache_misses = 22968
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 10652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5743
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10652
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15350
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21093
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1875
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10652
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.077

icnt_total_pkts_mem_to_simt=22968
icnt_total_pkts_simt_to_mem=22968
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22968
Req_Network_cycles = 8531
Req_Network_injected_packets_per_cycle =       2.6923 
Req_Network_conflicts_per_cycle =       2.2796
Req_Network_conflicts_per_cycle_util =       7.2079
Req_Bank_Level_Parallism =       8.5130
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       8.3372
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       2.2621

Reply_Network_injected_packets_num = 22968
Reply_Network_cycles = 8531
Reply_Network_injected_packets_per_cycle =        2.6923
Reply_Network_conflicts_per_cycle =        0.5289
Reply_Network_conflicts_per_cycle_util =       1.7104
Reply_Bank_Level_Parallism =       8.7066
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0147
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0585
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 351907 (inst/sec)
gpgpu_simulation_rate = 2132 (cycle/sec)
gpgpu_silicon_slowdown = 530956x
launching memcpy command : MemcpyHtoD,0x00007f4f76e00000,735000
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-2-ctx_0x557ab27d5ef0.traceg.xz
-kernel name = _Z6euclidPcffPfiii
-kernel id = 2
-grid dim = (938,1,1)
-block dim = (16,1,1)
-shmem = 0
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f4f95000000
-local mem base_addr = 0x00007f4f93000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-2-ctx_0x557ab27d5ef0.traceg.xz
launching kernel name: _Z6euclidPcffPfiii uid: 2 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 2 
kernel_stream_id = 0
gpu_sim_cycle = 7821
gpu_sim_insn = 1404831
gpu_ipc =     179.6229
gpu_tot_sim_cycle = 16352
gpu_tot_sim_insn = 2812462
gpu_tot_ipc =     171.9950
gpu_tot_issued_cta = 1876
gpu_occupancy = 38.2075% 
gpu_tot_occupancy = 36.7883% 
max_total_param_size = 0
gpu_stall_dramfull = 12403
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.9367
partiton_level_parallism_total  =       2.8092
partiton_level_parallism_util =      10.3599
partiton_level_parallism_util_total  =       9.6768
L2_BW  =     106.3793 GB/Sec
L2_BW_total  =     101.7604 GB/Sec
gpu_total_sim_rate=401780

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 848
	L1D_cache_core[1]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 669
	L1D_cache_core[2]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2278, Reservation_fails = 768
	L1D_cache_core[3]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2206, Reservation_fails = 688
	L1D_cache_core[4]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 985
	L1D_cache_core[5]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 627
	L1D_cache_core[6]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 803
	L1D_cache_core[7]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 579
	L1D_cache_core[8]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 819
	L1D_cache_core[9]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 659
	L1D_cache_core[10]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 818
	L1D_cache_core[11]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 836
	L1D_cache_core[12]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 932
	L1D_cache_core[13]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 628
	L1D_cache_core[14]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2278, Reservation_fails = 825
	L1D_cache_core[15]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 771
	L1D_cache_core[16]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2282, Reservation_fails = 986
	L1D_cache_core[17]: Access = 5749, Miss = 971, Miss_rate = 0.169, Pending_hits = 2186, Reservation_fails = 573
	L1D_cache_core[18]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 557
	L1D_cache_core[19]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 481
	L1D_cache_core[20]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 623
	L1D_cache_core[21]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 485
	L1D_cache_core[22]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 661
	L1D_cache_core[23]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 458
	L1D_cache_core[24]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 602
	L1D_cache_core[25]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 489
	L1D_cache_core[26]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 550
	L1D_cache_core[27]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 497
	L1D_cache_core[28]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 587
	L1D_cache_core[29]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 503
	L1D_cache_core[30]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 610
	L1D_cache_core[31]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 467
	L1D_cache_core[32]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 572
	L1D_cache_core[33]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 418
	L1D_cache_core[34]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 572
	L1D_cache_core[35]: Access = 5749, Miss = 971, Miss_rate = 0.169, Pending_hits = 2186, Reservation_fails = 485
	L1D_cache_core[36]: Access = 5680, Miss = 1000, Miss_rate = 0.176, Pending_hits = 2223, Reservation_fails = 646
	L1D_cache_core[37]: Access = 5680, Miss = 960, Miss_rate = 0.169, Pending_hits = 2160, Reservation_fails = 562
	L1D_cache_core[38]: Access = 5680, Miss = 1000, Miss_rate = 0.176, Pending_hits = 2240, Reservation_fails = 607
	L1D_cache_core[39]: Access = 5680, Miss = 960, Miss_rate = 0.169, Pending_hits = 2160, Reservation_fails = 444
	L1D_cache_core[40]: Access = 5680, Miss = 1000, Miss_rate = 0.176, Pending_hits = 2222, Reservation_fails = 629
	L1D_cache_core[41]: Access = 5680, Miss = 960, Miss_rate = 0.169, Pending_hits = 2160, Reservation_fails = 533
	L1D_cache_core[42]: Access = 5680, Miss = 1000, Miss_rate = 0.176, Pending_hits = 2222, Reservation_fails = 673
	L1D_cache_core[43]: Access = 5680, Miss = 960, Miss_rate = 0.169, Pending_hits = 2150, Reservation_fails = 485
	L1D_cache_core[44]: Access = 5680, Miss = 1000, Miss_rate = 0.176, Pending_hits = 2240, Reservation_fails = 672
	L1D_cache_core[45]: Access = 5680, Miss = 960, Miss_rate = 0.169, Pending_hits = 2160, Reservation_fails = 459
	L1D_total_cache_accesses = 266246
	L1D_total_cache_misses = 45936
	L1D_total_cache_miss_rate = 0.1725
	L1D_total_cache_pending_hits = 103003
	L1D_total_cache_reservation_fails = 29141
	L1D_cache_data_port_util = 0.425
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117307
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 103003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 29294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 103003
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 262496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3750

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 23107
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6034
ctas_completed 1876, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 
distro:
253, 287, 254, 288, 253, 287, 322, 288, 322, 322, 252, 322, 288, 288, 218, 184, 184, 184, 184, 184, 92, 
gpgpu_n_tot_thrd_icount = 7937632
gpgpu_n_tot_w_icount = 248051
gpgpu_n_stall_shd_mem = 69644
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42186
gpgpu_n_mem_write_global = 3750
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 240000
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 34356
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 34356
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 35288
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:211777	W0_Idle:153815	W0_Scoreboard:504446	W1:26141	W2:21329	W3:11695	W4:4005	W5:1037	W6:295	W7:30	W8:166	W9:2	W10:20	W11:71	W12:281	W13:849	W14:1709	W15:2629	W16:162831	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:66752	WS1:62985	WS2:60607	WS3:57707	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 337488 {8:42186,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 150000 {40:3750,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1687440 {40:42186,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30000 {8:3750,}
maxmflatency = 1811 
max_icnt2mem_latency = 840 
maxmrqlatency = 583 
max_icnt2sh_latency = 12 
averagemflatency = 656 
avg_icnt2mem_latency = 223 
avg_mrq_latency = 56 
avg_icnt2sh_latency = 2 
mrq_lat_table:5983 	466 	870 	1708 	2126 	2838 	4124 	2373 	592 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6578 	16054 	13582 	9722 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9435 	5838 	14555 	12507 	3601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	44317 	1542 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	5 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        25        59        54        51        51        49        53         0         0         0         0         0         0         0         0 
dram[1]:        28        36        55        50        43        29        45        49         0         0         0         0         0         0         0         0 
dram[2]:        32        32        50        49        31        27        55        37         0         0         0         0         0         0         0         0 
dram[3]:        43        32        52        53        42        29        52        53         0         0         0         0         0         0         0         0 
dram[4]:        40        46        52        47        46        40        50        48         0         0         0         0         0         0         0         0 
dram[5]:        25        40        58        58        51        54        29        54         0         0         0         0         0         0         0         0 
dram[6]:        41        41        55        56        41        54        51        49         0         0         0         0         0         0         0         0 
dram[7]:        34        46        48        45        45        46        37        34         0         0         0         0         0         0         0         0 
dram[8]:        32        46        48        49        50        26        35        22         0         0         0         0         0         0         0         0 
dram[9]:        31        46        51        49        43        31        47        57         0         0         0         0         0         0         0         0 
dram[10]:        52        44        55        55        43        56        35        55         0         0         0         0         0         0         0         0 
dram[11]:        35        36        52        49        44        48        38        23         0         0         0         0         0         0         0         0 
dram[12]:        41        25        55        53        35        55        28        32         0         0         0         0         0         0         0         0 
dram[13]:        37        48        52        50        31        39        27        27         0         0         0         0         0         0         0         0 
dram[14]:        31        36        52        49        24        29        44        53         0         0         0         0         0         0         0         0 
dram[15]:        29        46        55        54        40        45        23        39         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5554      5553      5558      5557      5630      5623      6176      6168      5829      5838      5635      5644      5746      5740      5652      5649 
dram[1]:      5553      5554      5559      5557      5653      5646      6111      6140      5858      5703      5626      5623      5720      5732      5656      5655 
dram[2]:      5553      5564      5562      5557      5618      5617      6177      6167      5850      5859      5633      5624      5731      5730      5678      5674 
dram[3]:      5560      5554      5558      5557      5635      5630      6133      6150      5846      5868      5645      5637      5701      5703      5650      5669 
dram[4]:      5553      5554      5559      5558      5625      5621      6115      6096      5653      5648      5631      5629      5698      5699      5667      5670 
dram[5]:      5565      5558      5557      5570      5620      5643      6188      6214      5658      5650      5623      5634      5693      5719      5669      5668 
dram[6]:      5559      5556      5557      5557      5640      5637      6140      6170      5682      5666      5639      5648      5704      5701      5673      5664 
dram[7]:      5553      5554      5561      5560      5635      5631      6083      6105      5662      5656      5625      5626      5693      5691      5680      5677 
dram[8]:      5553      5559      5557      5558      5618      5636      6150      6089      5710      5697      5628      5624      5711      5744      5698      5695 
dram[9]:      5554      5553      5565      5558      5634      5639      6098      6083      5676      5674      5638      5633      5757      5763      5677      5686 
dram[10]:      5554      5553      5571      5566      5651      5642      6140      6169      5664      5639      5631      5626      5789      5766      5713      5711 
dram[11]:      5553      5555      5557      5557      5625      5623      6154      6180      5639      5626      5622      5645      5731      5752      5697      5719 
dram[12]:      5555      5553      5559      5570      5630      5628      6182      6185      5653      5647      5649      5645      5758      5755      5662      5660 
dram[13]:      5554      5553      5560      5559      5623      5620      6109      6131      5645      5643      5655      5653      5758      5755      5689      5674 
dram[14]:      5553      5553      5557      5557      5628      5627      6133      6168      5655      5647      5653      5652      5740      5740      5705      5677 
dram[15]:      5553      5558      5557      5564      5632      5637      6116      6105      5663      5658      5614      5613      5786      5786      5658      5711 
average row accesses per activate:
dram[0]: 11.100000  9.333333 30.250000 28.750000 13.333333 17.000000 14.400000 10.142858 58.000000 55.000000 62.000000 61.000000 59.000000 58.000000 56.000000 63.000000 
dram[1]:  6.722222 15.625000 28.500000 18.833334 16.571428 17.285715 23.000000 13.400000 62.000000 62.000000 60.000000 57.000000 56.000000 58.000000 60.000000 56.000000 
dram[2]:  8.571428 12.500000 28.250000 19.666666 12.666667 12.777778 17.500000 13.200000 62.000000 60.000000 54.000000 58.000000 57.000000 59.000000 61.000000 56.000000 
dram[3]: 10.900000  9.583333 30.750000 20.500000 11.800000 14.625000 14.400000 14.600000 57.000000 56.000000 59.000000 59.000000 64.000000 59.000000 56.000000 61.000000 
dram[4]: 12.200000 19.833334 27.500000 28.250000 12.777778 14.750000 23.000000 13.400000 60.000000 62.000000 57.000000 58.000000 52.000000 60.000000 59.000000 58.000000 
dram[5]: 14.750000 14.125000 30.750000 60.500000 13.555555 23.600000 10.285714 15.000000 58.000000 59.000000 63.000000 59.000000 62.000000 58.000000 59.000000 61.000000 
dram[6]: 11.100000 11.500000 20.500000 30.500000 13.333333 16.714285 17.500000 14.000000 55.000000 57.000000 61.000000 60.000000 63.000000 58.000000 58.000000 59.000000 
dram[7]: 12.100000 10.166667 18.333334 19.333334 12.888889 16.428572 22.666666 17.000000 59.000000 59.000000 57.000000 56.000000 56.000000 60.000000 62.000000 55.000000 
dram[8]: 10.083333 15.125000 19.500000 20.000000 16.000000 12.888889 11.833333 11.333333 62.000000 62.000000 53.000000 56.000000 59.000000 59.000000 60.000000 57.000000 
dram[9]:  9.500000 14.250000 29.750000 11.900000 15.000000 16.000000 12.500000 13.000000 54.000000 55.000000 59.000000 59.000000 61.000000 59.000000 57.000000 60.000000 
dram[10]:  9.583333 11.500000 30.250000 29.500000 11.181818 17.571428 14.200000 14.600000 55.000000 55.000000 64.000000 62.000000 59.000000 58.000000 58.000000 61.000000 
dram[11]:  8.714286  8.500000 28.500000 28.250000 12.888889 24.200001 10.428572 13.800000 63.000000 64.000000 58.000000 59.000000 57.000000 59.000000 60.000000 58.000000 
dram[12]: 11.600000  8.285714 30.750000 30.000000 11.181818 28.750000 10.285714 10.857142 54.000000 52.000000 62.000000 60.000000 62.000000 59.000000 60.000000 59.000000 
dram[13]: 11.800000  8.571428 28.500000 28.750000  7.400000 12.777778 14.200000  8.375000 59.000000 61.000000 53.000000 57.000000 58.000000 59.000000 58.000000 56.000000 
dram[14]: 12.200000 11.800000 28.500000 19.333334  7.600000  7.866667 14.600000 24.666666 63.000000 63.000000 54.000000 58.000000 56.000000 59.000000 61.000000 59.000000 
dram[15]:  9.833333 19.000000 20.333334 19.833334 15.250000 13.111111  8.555555  8.888889 57.000000 60.000000 64.000000 61.000000 61.000000 58.000000 56.000000 60.000000 
average row locality = 21093/1078 = 19.566790
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       111       112       121       115       120       119        72        71        58        55        62        61        59        58        56        63 
dram[1]:       121       125       114       113       116       121        69        67        62        62        60        57        56        58        60        56 
dram[2]:       120       125       113       118       114       115        70        66        62        60        54        58        57        59        61        56 
dram[3]:       109       115       123       123       118       117        72        73        57        56        59        59        64        59        56        61 
dram[4]:       122       119       110       113       115       118        69        67        60        62        57        58        52        60        59        58 
dram[5]:       118       113       123       121       122       118        72        75        58        59        63        59        62        58        59        61 
dram[6]:       111       115       123       122       120       117        70        70        55        57        61        60        63        58        58        59 
dram[7]:       121       122       110       116       116       115        68        68        59        59        57        56        56        60        62        55 
dram[8]:       121       121       117       120       112       116        71        68        62        62        53        56        59        59        60        57 
dram[9]:       114       114       119       119       120       112        75        78        54        55        59        59        61        59        57        60 
dram[10]:       115       115       121       118       123       123        71        73        55        55        64        62        59        58        58        61 
dram[11]:       122       119       114       113       116       121        73        69        63        64        58        59        57        59        60        58 
dram[12]:       116       116       123       120       123       115        72        76        54        52        62        60        62        59        60        59 
dram[13]:       118       120       114       115       111       115        71        67        59        61        53        57        58        59        58        56 
dram[14]:       122       118       114       116       114       118        73        74        63        63        54        58        56        59        61        59 
dram[15]:       118       114       122       119       122       118        77        80        57        60        64        61        61        58        56        60 
total dram reads = 21093
bank skew: 125/52 = 2.40
chip skew: 1347/1292 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1338      1307      1297      1357      1566      1637      1951      2053      1405      1427      1083      1092      1219      1270      1264      1238
dram[1]:       1211      1275      1366      1340      1550      1552      2095      2052      1446      1451      1080      1073      1188      1195      1364      1355
dram[2]:       1174      1238      1349      1358      1532      1519      2089      2140      1418      1430      1087      1092      1251      1266      1401      1409
dram[3]:       1299      1306      1287      1348      1621      1622      1956      1951      1401      1356      1059      1082      1278      1326      1242      1281
dram[4]:       1215      1250      1372      1339      1509      1497      2050      2018      1416      1452      1076      1106      1221      1201      1327      1381
dram[5]:       1335      1325      1343      1405      1600      1640      1995      1997      1428      1409      1090      1095      1298      1324      1275      1280
dram[6]:       1282      1295      1309      1408      1560      1676      2005      2012      1461      1426      1072      1089      1262      1308      1373      1362
dram[7]:       1200      1224      1366      1341      1520      1551      2125      2052      1402      1411      1070      1072      1185      1195      1390      1418
dram[8]:       1245      1272      1357      1359      1579      1472      2132      2097      1436      1447      1079      1097      1261      1244      1362      1375
dram[9]:       1275      1295      1323      1342      1586      1586      1903      1947      1510      1457      1107      1116      1236      1326      1297      1284
dram[10]:       1311      1269      1343      1332      1526      1628      1921      2024      1484      1431      1123      1131      1288      1304      1332      1270
dram[11]:       1239      1231      1368      1350      1493      1547      2104      2090      1416      1506      1076      1109      1256      1250      1351      1356
dram[12]:       1291      1271      1340      1372      1614      1721      1996      1980      1599      1438      1107      1106      1227      1266      1338      1314
dram[13]:       1181      1225      1337      1329      1496      1555      2106      1998      1468      1449      1095      1118      1213      1220      1303      1324
dram[14]:       1214      1249      1361      1323      1500      1484      2016      2021      1435      1502      1085      1119      1225      1190      1352      1315
dram[15]:       1290      1341      1332      1383      1600      1704      1786      1919      1507      1479      1102      1128      1289      1289      1306      1369
maximum mf latency per bank:
dram[0]:       1545      1481      1462      1476      1491      1697      1625      1664      1439      1512      1068      1012      1184      1309      1262      1223
dram[1]:       1475      1485      1452      1605      1494      1686      1599      1678      1568      1459      1152      1033      1270      1248      1272      1319
dram[2]:       1452      1419      1455      1502      1484      1708      1604      1665      1420      1451      1062      1137      1233      1287      1399      1237
dram[3]:       1491      1442      1561      1462      1639      1630      1603      1574      1452      1467      1082      1055      1289      1336      1225      1313
dram[4]:       1333      1290      1424      1373      1460      1662      1615      1574      1453      1474      1016      1079      1205      1273      1268      1300
dram[5]:       1523      1400      1481      1526      1551      1735      1676      1688      1541      1546      1027      1004      1297      1220      1328      1354
dram[6]:       1493      1446      1477      1606      1598      1685      1651      1633      1600      1607      1042      1024      1128      1270      1345      1278
dram[7]:       1426      1396      1443      1414      1517      1711      1564      1575      1504      1418      1027      1048      1195      1155      1380      1231
dram[8]:       1375      1436      1430      1613      1574      1540      1665      1654      1556      1542      1006      1031      1192      1147      1291      1505
dram[9]:       1434      1406      1477      1606      1530      1503      1629      1664      1550      1533      1072      1043      1240      1220      1235      1216
dram[10]:       1504      1404      1481      1475      1495      1679      1582      1676      1541      1550      1054       979      1265      1222      1267      1284
dram[11]:       1457      1397      1435      1370      1483      1619      1633      1669      1551      1573      1046      1059      1180      1182      1236      1364
dram[12]:       1438      1450      1476      1493      1544      1811      1661      1683      1586      1484      1097      1111      1228      1269      1317      1275
dram[13]:       1422      1426      1395      1379      1451      1554      1561      1597      1555      1509       998      1070      1172      1170      1128      1163
dram[14]:       1271      1330      1466      1511      1498      1533      1619      1601      1554      1543      1107      1055      1225      1086      1308      1255
dram[15]:       1400      1423      1566      1555      1626      1687      1587      1696      1550      1529      1087      1015      1296      1228      1330      1359
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=49144 n_act=66 n_pre=50 n_ref_event=0 n_req=1313 n_rd=1313 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1039
n_activity=6833 dram_eff=0.7686
bk0: 111a 47836i bk1: 112a 47656i bk2: 121a 47971i bk3: 115a 47773i bk4: 120a 47207i bk5: 119a 46687i bk6: 72a 48086i bk7: 71a 47851i bk8: 58a 49068i bk9: 55a 48998i bk10: 62a 49326i bk11: 61a 49376i bk12: 59a 48992i bk13: 58a 48991i bk14: 56a 49451i bk15: 63a 49417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949733
Row_Buffer_Locality_read = 0.949733
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.040529
Bank_Level_Parallism_Col = 6.183400
Bank_Level_Parallism_Ready = 4.631739
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.471366 

BW Util details:
bwutil = 0.103870 
total_CMD = 50563 
util_bw = 5252 
Wasted_Col = 475 
Wasted_Row = 339 
Idle = 44497 

BW Util Bottlenecks: 
RCDc_limit = 496 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 49144 
Read = 1313 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 1313 
total_req = 1313 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 1313 
Row_Bus_Util =  0.002294 
CoL_Bus_Util = 0.025968 
Either_Row_CoL_Bus_Util = 0.028064 
Issued_on_Two_Bus_Simul_Util = 0.000198 
issued_two_Eff = 0.007047 
queue_avg = 4.463975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.46398
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=49140 n_act=66 n_pre=50 n_ref_event=0 n_req=1317 n_rd=1317 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1042
n_activity=6398 dram_eff=0.8234
bk0: 121a 47229i bk1: 125a 47427i bk2: 114a 47341i bk3: 113a 46940i bk4: 116a 47148i bk5: 121a 46709i bk6: 69a 48236i bk7: 67a 48372i bk8: 62a 48861i bk9: 62a 48656i bk10: 60a 49088i bk11: 57a 49006i bk12: 56a 48823i bk13: 58a 48783i bk14: 60a 49579i bk15: 56a 49294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949886
Row_Buffer_Locality_read = 0.949886
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.917735
Bank_Level_Parallism_Col = 6.950047
Bank_Level_Parallism_Ready = 5.103108
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.689842 

BW Util details:
bwutil = 0.104187 
total_CMD = 50563 
util_bw = 5268 
Wasted_Col = 253 
Wasted_Row = 218 
Idle = 44824 

BW Util Bottlenecks: 
RCDc_limit = 266 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 49140 
Read = 1317 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 1317 
total_req = 1317 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 1317 
Row_Bus_Util =  0.002294 
CoL_Bus_Util = 0.026047 
Either_Row_CoL_Bus_Util = 0.028143 
Issued_on_Two_Bus_Simul_Util = 0.000198 
issued_two_Eff = 0.007027 
queue_avg = 4.528687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.52869
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=49141 n_act=69 n_pre=53 n_ref_event=0 n_req=1308 n_rd=1308 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1035
n_activity=6551 dram_eff=0.7987
bk0: 120a 47502i bk1: 125a 47157i bk2: 113a 47364i bk3: 118a 46860i bk4: 114a 46922i bk5: 115a 46874i bk6: 70a 48114i bk7: 66a 48158i bk8: 62a 48540i bk9: 60a 48707i bk10: 54a 49127i bk11: 58a 48852i bk12: 57a 48833i bk13: 59a 48675i bk14: 61a 49304i bk15: 56a 49387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947248
Row_Buffer_Locality_read = 0.947248
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 7.004734
Bank_Level_Parallism_Col = 7.056600
Bank_Level_Parallism_Ready = 5.227481
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.610435 

BW Util details:
bwutil = 0.103475 
total_CMD = 50563 
util_bw = 5232 
Wasted_Col = 395 
Wasted_Row = 240 
Idle = 44696 

BW Util Bottlenecks: 
RCDc_limit = 407 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 49141 
Read = 1308 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 1308 
total_req = 1308 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 1308 
Row_Bus_Util =  0.002413 
CoL_Bus_Util = 0.025869 
Either_Row_CoL_Bus_Util = 0.028123 
Issued_on_Two_Bus_Simul_Util = 0.000158 
issued_two_Eff = 0.005626 
queue_avg = 4.483654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.48365
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=49137 n_act=68 n_pre=52 n_ref_event=0 n_req=1321 n_rd=1321 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1045
n_activity=6715 dram_eff=0.7869
bk0: 109a 47645i bk1: 115a 47149i bk2: 123a 47268i bk3: 123a 47042i bk4: 118a 46619i bk5: 117a 46637i bk6: 72a 48430i bk7: 73a 48149i bk8: 57a 49180i bk9: 56a 49065i bk10: 59a 49379i bk11: 59a 49207i bk12: 64a 48796i bk13: 59a 49094i bk14: 56a 49251i bk15: 61a 49128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948524
Row_Buffer_Locality_read = 0.948524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.572752
Bank_Level_Parallism_Col = 6.709177
Bank_Level_Parallism_Ready = 4.930671
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.535304 

BW Util details:
bwutil = 0.104503 
total_CMD = 50563 
util_bw = 5284 
Wasted_Col = 414 
Wasted_Row = 318 
Idle = 44547 

BW Util Bottlenecks: 
RCDc_limit = 448 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 49137 
Read = 1321 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 52 
n_ref = 0 
n_req = 1321 
total_req = 1321 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 1321 
Row_Bus_Util =  0.002373 
CoL_Bus_Util = 0.026126 
Either_Row_CoL_Bus_Util = 0.028202 
Issued_on_Two_Bus_Simul_Util = 0.000297 
issued_two_Eff = 0.010519 
queue_avg = 4.431877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.43188
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=49174 n_act=57 n_pre=41 n_ref_event=0 n_req=1299 n_rd=1299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1028
n_activity=6162 dram_eff=0.8432
bk0: 122a 47600i bk1: 119a 47436i bk2: 110a 47626i bk3: 113a 47543i bk4: 115a 47167i bk5: 118a 46800i bk6: 69a 47421i bk7: 67a 47800i bk8: 60a 48706i bk9: 62a 48786i bk10: 57a 49258i bk11: 58a 48939i bk12: 52a 48953i bk13: 60a 48645i bk14: 59a 49073i bk15: 58a 49119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956120
Row_Buffer_Locality_read = 0.956120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 7.249587
Bank_Level_Parallism_Col = 7.265322
Bank_Level_Parallism_Ready = 5.264412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.663495 

BW Util details:
bwutil = 0.102763 
total_CMD = 50563 
util_bw = 5196 
Wasted_Col = 228 
Wasted_Row = 171 
Idle = 44968 

BW Util Bottlenecks: 
RCDc_limit = 269 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 49174 
Read = 1299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1299 
total_req = 1299 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1299 
Row_Bus_Util =  0.001938 
CoL_Bus_Util = 0.025691 
Either_Row_CoL_Bus_Util = 0.027471 
Issued_on_Two_Bus_Simul_Util = 0.000158 
issued_two_Eff = 0.005760 
queue_avg = 4.483278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.48328
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=49131 n_act=56 n_pre=40 n_ref_event=0 n_req=1341 n_rd=1341 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1061
n_activity=6733 dram_eff=0.7967
bk0: 118a 47754i bk1: 113a 47531i bk2: 123a 47766i bk3: 121a 47547i bk4: 122a 46682i bk5: 118a 46730i bk6: 72a 48000i bk7: 75a 47957i bk8: 58a 48941i bk9: 59a 48989i bk10: 63a 49071i bk11: 59a 49270i bk12: 62a 48871i bk13: 58a 48879i bk14: 59a 49310i bk15: 61a 49334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958240
Row_Buffer_Locality_read = 0.958240
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.592586
Bank_Level_Parallism_Col = 6.675977
Bank_Level_Parallism_Ready = 4.871280
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.532859 

BW Util details:
bwutil = 0.106085 
total_CMD = 50563 
util_bw = 5364 
Wasted_Col = 306 
Wasted_Row = 222 
Idle = 44671 

BW Util Bottlenecks: 
RCDc_limit = 309 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 49131 
Read = 1341 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1341 
total_req = 1341 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1341 
Row_Bus_Util =  0.001899 
CoL_Bus_Util = 0.026521 
Either_Row_CoL_Bus_Util = 0.028321 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.003492 
queue_avg = 4.657101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.6571
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=49141 n_act=63 n_pre=47 n_ref_event=0 n_req=1319 n_rd=1319 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1043
n_activity=6573 dram_eff=0.8027
bk0: 111a 47574i bk1: 115a 47415i bk2: 123a 47725i bk3: 122a 47560i bk4: 120a 47078i bk5: 117a 46872i bk6: 70a 47979i bk7: 70a 48280i bk8: 55a 49131i bk9: 57a 48876i bk10: 61a 49447i bk11: 60a 49282i bk12: 63a 48831i bk13: 58a 48788i bk14: 58a 49636i bk15: 59a 49361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952237
Row_Buffer_Locality_read = 0.952237
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.480291
Bank_Level_Parallism_Col = 6.462700
Bank_Level_Parallism_Ready = 4.726929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.524774 

BW Util details:
bwutil = 0.104345 
total_CMD = 50563 
util_bw = 5276 
Wasted_Col = 345 
Wasted_Row = 180 
Idle = 44762 

BW Util Bottlenecks: 
RCDc_limit = 357 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 49141 
Read = 1319 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 63 
n_pre = 47 
n_ref = 0 
n_req = 1319 
total_req = 1319 

Dual Bus Interface Util: 
issued_total_row = 110 
issued_total_col = 1319 
Row_Bus_Util =  0.002176 
CoL_Bus_Util = 0.026086 
Either_Row_CoL_Bus_Util = 0.028123 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.004923 
queue_avg = 4.544291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.54429
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=49160 n_act=65 n_pre=49 n_ref_event=0 n_req=1300 n_rd=1300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1028
n_activity=6534 dram_eff=0.7958
bk0: 121a 47536i bk1: 122a 47250i bk2: 110a 48038i bk3: 116a 47668i bk4: 116a 47114i bk5: 115a 46645i bk6: 68a 47807i bk7: 68a 47938i bk8: 59a 48727i bk9: 59a 48739i bk10: 57a 49252i bk11: 56a 49186i bk12: 56a 48849i bk13: 60a 48670i bk14: 62a 49088i bk15: 55a 49271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.763828
Bank_Level_Parallism_Col = 6.849500
Bank_Level_Parallism_Ready = 5.039081
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.526472 

BW Util details:
bwutil = 0.102842 
total_CMD = 50563 
util_bw = 5200 
Wasted_Col = 367 
Wasted_Row = 264 
Idle = 44732 

BW Util Bottlenecks: 
RCDc_limit = 384 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 49160 
Read = 1300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 1300 
total_req = 1300 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 1300 
Row_Bus_Util =  0.002255 
CoL_Bus_Util = 0.025710 
Either_Row_CoL_Bus_Util = 0.027748 
Issued_on_Two_Bus_Simul_Util = 0.000218 
issued_two_Eff = 0.007840 
queue_avg = 4.462829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.46283
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=49136 n_act=68 n_pre=52 n_ref_event=0 n_req=1314 n_rd=1314 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1039
n_activity=6433 dram_eff=0.817
bk0: 121a 47456i bk1: 121a 47181i bk2: 117a 47345i bk3: 120a 46711i bk4: 112a 46752i bk5: 116a 46464i bk6: 71a 48030i bk7: 68a 48213i bk8: 62a 48647i bk9: 62a 48675i bk10: 53a 49315i bk11: 56a 49086i bk12: 59a 49012i bk13: 59a 48845i bk14: 60a 49108i bk15: 57a 48856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948250
Row_Buffer_Locality_read = 0.948250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 7.300144
Bank_Level_Parallism_Col = 7.303518
Bank_Level_Parallism_Ready = 5.324468
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.693114 

BW Util details:
bwutil = 0.103950 
total_CMD = 50563 
util_bw = 5256 
Wasted_Col = 257 
Wasted_Row = 199 
Idle = 44851 

BW Util Bottlenecks: 
RCDc_limit = 264 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 49136 
Read = 1314 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 52 
n_ref = 0 
n_req = 1314 
total_req = 1314 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 1314 
Row_Bus_Util =  0.002373 
CoL_Bus_Util = 0.025987 
Either_Row_CoL_Bus_Util = 0.028222 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.004905 
queue_avg = 4.577339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.57734
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=49137 n_act=69 n_pre=53 n_ref_event=0 n_req=1315 n_rd=1315 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.104
n_activity=6455 dram_eff=0.8149
bk0: 114a 47569i bk1: 114a 47330i bk2: 119a 47311i bk3: 119a 47149i bk4: 120a 46859i bk5: 112a 47074i bk6: 75a 48214i bk7: 78a 47981i bk8: 54a 48879i bk9: 55a 48869i bk10: 59a 49382i bk11: 59a 49065i bk12: 61a 48903i bk13: 59a 48742i bk14: 57a 49436i bk15: 60a 49013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947529
Row_Buffer_Locality_read = 0.947529
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.831944
Bank_Level_Parallism_Col = 6.852224
Bank_Level_Parallism_Ready = 4.943854
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.633538 

BW Util details:
bwutil = 0.104029 
total_CMD = 50563 
util_bw = 5260 
Wasted_Col = 302 
Wasted_Row = 235 
Idle = 44766 

BW Util Bottlenecks: 
RCDc_limit = 351 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 49137 
Read = 1315 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 1315 
total_req = 1315 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 1315 
Row_Bus_Util =  0.002413 
CoL_Bus_Util = 0.026007 
Either_Row_CoL_Bus_Util = 0.028202 
Issued_on_Two_Bus_Simul_Util = 0.000218 
issued_two_Eff = 0.007714 
queue_avg = 4.537310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.53731
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=49123 n_act=66 n_pre=50 n_ref_event=0 n_req=1331 n_rd=1331 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1053
n_activity=6770 dram_eff=0.7864
bk0: 115a 47380i bk1: 115a 47591i bk2: 121a 47640i bk3: 118a 47809i bk4: 123a 47133i bk5: 123a 46888i bk6: 71a 48010i bk7: 73a 48217i bk8: 55a 48937i bk9: 55a 48939i bk10: 64a 49063i bk11: 62a 49164i bk12: 59a 48942i bk13: 58a 48779i bk14: 58a 49097i bk15: 61a 48994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950413
Row_Buffer_Locality_read = 0.950413
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.524386
Bank_Level_Parallism_Col = 6.625594
Bank_Level_Parallism_Ready = 4.837959
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.597623 

BW Util details:
bwutil = 0.105294 
total_CMD = 50563 
util_bw = 5324 
Wasted_Col = 342 
Wasted_Row = 269 
Idle = 44628 

BW Util Bottlenecks: 
RCDc_limit = 347 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 49123 
Read = 1331 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 1331 
total_req = 1331 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 1331 
Row_Bus_Util =  0.002294 
CoL_Bus_Util = 0.026324 
Either_Row_CoL_Bus_Util = 0.028479 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.004861 
queue_avg = 4.613077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.61308
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=49124 n_act=70 n_pre=54 n_ref_event=0 n_req=1325 n_rd=1325 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1048
n_activity=6623 dram_eff=0.8002
bk0: 122a 47447i bk1: 119a 47122i bk2: 114a 47172i bk3: 113a 47125i bk4: 116a 46876i bk5: 121a 46790i bk6: 73a 47917i bk7: 69a 48197i bk8: 63a 48731i bk9: 64a 48605i bk10: 58a 49380i bk11: 59a 49025i bk12: 57a 48837i bk13: 59a 48813i bk14: 60a 48937i bk15: 58a 48723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947170
Row_Buffer_Locality_read = 0.947170
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 7.067316
Bank_Level_Parallism_Col = 7.124633
Bank_Level_Parallism_Ready = 5.230422
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.671371 

BW Util details:
bwutil = 0.104820 
total_CMD = 50563 
util_bw = 5300 
Wasted_Col = 324 
Wasted_Row = 271 
Idle = 44668 

BW Util Bottlenecks: 
RCDc_limit = 350 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 49124 
Read = 1325 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 70 
n_pre = 54 
n_ref = 0 
n_req = 1325 
total_req = 1325 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 1325 
Row_Bus_Util =  0.002452 
CoL_Bus_Util = 0.026205 
Either_Row_CoL_Bus_Util = 0.028460 
Issued_on_Two_Bus_Simul_Util = 0.000198 
issued_two_Eff = 0.006949 
queue_avg = 4.632320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.63232
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=49122 n_act=69 n_pre=53 n_ref_event=0 n_req=1329 n_rd=1329 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1051
n_activity=6579 dram_eff=0.808
bk0: 116a 47855i bk1: 116a 47617i bk2: 123a 47748i bk3: 120a 47772i bk4: 123a 46777i bk5: 115a 46792i bk6: 72a 47781i bk7: 76a 47756i bk8: 54a 48705i bk9: 52a 49384i bk10: 62a 49343i bk11: 60a 49192i bk12: 62a 49014i bk13: 59a 49055i bk14: 60a 48989i bk15: 59a 49461i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948081
Row_Buffer_Locality_read = 0.948081
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.649597
Bank_Level_Parallism_Col = 6.557916
Bank_Level_Parallism_Ready = 4.722639
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.636431 

BW Util details:
bwutil = 0.105136 
total_CMD = 50563 
util_bw = 5316 
Wasted_Col = 272 
Wasted_Row = 158 
Idle = 44817 

BW Util Bottlenecks: 
RCDc_limit = 304 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 49122 
Read = 1329 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 1329 
total_req = 1329 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 1329 
Row_Bus_Util =  0.002413 
CoL_Bus_Util = 0.026284 
Either_Row_CoL_Bus_Util = 0.028499 
Issued_on_Two_Bus_Simul_Util = 0.000198 
issued_two_Eff = 0.006940 
queue_avg = 4.688923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.68892
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=49143 n_act=77 n_pre=61 n_ref_event=0 n_req=1292 n_rd=1292 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1022
n_activity=6399 dram_eff=0.8076
bk0: 118a 47735i bk1: 120a 47366i bk2: 114a 47865i bk3: 115a 47688i bk4: 111a 47168i bk5: 115a 46920i bk6: 71a 48027i bk7: 67a 47953i bk8: 59a 48804i bk9: 61a 48673i bk10: 53a 49300i bk11: 57a 49128i bk12: 58a 49011i bk13: 59a 48844i bk14: 58a 49246i bk15: 56a 48992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940402
Row_Buffer_Locality_read = 0.940402
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.755219
Bank_Level_Parallism_Col = 6.689002
Bank_Level_Parallism_Ready = 4.843895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.570008 

BW Util details:
bwutil = 0.102209 
total_CMD = 50563 
util_bw = 5168 
Wasted_Col = 332 
Wasted_Row = 200 
Idle = 44863 

BW Util Bottlenecks: 
RCDc_limit = 384 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 49143 
Read = 1292 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 77 
n_pre = 61 
n_ref = 0 
n_req = 1292 
total_req = 1292 

Dual Bus Interface Util: 
issued_total_row = 138 
issued_total_col = 1292 
Row_Bus_Util =  0.002729 
CoL_Bus_Util = 0.025552 
Either_Row_CoL_Bus_Util = 0.028084 
Issued_on_Two_Bus_Simul_Util = 0.000198 
issued_two_Eff = 0.007042 
queue_avg = 4.559678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.55968
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=49112 n_act=76 n_pre=60 n_ref_event=0 n_req=1322 n_rd=1322 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1046
n_activity=6556 dram_eff=0.8066
bk0: 122a 47706i bk1: 118a 47653i bk2: 114a 47421i bk3: 116a 47340i bk4: 114a 46735i bk5: 118a 46437i bk6: 73a 47657i bk7: 74a 48123i bk8: 63a 48972i bk9: 63a 48863i bk10: 54a 49448i bk11: 58a 49050i bk12: 56a 48883i bk13: 59a 48787i bk14: 61a 49108i bk15: 59a 49308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942511
Row_Buffer_Locality_read = 0.942511
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.652732
Bank_Level_Parallism_Col = 6.712623
Bank_Level_Parallism_Ready = 4.910324
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.576755 

BW Util details:
bwutil = 0.104582 
total_CMD = 50563 
util_bw = 5288 
Wasted_Col = 384 
Wasted_Row = 293 
Idle = 44598 

BW Util Bottlenecks: 
RCDc_limit = 445 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 49112 
Read = 1322 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 1322 
total_req = 1322 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 1322 
Row_Bus_Util =  0.002690 
CoL_Bus_Util = 0.026146 
Either_Row_CoL_Bus_Util = 0.028697 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.004824 
queue_avg = 4.586081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.58608
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=49101 n_act=73 n_pre=57 n_ref_event=0 n_req=1347 n_rd=1347 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1066
n_activity=6505 dram_eff=0.8283
bk0: 118a 47497i bk1: 114a 47544i bk2: 122a 47247i bk3: 119a 47427i bk4: 122a 46628i bk5: 118a 46534i bk6: 77a 47641i bk7: 80a 47822i bk8: 57a 48828i bk9: 60a 48973i bk10: 64a 49266i bk11: 61a 49263i bk12: 61a 49020i bk13: 58a 48927i bk14: 56a 49427i bk15: 60a 49406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945805
Row_Buffer_Locality_read = 0.945805
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.812818
Bank_Level_Parallism_Col = 6.770784
Bank_Level_Parallism_Ready = 4.886095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.604511 

BW Util details:
bwutil = 0.106560 
total_CMD = 50563 
util_bw = 5388 
Wasted_Col = 286 
Wasted_Row = 183 
Idle = 44706 

BW Util Bottlenecks: 
RCDc_limit = 332 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 49101 
Read = 1347 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 73 
n_pre = 57 
n_ref = 0 
n_req = 1347 
total_req = 1347 

Dual Bus Interface Util: 
issued_total_row = 130 
issued_total_col = 1347 
Row_Bus_Util =  0.002571 
CoL_Bus_Util = 0.026640 
Either_Row_CoL_Bus_Util = 0.028914 
Issued_on_Two_Bus_Simul_Util = 0.000297 
issued_two_Eff = 0.010260 
queue_avg = 4.693313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.69331
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=50563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 50563i bk1: 0a 50563i bk2: 0a 50563i bk3: 0a 50563i bk4: 0a 50563i bk5: 0a 50563i bk6: 0a 50563i bk7: 0a 50563i bk8: 0a 50563i bk9: 0a 50563i bk10: 0a 50563i bk11: 0a 50563i bk12: 0a 50563i bk13: 0a 50563i bk14: 0a 50563i bk15: 0a 50563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 50563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 50563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 50563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=50563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 50563i bk1: 0a 50563i bk2: 0a 50563i bk3: 0a 50563i bk4: 0a 50563i bk5: 0a 50563i bk6: 0a 50563i bk7: 0a 50563i bk8: 0a 50563i bk9: 0a 50563i bk10: 0a 50563i bk11: 0a 50563i bk12: 0a 50563i bk13: 0a 50563i bk14: 0a 50563i bk15: 0a 50563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 50563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 50563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 50563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=50563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 50563i bk1: 0a 50563i bk2: 0a 50563i bk3: 0a 50563i bk4: 0a 50563i bk5: 0a 50563i bk6: 0a 50563i bk7: 0a 50563i bk8: 0a 50563i bk9: 0a 50563i bk10: 0a 50563i bk11: 0a 50563i bk12: 0a 50563i bk13: 0a 50563i bk14: 0a 50563i bk15: 0a 50563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 50563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 50563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 50563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=50563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 50563i bk1: 0a 50563i bk2: 0a 50563i bk3: 0a 50563i bk4: 0a 50563i bk5: 0a 50563i bk6: 0a 50563i bk7: 0a 50563i bk8: 0a 50563i bk9: 0a 50563i bk10: 0a 50563i bk11: 0a 50563i bk12: 0a 50563i bk13: 0a 50563i bk14: 0a 50563i bk15: 0a 50563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 50563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 50563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 50563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=50563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 50563i bk1: 0a 50563i bk2: 0a 50563i bk3: 0a 50563i bk4: 0a 50563i bk5: 0a 50563i bk6: 0a 50563i bk7: 0a 50563i bk8: 0a 50563i bk9: 0a 50563i bk10: 0a 50563i bk11: 0a 50563i bk12: 0a 50563i bk13: 0a 50563i bk14: 0a 50563i bk15: 0a 50563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 50563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 50563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 50563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=50563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 50563i bk1: 0a 50563i bk2: 0a 50563i bk3: 0a 50563i bk4: 0a 50563i bk5: 0a 50563i bk6: 0a 50563i bk7: 0a 50563i bk8: 0a 50563i bk9: 0a 50563i bk10: 0a 50563i bk11: 0a 50563i bk12: 0a 50563i bk13: 0a 50563i bk14: 0a 50563i bk15: 0a 50563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 50563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 50563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 50563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=50563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 50563i bk1: 0a 50563i bk2: 0a 50563i bk3: 0a 50563i bk4: 0a 50563i bk5: 0a 50563i bk6: 0a 50563i bk7: 0a 50563i bk8: 0a 50563i bk9: 0a 50563i bk10: 0a 50563i bk11: 0a 50563i bk12: 0a 50563i bk13: 0a 50563i bk14: 0a 50563i bk15: 0a 50563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 50563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 50563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 50563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=50563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 50563i bk1: 0a 50563i bk2: 0a 50563i bk3: 0a 50563i bk4: 0a 50563i bk5: 0a 50563i bk6: 0a 50563i bk7: 0a 50563i bk8: 0a 50563i bk9: 0a 50563i bk10: 0a 50563i bk11: 0a 50563i bk12: 0a 50563i bk13: 0a 50563i bk14: 0a 50563i bk15: 0a 50563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 50563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 50563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 50563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=50563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 50563i bk1: 0a 50563i bk2: 0a 50563i bk3: 0a 50563i bk4: 0a 50563i bk5: 0a 50563i bk6: 0a 50563i bk7: 0a 50563i bk8: 0a 50563i bk9: 0a 50563i bk10: 0a 50563i bk11: 0a 50563i bk12: 0a 50563i bk13: 0a 50563i bk14: 0a 50563i bk15: 0a 50563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 50563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 50563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 50563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=50563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 50563i bk1: 0a 50563i bk2: 0a 50563i bk3: 0a 50563i bk4: 0a 50563i bk5: 0a 50563i bk6: 0a 50563i bk7: 0a 50563i bk8: 0a 50563i bk9: 0a 50563i bk10: 0a 50563i bk11: 0a 50563i bk12: 0a 50563i bk13: 0a 50563i bk14: 0a 50563i bk15: 0a 50563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 50563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 50563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 50563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=50563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 50563i bk1: 0a 50563i bk2: 0a 50563i bk3: 0a 50563i bk4: 0a 50563i bk5: 0a 50563i bk6: 0a 50563i bk7: 0a 50563i bk8: 0a 50563i bk9: 0a 50563i bk10: 0a 50563i bk11: 0a 50563i bk12: 0a 50563i bk13: 0a 50563i bk14: 0a 50563i bk15: 0a 50563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 50563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 50563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 50563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=50563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 50563i bk1: 0a 50563i bk2: 0a 50563i bk3: 0a 50563i bk4: 0a 50563i bk5: 0a 50563i bk6: 0a 50563i bk7: 0a 50563i bk8: 0a 50563i bk9: 0a 50563i bk10: 0a 50563i bk11: 0a 50563i bk12: 0a 50563i bk13: 0a 50563i bk14: 0a 50563i bk15: 0a 50563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 50563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 50563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 50563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=50563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 50563i bk1: 0a 50563i bk2: 0a 50563i bk3: 0a 50563i bk4: 0a 50563i bk5: 0a 50563i bk6: 0a 50563i bk7: 0a 50563i bk8: 0a 50563i bk9: 0a 50563i bk10: 0a 50563i bk11: 0a 50563i bk12: 0a 50563i bk13: 0a 50563i bk14: 0a 50563i bk15: 0a 50563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 50563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 50563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 50563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=50563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 50563i bk1: 0a 50563i bk2: 0a 50563i bk3: 0a 50563i bk4: 0a 50563i bk5: 0a 50563i bk6: 0a 50563i bk7: 0a 50563i bk8: 0a 50563i bk9: 0a 50563i bk10: 0a 50563i bk11: 0a 50563i bk12: 0a 50563i bk13: 0a 50563i bk14: 0a 50563i bk15: 0a 50563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 50563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 50563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 50563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=50563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 50563i bk1: 0a 50563i bk2: 0a 50563i bk3: 0a 50563i bk4: 0a 50563i bk5: 0a 50563i bk6: 0a 50563i bk7: 0a 50563i bk8: 0a 50563i bk9: 0a 50563i bk10: 0a 50563i bk11: 0a 50563i bk12: 0a 50563i bk13: 0a 50563i bk14: 0a 50563i bk15: 0a 50563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 50563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 50563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 50563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50563 n_nop=50563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 50563i bk1: 0a 50563i bk2: 0a 50563i bk3: 0a 50563i bk4: 0a 50563i bk5: 0a 50563i bk6: 0a 50563i bk7: 0a 50563i bk8: 0a 50563i bk9: 0a 50563i bk10: 0a 50563i bk11: 0a 50563i bk12: 0a 50563i bk13: 0a 50563i bk14: 0a 50563i bk15: 0a 50563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 50563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 50563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50563 
n_nop = 50563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1436, Miss = 718, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 4
L2_cache_bank[1]: Access = 1430, Miss = 715, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 588
L2_cache_bank[2]: Access = 1430, Miss = 715, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 579
L2_cache_bank[3]: Access = 1444, Miss = 722, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1436, Miss = 718, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 470
L2_cache_bank[5]: Access = 1420, Miss = 710, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 323
L2_cache_bank[6]: Access = 1434, Miss = 717, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1448, Miss = 724, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 544
L2_cache_bank[8]: Access = 1430, Miss = 715, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1408, Miss = 704, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 545
L2_cache_bank[10]: Access = 1450, Miss = 725, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1472, Miss = 736, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 600
L2_cache_bank[12]: Access = 1442, Miss = 721, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 565
L2_cache_bank[13]: Access = 1436, Miss = 718, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1414, Miss = 707, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 485
L2_cache_bank[15]: Access = 1426, Miss = 713, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 272
L2_cache_bank[16]: Access = 1442, Miss = 721, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 618
L2_cache_bank[17]: Access = 1410, Miss = 705, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1422, Miss = 711, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 330
L2_cache_bank[19]: Access = 1432, Miss = 716, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 466
L2_cache_bank[20]: Access = 1450, Miss = 725, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 205
L2_cache_bank[21]: Access = 1436, Miss = 718, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 605
L2_cache_bank[22]: Access = 1430, Miss = 715, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1444, Miss = 722, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 618
L2_cache_bank[24]: Access = 1452, Miss = 726, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 241
L2_cache_bank[25]: Access = 1436, Miss = 718, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 594
L2_cache_bank[26]: Access = 1398, Miss = 699, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 259
L2_cache_bank[27]: Access = 1410, Miss = 705, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 546
L2_cache_bank[28]: Access = 1448, Miss = 724, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1436, Miss = 718, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 565
L2_cache_bank[30]: Access = 1466, Miss = 733, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 630
L2_cache_bank[31]: Access = 1468, Miss = 734, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 45936
L2_total_cache_misses = 22968
L2_total_cache_miss_rate = 0.5000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 10652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21093
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5743
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10652
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15350
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3750
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10652
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.040

icnt_total_pkts_mem_to_simt=45936
icnt_total_pkts_simt_to_mem=45936
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 45936
Req_Network_cycles = 16352
Req_Network_injected_packets_per_cycle =       2.8092 
Req_Network_conflicts_per_cycle =       2.3848
Req_Network_conflicts_per_cycle_util =       7.9341
Req_Bank_Level_Parallism =       9.3461
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       8.5184
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       1.2021

Reply_Network_injected_packets_num = 45936
Reply_Network_cycles = 16352
Reply_Network_injected_packets_per_cycle =        2.8092
Reply_Network_conflicts_per_cycle =        0.2759
Reply_Network_conflicts_per_cycle_util =       0.9294
Reply_Bank_Level_Parallism =       9.4616
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0077
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0611
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 401780 (inst/sec)
gpgpu_simulation_rate = 2336 (cycle/sec)
gpgpu_silicon_slowdown = 484589x
launching memcpy command : MemcpyHtoD,0x00007f4f76e00000,735000
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-3-ctx_0x557ab27d5ef0.traceg.xz
-kernel name = _Z6euclidPcffPfiii
-kernel id = 3
-grid dim = (938,1,1)
-block dim = (16,1,1)
-shmem = 0
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f4f95000000
-local mem base_addr = 0x00007f4f93000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-3-ctx_0x557ab27d5ef0.traceg.xz
launching kernel name: _Z6euclidPcffPfiii uid: 3 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 7836
gpu_sim_insn = 1405285
gpu_ipc =     179.3370
gpu_tot_sim_cycle = 24188
gpu_tot_sim_insn = 4217747
gpu_tot_ipc =     174.3735
gpu_tot_issued_cta = 2814
gpu_occupancy = 38.2188% 
gpu_tot_occupancy = 37.2285% 
max_total_param_size = 0
gpu_stall_dramfull = 12403
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.9311
partiton_level_parallism_total  =       2.8487
partiton_level_parallism_util =      10.4353
partiton_level_parallism_util_total  =       9.9171
L2_BW  =     106.1757 GB/Sec
L2_BW_total  =     103.1908 GB/Sec
gpu_total_sim_rate=421774

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8804, Miss = 1550, Miss_rate = 0.176, Pending_hits = 3465, Reservation_fails = 1152
	L1D_cache_core[1]: Access = 8804, Miss = 1488, Miss_rate = 0.169, Pending_hits = 3348, Reservation_fails = 946
	L1D_cache_core[2]: Access = 8804, Miss = 1550, Miss_rate = 0.176, Pending_hits = 3454, Reservation_fails = 1041
	L1D_cache_core[3]: Access = 8804, Miss = 1488, Miss_rate = 0.169, Pending_hits = 3340, Reservation_fails = 928
	L1D_cache_core[4]: Access = 8804, Miss = 1550, Miss_rate = 0.176, Pending_hits = 3449, Reservation_fails = 1230
	L1D_cache_core[5]: Access = 8804, Miss = 1488, Miss_rate = 0.169, Pending_hits = 3348, Reservation_fails = 837
	L1D_cache_core[6]: Access = 8804, Miss = 1550, Miss_rate = 0.176, Pending_hits = 3472, Reservation_fails = 1088
	L1D_cache_core[7]: Access = 8731, Miss = 1475, Miss_rate = 0.169, Pending_hits = 3320, Reservation_fails = 810
	L1D_cache_core[8]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 1145
	L1D_cache_core[9]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 995
	L1D_cache_core[10]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3407, Reservation_fails = 1137
	L1D_cache_core[11]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 1062
	L1D_cache_core[12]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3398, Reservation_fails = 1212
	L1D_cache_core[13]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 917
	L1D_cache_core[14]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3380, Reservation_fails = 1174
	L1D_cache_core[15]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3284, Reservation_fails = 1011
	L1D_cache_core[16]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3402, Reservation_fails = 1205
	L1D_cache_core[17]: Access = 8589, Miss = 1451, Miss_rate = 0.169, Pending_hits = 3266, Reservation_fails = 806
	L1D_cache_core[18]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3403, Reservation_fails = 875
	L1D_cache_core[19]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 707
	L1D_cache_core[20]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 868
	L1D_cache_core[21]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3285, Reservation_fails = 760
	L1D_cache_core[22]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3398, Reservation_fails = 1010
	L1D_cache_core[23]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3277, Reservation_fails = 780
	L1D_cache_core[24]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3399, Reservation_fails = 917
	L1D_cache_core[25]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 717
	L1D_cache_core[26]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3399, Reservation_fails = 868
	L1D_cache_core[27]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 759
	L1D_cache_core[28]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3398, Reservation_fails = 867
	L1D_cache_core[29]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3277, Reservation_fails = 809
	L1D_cache_core[30]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 867
	L1D_cache_core[31]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 691
	L1D_cache_core[32]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3398, Reservation_fails = 887
	L1D_cache_core[33]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3280, Reservation_fails = 719
	L1D_cache_core[34]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 838
	L1D_cache_core[35]: Access = 8589, Miss = 1451, Miss_rate = 0.169, Pending_hits = 3266, Reservation_fails = 747
	L1D_cache_core[36]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3399, Reservation_fails = 875
	L1D_cache_core[37]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 810
	L1D_cache_core[38]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 900
	L1D_cache_core[39]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 677
	L1D_cache_core[40]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3398, Reservation_fails = 832
	L1D_cache_core[41]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 773
	L1D_cache_core[42]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3398, Reservation_fails = 910
	L1D_cache_core[43]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3284, Reservation_fails = 784
	L1D_cache_core[44]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 901
	L1D_cache_core[45]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3291, Reservation_fails = 690
	L1D_total_cache_accesses = 399369
	L1D_total_cache_misses = 68904
	L1D_total_cache_miss_rate = 0.1725
	L1D_total_cache_pending_hits = 154319
	L1D_total_cache_reservation_fails = 41534
	L1D_cache_data_port_util = 0.442
	L1D_cache_fill_port_util = 0.159
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 176146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 154319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 41534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 43941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 154319
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 393744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5625

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 35500
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6034
ctas_completed 2814, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 
distro:
414, 448, 415, 449, 414, 414, 483, 415, 449, 414, 413, 483, 415, 449, 379, 276, 276, 276, 276, 276, 184, 
gpgpu_n_tot_thrd_icount = 11892512
gpgpu_n_tot_w_icount = 371641
gpgpu_n_stall_shd_mem = 104471
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63279
gpgpu_n_mem_write_global = 5625
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 360000
gpgpu_n_store_insn = 45000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 51553
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 51553
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 52918
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:319559	W0_Idle:224166	W0_Scoreboard:700549	W1:38971	W2:32245	W3:17069	W4:6192	W5:1505	W6:413	W7:30	W8:249	W9:2	W10:28	W11:104	W12:434	W13:1235	W14:2606	W15:3947	W16:244232	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:99947	WS1:94329	WS2:90803	WS3:86562	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 506232 {8:63279,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 225000 {40:5625,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2531160 {40:63279,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 45000 {8:5625,}
maxmflatency = 1811 
max_icnt2mem_latency = 840 
maxmrqlatency = 583 
max_icnt2sh_latency = 12 
averagemflatency = 566 
avg_icnt2mem_latency = 214 
avg_mrq_latency = 56 
avg_icnt2sh_latency = 2 
mrq_lat_table:5983 	466 	870 	1708 	2126 	2838 	4124 	2373 	592 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11266 	30467 	17449 	9722 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	14087 	8734 	21945 	20529 	3609 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	67285 	1542 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	8 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        25        59        54        51        51        49        53         0         0         0         0         0         0         0         0 
dram[1]:        28        36        55        50        43        29        45        49         0         0         0         0         0         0         0         0 
dram[2]:        32        32        50        49        31        27        55        37         0         0         0         0         0         0         0         0 
dram[3]:        43        32        52        53        42        29        52        53         0         0         0         0         0         0         0         0 
dram[4]:        40        46        52        47        46        40        50        48         0         0         0         0         0         0         0         0 
dram[5]:        25        40        58        58        51        54        29        54         0         0         0         0         0         0         0         0 
dram[6]:        41        41        55        56        41        54        51        49         0         0         0         0         0         0         0         0 
dram[7]:        34        46        48        45        45        46        37        34         0         0         0         0         0         0         0         0 
dram[8]:        32        46        48        49        50        26        35        22         0         0         0         0         0         0         0         0 
dram[9]:        31        46        51        49        43        31        47        57         0         0         0         0         0         0         0         0 
dram[10]:        52        44        55        55        43        56        35        55         0         0         0         0         0         0         0         0 
dram[11]:        35        36        52        49        44        48        38        23         0         0         0         0         0         0         0         0 
dram[12]:        41        25        55        53        35        55        28        32         0         0         0         0         0         0         0         0 
dram[13]:        37        48        52        50        31        39        27        27         0         0         0         0         0         0         0         0 
dram[14]:        31        36        52        49        24        29        44        53         0         0         0         0         0         0         0         0 
dram[15]:        29        46        55        54        40        45        23        39         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5554      5553      5558      5557      5630      5623      6176      6168      5829      5838      5635      5644      5746      5740      5652      5649 
dram[1]:      5553      5554      5559      5557      5653      5646      6111      6140      5858      5703      5626      5623      5720      5732      5656      5655 
dram[2]:      5553      5564      5562      5557      5618      5617      6177      6167      5850      5859      5633      5624      5731      5730      5678      5674 
dram[3]:      5560      5554      5558      5557      5635      5630      6133      6150      5846      5868      5645      5637      5701      5703      5650      5669 
dram[4]:      5553      5554      5559      5558      5625      5621      6115      6096      5653      5648      5631      5629      5698      5699      5667      5670 
dram[5]:      5565      5558      5557      5570      5620      5643      6188      6214      5658      5650      5623      5634      5693      5719      5669      5668 
dram[6]:      5559      5556      5557      5557      5640      5637      6140      6170      5682      5666      5639      5648      5704      5701      5673      5664 
dram[7]:      5553      5554      5561      5560      5635      5631      6083      6105      5662      5656      5625      5626      5693      5691      5680      5677 
dram[8]:      5553      5559      5557      5558      5618      5636      6150      6089      5710      5697      5628      5624      5711      5744      5698      5695 
dram[9]:      5554      5553      5565      5558      5634      5639      6098      6083      5676      5674      5638      5633      5757      5763      5677      5686 
dram[10]:      5554      5553      5571      5566      5651      5642      6140      6169      5664      5639      5631      5626      5789      5766      5713      5711 
dram[11]:      5553      5555      5557      5557      5625      5623      6154      6180      5639      5626      5622      5645      5731      5752      5697      5719 
dram[12]:      5555      5553      5559      5570      5630      5628      6182      6185      5653      5647      5649      5645      5758      5755      5662      5660 
dram[13]:      5554      5553      5560      5559      5623      5620      6109      6131      5645      5643      5655      5653      5758      5755      5689      5674 
dram[14]:      5553      5553      5557      5557      5628      5627      6133      6168      5655      5647      5653      5652      5740      5740      5705      5677 
dram[15]:      5553      5558      5557      5564      5632      5637      6116      6105      5663      5658      5614      5613      5786      5786      5658      5711 
average row accesses per activate:
dram[0]: 11.100000  9.333333 30.250000 28.750000 13.333333 17.000000 14.400000 10.142858 58.000000 55.000000 62.000000 61.000000 59.000000 58.000000 56.000000 63.000000 
dram[1]:  6.722222 15.625000 28.500000 18.833334 16.571428 17.285715 23.000000 13.400000 62.000000 62.000000 60.000000 57.000000 56.000000 58.000000 60.000000 56.000000 
dram[2]:  8.571428 12.500000 28.250000 19.666666 12.666667 12.777778 17.500000 13.200000 62.000000 60.000000 54.000000 58.000000 57.000000 59.000000 61.000000 56.000000 
dram[3]: 10.900000  9.583333 30.750000 20.500000 11.800000 14.625000 14.400000 14.600000 57.000000 56.000000 59.000000 59.000000 64.000000 59.000000 56.000000 61.000000 
dram[4]: 12.200000 19.833334 27.500000 28.250000 12.777778 14.750000 23.000000 13.400000 60.000000 62.000000 57.000000 58.000000 52.000000 60.000000 59.000000 58.000000 
dram[5]: 14.750000 14.125000 30.750000 60.500000 13.555555 23.600000 10.285714 15.000000 58.000000 59.000000 63.000000 59.000000 62.000000 58.000000 59.000000 61.000000 
dram[6]: 11.100000 11.500000 20.500000 30.500000 13.333333 16.714285 17.500000 14.000000 55.000000 57.000000 61.000000 60.000000 63.000000 58.000000 58.000000 59.000000 
dram[7]: 12.100000 10.166667 18.333334 19.333334 12.888889 16.428572 22.666666 17.000000 59.000000 59.000000 57.000000 56.000000 56.000000 60.000000 62.000000 55.000000 
dram[8]: 10.083333 15.125000 19.500000 20.000000 16.000000 12.888889 11.833333 11.333333 62.000000 62.000000 53.000000 56.000000 59.000000 59.000000 60.000000 57.000000 
dram[9]:  9.500000 14.250000 29.750000 11.900000 15.000000 16.000000 12.500000 13.000000 54.000000 55.000000 59.000000 59.000000 61.000000 59.000000 57.000000 60.000000 
dram[10]:  9.583333 11.500000 30.250000 29.500000 11.181818 17.571428 14.200000 14.600000 55.000000 55.000000 64.000000 62.000000 59.000000 58.000000 58.000000 61.000000 
dram[11]:  8.714286  8.500000 28.500000 28.250000 12.888889 24.200001 10.428572 13.800000 63.000000 64.000000 58.000000 59.000000 57.000000 59.000000 60.000000 58.000000 
dram[12]: 11.600000  8.285714 30.750000 30.000000 11.181818 28.750000 10.285714 10.857142 54.000000 52.000000 62.000000 60.000000 62.000000 59.000000 60.000000 59.000000 
dram[13]: 11.800000  8.571428 28.500000 28.750000  7.400000 12.777778 14.200000  8.375000 59.000000 61.000000 53.000000 57.000000 58.000000 59.000000 58.000000 56.000000 
dram[14]: 12.200000 11.800000 28.500000 19.333334  7.600000  7.866667 14.600000 24.666666 63.000000 63.000000 54.000000 58.000000 56.000000 59.000000 61.000000 59.000000 
dram[15]:  9.833333 19.000000 20.333334 19.833334 15.250000 13.111111  8.555555  8.888889 57.000000 60.000000 64.000000 61.000000 61.000000 58.000000 56.000000 60.000000 
average row locality = 21093/1078 = 19.566790
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       111       112       121       115       120       119        72        71        58        55        62        61        59        58        56        63 
dram[1]:       121       125       114       113       116       121        69        67        62        62        60        57        56        58        60        56 
dram[2]:       120       125       113       118       114       115        70        66        62        60        54        58        57        59        61        56 
dram[3]:       109       115       123       123       118       117        72        73        57        56        59        59        64        59        56        61 
dram[4]:       122       119       110       113       115       118        69        67        60        62        57        58        52        60        59        58 
dram[5]:       118       113       123       121       122       118        72        75        58        59        63        59        62        58        59        61 
dram[6]:       111       115       123       122       120       117        70        70        55        57        61        60        63        58        58        59 
dram[7]:       121       122       110       116       116       115        68        68        59        59        57        56        56        60        62        55 
dram[8]:       121       121       117       120       112       116        71        68        62        62        53        56        59        59        60        57 
dram[9]:       114       114       119       119       120       112        75        78        54        55        59        59        61        59        57        60 
dram[10]:       115       115       121       118       123       123        71        73        55        55        64        62        59        58        58        61 
dram[11]:       122       119       114       113       116       121        73        69        63        64        58        59        57        59        60        58 
dram[12]:       116       116       123       120       123       115        72        76        54        52        62        60        62        59        60        59 
dram[13]:       118       120       114       115       111       115        71        67        59        61        53        57        58        59        58        56 
dram[14]:       122       118       114       116       114       118        73        74        63        63        54        58        56        59        61        59 
dram[15]:       118       114       122       119       122       118        77        80        57        60        64        61        61        58        56        60 
total dram reads = 21093
bank skew: 125/52 = 2.40
chip skew: 1347/1292 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1736      1690      1679      1744      1990      2062      2579      2697      1843      1862      1441      1453      1585      1648      1655      1629
dram[1]:       1575      1645      1759      1716      1981      1971      2767      2702      1877      1893      1427      1429      1555      1550      1804      1789
dram[2]:       1528      1604      1744      1748      1968      1945      2758      2826      1858      1871      1439      1429      1643      1657      1840      1847
dram[3]:       1683      1689      1660      1727      2076      2072      2582      2580      1836      1781      1400      1420      1679      1748      1639      1689
dram[4]:       1587      1619      1770      1721      1944      1933      2721      2692      1859      1911      1424      1447      1609      1574      1741      1819
dram[5]:       1722      1701      1718      1790      2047      2086      2630      2634      1865      1836      1434      1444      1697      1732      1667      1667
dram[6]:       1672      1682      1680      1793      1990      2115      2651      2650      1911      1860      1414      1423      1659      1716      1778      1772
dram[7]:       1573      1593      1760      1726      1963      1984      2811      2719      1841      1851      1414      1407      1562      1582      1816      1840
dram[8]:       1605      1636      1736      1738      2018      1883      2817      2769      1833      1869      1421      1422      1657      1627      1801      1816
dram[9]:       1649      1672      1692      1723      2024      2025      2523      2578      1935      1865      1457      1464      1615      1726      1717      1709
dram[10]:       1680      1642      1737      1724      1948      2064      2535      2656      1923      1854      1458      1470      1660      1684      1779      1690
dram[11]:       1595      1587      1772      1753      1906      1972      2778      2767      1828      1944      1425      1446      1621      1617      1807      1812
dram[12]:       1661      1634      1725      1761      2058      2190      2620      2598      2074      1869      1444      1456      1604      1650      1775      1743
dram[13]:       1540      1580      1732      1708      1926      1987      2782      2652      1903      1886      1444      1463      1584      1592      1749      1784
dram[14]:       1570      1611      1741      1687      1921      1898      2653      2666      1868      1943      1448      1476      1603      1546      1780      1741
dram[15]:       1657      1714      1679      1754      2037      2158      2356      2525      1962      1928      1454      1485      1666      1666      1711      1780
maximum mf latency per bank:
dram[0]:       1545      1481      1462      1476      1491      1697      1625      1664      1439      1512      1068      1012      1184      1309      1262      1223
dram[1]:       1475      1485      1452      1605      1494      1686      1599      1678      1568      1459      1152      1033      1270      1248      1272      1319
dram[2]:       1452      1419      1455      1502      1484      1708      1604      1665      1420      1451      1062      1137      1233      1287      1399      1237
dram[3]:       1491      1442      1561      1462      1639      1630      1603      1574      1452      1467      1082      1055      1289      1336      1225      1313
dram[4]:       1333      1290      1424      1373      1460      1662      1615      1574      1453      1474      1016      1079      1205      1273      1268      1300
dram[5]:       1523      1400      1481      1526      1551      1735      1676      1688      1541      1546      1027      1004      1297      1220      1328      1354
dram[6]:       1493      1446      1477      1606      1598      1685      1651      1633      1600      1607      1042      1024      1128      1270      1345      1278
dram[7]:       1426      1396      1443      1414      1517      1711      1564      1575      1504      1418      1027      1048      1195      1155      1380      1231
dram[8]:       1375      1436      1430      1613      1574      1540      1665      1654      1556      1542      1006      1031      1192      1147      1291      1505
dram[9]:       1434      1406      1477      1606      1530      1503      1629      1664      1550      1533      1072      1043      1240      1220      1235      1216
dram[10]:       1504      1404      1481      1475      1495      1679      1582      1676      1541      1550      1054       979      1265      1222      1267      1284
dram[11]:       1457      1397      1435      1370      1483      1619      1633      1669      1551      1573      1046      1059      1180      1182      1236      1364
dram[12]:       1438      1450      1476      1493      1544      1811      1661      1683      1586      1484      1097      1111      1228      1269      1317      1275
dram[13]:       1422      1426      1395      1379      1451      1554      1561      1597      1555      1509       998      1070      1172      1170      1128      1163
dram[14]:       1271      1330      1466      1511      1498      1533      1619      1601      1554      1543      1107      1055      1225      1086      1308      1255
dram[15]:       1400      1423      1566      1555      1626      1687      1587      1696      1550      1529      1087      1015      1296      1228      1330      1359
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=73375 n_act=66 n_pre=50 n_ref_event=0 n_req=1313 n_rd=1313 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07022
n_activity=6833 dram_eff=0.7686
bk0: 111a 72067i bk1: 112a 71887i bk2: 121a 72202i bk3: 115a 72004i bk4: 120a 71438i bk5: 119a 70918i bk6: 72a 72317i bk7: 71a 72082i bk8: 58a 73299i bk9: 55a 73229i bk10: 62a 73557i bk11: 61a 73607i bk12: 59a 73223i bk13: 58a 73222i bk14: 56a 73682i bk15: 63a 73648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949733
Row_Buffer_Locality_read = 0.949733
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.040529
Bank_Level_Parallism_Col = 6.183400
Bank_Level_Parallism_Ready = 4.631739
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.471366 

BW Util details:
bwutil = 0.070220 
total_CMD = 74794 
util_bw = 5252 
Wasted_Col = 475 
Wasted_Row = 339 
Idle = 68728 

BW Util Bottlenecks: 
RCDc_limit = 496 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 73375 
Read = 1313 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 1313 
total_req = 1313 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 1313 
Row_Bus_Util =  0.001551 
CoL_Bus_Util = 0.017555 
Either_Row_CoL_Bus_Util = 0.018972 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.007047 
queue_avg = 3.017782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.01778
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=73371 n_act=66 n_pre=50 n_ref_event=0 n_req=1317 n_rd=1317 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07043
n_activity=6398 dram_eff=0.8234
bk0: 121a 71460i bk1: 125a 71658i bk2: 114a 71572i bk3: 113a 71171i bk4: 116a 71379i bk5: 121a 70940i bk6: 69a 72467i bk7: 67a 72603i bk8: 62a 73092i bk9: 62a 72887i bk10: 60a 73319i bk11: 57a 73237i bk12: 56a 73054i bk13: 58a 73014i bk14: 60a 73810i bk15: 56a 73525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949886
Row_Buffer_Locality_read = 0.949886
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.917735
Bank_Level_Parallism_Col = 6.950047
Bank_Level_Parallism_Ready = 5.103108
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.689842 

BW Util details:
bwutil = 0.070433 
total_CMD = 74794 
util_bw = 5268 
Wasted_Col = 253 
Wasted_Row = 218 
Idle = 69055 

BW Util Bottlenecks: 
RCDc_limit = 266 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 73371 
Read = 1317 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 1317 
total_req = 1317 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 1317 
Row_Bus_Util =  0.001551 
CoL_Bus_Util = 0.017608 
Either_Row_CoL_Bus_Util = 0.019026 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.007027 
queue_avg = 3.061529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.06153
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=73372 n_act=69 n_pre=53 n_ref_event=0 n_req=1308 n_rd=1308 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06995
n_activity=6551 dram_eff=0.7987
bk0: 120a 71733i bk1: 125a 71388i bk2: 113a 71595i bk3: 118a 71091i bk4: 114a 71153i bk5: 115a 71105i bk6: 70a 72345i bk7: 66a 72389i bk8: 62a 72771i bk9: 60a 72938i bk10: 54a 73358i bk11: 58a 73083i bk12: 57a 73064i bk13: 59a 72906i bk14: 61a 73535i bk15: 56a 73618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947248
Row_Buffer_Locality_read = 0.947248
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 7.004734
Bank_Level_Parallism_Col = 7.056600
Bank_Level_Parallism_Ready = 5.227481
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.610435 

BW Util details:
bwutil = 0.069952 
total_CMD = 74794 
util_bw = 5232 
Wasted_Col = 395 
Wasted_Row = 240 
Idle = 68927 

BW Util Bottlenecks: 
RCDc_limit = 407 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 73372 
Read = 1308 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 1308 
total_req = 1308 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 1308 
Row_Bus_Util =  0.001631 
CoL_Bus_Util = 0.017488 
Either_Row_CoL_Bus_Util = 0.019012 
Issued_on_Two_Bus_Simul_Util = 0.000107 
issued_two_Eff = 0.005626 
queue_avg = 3.031085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03109
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=73368 n_act=68 n_pre=52 n_ref_event=0 n_req=1321 n_rd=1321 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07065
n_activity=6715 dram_eff=0.7869
bk0: 109a 71876i bk1: 115a 71380i bk2: 123a 71499i bk3: 123a 71273i bk4: 118a 70850i bk5: 117a 70868i bk6: 72a 72661i bk7: 73a 72380i bk8: 57a 73411i bk9: 56a 73296i bk10: 59a 73610i bk11: 59a 73438i bk12: 64a 73027i bk13: 59a 73325i bk14: 56a 73482i bk15: 61a 73359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948524
Row_Buffer_Locality_read = 0.948524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.572752
Bank_Level_Parallism_Col = 6.709177
Bank_Level_Parallism_Ready = 4.930671
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.535304 

BW Util details:
bwutil = 0.070647 
total_CMD = 74794 
util_bw = 5284 
Wasted_Col = 414 
Wasted_Row = 318 
Idle = 68778 

BW Util Bottlenecks: 
RCDc_limit = 448 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 73368 
Read = 1321 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 52 
n_ref = 0 
n_req = 1321 
total_req = 1321 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 1321 
Row_Bus_Util =  0.001604 
CoL_Bus_Util = 0.017662 
Either_Row_CoL_Bus_Util = 0.019066 
Issued_on_Two_Bus_Simul_Util = 0.000201 
issued_two_Eff = 0.010519 
queue_avg = 2.996083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.99608
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=73405 n_act=57 n_pre=41 n_ref_event=0 n_req=1299 n_rd=1299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06947
n_activity=6162 dram_eff=0.8432
bk0: 122a 71831i bk1: 119a 71667i bk2: 110a 71857i bk3: 113a 71774i bk4: 115a 71398i bk5: 118a 71031i bk6: 69a 71652i bk7: 67a 72031i bk8: 60a 72937i bk9: 62a 73017i bk10: 57a 73489i bk11: 58a 73170i bk12: 52a 73184i bk13: 60a 72876i bk14: 59a 73304i bk15: 58a 73350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956120
Row_Buffer_Locality_read = 0.956120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 7.249587
Bank_Level_Parallism_Col = 7.265322
Bank_Level_Parallism_Ready = 5.264412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.663495 

BW Util details:
bwutil = 0.069471 
total_CMD = 74794 
util_bw = 5196 
Wasted_Col = 228 
Wasted_Row = 171 
Idle = 69199 

BW Util Bottlenecks: 
RCDc_limit = 269 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 73405 
Read = 1299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1299 
total_req = 1299 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1299 
Row_Bus_Util =  0.001310 
CoL_Bus_Util = 0.017368 
Either_Row_CoL_Bus_Util = 0.018571 
Issued_on_Two_Bus_Simul_Util = 0.000107 
issued_two_Eff = 0.005760 
queue_avg = 3.030831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03083
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=73362 n_act=56 n_pre=40 n_ref_event=0 n_req=1341 n_rd=1341 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07172
n_activity=6733 dram_eff=0.7967
bk0: 118a 71985i bk1: 113a 71762i bk2: 123a 71997i bk3: 121a 71778i bk4: 122a 70913i bk5: 118a 70961i bk6: 72a 72231i bk7: 75a 72188i bk8: 58a 73172i bk9: 59a 73220i bk10: 63a 73302i bk11: 59a 73501i bk12: 62a 73102i bk13: 58a 73110i bk14: 59a 73541i bk15: 61a 73565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958240
Row_Buffer_Locality_read = 0.958240
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.592586
Bank_Level_Parallism_Col = 6.675977
Bank_Level_Parallism_Ready = 4.871280
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.532859 

BW Util details:
bwutil = 0.071717 
total_CMD = 74794 
util_bw = 5364 
Wasted_Col = 306 
Wasted_Row = 222 
Idle = 68902 

BW Util Bottlenecks: 
RCDc_limit = 309 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 73362 
Read = 1341 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1341 
total_req = 1341 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1341 
Row_Bus_Util =  0.001284 
CoL_Bus_Util = 0.017929 
Either_Row_CoL_Bus_Util = 0.019146 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.003492 
queue_avg = 3.148341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.14834
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=73372 n_act=63 n_pre=47 n_ref_event=0 n_req=1319 n_rd=1319 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07054
n_activity=6573 dram_eff=0.8027
bk0: 111a 71805i bk1: 115a 71646i bk2: 123a 71956i bk3: 122a 71791i bk4: 120a 71309i bk5: 117a 71103i bk6: 70a 72210i bk7: 70a 72511i bk8: 55a 73362i bk9: 57a 73107i bk10: 61a 73678i bk11: 60a 73513i bk12: 63a 73062i bk13: 58a 73019i bk14: 58a 73867i bk15: 59a 73592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952237
Row_Buffer_Locality_read = 0.952237
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.480291
Bank_Level_Parallism_Col = 6.462700
Bank_Level_Parallism_Ready = 4.726929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.524774 

BW Util details:
bwutil = 0.070540 
total_CMD = 74794 
util_bw = 5276 
Wasted_Col = 345 
Wasted_Row = 180 
Idle = 68993 

BW Util Bottlenecks: 
RCDc_limit = 357 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 73372 
Read = 1319 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 63 
n_pre = 47 
n_ref = 0 
n_req = 1319 
total_req = 1319 

Dual Bus Interface Util: 
issued_total_row = 110 
issued_total_col = 1319 
Row_Bus_Util =  0.001471 
CoL_Bus_Util = 0.017635 
Either_Row_CoL_Bus_Util = 0.019012 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.004923 
queue_avg = 3.072078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.07208
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=73391 n_act=65 n_pre=49 n_ref_event=0 n_req=1300 n_rd=1300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06952
n_activity=6534 dram_eff=0.7958
bk0: 121a 71767i bk1: 122a 71481i bk2: 110a 72269i bk3: 116a 71899i bk4: 116a 71345i bk5: 115a 70876i bk6: 68a 72038i bk7: 68a 72169i bk8: 59a 72958i bk9: 59a 72970i bk10: 57a 73483i bk11: 56a 73417i bk12: 56a 73080i bk13: 60a 72901i bk14: 62a 73319i bk15: 55a 73502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.763828
Bank_Level_Parallism_Col = 6.849500
Bank_Level_Parallism_Ready = 5.039081
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.526472 

BW Util details:
bwutil = 0.069524 
total_CMD = 74794 
util_bw = 5200 
Wasted_Col = 367 
Wasted_Row = 264 
Idle = 68963 

BW Util Bottlenecks: 
RCDc_limit = 384 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 73391 
Read = 1300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 1300 
total_req = 1300 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 1300 
Row_Bus_Util =  0.001524 
CoL_Bus_Util = 0.017381 
Either_Row_CoL_Bus_Util = 0.018758 
Issued_on_Two_Bus_Simul_Util = 0.000147 
issued_two_Eff = 0.007840 
queue_avg = 3.017007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.01701
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=73367 n_act=68 n_pre=52 n_ref_event=0 n_req=1314 n_rd=1314 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07027
n_activity=6433 dram_eff=0.817
bk0: 121a 71687i bk1: 121a 71412i bk2: 117a 71576i bk3: 120a 70942i bk4: 112a 70983i bk5: 116a 70695i bk6: 71a 72261i bk7: 68a 72444i bk8: 62a 72878i bk9: 62a 72906i bk10: 53a 73546i bk11: 56a 73317i bk12: 59a 73243i bk13: 59a 73076i bk14: 60a 73339i bk15: 57a 73087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948250
Row_Buffer_Locality_read = 0.948250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 7.300144
Bank_Level_Parallism_Col = 7.303518
Bank_Level_Parallism_Ready = 5.324468
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.693114 

BW Util details:
bwutil = 0.070273 
total_CMD = 74794 
util_bw = 5256 
Wasted_Col = 257 
Wasted_Row = 199 
Idle = 69082 

BW Util Bottlenecks: 
RCDc_limit = 264 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 73367 
Read = 1314 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 52 
n_ref = 0 
n_req = 1314 
total_req = 1314 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 1314 
Row_Bus_Util =  0.001604 
CoL_Bus_Util = 0.017568 
Either_Row_CoL_Bus_Util = 0.019079 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.004905 
queue_avg = 3.094419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.09442
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=73368 n_act=69 n_pre=53 n_ref_event=0 n_req=1315 n_rd=1315 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07033
n_activity=6455 dram_eff=0.8149
bk0: 114a 71800i bk1: 114a 71561i bk2: 119a 71542i bk3: 119a 71380i bk4: 120a 71090i bk5: 112a 71305i bk6: 75a 72445i bk7: 78a 72212i bk8: 54a 73110i bk9: 55a 73100i bk10: 59a 73613i bk11: 59a 73296i bk12: 61a 73134i bk13: 59a 72973i bk14: 57a 73667i bk15: 60a 73244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947529
Row_Buffer_Locality_read = 0.947529
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.831944
Bank_Level_Parallism_Col = 6.852224
Bank_Level_Parallism_Ready = 4.943854
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.633538 

BW Util details:
bwutil = 0.070326 
total_CMD = 74794 
util_bw = 5260 
Wasted_Col = 302 
Wasted_Row = 235 
Idle = 68997 

BW Util Bottlenecks: 
RCDc_limit = 351 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 73368 
Read = 1315 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 1315 
total_req = 1315 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 1315 
Row_Bus_Util =  0.001631 
CoL_Bus_Util = 0.017582 
Either_Row_CoL_Bus_Util = 0.019066 
Issued_on_Two_Bus_Simul_Util = 0.000147 
issued_two_Eff = 0.007714 
queue_avg = 3.067358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.06736
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=73354 n_act=66 n_pre=50 n_ref_event=0 n_req=1331 n_rd=1331 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07118
n_activity=6770 dram_eff=0.7864
bk0: 115a 71611i bk1: 115a 71822i bk2: 121a 71871i bk3: 118a 72040i bk4: 123a 71364i bk5: 123a 71119i bk6: 71a 72241i bk7: 73a 72448i bk8: 55a 73168i bk9: 55a 73170i bk10: 64a 73294i bk11: 62a 73395i bk12: 59a 73173i bk13: 58a 73010i bk14: 58a 73328i bk15: 61a 73225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950413
Row_Buffer_Locality_read = 0.950413
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.524386
Bank_Level_Parallism_Col = 6.625594
Bank_Level_Parallism_Ready = 4.837959
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.597623 

BW Util details:
bwutil = 0.071182 
total_CMD = 74794 
util_bw = 5324 
Wasted_Col = 342 
Wasted_Row = 269 
Idle = 68859 

BW Util Bottlenecks: 
RCDc_limit = 347 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 73354 
Read = 1331 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 1331 
total_req = 1331 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 1331 
Row_Bus_Util =  0.001551 
CoL_Bus_Util = 0.017796 
Either_Row_CoL_Bus_Util = 0.019253 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.004861 
queue_avg = 3.118579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.11858
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=73355 n_act=70 n_pre=54 n_ref_event=0 n_req=1325 n_rd=1325 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07086
n_activity=6623 dram_eff=0.8002
bk0: 122a 71678i bk1: 119a 71353i bk2: 114a 71403i bk3: 113a 71356i bk4: 116a 71107i bk5: 121a 71021i bk6: 73a 72148i bk7: 69a 72428i bk8: 63a 72962i bk9: 64a 72836i bk10: 58a 73611i bk11: 59a 73256i bk12: 57a 73068i bk13: 59a 73044i bk14: 60a 73168i bk15: 58a 72954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947170
Row_Buffer_Locality_read = 0.947170
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 7.067316
Bank_Level_Parallism_Col = 7.124633
Bank_Level_Parallism_Ready = 5.230422
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.671371 

BW Util details:
bwutil = 0.070861 
total_CMD = 74794 
util_bw = 5300 
Wasted_Col = 324 
Wasted_Row = 271 
Idle = 68899 

BW Util Bottlenecks: 
RCDc_limit = 350 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 73355 
Read = 1325 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 70 
n_pre = 54 
n_ref = 0 
n_req = 1325 
total_req = 1325 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 1325 
Row_Bus_Util =  0.001658 
CoL_Bus_Util = 0.017715 
Either_Row_CoL_Bus_Util = 0.019240 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.006949 
queue_avg = 3.131588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.13159
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=73353 n_act=69 n_pre=53 n_ref_event=0 n_req=1329 n_rd=1329 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07108
n_activity=6579 dram_eff=0.808
bk0: 116a 72086i bk1: 116a 71848i bk2: 123a 71979i bk3: 120a 72003i bk4: 123a 71008i bk5: 115a 71023i bk6: 72a 72012i bk7: 76a 71987i bk8: 54a 72936i bk9: 52a 73615i bk10: 62a 73574i bk11: 60a 73423i bk12: 62a 73245i bk13: 59a 73286i bk14: 60a 73220i bk15: 59a 73692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948081
Row_Buffer_Locality_read = 0.948081
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.649597
Bank_Level_Parallism_Col = 6.557916
Bank_Level_Parallism_Ready = 4.722639
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.636431 

BW Util details:
bwutil = 0.071075 
total_CMD = 74794 
util_bw = 5316 
Wasted_Col = 272 
Wasted_Row = 158 
Idle = 69048 

BW Util Bottlenecks: 
RCDc_limit = 304 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 73353 
Read = 1329 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 1329 
total_req = 1329 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 1329 
Row_Bus_Util =  0.001631 
CoL_Bus_Util = 0.017769 
Either_Row_CoL_Bus_Util = 0.019266 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.006940 
queue_avg = 3.169853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.16985
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=73374 n_act=77 n_pre=61 n_ref_event=0 n_req=1292 n_rd=1292 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0691
n_activity=6399 dram_eff=0.8076
bk0: 118a 71966i bk1: 120a 71597i bk2: 114a 72096i bk3: 115a 71919i bk4: 111a 71399i bk5: 115a 71151i bk6: 71a 72258i bk7: 67a 72184i bk8: 59a 73035i bk9: 61a 72904i bk10: 53a 73531i bk11: 57a 73359i bk12: 58a 73242i bk13: 59a 73075i bk14: 58a 73477i bk15: 56a 73223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940402
Row_Buffer_Locality_read = 0.940402
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.755219
Bank_Level_Parallism_Col = 6.689002
Bank_Level_Parallism_Ready = 4.843895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.570008 

BW Util details:
bwutil = 0.069096 
total_CMD = 74794 
util_bw = 5168 
Wasted_Col = 332 
Wasted_Row = 200 
Idle = 69094 

BW Util Bottlenecks: 
RCDc_limit = 384 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 73374 
Read = 1292 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 77 
n_pre = 61 
n_ref = 0 
n_req = 1292 
total_req = 1292 

Dual Bus Interface Util: 
issued_total_row = 138 
issued_total_col = 1292 
Row_Bus_Util =  0.001845 
CoL_Bus_Util = 0.017274 
Either_Row_CoL_Bus_Util = 0.018985 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.007042 
queue_avg = 3.082480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.08248
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=73343 n_act=76 n_pre=60 n_ref_event=0 n_req=1322 n_rd=1322 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0707
n_activity=6556 dram_eff=0.8066
bk0: 122a 71937i bk1: 118a 71884i bk2: 114a 71652i bk3: 116a 71571i bk4: 114a 70966i bk5: 118a 70668i bk6: 73a 71888i bk7: 74a 72354i bk8: 63a 73203i bk9: 63a 73094i bk10: 54a 73679i bk11: 58a 73281i bk12: 56a 73114i bk13: 59a 73018i bk14: 61a 73339i bk15: 59a 73539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942511
Row_Buffer_Locality_read = 0.942511
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.652732
Bank_Level_Parallism_Col = 6.712623
Bank_Level_Parallism_Ready = 4.910324
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.576755 

BW Util details:
bwutil = 0.070701 
total_CMD = 74794 
util_bw = 5288 
Wasted_Col = 384 
Wasted_Row = 293 
Idle = 68829 

BW Util Bottlenecks: 
RCDc_limit = 445 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 73343 
Read = 1322 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 1322 
total_req = 1322 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 1322 
Row_Bus_Util =  0.001818 
CoL_Bus_Util = 0.017675 
Either_Row_CoL_Bus_Util = 0.019400 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.004824 
queue_avg = 3.100329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.10033
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=73332 n_act=73 n_pre=57 n_ref_event=0 n_req=1347 n_rd=1347 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07204
n_activity=6505 dram_eff=0.8283
bk0: 118a 71728i bk1: 114a 71775i bk2: 122a 71478i bk3: 119a 71658i bk4: 122a 70859i bk5: 118a 70765i bk6: 77a 71872i bk7: 80a 72053i bk8: 57a 73059i bk9: 60a 73204i bk10: 64a 73497i bk11: 61a 73494i bk12: 61a 73251i bk13: 58a 73158i bk14: 56a 73658i bk15: 60a 73637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945805
Row_Buffer_Locality_read = 0.945805
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.812818
Bank_Level_Parallism_Col = 6.770784
Bank_Level_Parallism_Ready = 4.886095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.604511 

BW Util details:
bwutil = 0.072038 
total_CMD = 74794 
util_bw = 5388 
Wasted_Col = 286 
Wasted_Row = 183 
Idle = 68937 

BW Util Bottlenecks: 
RCDc_limit = 332 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 73332 
Read = 1347 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 73 
n_pre = 57 
n_ref = 0 
n_req = 1347 
total_req = 1347 

Dual Bus Interface Util: 
issued_total_row = 130 
issued_total_col = 1347 
Row_Bus_Util =  0.001738 
CoL_Bus_Util = 0.018009 
Either_Row_CoL_Bus_Util = 0.019547 
Issued_on_Two_Bus_Simul_Util = 0.000201 
issued_two_Eff = 0.010260 
queue_avg = 3.172821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.17282
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=74794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 74794i bk1: 0a 74794i bk2: 0a 74794i bk3: 0a 74794i bk4: 0a 74794i bk5: 0a 74794i bk6: 0a 74794i bk7: 0a 74794i bk8: 0a 74794i bk9: 0a 74794i bk10: 0a 74794i bk11: 0a 74794i bk12: 0a 74794i bk13: 0a 74794i bk14: 0a 74794i bk15: 0a 74794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 74794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 74794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 74794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=74794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 74794i bk1: 0a 74794i bk2: 0a 74794i bk3: 0a 74794i bk4: 0a 74794i bk5: 0a 74794i bk6: 0a 74794i bk7: 0a 74794i bk8: 0a 74794i bk9: 0a 74794i bk10: 0a 74794i bk11: 0a 74794i bk12: 0a 74794i bk13: 0a 74794i bk14: 0a 74794i bk15: 0a 74794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 74794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 74794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 74794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=74794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 74794i bk1: 0a 74794i bk2: 0a 74794i bk3: 0a 74794i bk4: 0a 74794i bk5: 0a 74794i bk6: 0a 74794i bk7: 0a 74794i bk8: 0a 74794i bk9: 0a 74794i bk10: 0a 74794i bk11: 0a 74794i bk12: 0a 74794i bk13: 0a 74794i bk14: 0a 74794i bk15: 0a 74794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 74794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 74794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 74794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=74794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 74794i bk1: 0a 74794i bk2: 0a 74794i bk3: 0a 74794i bk4: 0a 74794i bk5: 0a 74794i bk6: 0a 74794i bk7: 0a 74794i bk8: 0a 74794i bk9: 0a 74794i bk10: 0a 74794i bk11: 0a 74794i bk12: 0a 74794i bk13: 0a 74794i bk14: 0a 74794i bk15: 0a 74794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 74794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 74794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 74794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=74794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 74794i bk1: 0a 74794i bk2: 0a 74794i bk3: 0a 74794i bk4: 0a 74794i bk5: 0a 74794i bk6: 0a 74794i bk7: 0a 74794i bk8: 0a 74794i bk9: 0a 74794i bk10: 0a 74794i bk11: 0a 74794i bk12: 0a 74794i bk13: 0a 74794i bk14: 0a 74794i bk15: 0a 74794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 74794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 74794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 74794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=74794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 74794i bk1: 0a 74794i bk2: 0a 74794i bk3: 0a 74794i bk4: 0a 74794i bk5: 0a 74794i bk6: 0a 74794i bk7: 0a 74794i bk8: 0a 74794i bk9: 0a 74794i bk10: 0a 74794i bk11: 0a 74794i bk12: 0a 74794i bk13: 0a 74794i bk14: 0a 74794i bk15: 0a 74794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 74794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 74794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 74794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=74794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 74794i bk1: 0a 74794i bk2: 0a 74794i bk3: 0a 74794i bk4: 0a 74794i bk5: 0a 74794i bk6: 0a 74794i bk7: 0a 74794i bk8: 0a 74794i bk9: 0a 74794i bk10: 0a 74794i bk11: 0a 74794i bk12: 0a 74794i bk13: 0a 74794i bk14: 0a 74794i bk15: 0a 74794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 74794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 74794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 74794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=74794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 74794i bk1: 0a 74794i bk2: 0a 74794i bk3: 0a 74794i bk4: 0a 74794i bk5: 0a 74794i bk6: 0a 74794i bk7: 0a 74794i bk8: 0a 74794i bk9: 0a 74794i bk10: 0a 74794i bk11: 0a 74794i bk12: 0a 74794i bk13: 0a 74794i bk14: 0a 74794i bk15: 0a 74794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 74794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 74794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 74794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=74794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 74794i bk1: 0a 74794i bk2: 0a 74794i bk3: 0a 74794i bk4: 0a 74794i bk5: 0a 74794i bk6: 0a 74794i bk7: 0a 74794i bk8: 0a 74794i bk9: 0a 74794i bk10: 0a 74794i bk11: 0a 74794i bk12: 0a 74794i bk13: 0a 74794i bk14: 0a 74794i bk15: 0a 74794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 74794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 74794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 74794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=74794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 74794i bk1: 0a 74794i bk2: 0a 74794i bk3: 0a 74794i bk4: 0a 74794i bk5: 0a 74794i bk6: 0a 74794i bk7: 0a 74794i bk8: 0a 74794i bk9: 0a 74794i bk10: 0a 74794i bk11: 0a 74794i bk12: 0a 74794i bk13: 0a 74794i bk14: 0a 74794i bk15: 0a 74794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 74794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 74794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 74794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=74794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 74794i bk1: 0a 74794i bk2: 0a 74794i bk3: 0a 74794i bk4: 0a 74794i bk5: 0a 74794i bk6: 0a 74794i bk7: 0a 74794i bk8: 0a 74794i bk9: 0a 74794i bk10: 0a 74794i bk11: 0a 74794i bk12: 0a 74794i bk13: 0a 74794i bk14: 0a 74794i bk15: 0a 74794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 74794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 74794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 74794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=74794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 74794i bk1: 0a 74794i bk2: 0a 74794i bk3: 0a 74794i bk4: 0a 74794i bk5: 0a 74794i bk6: 0a 74794i bk7: 0a 74794i bk8: 0a 74794i bk9: 0a 74794i bk10: 0a 74794i bk11: 0a 74794i bk12: 0a 74794i bk13: 0a 74794i bk14: 0a 74794i bk15: 0a 74794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 74794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 74794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 74794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=74794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 74794i bk1: 0a 74794i bk2: 0a 74794i bk3: 0a 74794i bk4: 0a 74794i bk5: 0a 74794i bk6: 0a 74794i bk7: 0a 74794i bk8: 0a 74794i bk9: 0a 74794i bk10: 0a 74794i bk11: 0a 74794i bk12: 0a 74794i bk13: 0a 74794i bk14: 0a 74794i bk15: 0a 74794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 74794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 74794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 74794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=74794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 74794i bk1: 0a 74794i bk2: 0a 74794i bk3: 0a 74794i bk4: 0a 74794i bk5: 0a 74794i bk6: 0a 74794i bk7: 0a 74794i bk8: 0a 74794i bk9: 0a 74794i bk10: 0a 74794i bk11: 0a 74794i bk12: 0a 74794i bk13: 0a 74794i bk14: 0a 74794i bk15: 0a 74794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 74794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 74794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 74794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=74794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 74794i bk1: 0a 74794i bk2: 0a 74794i bk3: 0a 74794i bk4: 0a 74794i bk5: 0a 74794i bk6: 0a 74794i bk7: 0a 74794i bk8: 0a 74794i bk9: 0a 74794i bk10: 0a 74794i bk11: 0a 74794i bk12: 0a 74794i bk13: 0a 74794i bk14: 0a 74794i bk15: 0a 74794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 74794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 74794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 74794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=74794 n_nop=74794 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 74794i bk1: 0a 74794i bk2: 0a 74794i bk3: 0a 74794i bk4: 0a 74794i bk5: 0a 74794i bk6: 0a 74794i bk7: 0a 74794i bk8: 0a 74794i bk9: 0a 74794i bk10: 0a 74794i bk11: 0a 74794i bk12: 0a 74794i bk13: 0a 74794i bk14: 0a 74794i bk15: 0a 74794i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 74794 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 74794 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74794 
n_nop = 74794 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2154, Miss = 718, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 4
L2_cache_bank[1]: Access = 2145, Miss = 715, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 588
L2_cache_bank[2]: Access = 2145, Miss = 715, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 579
L2_cache_bank[3]: Access = 2166, Miss = 722, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2154, Miss = 718, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 470
L2_cache_bank[5]: Access = 2130, Miss = 710, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 323
L2_cache_bank[6]: Access = 2151, Miss = 717, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2172, Miss = 724, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 544
L2_cache_bank[8]: Access = 2145, Miss = 715, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2112, Miss = 704, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 545
L2_cache_bank[10]: Access = 2175, Miss = 725, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2208, Miss = 736, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 600
L2_cache_bank[12]: Access = 2163, Miss = 721, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 565
L2_cache_bank[13]: Access = 2154, Miss = 718, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2121, Miss = 707, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 485
L2_cache_bank[15]: Access = 2139, Miss = 713, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 272
L2_cache_bank[16]: Access = 2163, Miss = 721, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 618
L2_cache_bank[17]: Access = 2115, Miss = 705, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2133, Miss = 711, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 330
L2_cache_bank[19]: Access = 2148, Miss = 716, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 466
L2_cache_bank[20]: Access = 2175, Miss = 725, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 205
L2_cache_bank[21]: Access = 2154, Miss = 718, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 605
L2_cache_bank[22]: Access = 2145, Miss = 715, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2166, Miss = 722, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 618
L2_cache_bank[24]: Access = 2178, Miss = 726, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 241
L2_cache_bank[25]: Access = 2154, Miss = 718, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 594
L2_cache_bank[26]: Access = 2097, Miss = 699, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 259
L2_cache_bank[27]: Access = 2115, Miss = 705, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 546
L2_cache_bank[28]: Access = 2172, Miss = 724, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2154, Miss = 718, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 565
L2_cache_bank[30]: Access = 2199, Miss = 733, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 630
L2_cache_bank[31]: Access = 2202, Miss = 734, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 68904
L2_total_cache_misses = 22968
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 10652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42186
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5743
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10652
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15350
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63279
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5625
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10652
L2_cache_data_port_util = 0.059
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=68904
icnt_total_pkts_simt_to_mem=68904
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 68904
Req_Network_cycles = 24188
Req_Network_injected_packets_per_cycle =       2.8487 
Req_Network_conflicts_per_cycle =       2.4544
Req_Network_conflicts_per_cycle_util =       8.3429
Req_Bank_Level_Parallism =       9.6830
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       8.6855
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.8275

Reply_Network_injected_packets_num = 68904
Reply_Network_cycles = 24188
Reply_Network_injected_packets_per_cycle =        2.8487
Reply_Network_conflicts_per_cycle =        0.1865
Reply_Network_conflicts_per_cycle_util =       0.6395
Reply_Bank_Level_Parallism =       9.7653
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0052
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0619
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 421774 (inst/sec)
gpgpu_simulation_rate = 2418 (cycle/sec)
gpgpu_silicon_slowdown = 468155x
launching memcpy command : MemcpyHtoD,0x00007f4f76e00000,735000
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-4-ctx_0x557ab27d5ef0.traceg.xz
-kernel name = _Z6euclidPcffPfiii
-kernel id = 4
-grid dim = (938,1,1)
-block dim = (16,1,1)
-shmem = 0
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f4f95000000
-local mem base_addr = 0x00007f4f93000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-4-ctx_0x557ab27d5ef0.traceg.xz
launching kernel name: _Z6euclidPcffPfiii uid: 4 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 7817
gpu_sim_insn = 1406098
gpu_ipc =     179.8769
gpu_tot_sim_cycle = 32005
gpu_tot_sim_insn = 5623845
gpu_tot_ipc =     175.7177
gpu_tot_issued_cta = 3752
gpu_occupancy = 38.3002% 
gpu_tot_occupancy = 37.4809% 
max_total_param_size = 0
gpu_stall_dramfull = 12403
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.9382
partiton_level_parallism_total  =       2.8706
partiton_level_parallism_util =      10.3088
partiton_level_parallism_util_total  =      10.0122
L2_BW  =     106.4338 GB/Sec
L2_BW_total  =     103.9829 GB/Sec
gpu_total_sim_rate=432603

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4585, Reservation_fails = 1397
	L1D_cache_core[1]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4428, Reservation_fails = 1235
	L1D_cache_core[2]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4574, Reservation_fails = 1367
	L1D_cache_core[3]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4420, Reservation_fails = 1158
	L1D_cache_core[4]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4569, Reservation_fails = 1449
	L1D_cache_core[5]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4414, Reservation_fails = 1138
	L1D_cache_core[6]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4584, Reservation_fails = 1406
	L1D_cache_core[7]: Access = 11571, Miss = 1955, Miss_rate = 0.169, Pending_hits = 4392, Reservation_fails = 1048
	L1D_cache_core[8]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4592, Reservation_fails = 1378
	L1D_cache_core[9]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4428, Reservation_fails = 1243
	L1D_cache_core[10]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4583, Reservation_fails = 1441
	L1D_cache_core[11]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4428, Reservation_fails = 1339
	L1D_cache_core[12]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4562, Reservation_fails = 1565
	L1D_cache_core[13]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4428, Reservation_fails = 1157
	L1D_cache_core[14]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4556, Reservation_fails = 1411
	L1D_cache_core[15]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4418, Reservation_fails = 1185
	L1D_cache_core[16]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4578, Reservation_fails = 1484
	L1D_cache_core[17]: Access = 11571, Miss = 1955, Miss_rate = 0.169, Pending_hits = 4393, Reservation_fails = 1037
	L1D_cache_core[18]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4579, Reservation_fails = 1135
	L1D_cache_core[19]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4428, Reservation_fails = 984
	L1D_cache_core[20]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4580, Reservation_fails = 1221
	L1D_cache_core[21]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4419, Reservation_fails = 1042
	L1D_cache_core[22]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4574, Reservation_fails = 1247
	L1D_cache_core[23]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4408, Reservation_fails = 990
	L1D_cache_core[24]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4575, Reservation_fails = 1150
	L1D_cache_core[25]: Access = 11571, Miss = 1955, Miss_rate = 0.169, Pending_hits = 4400, Reservation_fails = 957
	L1D_cache_core[26]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4501, Reservation_fails = 1182
	L1D_cache_core[27]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4374, Reservation_fails = 992
	L1D_cache_core[28]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4509, Reservation_fails = 1186
	L1D_cache_core[29]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4357, Reservation_fails = 1121
	L1D_cache_core[30]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4536, Reservation_fails = 1133
	L1D_cache_core[31]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4357, Reservation_fails = 997
	L1D_cache_core[32]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4500, Reservation_fails = 1236
	L1D_cache_core[33]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4360, Reservation_fails = 943
	L1D_cache_core[34]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4536, Reservation_fails = 1051
	L1D_cache_core[35]: Access = 11429, Miss = 1931, Miss_rate = 0.169, Pending_hits = 4346, Reservation_fails = 980
	L1D_cache_core[36]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4519, Reservation_fails = 1095
	L1D_cache_core[37]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4366, Reservation_fails = 1048
	L1D_cache_core[38]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4536, Reservation_fails = 1166
	L1D_cache_core[39]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4374, Reservation_fails = 966
	L1D_cache_core[40]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4518, Reservation_fails = 1158
	L1D_cache_core[41]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4374, Reservation_fails = 1003
	L1D_cache_core[42]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4518, Reservation_fails = 1236
	L1D_cache_core[43]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4355, Reservation_fails = 1085
	L1D_cache_core[44]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4536, Reservation_fails = 1171
	L1D_cache_core[45]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4371, Reservation_fails = 952
	L1D_total_cache_accesses = 532492
	L1D_total_cache_misses = 91872
	L1D_total_cache_miss_rate = 0.1725
	L1D_total_cache_pending_hits = 205738
	L1D_total_cache_reservation_fails = 53865
	L1D_cache_data_port_util = 0.451
	L1D_cache_fill_port_util = 0.162
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 234882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 205738
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53865
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 58588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 205738
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7500

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 47831
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6034
ctas_completed 3752, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 
distro:
540, 575, 576, 610, 575, 575, 644, 576, 610, 575, 540, 644, 542, 610, 471, 368, 368, 368, 368, 368, 184, 
gpgpu_n_tot_thrd_icount = 15843488
gpgpu_n_tot_w_icount = 495109
gpgpu_n_stall_shd_mem = 139250
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84372
gpgpu_n_mem_write_global = 7500
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 480000
gpgpu_n_store_insn = 60000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 68687
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 68687
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 70563
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:427332	W0_Idle:292552	W0_Scoreboard:899185	W1:51211	W2:43337	W3:22846	W4:8128	W5:2038	W6:621	W7:30	W8:332	W9:2	W10:42	W11:141	W12:571	W13:1649	W14:3500	W15:5214	W16:325665	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:132384	WS1:125868	WS2:120926	WS3:115931	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 674976 {8:84372,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 300000 {40:7500,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3374880 {40:84372,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 60000 {8:7500,}
maxmflatency = 1811 
max_icnt2mem_latency = 840 
maxmrqlatency = 583 
max_icnt2sh_latency = 12 
averagemflatency = 521 
avg_icnt2mem_latency = 209 
avg_mrq_latency = 56 
avg_icnt2sh_latency = 2 
mrq_lat_table:5983 	466 	870 	1708 	2126 	2838 	4124 	2373 	592 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15973 	45204 	20973 	9722 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	18752 	11663 	29825 	28023 	3609 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	90253 	1542 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	11 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        25        59        54        51        51        49        53         0         0         0         0         0         0         0         0 
dram[1]:        28        36        55        50        43        29        45        49         0         0         0         0         0         0         0         0 
dram[2]:        32        32        50        49        31        27        55        37         0         0         0         0         0         0         0         0 
dram[3]:        43        32        52        53        42        29        52        53         0         0         0         0         0         0         0         0 
dram[4]:        40        46        52        47        46        40        50        48         0         0         0         0         0         0         0         0 
dram[5]:        25        40        58        58        51        54        29        54         0         0         0         0         0         0         0         0 
dram[6]:        41        41        55        56        41        54        51        49         0         0         0         0         0         0         0         0 
dram[7]:        34        46        48        45        45        46        37        34         0         0         0         0         0         0         0         0 
dram[8]:        32        46        48        49        50        26        35        22         0         0         0         0         0         0         0         0 
dram[9]:        31        46        51        49        43        31        47        57         0         0         0         0         0         0         0         0 
dram[10]:        52        44        55        55        43        56        35        55         0         0         0         0         0         0         0         0 
dram[11]:        35        36        52        49        44        48        38        23         0         0         0         0         0         0         0         0 
dram[12]:        41        25        55        53        35        55        28        32         0         0         0         0         0         0         0         0 
dram[13]:        37        48        52        50        31        39        27        27         0         0         0         0         0         0         0         0 
dram[14]:        31        36        52        49        24        29        44        53         0         0         0         0         0         0         0         0 
dram[15]:        29        46        55        54        40        45        23        39         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5554      5553      5558      5557      5630      5623      6176      6168      5829      5838      5635      5644      5746      5740      5652      5649 
dram[1]:      5553      5554      5559      5557      5653      5646      6111      6140      5858      5703      5626      5623      5720      5732      5656      5655 
dram[2]:      5553      5564      5562      5557      5618      5617      6177      6167      5850      5859      5633      5624      5731      5730      5678      5674 
dram[3]:      5560      5554      5558      5557      5635      5630      6133      6150      5846      5868      5645      5637      5701      5703      5650      5669 
dram[4]:      5553      5554      5559      5558      5625      5621      6115      6096      5653      5648      5631      5629      5698      5699      5667      5670 
dram[5]:      5565      5558      5557      5570      5620      5643      6188      6214      5658      5650      5623      5634      5693      5719      5669      5668 
dram[6]:      5559      5556      5557      5557      5640      5637      6140      6170      5682      5666      5639      5648      5704      5701      5673      5664 
dram[7]:      5553      5554      5561      5560      5635      5631      6083      6105      5662      5656      5625      5626      5693      5691      5680      5677 
dram[8]:      5553      5559      5557      5558      5618      5636      6150      6089      5710      5697      5628      5624      5711      5744      5698      5695 
dram[9]:      5554      5553      5565      5558      5634      5639      6098      6083      5676      5674      5638      5633      5757      5763      5677      5686 
dram[10]:      5554      5553      5571      5566      5651      5642      6140      6169      5664      5639      5631      5626      5789      5766      5713      5711 
dram[11]:      5553      5555      5557      5557      5625      5623      6154      6180      5639      5626      5622      5645      5731      5752      5697      5719 
dram[12]:      5555      5553      5559      5570      5630      5628      6182      6185      5653      5647      5649      5645      5758      5755      5662      5660 
dram[13]:      5554      5553      5560      5559      5623      5620      6109      6131      5645      5643      5655      5653      5758      5755      5689      5674 
dram[14]:      5553      5553      5557      5557      5628      5627      6133      6168      5655      5647      5653      5652      5740      5740      5705      5677 
dram[15]:      5553      5558      5557      5564      5632      5637      6116      6105      5663      5658      5614      5613      5786      5786      5658      5711 
average row accesses per activate:
dram[0]: 11.100000  9.333333 30.250000 28.750000 13.333333 17.000000 14.400000 10.142858 58.000000 55.000000 62.000000 61.000000 59.000000 58.000000 56.000000 63.000000 
dram[1]:  6.722222 15.625000 28.500000 18.833334 16.571428 17.285715 23.000000 13.400000 62.000000 62.000000 60.000000 57.000000 56.000000 58.000000 60.000000 56.000000 
dram[2]:  8.571428 12.500000 28.250000 19.666666 12.666667 12.777778 17.500000 13.200000 62.000000 60.000000 54.000000 58.000000 57.000000 59.000000 61.000000 56.000000 
dram[3]: 10.900000  9.583333 30.750000 20.500000 11.800000 14.625000 14.400000 14.600000 57.000000 56.000000 59.000000 59.000000 64.000000 59.000000 56.000000 61.000000 
dram[4]: 12.200000 19.833334 27.500000 28.250000 12.777778 14.750000 23.000000 13.400000 60.000000 62.000000 57.000000 58.000000 52.000000 60.000000 59.000000 58.000000 
dram[5]: 14.750000 14.125000 30.750000 60.500000 13.555555 23.600000 10.285714 15.000000 58.000000 59.000000 63.000000 59.000000 62.000000 58.000000 59.000000 61.000000 
dram[6]: 11.100000 11.500000 20.500000 30.500000 13.333333 16.714285 17.500000 14.000000 55.000000 57.000000 61.000000 60.000000 63.000000 58.000000 58.000000 59.000000 
dram[7]: 12.100000 10.166667 18.333334 19.333334 12.888889 16.428572 22.666666 17.000000 59.000000 59.000000 57.000000 56.000000 56.000000 60.000000 62.000000 55.000000 
dram[8]: 10.083333 15.125000 19.500000 20.000000 16.000000 12.888889 11.833333 11.333333 62.000000 62.000000 53.000000 56.000000 59.000000 59.000000 60.000000 57.000000 
dram[9]:  9.500000 14.250000 29.750000 11.900000 15.000000 16.000000 12.500000 13.000000 54.000000 55.000000 59.000000 59.000000 61.000000 59.000000 57.000000 60.000000 
dram[10]:  9.583333 11.500000 30.250000 29.500000 11.181818 17.571428 14.200000 14.600000 55.000000 55.000000 64.000000 62.000000 59.000000 58.000000 58.000000 61.000000 
dram[11]:  8.714286  8.500000 28.500000 28.250000 12.888889 24.200001 10.428572 13.800000 63.000000 64.000000 58.000000 59.000000 57.000000 59.000000 60.000000 58.000000 
dram[12]: 11.600000  8.285714 30.750000 30.000000 11.181818 28.750000 10.285714 10.857142 54.000000 52.000000 62.000000 60.000000 62.000000 59.000000 60.000000 59.000000 
dram[13]: 11.800000  8.571428 28.500000 28.750000  7.400000 12.777778 14.200000  8.375000 59.000000 61.000000 53.000000 57.000000 58.000000 59.000000 58.000000 56.000000 
dram[14]: 12.200000 11.800000 28.500000 19.333334  7.600000  7.866667 14.600000 24.666666 63.000000 63.000000 54.000000 58.000000 56.000000 59.000000 61.000000 59.000000 
dram[15]:  9.833333 19.000000 20.333334 19.833334 15.250000 13.111111  8.555555  8.888889 57.000000 60.000000 64.000000 61.000000 61.000000 58.000000 56.000000 60.000000 
average row locality = 21093/1078 = 19.566790
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       111       112       121       115       120       119        72        71        58        55        62        61        59        58        56        63 
dram[1]:       121       125       114       113       116       121        69        67        62        62        60        57        56        58        60        56 
dram[2]:       120       125       113       118       114       115        70        66        62        60        54        58        57        59        61        56 
dram[3]:       109       115       123       123       118       117        72        73        57        56        59        59        64        59        56        61 
dram[4]:       122       119       110       113       115       118        69        67        60        62        57        58        52        60        59        58 
dram[5]:       118       113       123       121       122       118        72        75        58        59        63        59        62        58        59        61 
dram[6]:       111       115       123       122       120       117        70        70        55        57        61        60        63        58        58        59 
dram[7]:       121       122       110       116       116       115        68        68        59        59        57        56        56        60        62        55 
dram[8]:       121       121       117       120       112       116        71        68        62        62        53        56        59        59        60        57 
dram[9]:       114       114       119       119       120       112        75        78        54        55        59        59        61        59        57        60 
dram[10]:       115       115       121       118       123       123        71        73        55        55        64        62        59        58        58        61 
dram[11]:       122       119       114       113       116       121        73        69        63        64        58        59        57        59        60        58 
dram[12]:       116       116       123       120       123       115        72        76        54        52        62        60        62        59        60        59 
dram[13]:       118       120       114       115       111       115        71        67        59        61        53        57        58        59        58        56 
dram[14]:       122       118       114       116       114       118        73        74        63        63        54        58        56        59        61        59 
dram[15]:       118       114       122       119       122       118        77        80        57        60        64        61        61        58        56        60 
total dram reads = 21093
bank skew: 125/52 = 2.40
chip skew: 1347/1292 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2118      2065      2059      2130      2425      2496      3194      3335      2282      2304      1787      1798      1947      2022      2048      2025
dram[1]:       1939      2011      2155      2099      2414      2399      3430      3356      2321      2333      1768      1756      1921      1906      2245      2223
dram[2]:       1874      1958      2130      2126      2407      2377      3408      3472      2279      2323      1784      1762      2014      2034      2274      2285
dram[3]:       2066      2069      2035      2112      2524      2517      3199      3199      2272      2196      1746      1781      2057      2150      2047      2094
dram[4]:       1953      1983      2154      2096      2389      2378      3395      3362      2281      2352      1764      1794      1970      1935      2144      2243
dram[5]:       2107      2078      2084      2160      2501      2546      3257      3260      2298      2254      1775      1797      2073      2121      2044      2033
dram[6]:       2040      2060      2057      2195      2424      2565      3286      3292      2345      2280      1756      1763      2049      2108      2195      2197
dram[7]:       1932      1945      2154      2111      2412      2426      3499      3391      2261      2286      1752      1745      1931      1948      2263      2285
dram[8]:       1966      2003      2120      2116      2463      2300      3493      3447      2248      2281      1772      1753      2031      1983      2252      2259
dram[9]:       2025      2040      2056      2100      2456      2464      3133      3195      2362      2282      1808      1813      1987      2106      2137      2131
dram[10]:       2050      2011      2111      2097      2382      2515      3146      3281      2344      2254      1797      1822      2021      2056      2192      2096
dram[11]:       1959      1945      2158      2127      2322      2389      3427      3424      2236      2384      1783      1791      1981      1972      2252      2249
dram[12]:       2029      1995      2092      2130      2505      2640      3258      3210      2529      2289      1786      1813      1983      2041      2180      2150
dram[13]:       1888      1935      2105      2073      2341      2408      3460      3308      2331      2313      1779      1789      1959      1958      2179      2216
dram[14]:       1935      1974      2109      2048      2335      2307      3302      3319      2295      2390      1789      1820      1975      1906      2192      2153
dram[15]:       2024      2091      2038      2128      2461      2603      2933      3137      2409      2365      1801      1836      2052      2048      2095      2178
maximum mf latency per bank:
dram[0]:       1545      1481      1462      1476      1491      1697      1625      1664      1439      1512      1068      1012      1184      1309      1262      1223
dram[1]:       1475      1485      1452      1605      1494      1686      1599      1678      1568      1459      1152      1033      1270      1248      1272      1319
dram[2]:       1452      1419      1455      1502      1484      1708      1604      1665      1420      1451      1062      1137      1233      1287      1399      1237
dram[3]:       1491      1442      1561      1462      1639      1630      1603      1574      1452      1467      1082      1055      1289      1336      1225      1313
dram[4]:       1333      1290      1424      1373      1460      1662      1615      1574      1453      1474      1016      1079      1205      1273      1268      1300
dram[5]:       1523      1400      1481      1526      1551      1735      1676      1688      1541      1546      1027      1004      1297      1220      1328      1354
dram[6]:       1493      1446      1477      1606      1598      1685      1651      1633      1600      1607      1042      1024      1128      1270      1345      1278
dram[7]:       1426      1396      1443      1414      1517      1711      1564      1575      1504      1418      1027      1048      1195      1155      1380      1231
dram[8]:       1375      1436      1430      1613      1574      1540      1665      1654      1556      1542      1006      1031      1192      1147      1291      1505
dram[9]:       1434      1406      1477      1606      1530      1503      1629      1664      1550      1533      1072      1043      1240      1220      1235      1216
dram[10]:       1504      1404      1481      1475      1495      1679      1582      1676      1541      1550      1054       979      1265      1222      1267      1284
dram[11]:       1457      1397      1435      1370      1483      1619      1633      1669      1551      1573      1046      1059      1180      1182      1236      1364
dram[12]:       1438      1450      1476      1493      1544      1811      1661      1683      1586      1484      1097      1111      1228      1269      1317      1275
dram[13]:       1422      1426      1395      1379      1451      1554      1561      1597      1555      1509       998      1070      1172      1170      1128      1163
dram[14]:       1271      1330      1466      1511      1498      1533      1619      1601      1554      1543      1107      1055      1225      1086      1308      1255
dram[15]:       1400      1423      1566      1555      1626      1687      1587      1696      1550      1529      1087      1015      1296      1228      1330      1359
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=97548 n_act=66 n_pre=50 n_ref_event=0 n_req=1313 n_rd=1313 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05307
n_activity=6833 dram_eff=0.7686
bk0: 111a 96240i bk1: 112a 96060i bk2: 121a 96375i bk3: 115a 96177i bk4: 120a 95611i bk5: 119a 95091i bk6: 72a 96490i bk7: 71a 96255i bk8: 58a 97472i bk9: 55a 97402i bk10: 62a 97730i bk11: 61a 97780i bk12: 59a 97396i bk13: 58a 97395i bk14: 56a 97855i bk15: 63a 97821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949733
Row_Buffer_Locality_read = 0.949733
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.040529
Bank_Level_Parallism_Col = 6.183400
Bank_Level_Parallism_Ready = 4.631739
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.471366 

BW Util details:
bwutil = 0.053068 
total_CMD = 98967 
util_bw = 5252 
Wasted_Col = 475 
Wasted_Row = 339 
Idle = 92901 

BW Util Bottlenecks: 
RCDc_limit = 496 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 97548 
Read = 1313 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 1313 
total_req = 1313 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 1313 
Row_Bus_Util =  0.001172 
CoL_Bus_Util = 0.013267 
Either_Row_CoL_Bus_Util = 0.014338 
Issued_on_Two_Bus_Simul_Util = 0.000101 
issued_two_Eff = 0.007047 
queue_avg = 2.280679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28068
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=97544 n_act=66 n_pre=50 n_ref_event=0 n_req=1317 n_rd=1317 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05323
n_activity=6398 dram_eff=0.8234
bk0: 121a 95633i bk1: 125a 95831i bk2: 114a 95745i bk3: 113a 95344i bk4: 116a 95552i bk5: 121a 95113i bk6: 69a 96640i bk7: 67a 96776i bk8: 62a 97265i bk9: 62a 97060i bk10: 60a 97492i bk11: 57a 97410i bk12: 56a 97227i bk13: 58a 97187i bk14: 60a 97983i bk15: 56a 97698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949886
Row_Buffer_Locality_read = 0.949886
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.917735
Bank_Level_Parallism_Col = 6.950047
Bank_Level_Parallism_Ready = 5.103108
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.689842 

BW Util details:
bwutil = 0.053230 
total_CMD = 98967 
util_bw = 5268 
Wasted_Col = 253 
Wasted_Row = 218 
Idle = 93228 

BW Util Bottlenecks: 
RCDc_limit = 266 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 97544 
Read = 1317 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 1317 
total_req = 1317 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 1317 
Row_Bus_Util =  0.001172 
CoL_Bus_Util = 0.013307 
Either_Row_CoL_Bus_Util = 0.014379 
Issued_on_Two_Bus_Simul_Util = 0.000101 
issued_two_Eff = 0.007027 
queue_avg = 2.313741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31374
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=97545 n_act=69 n_pre=53 n_ref_event=0 n_req=1308 n_rd=1308 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05287
n_activity=6551 dram_eff=0.7987
bk0: 120a 95906i bk1: 125a 95561i bk2: 113a 95768i bk3: 118a 95264i bk4: 114a 95326i bk5: 115a 95278i bk6: 70a 96518i bk7: 66a 96562i bk8: 62a 96944i bk9: 60a 97111i bk10: 54a 97531i bk11: 58a 97256i bk12: 57a 97237i bk13: 59a 97079i bk14: 61a 97708i bk15: 56a 97791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947248
Row_Buffer_Locality_read = 0.947248
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 7.004734
Bank_Level_Parallism_Col = 7.056600
Bank_Level_Parallism_Ready = 5.227481
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.610435 

BW Util details:
bwutil = 0.052866 
total_CMD = 98967 
util_bw = 5232 
Wasted_Col = 395 
Wasted_Row = 240 
Idle = 93100 

BW Util Bottlenecks: 
RCDc_limit = 407 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 97545 
Read = 1308 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 1308 
total_req = 1308 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 1308 
Row_Bus_Util =  0.001233 
CoL_Bus_Util = 0.013217 
Either_Row_CoL_Bus_Util = 0.014368 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.005626 
queue_avg = 2.290733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29073
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=97541 n_act=68 n_pre=52 n_ref_event=0 n_req=1321 n_rd=1321 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05339
n_activity=6715 dram_eff=0.7869
bk0: 109a 96049i bk1: 115a 95553i bk2: 123a 95672i bk3: 123a 95446i bk4: 118a 95023i bk5: 117a 95041i bk6: 72a 96834i bk7: 73a 96553i bk8: 57a 97584i bk9: 56a 97469i bk10: 59a 97783i bk11: 59a 97611i bk12: 64a 97200i bk13: 59a 97498i bk14: 56a 97655i bk15: 61a 97532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948524
Row_Buffer_Locality_read = 0.948524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.572752
Bank_Level_Parallism_Col = 6.709177
Bank_Level_Parallism_Ready = 4.930671
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.535304 

BW Util details:
bwutil = 0.053392 
total_CMD = 98967 
util_bw = 5284 
Wasted_Col = 414 
Wasted_Row = 318 
Idle = 92951 

BW Util Bottlenecks: 
RCDc_limit = 448 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 97541 
Read = 1321 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 52 
n_ref = 0 
n_req = 1321 
total_req = 1321 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 1321 
Row_Bus_Util =  0.001213 
CoL_Bus_Util = 0.013348 
Either_Row_CoL_Bus_Util = 0.014409 
Issued_on_Two_Bus_Simul_Util = 0.000152 
issued_two_Eff = 0.010519 
queue_avg = 2.264280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26428
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=97578 n_act=57 n_pre=41 n_ref_event=0 n_req=1299 n_rd=1299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0525
n_activity=6162 dram_eff=0.8432
bk0: 122a 96004i bk1: 119a 95840i bk2: 110a 96030i bk3: 113a 95947i bk4: 115a 95571i bk5: 118a 95204i bk6: 69a 95825i bk7: 67a 96204i bk8: 60a 97110i bk9: 62a 97190i bk10: 57a 97662i bk11: 58a 97343i bk12: 52a 97357i bk13: 60a 97049i bk14: 59a 97477i bk15: 58a 97523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956120
Row_Buffer_Locality_read = 0.956120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 7.249587
Bank_Level_Parallism_Col = 7.265322
Bank_Level_Parallism_Ready = 5.264412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.663495 

BW Util details:
bwutil = 0.052502 
total_CMD = 98967 
util_bw = 5196 
Wasted_Col = 228 
Wasted_Row = 171 
Idle = 93372 

BW Util Bottlenecks: 
RCDc_limit = 269 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 97578 
Read = 1299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1299 
total_req = 1299 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1299 
Row_Bus_Util =  0.000990 
CoL_Bus_Util = 0.013126 
Either_Row_CoL_Bus_Util = 0.014035 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.005760 
queue_avg = 2.290541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29054
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=97535 n_act=56 n_pre=40 n_ref_event=0 n_req=1341 n_rd=1341 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0542
n_activity=6733 dram_eff=0.7967
bk0: 118a 96158i bk1: 113a 95935i bk2: 123a 96170i bk3: 121a 95951i bk4: 122a 95086i bk5: 118a 95134i bk6: 72a 96404i bk7: 75a 96361i bk8: 58a 97345i bk9: 59a 97393i bk10: 63a 97475i bk11: 59a 97674i bk12: 62a 97275i bk13: 58a 97283i bk14: 59a 97714i bk15: 61a 97738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958240
Row_Buffer_Locality_read = 0.958240
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.592586
Bank_Level_Parallism_Col = 6.675977
Bank_Level_Parallism_Ready = 4.871280
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.532859 

BW Util details:
bwutil = 0.054200 
total_CMD = 98967 
util_bw = 5364 
Wasted_Col = 306 
Wasted_Row = 222 
Idle = 93075 

BW Util Bottlenecks: 
RCDc_limit = 309 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 97535 
Read = 1341 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1341 
total_req = 1341 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1341 
Row_Bus_Util =  0.000970 
CoL_Bus_Util = 0.013550 
Either_Row_CoL_Bus_Util = 0.014469 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.003492 
queue_avg = 2.379349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37935
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=97545 n_act=63 n_pre=47 n_ref_event=0 n_req=1319 n_rd=1319 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05331
n_activity=6573 dram_eff=0.8027
bk0: 111a 95978i bk1: 115a 95819i bk2: 123a 96129i bk3: 122a 95964i bk4: 120a 95482i bk5: 117a 95276i bk6: 70a 96383i bk7: 70a 96684i bk8: 55a 97535i bk9: 57a 97280i bk10: 61a 97851i bk11: 60a 97686i bk12: 63a 97235i bk13: 58a 97192i bk14: 58a 98040i bk15: 59a 97765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952237
Row_Buffer_Locality_read = 0.952237
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.480291
Bank_Level_Parallism_Col = 6.462700
Bank_Level_Parallism_Ready = 4.726929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.524774 

BW Util details:
bwutil = 0.053311 
total_CMD = 98967 
util_bw = 5276 
Wasted_Col = 345 
Wasted_Row = 180 
Idle = 93166 

BW Util Bottlenecks: 
RCDc_limit = 357 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 97545 
Read = 1319 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 63 
n_pre = 47 
n_ref = 0 
n_req = 1319 
total_req = 1319 

Dual Bus Interface Util: 
issued_total_row = 110 
issued_total_col = 1319 
Row_Bus_Util =  0.001111 
CoL_Bus_Util = 0.013328 
Either_Row_CoL_Bus_Util = 0.014368 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.004923 
queue_avg = 2.321713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32171
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=97564 n_act=65 n_pre=49 n_ref_event=0 n_req=1300 n_rd=1300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05254
n_activity=6534 dram_eff=0.7958
bk0: 121a 95940i bk1: 122a 95654i bk2: 110a 96442i bk3: 116a 96072i bk4: 116a 95518i bk5: 115a 95049i bk6: 68a 96211i bk7: 68a 96342i bk8: 59a 97131i bk9: 59a 97143i bk10: 57a 97656i bk11: 56a 97590i bk12: 56a 97253i bk13: 60a 97074i bk14: 62a 97492i bk15: 55a 97675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.763828
Bank_Level_Parallism_Col = 6.849500
Bank_Level_Parallism_Ready = 5.039081
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.526472 

BW Util details:
bwutil = 0.052543 
total_CMD = 98967 
util_bw = 5200 
Wasted_Col = 367 
Wasted_Row = 264 
Idle = 93136 

BW Util Bottlenecks: 
RCDc_limit = 384 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 97564 
Read = 1300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 1300 
total_req = 1300 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 1300 
Row_Bus_Util =  0.001152 
CoL_Bus_Util = 0.013136 
Either_Row_CoL_Bus_Util = 0.014176 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.007840 
queue_avg = 2.280093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28009
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=97540 n_act=68 n_pre=52 n_ref_event=0 n_req=1314 n_rd=1314 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05311
n_activity=6433 dram_eff=0.817
bk0: 121a 95860i bk1: 121a 95585i bk2: 117a 95749i bk3: 120a 95115i bk4: 112a 95156i bk5: 116a 94868i bk6: 71a 96434i bk7: 68a 96617i bk8: 62a 97051i bk9: 62a 97079i bk10: 53a 97719i bk11: 56a 97490i bk12: 59a 97416i bk13: 59a 97249i bk14: 60a 97512i bk15: 57a 97260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948250
Row_Buffer_Locality_read = 0.948250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 7.300144
Bank_Level_Parallism_Col = 7.303518
Bank_Level_Parallism_Ready = 5.324468
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.693114 

BW Util details:
bwutil = 0.053109 
total_CMD = 98967 
util_bw = 5256 
Wasted_Col = 257 
Wasted_Row = 199 
Idle = 93255 

BW Util Bottlenecks: 
RCDc_limit = 264 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 97540 
Read = 1314 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 52 
n_ref = 0 
n_req = 1314 
total_req = 1314 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 1314 
Row_Bus_Util =  0.001213 
CoL_Bus_Util = 0.013277 
Either_Row_CoL_Bus_Util = 0.014419 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.004905 
queue_avg = 2.338598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3386
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=97541 n_act=69 n_pre=53 n_ref_event=0 n_req=1315 n_rd=1315 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05315
n_activity=6455 dram_eff=0.8149
bk0: 114a 95973i bk1: 114a 95734i bk2: 119a 95715i bk3: 119a 95553i bk4: 120a 95263i bk5: 112a 95478i bk6: 75a 96618i bk7: 78a 96385i bk8: 54a 97283i bk9: 55a 97273i bk10: 59a 97786i bk11: 59a 97469i bk12: 61a 97307i bk13: 59a 97146i bk14: 57a 97840i bk15: 60a 97417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947529
Row_Buffer_Locality_read = 0.947529
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.831944
Bank_Level_Parallism_Col = 6.852224
Bank_Level_Parallism_Ready = 4.943854
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.633538 

BW Util details:
bwutil = 0.053149 
total_CMD = 98967 
util_bw = 5260 
Wasted_Col = 302 
Wasted_Row = 235 
Idle = 93170 

BW Util Bottlenecks: 
RCDc_limit = 351 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 97541 
Read = 1315 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 1315 
total_req = 1315 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 1315 
Row_Bus_Util =  0.001233 
CoL_Bus_Util = 0.013287 
Either_Row_CoL_Bus_Util = 0.014409 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.007714 
queue_avg = 2.318146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31815
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=97527 n_act=66 n_pre=50 n_ref_event=0 n_req=1331 n_rd=1331 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0538
n_activity=6770 dram_eff=0.7864
bk0: 115a 95784i bk1: 115a 95995i bk2: 121a 96044i bk3: 118a 96213i bk4: 123a 95537i bk5: 123a 95292i bk6: 71a 96414i bk7: 73a 96621i bk8: 55a 97341i bk9: 55a 97343i bk10: 64a 97467i bk11: 62a 97568i bk12: 59a 97346i bk13: 58a 97183i bk14: 58a 97501i bk15: 61a 97398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950413
Row_Buffer_Locality_read = 0.950413
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.524386
Bank_Level_Parallism_Col = 6.625594
Bank_Level_Parallism_Ready = 4.837959
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.597623 

BW Util details:
bwutil = 0.053796 
total_CMD = 98967 
util_bw = 5324 
Wasted_Col = 342 
Wasted_Row = 269 
Idle = 93032 

BW Util Bottlenecks: 
RCDc_limit = 347 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 97527 
Read = 1331 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 1331 
total_req = 1331 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 1331 
Row_Bus_Util =  0.001172 
CoL_Bus_Util = 0.013449 
Either_Row_CoL_Bus_Util = 0.014550 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.004861 
queue_avg = 2.356856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35686
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=97528 n_act=70 n_pre=54 n_ref_event=0 n_req=1325 n_rd=1325 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05355
n_activity=6623 dram_eff=0.8002
bk0: 122a 95851i bk1: 119a 95526i bk2: 114a 95576i bk3: 113a 95529i bk4: 116a 95280i bk5: 121a 95194i bk6: 73a 96321i bk7: 69a 96601i bk8: 63a 97135i bk9: 64a 97009i bk10: 58a 97784i bk11: 59a 97429i bk12: 57a 97241i bk13: 59a 97217i bk14: 60a 97341i bk15: 58a 97127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947170
Row_Buffer_Locality_read = 0.947170
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 7.067316
Bank_Level_Parallism_Col = 7.124633
Bank_Level_Parallism_Ready = 5.230422
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.671371 

BW Util details:
bwutil = 0.053553 
total_CMD = 98967 
util_bw = 5300 
Wasted_Col = 324 
Wasted_Row = 271 
Idle = 93072 

BW Util Bottlenecks: 
RCDc_limit = 350 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 97528 
Read = 1325 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 70 
n_pre = 54 
n_ref = 0 
n_req = 1325 
total_req = 1325 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 1325 
Row_Bus_Util =  0.001253 
CoL_Bus_Util = 0.013388 
Either_Row_CoL_Bus_Util = 0.014540 
Issued_on_Two_Bus_Simul_Util = 0.000101 
issued_two_Eff = 0.006949 
queue_avg = 2.366688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36669
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=97526 n_act=69 n_pre=53 n_ref_event=0 n_req=1329 n_rd=1329 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05371
n_activity=6579 dram_eff=0.808
bk0: 116a 96259i bk1: 116a 96021i bk2: 123a 96152i bk3: 120a 96176i bk4: 123a 95181i bk5: 115a 95196i bk6: 72a 96185i bk7: 76a 96160i bk8: 54a 97109i bk9: 52a 97788i bk10: 62a 97747i bk11: 60a 97596i bk12: 62a 97418i bk13: 59a 97459i bk14: 60a 97393i bk15: 59a 97865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948081
Row_Buffer_Locality_read = 0.948081
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.649597
Bank_Level_Parallism_Col = 6.557916
Bank_Level_Parallism_Ready = 4.722639
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.636431 

BW Util details:
bwutil = 0.053715 
total_CMD = 98967 
util_bw = 5316 
Wasted_Col = 272 
Wasted_Row = 158 
Idle = 93221 

BW Util Bottlenecks: 
RCDc_limit = 304 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 97526 
Read = 1329 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 1329 
total_req = 1329 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 1329 
Row_Bus_Util =  0.001233 
CoL_Bus_Util = 0.013429 
Either_Row_CoL_Bus_Util = 0.014560 
Issued_on_Two_Bus_Simul_Util = 0.000101 
issued_two_Eff = 0.006940 
queue_avg = 2.395607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39561
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=97547 n_act=77 n_pre=61 n_ref_event=0 n_req=1292 n_rd=1292 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05222
n_activity=6399 dram_eff=0.8076
bk0: 118a 96139i bk1: 120a 95770i bk2: 114a 96269i bk3: 115a 96092i bk4: 111a 95572i bk5: 115a 95324i bk6: 71a 96431i bk7: 67a 96357i bk8: 59a 97208i bk9: 61a 97077i bk10: 53a 97704i bk11: 57a 97532i bk12: 58a 97415i bk13: 59a 97248i bk14: 58a 97650i bk15: 56a 97396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940402
Row_Buffer_Locality_read = 0.940402
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.755219
Bank_Level_Parallism_Col = 6.689002
Bank_Level_Parallism_Ready = 4.843895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.570008 

BW Util details:
bwutil = 0.052219 
total_CMD = 98967 
util_bw = 5168 
Wasted_Col = 332 
Wasted_Row = 200 
Idle = 93267 

BW Util Bottlenecks: 
RCDc_limit = 384 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 97547 
Read = 1292 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 77 
n_pre = 61 
n_ref = 0 
n_req = 1292 
total_req = 1292 

Dual Bus Interface Util: 
issued_total_row = 138 
issued_total_col = 1292 
Row_Bus_Util =  0.001394 
CoL_Bus_Util = 0.013055 
Either_Row_CoL_Bus_Util = 0.014348 
Issued_on_Two_Bus_Simul_Util = 0.000101 
issued_two_Eff = 0.007042 
queue_avg = 2.329575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32957
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=97516 n_act=76 n_pre=60 n_ref_event=0 n_req=1322 n_rd=1322 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05343
n_activity=6556 dram_eff=0.8066
bk0: 122a 96110i bk1: 118a 96057i bk2: 114a 95825i bk3: 116a 95744i bk4: 114a 95139i bk5: 118a 94841i bk6: 73a 96061i bk7: 74a 96527i bk8: 63a 97376i bk9: 63a 97267i bk10: 54a 97852i bk11: 58a 97454i bk12: 56a 97287i bk13: 59a 97191i bk14: 61a 97512i bk15: 59a 97712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942511
Row_Buffer_Locality_read = 0.942511
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.652732
Bank_Level_Parallism_Col = 6.712623
Bank_Level_Parallism_Ready = 4.910324
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.576755 

BW Util details:
bwutil = 0.053432 
total_CMD = 98967 
util_bw = 5288 
Wasted_Col = 384 
Wasted_Row = 293 
Idle = 93002 

BW Util Bottlenecks: 
RCDc_limit = 445 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 97516 
Read = 1322 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 1322 
total_req = 1322 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 1322 
Row_Bus_Util =  0.001374 
CoL_Bus_Util = 0.013358 
Either_Row_CoL_Bus_Util = 0.014661 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.004824 
queue_avg = 2.343064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34306
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=97505 n_act=73 n_pre=57 n_ref_event=0 n_req=1347 n_rd=1347 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05444
n_activity=6505 dram_eff=0.8283
bk0: 118a 95901i bk1: 114a 95948i bk2: 122a 95651i bk3: 119a 95831i bk4: 122a 95032i bk5: 118a 94938i bk6: 77a 96045i bk7: 80a 96226i bk8: 57a 97232i bk9: 60a 97377i bk10: 64a 97670i bk11: 61a 97667i bk12: 61a 97424i bk13: 58a 97331i bk14: 56a 97831i bk15: 60a 97810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945805
Row_Buffer_Locality_read = 0.945805
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 6.812818
Bank_Level_Parallism_Col = 6.770784
Bank_Level_Parallism_Ready = 4.886095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.604511 

BW Util details:
bwutil = 0.054442 
total_CMD = 98967 
util_bw = 5388 
Wasted_Col = 286 
Wasted_Row = 183 
Idle = 93110 

BW Util Bottlenecks: 
RCDc_limit = 332 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 97505 
Read = 1347 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 73 
n_pre = 57 
n_ref = 0 
n_req = 1347 
total_req = 1347 

Dual Bus Interface Util: 
issued_total_row = 130 
issued_total_col = 1347 
Row_Bus_Util =  0.001314 
CoL_Bus_Util = 0.013611 
Either_Row_CoL_Bus_Util = 0.014773 
Issued_on_Two_Bus_Simul_Util = 0.000152 
issued_two_Eff = 0.010260 
queue_avg = 2.397850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39785
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=98967 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98967i bk1: 0a 98967i bk2: 0a 98967i bk3: 0a 98967i bk4: 0a 98967i bk5: 0a 98967i bk6: 0a 98967i bk7: 0a 98967i bk8: 0a 98967i bk9: 0a 98967i bk10: 0a 98967i bk11: 0a 98967i bk12: 0a 98967i bk13: 0a 98967i bk14: 0a 98967i bk15: 0a 98967i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98967 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98967 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 98967 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=98967 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98967i bk1: 0a 98967i bk2: 0a 98967i bk3: 0a 98967i bk4: 0a 98967i bk5: 0a 98967i bk6: 0a 98967i bk7: 0a 98967i bk8: 0a 98967i bk9: 0a 98967i bk10: 0a 98967i bk11: 0a 98967i bk12: 0a 98967i bk13: 0a 98967i bk14: 0a 98967i bk15: 0a 98967i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98967 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98967 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 98967 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=98967 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98967i bk1: 0a 98967i bk2: 0a 98967i bk3: 0a 98967i bk4: 0a 98967i bk5: 0a 98967i bk6: 0a 98967i bk7: 0a 98967i bk8: 0a 98967i bk9: 0a 98967i bk10: 0a 98967i bk11: 0a 98967i bk12: 0a 98967i bk13: 0a 98967i bk14: 0a 98967i bk15: 0a 98967i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98967 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98967 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 98967 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=98967 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98967i bk1: 0a 98967i bk2: 0a 98967i bk3: 0a 98967i bk4: 0a 98967i bk5: 0a 98967i bk6: 0a 98967i bk7: 0a 98967i bk8: 0a 98967i bk9: 0a 98967i bk10: 0a 98967i bk11: 0a 98967i bk12: 0a 98967i bk13: 0a 98967i bk14: 0a 98967i bk15: 0a 98967i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98967 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98967 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 98967 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=98967 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98967i bk1: 0a 98967i bk2: 0a 98967i bk3: 0a 98967i bk4: 0a 98967i bk5: 0a 98967i bk6: 0a 98967i bk7: 0a 98967i bk8: 0a 98967i bk9: 0a 98967i bk10: 0a 98967i bk11: 0a 98967i bk12: 0a 98967i bk13: 0a 98967i bk14: 0a 98967i bk15: 0a 98967i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98967 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98967 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 98967 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=98967 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98967i bk1: 0a 98967i bk2: 0a 98967i bk3: 0a 98967i bk4: 0a 98967i bk5: 0a 98967i bk6: 0a 98967i bk7: 0a 98967i bk8: 0a 98967i bk9: 0a 98967i bk10: 0a 98967i bk11: 0a 98967i bk12: 0a 98967i bk13: 0a 98967i bk14: 0a 98967i bk15: 0a 98967i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98967 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98967 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 98967 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=98967 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98967i bk1: 0a 98967i bk2: 0a 98967i bk3: 0a 98967i bk4: 0a 98967i bk5: 0a 98967i bk6: 0a 98967i bk7: 0a 98967i bk8: 0a 98967i bk9: 0a 98967i bk10: 0a 98967i bk11: 0a 98967i bk12: 0a 98967i bk13: 0a 98967i bk14: 0a 98967i bk15: 0a 98967i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98967 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98967 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 98967 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=98967 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98967i bk1: 0a 98967i bk2: 0a 98967i bk3: 0a 98967i bk4: 0a 98967i bk5: 0a 98967i bk6: 0a 98967i bk7: 0a 98967i bk8: 0a 98967i bk9: 0a 98967i bk10: 0a 98967i bk11: 0a 98967i bk12: 0a 98967i bk13: 0a 98967i bk14: 0a 98967i bk15: 0a 98967i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98967 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98967 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 98967 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=98967 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98967i bk1: 0a 98967i bk2: 0a 98967i bk3: 0a 98967i bk4: 0a 98967i bk5: 0a 98967i bk6: 0a 98967i bk7: 0a 98967i bk8: 0a 98967i bk9: 0a 98967i bk10: 0a 98967i bk11: 0a 98967i bk12: 0a 98967i bk13: 0a 98967i bk14: 0a 98967i bk15: 0a 98967i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98967 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98967 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 98967 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=98967 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98967i bk1: 0a 98967i bk2: 0a 98967i bk3: 0a 98967i bk4: 0a 98967i bk5: 0a 98967i bk6: 0a 98967i bk7: 0a 98967i bk8: 0a 98967i bk9: 0a 98967i bk10: 0a 98967i bk11: 0a 98967i bk12: 0a 98967i bk13: 0a 98967i bk14: 0a 98967i bk15: 0a 98967i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98967 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98967 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 98967 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=98967 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98967i bk1: 0a 98967i bk2: 0a 98967i bk3: 0a 98967i bk4: 0a 98967i bk5: 0a 98967i bk6: 0a 98967i bk7: 0a 98967i bk8: 0a 98967i bk9: 0a 98967i bk10: 0a 98967i bk11: 0a 98967i bk12: 0a 98967i bk13: 0a 98967i bk14: 0a 98967i bk15: 0a 98967i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98967 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98967 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 98967 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=98967 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98967i bk1: 0a 98967i bk2: 0a 98967i bk3: 0a 98967i bk4: 0a 98967i bk5: 0a 98967i bk6: 0a 98967i bk7: 0a 98967i bk8: 0a 98967i bk9: 0a 98967i bk10: 0a 98967i bk11: 0a 98967i bk12: 0a 98967i bk13: 0a 98967i bk14: 0a 98967i bk15: 0a 98967i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98967 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98967 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 98967 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=98967 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98967i bk1: 0a 98967i bk2: 0a 98967i bk3: 0a 98967i bk4: 0a 98967i bk5: 0a 98967i bk6: 0a 98967i bk7: 0a 98967i bk8: 0a 98967i bk9: 0a 98967i bk10: 0a 98967i bk11: 0a 98967i bk12: 0a 98967i bk13: 0a 98967i bk14: 0a 98967i bk15: 0a 98967i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98967 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98967 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 98967 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=98967 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98967i bk1: 0a 98967i bk2: 0a 98967i bk3: 0a 98967i bk4: 0a 98967i bk5: 0a 98967i bk6: 0a 98967i bk7: 0a 98967i bk8: 0a 98967i bk9: 0a 98967i bk10: 0a 98967i bk11: 0a 98967i bk12: 0a 98967i bk13: 0a 98967i bk14: 0a 98967i bk15: 0a 98967i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98967 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98967 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 98967 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=98967 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98967i bk1: 0a 98967i bk2: 0a 98967i bk3: 0a 98967i bk4: 0a 98967i bk5: 0a 98967i bk6: 0a 98967i bk7: 0a 98967i bk8: 0a 98967i bk9: 0a 98967i bk10: 0a 98967i bk11: 0a 98967i bk12: 0a 98967i bk13: 0a 98967i bk14: 0a 98967i bk15: 0a 98967i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98967 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98967 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 98967 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=98967 n_nop=98967 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98967i bk1: 0a 98967i bk2: 0a 98967i bk3: 0a 98967i bk4: 0a 98967i bk5: 0a 98967i bk6: 0a 98967i bk7: 0a 98967i bk8: 0a 98967i bk9: 0a 98967i bk10: 0a 98967i bk11: 0a 98967i bk12: 0a 98967i bk13: 0a 98967i bk14: 0a 98967i bk15: 0a 98967i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98967 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98967 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98967 
n_nop = 98967 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2872, Miss = 718, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 4
L2_cache_bank[1]: Access = 2860, Miss = 715, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 588
L2_cache_bank[2]: Access = 2860, Miss = 715, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 579
L2_cache_bank[3]: Access = 2888, Miss = 722, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2872, Miss = 718, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 470
L2_cache_bank[5]: Access = 2840, Miss = 710, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 323
L2_cache_bank[6]: Access = 2868, Miss = 717, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2896, Miss = 724, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 544
L2_cache_bank[8]: Access = 2860, Miss = 715, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2816, Miss = 704, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 545
L2_cache_bank[10]: Access = 2900, Miss = 725, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2944, Miss = 736, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 600
L2_cache_bank[12]: Access = 2884, Miss = 721, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 565
L2_cache_bank[13]: Access = 2872, Miss = 718, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2828, Miss = 707, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 485
L2_cache_bank[15]: Access = 2852, Miss = 713, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 272
L2_cache_bank[16]: Access = 2884, Miss = 721, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 618
L2_cache_bank[17]: Access = 2820, Miss = 705, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2844, Miss = 711, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 330
L2_cache_bank[19]: Access = 2864, Miss = 716, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 466
L2_cache_bank[20]: Access = 2900, Miss = 725, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 205
L2_cache_bank[21]: Access = 2872, Miss = 718, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 605
L2_cache_bank[22]: Access = 2860, Miss = 715, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2888, Miss = 722, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 618
L2_cache_bank[24]: Access = 2904, Miss = 726, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 241
L2_cache_bank[25]: Access = 2872, Miss = 718, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 594
L2_cache_bank[26]: Access = 2796, Miss = 699, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 259
L2_cache_bank[27]: Access = 2820, Miss = 705, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 546
L2_cache_bank[28]: Access = 2896, Miss = 724, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2872, Miss = 718, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 565
L2_cache_bank[30]: Access = 2932, Miss = 733, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 630
L2_cache_bank[31]: Access = 2936, Miss = 734, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 91872
L2_total_cache_misses = 22968
L2_total_cache_miss_rate = 0.2500
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 10652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5743
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10652
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15350
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84372
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7500
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10652
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=91872
icnt_total_pkts_simt_to_mem=91872
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 91872
Req_Network_cycles = 32005
Req_Network_injected_packets_per_cycle =       2.8706 
Req_Network_conflicts_per_cycle =       2.4713
Req_Network_conflicts_per_cycle_util =       8.4648
Req_Bank_Level_Parallism =       9.8322
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       8.7149
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.6366

Reply_Network_injected_packets_num = 91872
Reply_Network_cycles = 32005
Reply_Network_injected_packets_per_cycle =        2.8706
Reply_Network_conflicts_per_cycle =        0.1410
Reply_Network_conflicts_per_cycle_util =       0.4860
Reply_Bank_Level_Parallism =       9.8957
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0039
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0624
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 432603 (inst/sec)
gpgpu_simulation_rate = 2461 (cycle/sec)
gpgpu_silicon_slowdown = 459975x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
