# 5_Stage_RISC_CPU

Designed 5-stage pipelined RISC CPU with 23 fixed point and 2 floating point instructions.
Program written in Verilog HDL and used Altera Modelsim, Xilinx Vivado for simulation and testing.