 # Day 1 of verilog design
    
