verilog xil_defaultlib --include "../../../../simple_RO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../simple_RO.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ipshared/f472/hdl/AXI_RO_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/f472/hdl/LUT6_NOT.v" \
"../../../bd/design_1/ipshared/f472/hdl/frequency_counter.v" \
"../../../bd/design_1/ipshared/f472/hdl/one2two.v" \
"../../../bd/design_1/ipshared/f472/hdl/AXI_RO_v1_0.v" \
"../../../bd/design_1/ip/design_1_AXI_RO_0_1/sim/design_1_AXI_RO_0_1.v" \
"../../../bd/design_1/ipshared/f6aa/hdl/AXI_BTI_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/f6aa/hdl/AXI_BTI_v1_0.v" \
"../../../bd/design_1/ip/design_1_AXI_BTI_0_0/sim/design_1_AXI_BTI_0_0.v" \
"../../../bd/design_1/ipshared/f6f8/hdl/AXI_BTI_2_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/f6f8/hdl/AXI_BTI_2_v1_0.v" \
"../../../bd/design_1/ip/design_1_AXI_BTI_2_0_0/sim/design_1_AXI_BTI_2_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
