{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1436548252050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436548252050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 10 20:10:51 2015 " "Processing started: Fri Jul 10 20:10:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436548252050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1436548252050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vpvm_prog -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off vpvm_prog -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1436548252051 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1436548252384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file 7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_led " "Found entity 1: segment_led" {  } { { "7seg.v" "" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436548252429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436548252429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file flash_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_spi " "Found entity 1: flash_spi" {  } { { "flash_spi.v" "" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/flash_spi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436548252432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436548252432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436548252436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436548252436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436548252439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436548252439 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1436548252481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_led segment_led:segment_led1 " "Elaborating entity \"segment_led\" for hierarchy \"segment_led:segment_led1\"" {  } { { "top.v" "segment_led1" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436548252514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_spi flash_spi:flash_spi1 " "Elaborating entity \"flash_spi\" for hierarchy \"flash_spi:flash_spi1\"" {  } { { "top.v" "flash_spi1" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436548252518 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "flash_spi.v(40) " "Verilog HDL Case Statement information at flash_spi.v(40): all case item expressions in this case statement are onehot" {  } { { "flash_spi.v" "" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/flash_spi.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1436548252524 "|top|flash_spi:flash_spi1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "flash_spi.v(81) " "Verilog HDL Case Statement information at flash_spi.v(81): all case item expressions in this case statement are onehot" {  } { { "flash_spi.v" "" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/flash_spi.v" 81 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1436548252524 "|top|flash_spi:flash_spi1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "flash_spi.v(137) " "Verilog HDL Case Statement information at flash_spi.v(137): all case item expressions in this case statement are onehot" {  } { { "flash_spi.v" "" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/flash_spi.v" 137 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1436548252525 "|top|flash_spi:flash_spi1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx1 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx1\"" {  } { { "top.v" "uart_tx1" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436548252526 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_tx.v(22) " "Verilog HDL Case Statement information at uart_tx.v(22): all case item expressions in this case statement are onehot" {  } { { "uart_tx.v" "" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/uart_tx.v" 22 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1436548252527 "|top|uart_tx:uart_tx1"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mem_rtl_0 " "Inferred RAM node \"mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1436548252893 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1436548253186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1436548253186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1436548253186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1436548253186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1436548253186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1436548253186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1436548253186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1436548253186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1436548253186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1436548253186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1436548253186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1436548253186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1436548253186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1436548253186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1436548253186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1436548253186 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1436548253186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436548253243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:mem_rtl_0 " "Instantiated megafunction \"altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436548253243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436548253243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436548253243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436548253243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436548253243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436548253243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436548253243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436548253243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436548253243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436548253243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436548253243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436548253243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436548253243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436548253243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436548253243 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1436548253243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_atg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_atg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_atg1 " "Found entity 1: altsyncram_atg1" {  } { { "db/altsyncram_atg1.tdf" "" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/db/altsyncram_atg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436548253306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436548253306 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1436548253621 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1436548253976 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1436548254577 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1436548254833 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436548254833 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "418 " "Implemented 418 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1436548254929 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1436548254929 ""} { "Info" "ICUT_CUT_TM_LCELLS" "394 " "Implemented 394 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1436548254929 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1436548254929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1436548254929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436548254961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 10 20:10:54 2015 " "Processing ended: Fri Jul 10 20:10:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436548254961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436548254961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436548254961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436548254961 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1436548256739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436548256739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 10 20:10:56 2015 " "Processing started: Fri Jul 10 20:10:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436548256739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1436548256739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vpvm_prog -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vpvm_prog -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1436548256740 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1436548256813 ""}
{ "Info" "0" "" "Project  = vpvm_prog" {  } {  } 0 0 "Project  = vpvm_prog" 0 0 "Fitter" 0 0 1436548256813 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1436548256813 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1436548256887 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1436548256896 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1436548256951 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1436548256952 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1436548257053 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1436548257065 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1436548257285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1436548257285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1436548257285 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1436548257285 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/" { { 0 { 0 ""} 0 1069 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1436548257287 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/" { { 0 { 0 ""} 0 1071 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1436548257287 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/" { { 0 { 0 ""} 0 1073 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1436548257287 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/" { { 0 { 0 ""} 0 1075 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1436548257287 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1436548257287 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1436548257289 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1436548257291 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1436548257931 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1436548257932 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1436548257936 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1436548257937 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1436548257937 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1436548257972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_spi:flash_spi1\|FLASH_CLK " "Destination node flash_spi:flash_spi1\|FLASH_CLK" {  } { { "flash_spi.v" "" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/flash_spi.v" 5 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { flash_spi:flash_spi1|FLASH_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436548257972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_spi:flash_spi1\|bit_cnt\[2\] " "Destination node flash_spi:flash_spi1\|bit_cnt\[2\]" {  } { { "flash_spi.v" "" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/flash_spi.v" 37 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { flash_spi:flash_spi1|bit_cnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436548257972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_spi:flash_spi1\|bit_cnt\[1\] " "Destination node flash_spi:flash_spi1\|bit_cnt\[1\]" {  } { { "flash_spi.v" "" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/flash_spi.v" 37 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { flash_spi:flash_spi1|bit_cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436548257972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_spi:flash_spi1\|bit_cnt\[0\] " "Destination node flash_spi:flash_spi1\|bit_cnt\[0\]" {  } { { "flash_spi.v" "" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/flash_spi.v" 37 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { flash_spi:flash_spi1|bit_cnt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436548257972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_spi:flash_spi1\|state.1001 " "Destination node flash_spi:flash_spi1\|state.1001" {  } { { "flash_spi.v" "" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/flash_spi.v" 33 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { flash_spi:flash_spi1|state.1001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/" { { 0 { 0 ""} 0 260 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436548257972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_spi:flash_spi1\|bit_cnt\[30\] " "Destination node flash_spi:flash_spi1\|bit_cnt\[30\]" {  } { { "flash_spi.v" "" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/flash_spi.v" 37 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { flash_spi:flash_spi1|bit_cnt[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436548257972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_spi:flash_spi1\|bit_cnt\[29\] " "Destination node flash_spi:flash_spi1\|bit_cnt\[29\]" {  } { { "flash_spi.v" "" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/flash_spi.v" 37 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { flash_spi:flash_spi1|bit_cnt[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436548257972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_spi:flash_spi1\|bit_cnt\[28\] " "Destination node flash_spi:flash_spi1\|bit_cnt\[28\]" {  } { { "flash_spi.v" "" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/flash_spi.v" 37 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { flash_spi:flash_spi1|bit_cnt[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436548257972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_spi:flash_spi1\|bit_cnt\[27\] " "Destination node flash_spi:flash_spi1\|bit_cnt\[27\]" {  } { { "flash_spi.v" "" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/flash_spi.v" 37 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { flash_spi:flash_spi1|bit_cnt[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436548257972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_spi:flash_spi1\|bit_cnt\[26\] " "Destination node flash_spi:flash_spi1\|bit_cnt\[26\]" {  } { { "flash_spi.v" "" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/flash_spi.v" 37 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { flash_spi:flash_spi1|bit_cnt[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1436548257972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1436548257972 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1436548257972 ""}  } { { "top.v" "" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/top.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/" { { 0 { 0 ""} 0 1063 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1436548257972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "record_clk  " "Automatically promoted node record_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1436548257973 ""}  } { { "top.v" "" { Text "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/top.v" 50 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { record_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/" { { 0 { 0 ""} 0 361 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1436548257973 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1436548258331 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1436548258332 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1436548258332 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1436548258334 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1436548258336 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1436548258337 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1436548258337 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1436548258338 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1436548258363 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1436548258365 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1436548258365 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADCLK " "Node \"ADCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADCSN " "Node \"ADCSN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADCSN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADDAT " "Node \"ADDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BP1 " "Node \"BP1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "BP1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS_DP " "Node \"DS_DP\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DS_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDI " "Node \"EPCS_ASDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_ASDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA " "Node \"EPCS_DATA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_DATA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCS " "Node \"EPCS_NCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_NCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EP_DCLK " "Node \"EP_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EP_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DO " "Node \"FLASH_DO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TCK " "Node \"F_TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TDI " "Node \"F_TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TDO " "Node \"F_TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TMS " "Node \"F_TMS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_TMS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "H_SYNC " "Node \"H_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "H_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA " "Node \"IRDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY1 " "Node \"KEY1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY2 " "Node \"KEY2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY3 " "Node \"KEY3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY4 " "Node \"KEY4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RXD " "Node \"RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A0 " "Node \"SDRAM_A0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A1 " "Node \"SDRAM_A1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A10 " "Node \"SDRAM_A10\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A11 " "Node \"SDRAM_A11\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A12 " "Node \"SDRAM_A12\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A2 " "Node \"SDRAM_A2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A3 " "Node \"SDRAM_A3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A4 " "Node \"SDRAM_A4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A5 " "Node \"SDRAM_A5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A6 " "Node \"SDRAM_A6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A7 " "Node \"SDRAM_A7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A8 " "Node \"SDRAM_A8\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A9 " "Node \"SDRAM_A9\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_A9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA0 " "Node \"SDRAM_BA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_BA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA1 " "Node \"SDRAM_BA1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_BA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CAS_N " "Node \"SDRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CKE " "Node \"SDRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CLK " "Node \"SDRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CS_N " "Node \"SDRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ0 " "Node \"SDRAM_DQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ1 " "Node \"SDRAM_DQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ10 " "Node \"SDRAM_DQ10\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ11 " "Node \"SDRAM_DQ11\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ12 " "Node \"SDRAM_DQ12\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ13 " "Node \"SDRAM_DQ13\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ14 " "Node \"SDRAM_DQ14\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ15 " "Node \"SDRAM_DQ15\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ2 " "Node \"SDRAM_DQ2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ3 " "Node \"SDRAM_DQ3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ4 " "Node \"SDRAM_DQ4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ5 " "Node \"SDRAM_DQ5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ6 " "Node \"SDRAM_DQ6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ7 " "Node \"SDRAM_DQ7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ8 " "Node \"SDRAM_DQ8\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ9 " "Node \"SDRAM_DQ9\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQMH " "Node \"SDRAM_DQMH\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQMH" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQML " "Node \"SDRAM_DQML\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_DQML" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_RAS_N " "Node \"SDRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_WE_N " "Node \"SDRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[0\] " "Node \"V_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "V_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[1\] " "Node \"V_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "V_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[2\] " "Node \"V_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "V_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[3\] " "Node \"V_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "V_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[4\] " "Node \"V_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "V_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[3\] " "Node \"V_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "V_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[4\] " "Node \"V_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "V_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[5\] " "Node \"V_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "V_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_SYNC " "Node \"V_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "V_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1436548258390 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1436548258390 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1436548258394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1436548259421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1436548259637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1436548259649 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1436548260662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1436548260663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1436548261056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1436548261888 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1436548261888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1436548262810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1436548262811 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1436548262811 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1436548262828 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1436548262899 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1436548263142 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1436548263208 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1436548263478 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1436548263932 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1436548264285 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/top.fit.smsg " "Generated suppressed messages file C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1436548264389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 85 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436548264953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 10 20:11:04 2015 " "Processing ended: Fri Jul 10 20:11:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436548264953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436548264953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436548264953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1436548264953 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1436548266569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436548266569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 10 20:11:06 2015 " "Processing started: Fri Jul 10 20:11:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436548266569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1436548266569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vpvm_prog -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vpvm_prog -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1436548266569 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1436548267433 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1436548267461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436548267952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 10 20:11:07 2015 " "Processing ended: Fri Jul 10 20:11:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436548267952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436548267952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436548267952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1436548267952 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1436548268562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1436548269812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436548269813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 10 20:11:09 2015 " "Processing started: Fri Jul 10 20:11:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436548269813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1436548269813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vpvm_prog -c top " "Command: quartus_sta vpvm_prog -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1436548269813 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1436548269916 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1436548270103 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1436548270183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1436548270183 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1436548270549 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1436548270549 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1436548270551 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1436548270551 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1436548270700 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1436548270701 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1436548270702 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1436548270711 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1436548270770 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1436548270770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.724 " "Worst-case setup slack is -9.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548270776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548270776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.724            -710.902 CLK  " "   -9.724            -710.902 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548270776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436548270776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.216 " "Worst-case hold slack is -0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548270788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548270788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.216              -0.216 CLK  " "   -0.216              -0.216 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548270788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436548270788 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1436548270794 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1436548270864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548270869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548270869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -255.211 CLK  " "   -3.201            -255.211 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548270869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436548270869 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1436548270980 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1436548271019 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1436548271513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1436548271719 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1436548271732 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1436548271732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.098 " "Worst-case setup slack is -9.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548271738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548271738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.098            -656.831 CLK  " "   -9.098            -656.831 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548271738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436548271738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.374 " "Worst-case hold slack is -0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548271754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548271754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.374              -0.523 CLK  " "   -0.374              -0.523 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548271754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436548271754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1436548271759 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1436548271765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548271778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548271778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -255.211 CLK  " "   -3.201            -255.211 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548271778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436548271778 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1436548271863 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1436548272145 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1436548272149 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1436548272149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.548 " "Worst-case setup slack is -3.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548272157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548272157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.548            -217.683 CLK  " "   -3.548            -217.683 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548272157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436548272157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.095 " "Worst-case hold slack is -0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548272175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548272175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095              -0.095 CLK  " "   -0.095              -0.095 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548272175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436548272175 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1436548272184 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1436548272192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548272201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548272201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -181.538 CLK  " "   -3.000            -181.538 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436548272201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436548272201 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1436548272810 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1436548272810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436548272931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 10 20:11:12 2015 " "Processing ended: Fri Jul 10 20:11:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436548272931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436548272931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436548272931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436548272931 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1436548274642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436548274643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 10 20:11:14 2015 " "Processing started: Fri Jul 10 20:11:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436548274643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1436548274643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vpvm_prog -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vpvm_prog -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1436548274643 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_85c_slow.vo C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/simulation/modelsim/ simulation " "Generated file top_8_1200mv_85c_slow.vo in folder \"C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1436548275284 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_0c_slow.vo C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/simulation/modelsim/ simulation " "Generated file top_8_1200mv_0c_slow.vo in folder \"C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1436548275403 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_fast.vo C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_fast.vo in folder \"C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1436548275520 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/simulation/modelsim/ simulation " "Generated file top.vo in folder \"C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1436548275642 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_85c_v_slow.sdo C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/simulation/modelsim/ simulation " "Generated file top_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1436548275752 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_0c_v_slow.sdo C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/simulation/modelsim/ simulation " "Generated file top_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1436548275856 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_v_fast.sdo C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1436548275959 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_v.sdo C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/simulation/modelsim/ simulation " "Generated file top_v.sdo in folder \"C:/Users/vvvv32vvvv/FPGA/vpvm/vpvm_prog/verilog/vpvm_prog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1436548276059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436548276144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 10 20:11:16 2015 " "Processing ended: Fri Jul 10 20:11:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436548276144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436548276144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436548276144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436548276144 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 93 s " "Quartus II Full Compilation was successful. 0 errors, 93 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436548276774 ""}
