// Seed: 3843733012
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  wire id_5;
  assign id_5 = id_1;
  wire id_6;
endmodule
module module_1 (
    output logic id_0
    , id_6,
    output logic id_1,
    input  wor   id_2
    , id_7,
    output wor   id_3,
    output tri0  id_4
);
  always id_7 <= 1'h0;
  id_8(
      id_0 ? 1 : (id_6), 1, 1, id_1, id_0, 1 - id_7, 1, 1
  );
  wire id_9;
  supply0 id_10;
  assign id_4 = id_10;
  id_11(
      .id_0(1),
      .id_1(),
      .id_2(id_10),
      .id_3((id_0) + id_4),
      .id_4(""),
      .id_5(1),
      .id_6(id_0),
      .id_7(((1))),
      .id_8(id_0),
      .id_9((~"")),
      .id_10(id_0),
      .id_11(id_2 ? 1'b0 : 1),
      .id_12(1)
  );
  final id_1 <= 1'h0;
  module_0(
      id_9, id_9, id_9, id_9
  ); id_12 :
  assert property (@(~id_12) id_7)
  else
    `define pp_13 0
endmodule
