<!DOCTYPE html>
<html><head><title>joekychen/linux » sound › soc › tegra › tegra_asoc_utils.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>tegra_asoc_utils.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * tegra_asoc_utils.c - Harmony machine ASoC driver</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Stephen Warren &lt;swarren@nvidia.com&gt;</span>
<span class="cm"> * Copyright (C) 2010,2012 - NVIDIA, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * version 2 as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> * WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<span class="cm"> * General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA</span>
<span class="cm"> * 02110-1301 USA</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>

<span class="cp">#include &quot;tegra_asoc_utils.h&quot;</span>

<span class="kt">int</span> <span class="nf">tegra_asoc_utils_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_asoc_utils_data</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">int</span> <span class="n">srate</span><span class="p">,</span>
			      <span class="kt">int</span> <span class="n">mclk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">new_baseclock</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">clk_change</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">srate</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">11025</span>:
	<span class="k">case</span> <span class="mi">22050</span>:
	<span class="k">case</span> <span class="mi">44100</span>:
	<span class="k">case</span> <span class="mi">88200</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">soc</span> <span class="o">==</span> <span class="n">TEGRA_ASOC_UTILS_SOC_TEGRA20</span><span class="p">)</span>
			<span class="n">new_baseclock</span> <span class="o">=</span> <span class="mi">56448000</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">new_baseclock</span> <span class="o">=</span> <span class="mi">564480000</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8000</span>:
	<span class="k">case</span> <span class="mi">16000</span>:
	<span class="k">case</span> <span class="mi">32000</span>:
	<span class="k">case</span> <span class="mi">48000</span>:
	<span class="k">case</span> <span class="mi">64000</span>:
	<span class="k">case</span> <span class="mi">96000</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">soc</span> <span class="o">==</span> <span class="n">TEGRA_ASOC_UTILS_SOC_TEGRA20</span><span class="p">)</span>
			<span class="n">new_baseclock</span> <span class="o">=</span> <span class="mi">73728000</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">new_baseclock</span> <span class="o">=</span> <span class="mi">552960000</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">clk_change</span> <span class="o">=</span> <span class="p">((</span><span class="n">new_baseclock</span> <span class="o">!=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">set_baseclock</span><span class="p">)</span> <span class="o">||</span>
			<span class="p">(</span><span class="n">mclk</span> <span class="o">!=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">set_mclk</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk_change</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">data</span><span class="o">-&gt;</span><span class="n">set_baseclock</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">data</span><span class="o">-&gt;</span><span class="n">set_mclk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">clk_disable</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_cdev1</span><span class="p">);</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_pll_a_out0</span><span class="p">);</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_pll_a</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">clk_set_rate</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_pll_a</span><span class="p">,</span> <span class="n">new_baseclock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can&#39;t set pll_a rate: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">clk_set_rate</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_pll_a_out0</span><span class="p">,</span> <span class="n">mclk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can&#39;t set pll_a_out0 rate: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Don&#39;t set cdev1/extern1 rate; it&#39;s locked to pll_a_out0 */</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">clk_enable</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_pll_a</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can&#39;t enable pll_a: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">clk_enable</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_pll_a_out0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can&#39;t enable pll_a_out0: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">clk_enable</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_cdev1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can&#39;t enable cdev1: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">data</span><span class="o">-&gt;</span><span class="n">set_baseclock</span> <span class="o">=</span> <span class="n">new_baseclock</span><span class="p">;</span>
	<span class="n">data</span><span class="o">-&gt;</span><span class="n">set_mclk</span> <span class="o">=</span> <span class="n">mclk</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">tegra_asoc_utils_set_rate</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">tegra_asoc_utils_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_asoc_utils_data</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">data</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">of_machine_is_compatible</span><span class="p">(</span><span class="s">&quot;nvidia,tegra20&quot;</span><span class="p">))</span>
		<span class="n">data</span><span class="o">-&gt;</span><span class="n">soc</span> <span class="o">=</span> <span class="n">TEGRA_ASOC_UTILS_SOC_TEGRA20</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">of_machine_is_compatible</span><span class="p">(</span><span class="s">&quot;nvidia,tegra30&quot;</span><span class="p">))</span>
		<span class="n">data</span><span class="o">-&gt;</span><span class="n">soc</span> <span class="o">=</span> <span class="n">TEGRA_ASOC_UTILS_SOC_TEGRA30</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">of_node</span><span class="p">)</span>
		<span class="cm">/* non-DT is always Tegra20 */</span>
		<span class="n">data</span><span class="o">-&gt;</span><span class="n">soc</span> <span class="o">=</span> <span class="n">TEGRA_ASOC_UTILS_SOC_TEGRA20</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="cm">/* DT boot, but unknown SoC */</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_pll_a</span> <span class="o">=</span> <span class="n">clk_get_sys</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll_a&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_pll_a</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can&#39;t retrieve clk pll_a</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_pll_a</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_pll_a_out0</span> <span class="o">=</span> <span class="n">clk_get_sys</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll_a_out0&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_pll_a_out0</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can&#39;t retrieve clk pll_a_out0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_pll_a_out0</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_put_pll_a</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">soc</span> <span class="o">==</span> <span class="n">TEGRA_ASOC_UTILS_SOC_TEGRA20</span><span class="p">)</span>
		<span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_cdev1</span> <span class="o">=</span> <span class="n">clk_get_sys</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;cdev1&quot;</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_cdev1</span> <span class="o">=</span> <span class="n">clk_get_sys</span><span class="p">(</span><span class="s">&quot;extern1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_cdev1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can&#39;t retrieve clk cdev1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_cdev1</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_put_pll_a_out0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">tegra_asoc_utils_set_rate</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="mi">44100</span><span class="p">,</span> <span class="mi">256</span> <span class="o">*</span> <span class="mi">44100</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_put_cdev1</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_put_cdev1:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_cdev1</span><span class="p">);</span>
<span class="nl">err_put_pll_a_out0:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_pll_a_out0</span><span class="p">);</span>
<span class="nl">err_put_pll_a:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_pll_a</span><span class="p">);</span>
<span class="nl">err:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">tegra_asoc_utils_init</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">tegra_asoc_utils_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_asoc_utils_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_cdev1</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_pll_a_out0</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">clk_pll_a</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">tegra_asoc_utils_fini</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Stephen Warren &lt;swarren@nvidia.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Tegra ASoC utility code&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
