<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/i915/intel_guc_loader.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/i915</a> - intel_guc_loader.c<span style="font-size: 80%;"> (source / <a href="intel_guc_loader.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">6</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright Â© 2014 Intel Corporation
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice (including the next
<span class="lineNum">      12 </span>            :  * paragraph) shall be included in all copies or substantial portions of the
<span class="lineNum">      13 </span>            :  * Software.
<span class="lineNum">      14 </span>            :  *
<span class="lineNum">      15 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      16 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      17 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      18 </span>            :  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
<span class="lineNum">      19 </span>            :  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
<span class="lineNum">      20 </span>            :  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
<span class="lineNum">      21 </span>            :  * IN THE SOFTWARE.
<span class="lineNum">      22 </span>            :  *
<span class="lineNum">      23 </span>            :  * Authors:
<span class="lineNum">      24 </span>            :  *    Vinit Azad &lt;vinit.azad@intel.com&gt;
<span class="lineNum">      25 </span>            :  *    Ben Widawsky &lt;ben@bwidawsk.net&gt;
<span class="lineNum">      26 </span>            :  *    Dave Gordon &lt;david.s.gordon@intel.com&gt;
<span class="lineNum">      27 </span>            :  *    Alex Dai &lt;yu.dai@intel.com&gt;
<span class="lineNum">      28 </span>            :  */
<span class="lineNum">      29 </span>            : #ifdef __linux__
<span class="lineNum">      30 </span>            : #include &lt;linux/firmware.h&gt;
<span class="lineNum">      31 </span>            : #endif
<span class="lineNum">      32 </span>            : #include &quot;i915_drv.h&quot;
<span class="lineNum">      33 </span>            : #include &quot;intel_guc.h&quot;
<span class="lineNum">      34 </span>            : 
<span class="lineNum">      35 </span>            : #ifdef notyet
<span class="lineNum">      36 </span>            : 
<span class="lineNum">      37 </span>            : /**
<span class="lineNum">      38 </span>            :  * DOC: GuC
<span class="lineNum">      39 </span>            :  *
<span class="lineNum">      40 </span>            :  * intel_guc:
<span class="lineNum">      41 </span>            :  * Top level structure of guc. It handles firmware loading and manages client
<span class="lineNum">      42 </span>            :  * pool and doorbells. intel_guc owns a i915_guc_client to replace the legacy
<span class="lineNum">      43 </span>            :  * ExecList submission.
<span class="lineNum">      44 </span>            :  *
<span class="lineNum">      45 </span>            :  * Firmware versioning:
<span class="lineNum">      46 </span>            :  * The firmware build process will generate a version header file with major and
<span class="lineNum">      47 </span>            :  * minor version defined. The versions are built into CSS header of firmware.
<span class="lineNum">      48 </span>            :  * i915 kernel driver set the minimal firmware version required per platform.
<span class="lineNum">      49 </span>            :  * The firmware installation package will install (symbolic link) proper version
<span class="lineNum">      50 </span>            :  * of firmware.
<span class="lineNum">      51 </span>            :  *
<span class="lineNum">      52 </span>            :  * GuC address space:
<span class="lineNum">      53 </span>            :  * GuC does not allow any gfx GGTT address that falls into range [0, WOPCM_TOP),
<span class="lineNum">      54 </span>            :  * which is reserved for Boot ROM, SRAM and WOPCM. Currently this top address is
<span class="lineNum">      55 </span>            :  * 512K. In order to exclude 0-512K address space from GGTT, all gfx objects
<span class="lineNum">      56 </span>            :  * used by GuC is pinned with PIN_OFFSET_BIAS along with size of WOPCM.
<span class="lineNum">      57 </span>            :  *
<span class="lineNum">      58 </span>            :  * Firmware log:
<span class="lineNum">      59 </span>            :  * Firmware log is enabled by setting i915.guc_log_level to non-negative level.
<span class="lineNum">      60 </span>            :  * Log data is printed out via reading debugfs i915_guc_log_dump. Reading from
<span class="lineNum">      61 </span>            :  * i915_guc_load_status will print out firmware loading status and scratch
<span class="lineNum">      62 </span>            :  * registers value.
<span class="lineNum">      63 </span>            :  *
<span class="lineNum">      64 </span>            :  */
<span class="lineNum">      65 </span>            : 
<span class="lineNum">      66 </span>            : #define I915_SKL_GUC_UCODE &quot;i915/skl_guc_ver4.bin&quot;
<span class="lineNum">      67 </span>            : MODULE_FIRMWARE(I915_SKL_GUC_UCODE);
<span class="lineNum">      68 </span>            : 
<span class="lineNum">      69 </span>            : #define I915_KBL_GUC_UCODE &quot;i915/kbl_guc_ver9_14.bin&quot;
<span class="lineNum">      70 </span>            : MODULE_FIRMWARE(I915_KBL_GUC_UCODE);
<span class="lineNum">      71 </span>            : 
<span class="lineNum">      72 </span>            : /* User-friendly representation of an enum */
<span class="lineNum">      73 </span>            : const char *intel_guc_fw_status_repr(enum intel_guc_fw_status status)
<span class="lineNum">      74 </span>            : {
<span class="lineNum">      75 </span>            :         switch (status) {
<span class="lineNum">      76 </span>            :         case GUC_FIRMWARE_FAIL:
<span class="lineNum">      77 </span>            :                 return &quot;FAIL&quot;;
<span class="lineNum">      78 </span>            :         case GUC_FIRMWARE_NONE:
<span class="lineNum">      79 </span>            :                 return &quot;NONE&quot;;
<span class="lineNum">      80 </span>            :         case GUC_FIRMWARE_PENDING:
<span class="lineNum">      81 </span>            :                 return &quot;PENDING&quot;;
<span class="lineNum">      82 </span>            :         case GUC_FIRMWARE_SUCCESS:
<span class="lineNum">      83 </span>            :                 return &quot;SUCCESS&quot;;
<span class="lineNum">      84 </span>            :         default:
<span class="lineNum">      85 </span>            :                 return &quot;UNKNOWN!&quot;;
<span class="lineNum">      86 </span>            :         }
<span class="lineNum">      87 </span>            : };
<span class="lineNum">      88 </span>            : 
<span class="lineNum">      89 </span>            : static void direct_interrupts_to_host(struct drm_i915_private *dev_priv)
<span class="lineNum">      90 </span>            : {
<span class="lineNum">      91 </span>            :         struct intel_engine_cs *ring;
<span class="lineNum">      92 </span>            :         int i, irqs;
<span class="lineNum">      93 </span>            : 
<span class="lineNum">      94 </span>            :         /* tell all command streamers NOT to forward interrupts and vblank to GuC */
<span class="lineNum">      95 </span>            :         irqs = _MASKED_FIELD(GFX_FORWARD_VBLANK_MASK, GFX_FORWARD_VBLANK_NEVER);
<span class="lineNum">      96 </span>            :         irqs |= _MASKED_BIT_DISABLE(GFX_INTERRUPT_STEERING);
<span class="lineNum">      97 </span>            :         for_each_ring(ring, dev_priv, i)
<span class="lineNum">      98 </span>            :                 I915_WRITE(RING_MODE_GEN7(ring), irqs);
<span class="lineNum">      99 </span>            : 
<span class="lineNum">     100 </span>            :         /* route all GT interrupts to the host */
<span class="lineNum">     101 </span>            :         I915_WRITE(GUC_BCS_RCS_IER, 0);
<span class="lineNum">     102 </span>            :         I915_WRITE(GUC_VCS2_VCS1_IER, 0);
<span class="lineNum">     103 </span>            :         I915_WRITE(GUC_WD_VECS_IER, 0);
<span class="lineNum">     104 </span>            : }
<span class="lineNum">     105 </span>            : 
<span class="lineNum">     106 </span>            : static void direct_interrupts_to_guc(struct drm_i915_private *dev_priv)
<span class="lineNum">     107 </span>            : {
<span class="lineNum">     108 </span>            :         struct intel_engine_cs *ring;
<span class="lineNum">     109 </span>            :         int i, irqs;
<span class="lineNum">     110 </span>            : 
<span class="lineNum">     111 </span>            :         /* tell all command streamers to forward interrupts and vblank to GuC */
<span class="lineNum">     112 </span>            :         irqs = _MASKED_FIELD(GFX_FORWARD_VBLANK_MASK, GFX_FORWARD_VBLANK_ALWAYS);
<span class="lineNum">     113 </span>            :         irqs |= _MASKED_BIT_ENABLE(GFX_INTERRUPT_STEERING);
<span class="lineNum">     114 </span>            :         for_each_ring(ring, dev_priv, i)
<span class="lineNum">     115 </span>            :                 I915_WRITE(RING_MODE_GEN7(ring), irqs);
<span class="lineNum">     116 </span>            : 
<span class="lineNum">     117 </span>            :         /* route USER_INTERRUPT to Host, all others are sent to GuC. */
<span class="lineNum">     118 </span>            :         irqs = GT_RENDER_USER_INTERRUPT &lt;&lt; GEN8_RCS_IRQ_SHIFT |
<span class="lineNum">     119 </span>            :                GT_RENDER_USER_INTERRUPT &lt;&lt; GEN8_BCS_IRQ_SHIFT;
<span class="lineNum">     120 </span>            :         /* These three registers have the same bit definitions */
<span class="lineNum">     121 </span>            :         I915_WRITE(GUC_BCS_RCS_IER, ~irqs);
<span class="lineNum">     122 </span>            :         I915_WRITE(GUC_VCS2_VCS1_IER, ~irqs);
<span class="lineNum">     123 </span>            :         I915_WRITE(GUC_WD_VECS_IER, ~irqs);
<span class="lineNum">     124 </span>            : }
<span class="lineNum">     125 </span>            : 
<span class="lineNum">     126 </span>            : static u32 get_gttype(struct drm_i915_private *dev_priv)
<span class="lineNum">     127 </span>            : {
<span class="lineNum">     128 </span>            :         /* XXX: GT type based on PCI device ID? field seems unused by fw */
<span class="lineNum">     129 </span>            :         return 0;
<span class="lineNum">     130 </span>            : }
<span class="lineNum">     131 </span>            : 
<span class="lineNum">     132 </span>            : static u32 get_core_family(struct drm_i915_private *dev_priv)
<span class="lineNum">     133 </span>            : {
<span class="lineNum">     134 </span>            :         switch (INTEL_INFO(dev_priv)-&gt;gen) {
<span class="lineNum">     135 </span>            :         case 9:
<span class="lineNum">     136 </span>            :                 return GFXCORE_FAMILY_GEN9;
<span class="lineNum">     137 </span>            : 
<span class="lineNum">     138 </span>            :         default:
<span class="lineNum">     139 </span>            :                 DRM_ERROR(&quot;GUC: unsupported core family\n&quot;);
<span class="lineNum">     140 </span>            :                 return GFXCORE_FAMILY_UNKNOWN;
<span class="lineNum">     141 </span>            :         }
<span class="lineNum">     142 </span>            : }
<span class="lineNum">     143 </span>            : 
<span class="lineNum">     144 </span>            : static void set_guc_init_params(struct drm_i915_private *dev_priv)
<span class="lineNum">     145 </span>            : {
<span class="lineNum">     146 </span>            :         struct intel_guc *guc = &amp;dev_priv-&gt;guc;
<span class="lineNum">     147 </span>            :         u32 params[GUC_CTL_MAX_DWORDS];
<span class="lineNum">     148 </span>            :         int i;
<span class="lineNum">     149 </span>            : 
<span class="lineNum">     150 </span>            :         memset(&amp;params, 0, sizeof(params));
<span class="lineNum">     151 </span>            : 
<span class="lineNum">     152 </span>            :         params[GUC_CTL_DEVICE_INFO] |=
<span class="lineNum">     153 </span>            :                 (get_gttype(dev_priv) &lt;&lt; GUC_CTL_GTTYPE_SHIFT) |
<span class="lineNum">     154 </span>            :                 (get_core_family(dev_priv) &lt;&lt; GUC_CTL_COREFAMILY_SHIFT);
<span class="lineNum">     155 </span>            : 
<span class="lineNum">     156 </span>            :         /*
<span class="lineNum">     157 </span>            :          * GuC ARAT increment is 10 ns. GuC default scheduler quantum is one
<span class="lineNum">     158 </span>            :          * second. This ARAR is calculated by:
<span class="lineNum">     159 </span>            :          * Scheduler-Quantum-in-ns / ARAT-increment-in-ns = 1000000000 / 10
<span class="lineNum">     160 </span>            :          */
<span class="lineNum">     161 </span>            :         params[GUC_CTL_ARAT_HIGH] = 0;
<span class="lineNum">     162 </span>            :         params[GUC_CTL_ARAT_LOW] = 100000000;
<span class="lineNum">     163 </span>            : 
<span class="lineNum">     164 </span>            :         params[GUC_CTL_WA] |= GUC_CTL_WA_UK_BY_DRIVER;
<span class="lineNum">     165 </span>            : 
<span class="lineNum">     166 </span>            :         params[GUC_CTL_FEATURE] |= GUC_CTL_DISABLE_SCHEDULER |
<span class="lineNum">     167 </span>            :                         GUC_CTL_VCS2_ENABLED;
<span class="lineNum">     168 </span>            : 
<span class="lineNum">     169 </span>            :         if (i915.guc_log_level &gt;= 0) {
<span class="lineNum">     170 </span>            :                 params[GUC_CTL_LOG_PARAMS] = guc-&gt;log_flags;
<span class="lineNum">     171 </span>            :                 params[GUC_CTL_DEBUG] =
<span class="lineNum">     172 </span>            :                         i915.guc_log_level &lt;&lt; GUC_LOG_VERBOSITY_SHIFT;
<span class="lineNum">     173 </span>            :         }
<span class="lineNum">     174 </span>            : 
<span class="lineNum">     175 </span>            :         /* If GuC submission is enabled, set up additional parameters here */
<span class="lineNum">     176 </span>            :         if (i915.enable_guc_submission) {
<span class="lineNum">     177 </span>            :                 u32 pgs = i915_gem_obj_ggtt_offset(dev_priv-&gt;guc.ctx_pool_obj);
<span class="lineNum">     178 </span>            :                 u32 ctx_in_16 = GUC_MAX_GPU_CONTEXTS / 16;
<span class="lineNum">     179 </span>            : 
<span class="lineNum">     180 </span>            :                 pgs &gt;&gt;= PAGE_SHIFT;
<span class="lineNum">     181 </span>            :                 params[GUC_CTL_CTXINFO] = (pgs &lt;&lt; GUC_CTL_BASE_ADDR_SHIFT) |
<span class="lineNum">     182 </span>            :                         (ctx_in_16 &lt;&lt; GUC_CTL_CTXNUM_IN16_SHIFT);
<span class="lineNum">     183 </span>            : 
<span class="lineNum">     184 </span>            :                 params[GUC_CTL_FEATURE] |= GUC_CTL_KERNEL_SUBMISSIONS;
<span class="lineNum">     185 </span>            : 
<span class="lineNum">     186 </span>            :                 /* Unmask this bit to enable the GuC's internal scheduler */
<span class="lineNum">     187 </span>            :                 params[GUC_CTL_FEATURE] &amp;= ~GUC_CTL_DISABLE_SCHEDULER;
<span class="lineNum">     188 </span>            :         }
<span class="lineNum">     189 </span>            : 
<span class="lineNum">     190 </span>            :         I915_WRITE(SOFT_SCRATCH(0), 0);
<span class="lineNum">     191 </span>            : 
<span class="lineNum">     192 </span>            :         for (i = 0; i &lt; GUC_CTL_MAX_DWORDS; i++)
<span class="lineNum">     193 </span>            :                 I915_WRITE(SOFT_SCRATCH(1 + i), params[i]);
<span class="lineNum">     194 </span>            : }
<span class="lineNum">     195 </span>            : 
<span class="lineNum">     196 </span>            : /*
<span class="lineNum">     197 </span>            :  * Read the GuC status register (GUC_STATUS) and store it in the
<span class="lineNum">     198 </span>            :  * specified location; then return a boolean indicating whether
<span class="lineNum">     199 </span>            :  * the value matches either of two values representing completion
<span class="lineNum">     200 </span>            :  * of the GuC boot process.
<span class="lineNum">     201 </span>            :  *
<span class="lineNum">     202 </span>            :  * This is used for polling the GuC status in a wait_for_atomic()
<span class="lineNum">     203 </span>            :  * loop below.
<span class="lineNum">     204 </span>            :  */
<span class="lineNum">     205 </span>            : static inline bool guc_ucode_response(struct drm_i915_private *dev_priv,
<span class="lineNum">     206 </span>            :                                       u32 *status)
<span class="lineNum">     207 </span>            : {
<span class="lineNum">     208 </span>            :         u32 val = I915_READ(GUC_STATUS);
<span class="lineNum">     209 </span>            :         u32 uk_val = val &amp; GS_UKERNEL_MASK;
<span class="lineNum">     210 </span>            :         *status = val;
<span class="lineNum">     211 </span>            :         return (uk_val == GS_UKERNEL_READY ||
<span class="lineNum">     212 </span>            :                 ((val &amp; GS_MIA_CORE_STATE) &amp;&amp; uk_val == GS_UKERNEL_LAPIC_DONE));
<span class="lineNum">     213 </span>            : }
<span class="lineNum">     214 </span>            : 
<span class="lineNum">     215 </span>            : /*
<span class="lineNum">     216 </span>            :  * Transfer the firmware image to RAM for execution by the microcontroller.
<span class="lineNum">     217 </span>            :  *
<span class="lineNum">     218 </span>            :  * GuC Firmware layout:
<span class="lineNum">     219 </span>            :  * +-------------------------------+  ----
<span class="lineNum">     220 </span>            :  * |          CSS header           |  128B
<span class="lineNum">     221 </span>            :  * | contains major/minor version  |
<span class="lineNum">     222 </span>            :  * +-------------------------------+  ----
<span class="lineNum">     223 </span>            :  * |             uCode             |
<span class="lineNum">     224 </span>            :  * +-------------------------------+  ----
<span class="lineNum">     225 </span>            :  * |         RSA signature         |  256B
<span class="lineNum">     226 </span>            :  * +-------------------------------+  ----
<span class="lineNum">     227 </span>            :  *
<span class="lineNum">     228 </span>            :  * Architecturally, the DMA engine is bidirectional, and can potentially even
<span class="lineNum">     229 </span>            :  * transfer between GTT locations. This functionality is left out of the API
<span class="lineNum">     230 </span>            :  * for now as there is no need for it.
<span class="lineNum">     231 </span>            :  *
<span class="lineNum">     232 </span>            :  * Note that GuC needs the CSS header plus uKernel code to be copied by the
<span class="lineNum">     233 </span>            :  * DMA engine in one operation, whereas the RSA signature is loaded via MMIO.
<span class="lineNum">     234 </span>            :  */
<span class="lineNum">     235 </span>            : 
<span class="lineNum">     236 </span>            : #define UOS_CSS_HEADER_OFFSET           0
<span class="lineNum">     237 </span>            : #define UOS_VER_MINOR_OFFSET            0x44
<span class="lineNum">     238 </span>            : #define UOS_VER_MAJOR_OFFSET            0x46
<span class="lineNum">     239 </span>            : #define UOS_CSS_HEADER_SIZE             0x80
<span class="lineNum">     240 </span>            : #define UOS_RSA_SIG_SIZE                0x100
<span class="lineNum">     241 </span>            : 
<span class="lineNum">     242 </span>            : static int guc_ucode_xfer_dma(struct drm_i915_private *dev_priv)
<span class="lineNum">     243 </span>            : {
<span class="lineNum">     244 </span>            :         struct intel_guc_fw *guc_fw = &amp;dev_priv-&gt;guc.guc_fw;
<span class="lineNum">     245 </span>            :         struct drm_i915_gem_object *fw_obj = guc_fw-&gt;guc_fw_obj;
<span class="lineNum">     246 </span>            :         unsigned long offset;
<span class="lineNum">     247 </span>            :         struct sg_table *sg = fw_obj-&gt;pages;
<span class="lineNum">     248 </span>            :         u32 status, ucode_size, rsa[UOS_RSA_SIG_SIZE / sizeof(u32)];
<span class="lineNum">     249 </span>            :         int i, ret = 0;
<span class="lineNum">     250 </span>            : 
<span class="lineNum">     251 </span>            :         /* uCode size, also is where RSA signature starts */
<span class="lineNum">     252 </span>            :         offset = ucode_size = guc_fw-&gt;guc_fw_size - UOS_RSA_SIG_SIZE;
<span class="lineNum">     253 </span>            :         I915_WRITE(DMA_COPY_SIZE, ucode_size);
<span class="lineNum">     254 </span>            : 
<span class="lineNum">     255 </span>            :         /* Copy RSA signature from the fw image to HW for verification */
<span class="lineNum">     256 </span>            :         sg_pcopy_to_buffer(sg-&gt;sgl, sg-&gt;nents, rsa, UOS_RSA_SIG_SIZE, offset);
<span class="lineNum">     257 </span>            :         for (i = 0; i &lt; UOS_RSA_SIG_SIZE / sizeof(u32); i++)
<span class="lineNum">     258 </span>            :                 I915_WRITE(UOS_RSA_SCRATCH(i), rsa[i]);
<span class="lineNum">     259 </span>            : 
<span class="lineNum">     260 </span>            :         /* Set the source address for the new blob */
<span class="lineNum">     261 </span>            :         offset = i915_gem_obj_ggtt_offset(fw_obj);
<span class="lineNum">     262 </span>            :         I915_WRITE(DMA_ADDR_0_LOW, lower_32_bits(offset));
<span class="lineNum">     263 </span>            :         I915_WRITE(DMA_ADDR_0_HIGH, upper_32_bits(offset) &amp; 0xFFFF);
<span class="lineNum">     264 </span>            : 
<span class="lineNum">     265 </span>            :         /*
<span class="lineNum">     266 </span>            :          * Set the DMA destination. Current uCode expects the code to be
<span class="lineNum">     267 </span>            :          * loaded at 8k; locations below this are used for the stack.
<span class="lineNum">     268 </span>            :          */
<span class="lineNum">     269 </span>            :         I915_WRITE(DMA_ADDR_1_LOW, 0x2000);
<span class="lineNum">     270 </span>            :         I915_WRITE(DMA_ADDR_1_HIGH, DMA_ADDRESS_SPACE_WOPCM);
<span class="lineNum">     271 </span>            : 
<span class="lineNum">     272 </span>            :         /* Finally start the DMA */
<span class="lineNum">     273 </span>            :         I915_WRITE(DMA_CTRL, _MASKED_BIT_ENABLE(UOS_MOVE | START_DMA));
<span class="lineNum">     274 </span>            : 
<span class="lineNum">     275 </span>            :         /*
<span class="lineNum">     276 </span>            :          * Spin-wait for the DMA to complete &amp; the GuC to start up.
<span class="lineNum">     277 </span>            :          * NB: Docs recommend not using the interrupt for completion.
<span class="lineNum">     278 </span>            :          * Measurements indicate this should take no more than 20ms, so a
<span class="lineNum">     279 </span>            :          * timeout here indicates that the GuC has failed and is unusable.
<span class="lineNum">     280 </span>            :          * (Higher levels of the driver will attempt to fall back to
<span class="lineNum">     281 </span>            :          * execlist mode if this happens.)
<span class="lineNum">     282 </span>            :          */
<span class="lineNum">     283 </span>            :         ret = wait_for_atomic(guc_ucode_response(dev_priv, &amp;status), 100);
<span class="lineNum">     284 </span>            : 
<span class="lineNum">     285 </span>            :         DRM_DEBUG_DRIVER(&quot;DMA status 0x%x, GuC status 0x%x\n&quot;,
<span class="lineNum">     286 </span>            :                         I915_READ(DMA_CTRL), status);
<span class="lineNum">     287 </span>            : 
<span class="lineNum">     288 </span>            :         if ((status &amp; GS_BOOTROM_MASK) == GS_BOOTROM_RSA_FAILED) {
<span class="lineNum">     289 </span>            :                 DRM_ERROR(&quot;GuC firmware signature verification failed\n&quot;);
<span class="lineNum">     290 </span>            :                 ret = -ENOEXEC;
<span class="lineNum">     291 </span>            :         }
<span class="lineNum">     292 </span>            : 
<span class="lineNum">     293 </span>            :         DRM_DEBUG_DRIVER(&quot;returning %d\n&quot;, ret);
<span class="lineNum">     294 </span>            : 
<span class="lineNum">     295 </span>            :         return ret;
<span class="lineNum">     296 </span>            : }
<span class="lineNum">     297 </span>            : 
<span class="lineNum">     298 </span>            : /*
<span class="lineNum">     299 </span>            :  * Load the GuC firmware blob into the MinuteIA.
<span class="lineNum">     300 </span>            :  */
<span class="lineNum">     301 </span>            : static int guc_ucode_xfer(struct drm_i915_private *dev_priv)
<span class="lineNum">     302 </span>            : {
<span class="lineNum">     303 </span>            :         struct intel_guc_fw *guc_fw = &amp;dev_priv-&gt;guc.guc_fw;
<span class="lineNum">     304 </span>            :         struct drm_device *dev = dev_priv-&gt;dev;
<span class="lineNum">     305 </span>            :         int ret;
<span class="lineNum">     306 </span>            : 
<span class="lineNum">     307 </span>            :         ret = i915_gem_object_set_to_gtt_domain(guc_fw-&gt;guc_fw_obj, false);
<span class="lineNum">     308 </span>            :         if (ret) {
<span class="lineNum">     309 </span>            :                 DRM_DEBUG_DRIVER(&quot;set-domain failed %d\n&quot;, ret);
<span class="lineNum">     310 </span>            :                 return ret;
<span class="lineNum">     311 </span>            :         }
<span class="lineNum">     312 </span>            : 
<span class="lineNum">     313 </span>            :         ret = i915_gem_obj_ggtt_pin(guc_fw-&gt;guc_fw_obj, 0, 0);
<span class="lineNum">     314 </span>            :         if (ret) {
<span class="lineNum">     315 </span>            :                 DRM_DEBUG_DRIVER(&quot;pin failed %d\n&quot;, ret);
<span class="lineNum">     316 </span>            :                 return ret;
<span class="lineNum">     317 </span>            :         }
<span class="lineNum">     318 </span>            : 
<span class="lineNum">     319 </span>            :         /* Invalidate GuC TLB to let GuC take the latest updates to GTT. */
<span class="lineNum">     320 </span>            :         I915_WRITE(GEN8_GTCR, GEN8_GTCR_INVALIDATE);
<span class="lineNum">     321 </span>            : 
<span class="lineNum">     322 </span>            :         intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
<span class="lineNum">     323 </span>            : 
<span class="lineNum">     324 </span>            :         /* init WOPCM */
<span class="lineNum">     325 </span>            :         I915_WRITE(GUC_WOPCM_SIZE, GUC_WOPCM_SIZE_VALUE);
<span class="lineNum">     326 </span>            :         I915_WRITE(DMA_GUC_WOPCM_OFFSET, GUC_WOPCM_OFFSET_VALUE);
<span class="lineNum">     327 </span>            : 
<span class="lineNum">     328 </span>            :         /* Enable MIA caching. GuC clock gating is disabled. */
<span class="lineNum">     329 </span>            :         I915_WRITE(GUC_SHIM_CONTROL, GUC_SHIM_CONTROL_VALUE);
<span class="lineNum">     330 </span>            : 
<span class="lineNum">     331 </span>            :         /* WaDisableMinuteIaClockGating:skl,bxt */
<span class="lineNum">     332 </span>            :         if (IS_SKL_REVID(dev, 0, SKL_REVID_B0) ||
<span class="lineNum">     333 </span>            :             IS_BXT_REVID(dev, 0, BXT_REVID_A1)) {
<span class="lineNum">     334 </span>            :                 I915_WRITE(GUC_SHIM_CONTROL, (I915_READ(GUC_SHIM_CONTROL) &amp;
<span class="lineNum">     335 </span>            :                                               ~GUC_ENABLE_MIA_CLOCK_GATING));
<span class="lineNum">     336 </span>            :         }
<span class="lineNum">     337 </span>            : 
<span class="lineNum">     338 </span>            :         /* WaC6DisallowByGfxPause*/
<span class="lineNum">     339 </span>            :         I915_WRITE(GEN6_GFXPAUSE, 0x30FFF);
<span class="lineNum">     340 </span>            : 
<span class="lineNum">     341 </span>            :         if (IS_BROXTON(dev))
<span class="lineNum">     342 </span>            :                 I915_WRITE(GEN9LP_GT_PM_CONFIG, GT_DOORBELL_ENABLE);
<span class="lineNum">     343 </span>            :         else
<span class="lineNum">     344 </span>            :                 I915_WRITE(GEN9_GT_PM_CONFIG, GT_DOORBELL_ENABLE);
<span class="lineNum">     345 </span>            : 
<span class="lineNum">     346 </span>            :         if (IS_GEN9(dev)) {
<span class="lineNum">     347 </span>            :                 /* DOP Clock Gating Enable for GuC clocks */
<span class="lineNum">     348 </span>            :                 I915_WRITE(GEN7_MISCCPCTL, (GEN8_DOP_CLOCK_GATE_GUC_ENABLE |
<span class="lineNum">     349 </span>            :                                             I915_READ(GEN7_MISCCPCTL)));
<span class="lineNum">     350 </span>            : 
<span class="lineNum">     351 </span>            :                 /* allows for 5us before GT can go to RC6 */
<span class="lineNum">     352 </span>            :                 I915_WRITE(GUC_ARAT_C6DIS, 0x1FF);
<span class="lineNum">     353 </span>            :         }
<span class="lineNum">     354 </span>            : 
<span class="lineNum">     355 </span>            :         set_guc_init_params(dev_priv);
<span class="lineNum">     356 </span>            : 
<span class="lineNum">     357 </span>            :         ret = guc_ucode_xfer_dma(dev_priv);
<span class="lineNum">     358 </span>            : 
<span class="lineNum">     359 </span>            :         intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
<span class="lineNum">     360 </span>            : 
<span class="lineNum">     361 </span>            :         /*
<span class="lineNum">     362 </span>            :          * We keep the object pages for reuse during resume. But we can unpin it
<span class="lineNum">     363 </span>            :          * now that DMA has completed, so it doesn't continue to take up space.
<span class="lineNum">     364 </span>            :          */
<span class="lineNum">     365 </span>            :         i915_gem_object_ggtt_unpin(guc_fw-&gt;guc_fw_obj);
<span class="lineNum">     366 </span>            : 
<span class="lineNum">     367 </span>            :         return ret;
<span class="lineNum">     368 </span>            : }
<span class="lineNum">     369 </span>            : 
<span class="lineNum">     370 </span>            : /**
<span class="lineNum">     371 </span>            :  * intel_guc_ucode_load() - load GuC uCode into the device
<span class="lineNum">     372 </span>            :  * @dev:        drm device
<span class="lineNum">     373 </span>            :  *
<span class="lineNum">     374 </span>            :  * Called from gem_init_hw() during driver loading and also after a GPU reset.
<span class="lineNum">     375 </span>            :  *
<span class="lineNum">     376 </span>            :  * The firmware image should have already been fetched into memory by the
<span class="lineNum">     377 </span>            :  * earlier call to intel_guc_ucode_init(), so here we need only check that
<span class="lineNum">     378 </span>            :  * is succeeded, and then transfer the image to the h/w.
<span class="lineNum">     379 </span>            :  *
<span class="lineNum">     380 </span>            :  * Return:      non-zero code on error
<span class="lineNum">     381 </span>            :  */
<span class="lineNum">     382 </span>            : int intel_guc_ucode_load(struct drm_device *dev)
<span class="lineNum">     383 </span>            : {
<span class="lineNum">     384 </span>            :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;
<span class="lineNum">     385 </span>            :         struct intel_guc_fw *guc_fw = &amp;dev_priv-&gt;guc.guc_fw;
<span class="lineNum">     386 </span>            :         int err = 0;
<span class="lineNum">     387 </span>            : 
<span class="lineNum">     388 </span>            :         DRM_DEBUG_DRIVER(&quot;GuC fw status: fetch %s, load %s\n&quot;,
<span class="lineNum">     389 </span>            :                 intel_guc_fw_status_repr(guc_fw-&gt;guc_fw_fetch_status),
<span class="lineNum">     390 </span>            :                 intel_guc_fw_status_repr(guc_fw-&gt;guc_fw_load_status));
<span class="lineNum">     391 </span>            : 
<span class="lineNum">     392 </span>            :         direct_interrupts_to_host(dev_priv);
<span class="lineNum">     393 </span>            : 
<span class="lineNum">     394 </span>            :         if (guc_fw-&gt;guc_fw_fetch_status == GUC_FIRMWARE_NONE)
<span class="lineNum">     395 </span>            :                 return 0;
<span class="lineNum">     396 </span>            : 
<span class="lineNum">     397 </span>            :         if (guc_fw-&gt;guc_fw_fetch_status == GUC_FIRMWARE_SUCCESS &amp;&amp;
<span class="lineNum">     398 </span>            :             guc_fw-&gt;guc_fw_load_status == GUC_FIRMWARE_FAIL)
<span class="lineNum">     399 </span>            :                 return -ENOEXEC;
<span class="lineNum">     400 </span>            : 
<span class="lineNum">     401 </span>            :         guc_fw-&gt;guc_fw_load_status = GUC_FIRMWARE_PENDING;
<span class="lineNum">     402 </span>            : 
<span class="lineNum">     403 </span>            :         DRM_DEBUG_DRIVER(&quot;GuC fw fetch status %s\n&quot;,
<span class="lineNum">     404 </span>            :                 intel_guc_fw_status_repr(guc_fw-&gt;guc_fw_fetch_status));
<span class="lineNum">     405 </span>            : 
<span class="lineNum">     406 </span>            :         switch (guc_fw-&gt;guc_fw_fetch_status) {
<span class="lineNum">     407 </span>            :         case GUC_FIRMWARE_FAIL:
<span class="lineNum">     408 </span>            :                 /* something went wrong :( */
<span class="lineNum">     409 </span>            :                 err = -EIO;
<span class="lineNum">     410 </span>            :                 goto fail;
<span class="lineNum">     411 </span>            : 
<span class="lineNum">     412 </span>            :         case GUC_FIRMWARE_NONE:
<span class="lineNum">     413 </span>            :         case GUC_FIRMWARE_PENDING:
<span class="lineNum">     414 </span>            :         default:
<span class="lineNum">     415 </span>            :                 /* &quot;can't happen&quot; */
<span class="lineNum">     416 </span>            :                 WARN_ONCE(1, &quot;GuC fw %s invalid guc_fw_fetch_status %s [%d]\n&quot;,
<span class="lineNum">     417 </span>            :                         guc_fw-&gt;guc_fw_path,
<span class="lineNum">     418 </span>            :                         intel_guc_fw_status_repr(guc_fw-&gt;guc_fw_fetch_status),
<span class="lineNum">     419 </span>            :                         guc_fw-&gt;guc_fw_fetch_status);
<span class="lineNum">     420 </span>            :                 err = -ENXIO;
<span class="lineNum">     421 </span>            :                 goto fail;
<span class="lineNum">     422 </span>            : 
<span class="lineNum">     423 </span>            :         case GUC_FIRMWARE_SUCCESS:
<span class="lineNum">     424 </span>            :                 break;
<span class="lineNum">     425 </span>            :         }
<span class="lineNum">     426 </span>            : 
<span class="lineNum">     427 </span>            :         err = i915_guc_submission_init(dev);
<span class="lineNum">     428 </span>            :         if (err)
<span class="lineNum">     429 </span>            :                 goto fail;
<span class="lineNum">     430 </span>            : 
<span class="lineNum">     431 </span>            :         err = guc_ucode_xfer(dev_priv);
<span class="lineNum">     432 </span>            :         if (err)
<span class="lineNum">     433 </span>            :                 goto fail;
<span class="lineNum">     434 </span>            : 
<span class="lineNum">     435 </span>            :         guc_fw-&gt;guc_fw_load_status = GUC_FIRMWARE_SUCCESS;
<span class="lineNum">     436 </span>            : 
<span class="lineNum">     437 </span>            :         DRM_DEBUG_DRIVER(&quot;GuC fw status: fetch %s, load %s\n&quot;,
<span class="lineNum">     438 </span>            :                 intel_guc_fw_status_repr(guc_fw-&gt;guc_fw_fetch_status),
<span class="lineNum">     439 </span>            :                 intel_guc_fw_status_repr(guc_fw-&gt;guc_fw_load_status));
<span class="lineNum">     440 </span>            : 
<span class="lineNum">     441 </span>            :         if (i915.enable_guc_submission) {
<span class="lineNum">     442 </span>            :                 /* The execbuf_client will be recreated. Release it first. */
<span class="lineNum">     443 </span>            :                 i915_guc_submission_disable(dev);
<span class="lineNum">     444 </span>            : 
<span class="lineNum">     445 </span>            :                 err = i915_guc_submission_enable(dev);
<span class="lineNum">     446 </span>            :                 if (err)
<span class="lineNum">     447 </span>            :                         goto fail;
<span class="lineNum">     448 </span>            :                 direct_interrupts_to_guc(dev_priv);
<span class="lineNum">     449 </span>            :         }
<span class="lineNum">     450 </span>            : 
<span class="lineNum">     451 </span>            :         return 0;
<span class="lineNum">     452 </span>            : 
<span class="lineNum">     453 </span>            : fail:
<span class="lineNum">     454 </span>            :         if (guc_fw-&gt;guc_fw_load_status == GUC_FIRMWARE_PENDING)
<span class="lineNum">     455 </span>            :                 guc_fw-&gt;guc_fw_load_status = GUC_FIRMWARE_FAIL;
<span class="lineNum">     456 </span>            : 
<span class="lineNum">     457 </span>            :         direct_interrupts_to_host(dev_priv);
<span class="lineNum">     458 </span>            :         i915_guc_submission_disable(dev);
<span class="lineNum">     459 </span>            : 
<span class="lineNum">     460 </span>            :         return err;
<span class="lineNum">     461 </span>            : }
<span class="lineNum">     462 </span>            : 
<span class="lineNum">     463 </span>            : static void guc_fw_fetch(struct drm_device *dev, struct intel_guc_fw *guc_fw)
<span class="lineNum">     464 </span>            : {
<span class="lineNum">     465 </span>            :         struct drm_i915_gem_object *obj;
<span class="lineNum">     466 </span>            :         const struct firmware *fw;
<span class="lineNum">     467 </span>            :         const u8 *css_header;
<span class="lineNum">     468 </span>            :         const size_t minsize = UOS_CSS_HEADER_SIZE + UOS_RSA_SIG_SIZE;
<span class="lineNum">     469 </span>            :         const size_t maxsize = GUC_WOPCM_SIZE_VALUE + UOS_RSA_SIG_SIZE
<span class="lineNum">     470 </span>            :                         - 0x8000; /* 32k reserved (8K stack + 24k context) */
<span class="lineNum">     471 </span>            :         int err;
<span class="lineNum">     472 </span>            : 
<span class="lineNum">     473 </span>            :         DRM_DEBUG_DRIVER(&quot;before requesting firmware: GuC fw fetch status %s\n&quot;,
<span class="lineNum">     474 </span>            :                 intel_guc_fw_status_repr(guc_fw-&gt;guc_fw_fetch_status));
<span class="lineNum">     475 </span>            : 
<span class="lineNum">     476 </span>            :         err = request_firmware(&amp;fw, guc_fw-&gt;guc_fw_path, &amp;dev-&gt;pdev-&gt;dev);
<span class="lineNum">     477 </span>            :         if (err)
<span class="lineNum">     478 </span>            :                 goto fail;
<span class="lineNum">     479 </span>            :         if (!fw)
<span class="lineNum">     480 </span>            :                 goto fail;
<span class="lineNum">     481 </span>            : 
<span class="lineNum">     482 </span>            :         DRM_DEBUG_DRIVER(&quot;fetch GuC fw from %s succeeded, fw %p\n&quot;,
<span class="lineNum">     483 </span>            :                 guc_fw-&gt;guc_fw_path, fw);
<span class="lineNum">     484 </span>            :         DRM_DEBUG_DRIVER(&quot;firmware file size %zu (minimum %zu, maximum %zu)\n&quot;,
<span class="lineNum">     485 </span>            :                 fw-&gt;size, minsize, maxsize);
<span class="lineNum">     486 </span>            : 
<span class="lineNum">     487 </span>            :         /* Check the size of the blob befoe examining buffer contents */
<span class="lineNum">     488 </span>            :         if (fw-&gt;size &lt; minsize || fw-&gt;size &gt; maxsize)
<span class="lineNum">     489 </span>            :                 goto fail;
<span class="lineNum">     490 </span>            : 
<span class="lineNum">     491 </span>            :         /*
<span class="lineNum">     492 </span>            :          * The GuC firmware image has the version number embedded at a well-known
<span class="lineNum">     493 </span>            :          * offset within the firmware blob; note that major / minor version are
<span class="lineNum">     494 </span>            :          * TWO bytes each (i.e. u16), although all pointers and offsets are defined
<span class="lineNum">     495 </span>            :          * in terms of bytes (u8).
<span class="lineNum">     496 </span>            :          */
<span class="lineNum">     497 </span>            :         css_header = fw-&gt;data + UOS_CSS_HEADER_OFFSET;
<span class="lineNum">     498 </span>            :         guc_fw-&gt;guc_fw_major_found = *(u16 *)(css_header + UOS_VER_MAJOR_OFFSET);
<span class="lineNum">     499 </span>            :         guc_fw-&gt;guc_fw_minor_found = *(u16 *)(css_header + UOS_VER_MINOR_OFFSET);
<span class="lineNum">     500 </span>            : 
<span class="lineNum">     501 </span>            :         if (guc_fw-&gt;guc_fw_major_found != guc_fw-&gt;guc_fw_major_wanted ||
<span class="lineNum">     502 </span>            :             guc_fw-&gt;guc_fw_minor_found &lt; guc_fw-&gt;guc_fw_minor_wanted) {
<span class="lineNum">     503 </span>            :                 DRM_ERROR(&quot;GuC firmware version %d.%d, required %d.%d\n&quot;,
<span class="lineNum">     504 </span>            :                         guc_fw-&gt;guc_fw_major_found, guc_fw-&gt;guc_fw_minor_found,
<span class="lineNum">     505 </span>            :                         guc_fw-&gt;guc_fw_major_wanted, guc_fw-&gt;guc_fw_minor_wanted);
<span class="lineNum">     506 </span>            :                 err = -ENOEXEC;
<span class="lineNum">     507 </span>            :                 goto fail;
<span class="lineNum">     508 </span>            :         }
<span class="lineNum">     509 </span>            : 
<span class="lineNum">     510 </span>            :         DRM_DEBUG_DRIVER(&quot;firmware version %d.%d OK (minimum %d.%d)\n&quot;,
<span class="lineNum">     511 </span>            :                         guc_fw-&gt;guc_fw_major_found, guc_fw-&gt;guc_fw_minor_found,
<span class="lineNum">     512 </span>            :                         guc_fw-&gt;guc_fw_major_wanted, guc_fw-&gt;guc_fw_minor_wanted);
<span class="lineNum">     513 </span>            : 
<span class="lineNum">     514 </span>            :         mutex_lock(&amp;dev-&gt;struct_mutex);
<span class="lineNum">     515 </span>            :         obj = i915_gem_object_create_from_data(dev, fw-&gt;data, fw-&gt;size);
<span class="lineNum">     516 </span>            :         mutex_unlock(&amp;dev-&gt;struct_mutex);
<span class="lineNum">     517 </span>            :         if (IS_ERR_OR_NULL(obj)) {
<span class="lineNum">     518 </span>            :                 err = obj ? PTR_ERR(obj) : -ENOMEM;
<span class="lineNum">     519 </span>            :                 goto fail;
<span class="lineNum">     520 </span>            :         }
<span class="lineNum">     521 </span>            : 
<span class="lineNum">     522 </span>            :         guc_fw-&gt;guc_fw_obj = obj;
<span class="lineNum">     523 </span>            :         guc_fw-&gt;guc_fw_size = fw-&gt;size;
<span class="lineNum">     524 </span>            : 
<span class="lineNum">     525 </span>            :         DRM_DEBUG_DRIVER(&quot;GuC fw fetch status SUCCESS, obj %p\n&quot;,
<span class="lineNum">     526 </span>            :                         guc_fw-&gt;guc_fw_obj);
<span class="lineNum">     527 </span>            : 
<span class="lineNum">     528 </span>            :         release_firmware(fw);
<span class="lineNum">     529 </span>            :         guc_fw-&gt;guc_fw_fetch_status = GUC_FIRMWARE_SUCCESS;
<span class="lineNum">     530 </span>            :         return;
<span class="lineNum">     531 </span>            : 
<span class="lineNum">     532 </span>            : fail:
<span class="lineNum">     533 </span>            :         DRM_DEBUG_DRIVER(&quot;GuC fw fetch status FAIL; err %d, fw %p, obj %p\n&quot;,
<span class="lineNum">     534 </span>            :                 err, fw, guc_fw-&gt;guc_fw_obj);
<span class="lineNum">     535 </span>            :         DRM_ERROR(&quot;Failed to fetch GuC firmware from %s (error %d)\n&quot;,
<span class="lineNum">     536 </span>            :                   guc_fw-&gt;guc_fw_path, err);
<span class="lineNum">     537 </span>            : 
<span class="lineNum">     538 </span>            :         obj = guc_fw-&gt;guc_fw_obj;
<span class="lineNum">     539 </span>            :         if (obj)
<span class="lineNum">     540 </span>            :                 drm_gem_object_unreference(&amp;obj-&gt;base);
<span class="lineNum">     541 </span>            :         guc_fw-&gt;guc_fw_obj = NULL;
<span class="lineNum">     542 </span>            : 
<span class="lineNum">     543 </span>            :         release_firmware(fw);           /* OK even if fw is NULL */
<span class="lineNum">     544 </span>            :         guc_fw-&gt;guc_fw_fetch_status = GUC_FIRMWARE_FAIL;
<span class="lineNum">     545 </span>            : }
<span class="lineNum">     546 </span>            : 
<span class="lineNum">     547 </span>            : /**
<span class="lineNum">     548 </span>            :  * intel_guc_ucode_init() - define parameters and fetch firmware
<span class="lineNum">     549 </span>            :  * @dev:        drm device
<span class="lineNum">     550 </span>            :  *
<span class="lineNum">     551 </span>            :  * Called early during driver load, but after GEM is initialised.
<span class="lineNum">     552 </span>            :  *
<span class="lineNum">     553 </span>            :  * The firmware will be transferred to the GuC's memory later,
<span class="lineNum">     554 </span>            :  * when intel_guc_ucode_load() is called.
<span class="lineNum">     555 </span>            :  */
<span class="lineNum">     556 </span>            : void intel_guc_ucode_init(struct drm_device *dev)
<span class="lineNum">     557 </span>            : {
<span class="lineNum">     558 </span>            :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;
<span class="lineNum">     559 </span>            :         struct intel_guc_fw *guc_fw = &amp;dev_priv-&gt;guc.guc_fw;
<span class="lineNum">     560 </span>            :         const char *fw_path;
<span class="lineNum">     561 </span>            : 
<span class="lineNum">     562 </span>            :         if (!HAS_GUC_SCHED(dev))
<span class="lineNum">     563 </span>            :                 i915.enable_guc_submission = false;
<span class="lineNum">     564 </span>            : 
<span class="lineNum">     565 </span>            :         if (!HAS_GUC_UCODE(dev)) {
<span class="lineNum">     566 </span>            :                 fw_path = NULL;
<span class="lineNum">     567 </span>            :         } else if (IS_SKYLAKE(dev)) {
<span class="lineNum">     568 </span>            :                 fw_path = I915_SKL_GUC_UCODE;
<span class="lineNum">     569 </span>            :                 guc_fw-&gt;guc_fw_major_wanted = 4;
<span class="lineNum">     570 </span>            :                 guc_fw-&gt;guc_fw_minor_wanted = 3;
<span class="lineNum">     571 </span>            :         } else if (IS_KABYLAKE(dev)) {
<span class="lineNum">     572 </span>            :                 fw_path = I915_KBL_GUC_UCODE;
<span class="lineNum">     573 </span>            :                 guc_fw-&gt;guc_fw_major_wanted = 9;
<span class="lineNum">     574 </span>            :                 guc_fw-&gt;guc_fw_minor_wanted = 14;
<span class="lineNum">     575 </span>            :         } else {
<span class="lineNum">     576 </span>            :                 i915.enable_guc_submission = false;
<span class="lineNum">     577 </span>            :                 fw_path = &quot;&quot;; /* unknown device */
<span class="lineNum">     578 </span>            :         }
<span class="lineNum">     579 </span>            : 
<span class="lineNum">     580 </span>            :         guc_fw-&gt;guc_dev = dev;
<span class="lineNum">     581 </span>            :         guc_fw-&gt;guc_fw_path = fw_path;
<span class="lineNum">     582 </span>            :         guc_fw-&gt;guc_fw_fetch_status = GUC_FIRMWARE_NONE;
<span class="lineNum">     583 </span>            :         guc_fw-&gt;guc_fw_load_status = GUC_FIRMWARE_NONE;
<span class="lineNum">     584 </span>            : 
<span class="lineNum">     585 </span>            :         if (fw_path == NULL)
<span class="lineNum">     586 </span>            :                 return;
<span class="lineNum">     587 </span>            : 
<span class="lineNum">     588 </span>            :         if (*fw_path == '\0') {
<span class="lineNum">     589 </span>            :                 DRM_ERROR(&quot;No GuC firmware known for this platform\n&quot;);
<span class="lineNum">     590 </span>            :                 guc_fw-&gt;guc_fw_fetch_status = GUC_FIRMWARE_FAIL;
<span class="lineNum">     591 </span>            :                 return;
<span class="lineNum">     592 </span>            :         }
<span class="lineNum">     593 </span>            : 
<span class="lineNum">     594 </span>            :         guc_fw-&gt;guc_fw_fetch_status = GUC_FIRMWARE_PENDING;
<span class="lineNum">     595 </span>            :         DRM_DEBUG_DRIVER(&quot;GuC firmware pending, path %s\n&quot;, fw_path);
<span class="lineNum">     596 </span>            :         guc_fw_fetch(dev, guc_fw);
<span class="lineNum">     597 </span>            :         /* status must now be FAIL or SUCCESS */
<span class="lineNum">     598 </span>            : }
<span class="lineNum">     599 </span>            : 
<span class="lineNum">     600 </span>            : /**
<span class="lineNum">     601 </span>            :  * intel_guc_ucode_fini() - clean up all allocated resources
<span class="lineNum">     602 </span>            :  * @dev:        drm device
<span class="lineNum">     603 </span>            :  */
<span class="lineNum">     604 </span>            : void intel_guc_ucode_fini(struct drm_device *dev)
<span class="lineNum">     605 </span>            : {
<span class="lineNum">     606 </span>            :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;
<span class="lineNum">     607 </span>            :         struct intel_guc_fw *guc_fw = &amp;dev_priv-&gt;guc.guc_fw;
<span class="lineNum">     608 </span>            : 
<span class="lineNum">     609 </span>            :         direct_interrupts_to_host(dev_priv);
<span class="lineNum">     610 </span>            :         i915_guc_submission_fini(dev);
<span class="lineNum">     611 </span>            : 
<span class="lineNum">     612 </span>            :         mutex_lock(&amp;dev-&gt;struct_mutex);
<span class="lineNum">     613 </span>            :         if (guc_fw-&gt;guc_fw_obj)
<span class="lineNum">     614 </span>            :                 drm_gem_object_unreference(&amp;guc_fw-&gt;guc_fw_obj-&gt;base);
<span class="lineNum">     615 </span>            :         guc_fw-&gt;guc_fw_obj = NULL;
<span class="lineNum">     616 </span>            :         mutex_unlock(&amp;dev-&gt;struct_mutex);
<span class="lineNum">     617 </span>            : 
<span class="lineNum">     618 </span>            :         guc_fw-&gt;guc_fw_fetch_status = GUC_FIRMWARE_NONE;
<span class="lineNum">     619 </span>            : }
<span class="lineNum">     620 </span>            : 
<span class="lineNum">     621 </span>            : #else
<a name="622"><span class="lineNum">     622 </span>            : </a>
<span class="lineNum">     623 </span>            : int
<span class="lineNum">     624 </span><span class="lineNoCov">          0 : intel_guc_ucode_load(struct drm_device *dev)</span>
<span class="lineNum">     625 </span>            : {
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :         return -ENOEXEC;</span>
<span class="lineNum">     627 </span>            : }
<a name="628"><span class="lineNum">     628 </span>            : </a>
<span class="lineNum">     629 </span>            : void
<span class="lineNum">     630 </span><span class="lineNoCov">          0 : intel_guc_ucode_init(struct drm_device *dev)</span>
<span class="lineNum">     631 </span>            : {
<span class="lineNum">     632 </span><span class="lineNoCov">          0 : }</span>
<a name="633"><span class="lineNum">     633 </span>            : </a>
<span class="lineNum">     634 </span>            : void
<span class="lineNum">     635 </span><span class="lineNoCov">          0 : intel_guc_ucode_fini(struct drm_device *dev)</span>
<span class="lineNum">     636 </span>            : {
<span class="lineNum">     637 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     638 </span>            : 
<span class="lineNum">     639 </span>            : #endif
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
