
# Program: Catapult Ultra Synthesis
# Version: 10.5c/896140
#    File: Nlview netlist

module new "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-2 -attr oid 1 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/core.wen}
load port {vec:rsci.oswt} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-3 -attr oid 2 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load port {vec:rsci.oswt#1} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-4 -attr oid 3 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load port {vec:rsci.biwt} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-5 -attr oid 4 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load port {vec:rsci.bdwt} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-6 -attr oid 5 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load port {vec:rsci.bcwt} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-7 -attr oid 6 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bcwt}
load port {vec:rsci.s_re.core.sct} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-8 -attr oid 7 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.s_re.core.sct}
load port {vec:rsci.biwt#1} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-9 -attr oid 8 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load port {vec:rsci.bdwt#2} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-10 -attr oid 9 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load port {vec:rsci.bcwt#1} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-11 -attr oid 10 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bcwt#1}
load port {vec:rsci.s_we.core.sct} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-12 -attr oid 11 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.s_we.core.sct}
load port {vec:rsci.s_rrdy} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-13 -attr oid 12 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.s_rrdy}
load port {vec:rsci.s_wrdy} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-14 -attr oid 13 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.s_wrdy}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-15 -attr oid 14 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-16 -attr oid 15 -attr vt d
load net {vec:rsci.oswt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-17 -attr oid 16 -attr vt d
load net {vec:rsci.oswt} -port {vec:rsci.oswt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-18 -attr oid 17 -attr vt d
load net {vec:rsci.oswt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-19 -attr oid 18 -attr vt d
load net {vec:rsci.oswt#1} -port {vec:rsci.oswt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-20 -attr oid 19 -attr vt d
load net {vec:rsci.biwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-21 -attr oid 20 -attr vt d
load net {vec:rsci.biwt} -port {vec:rsci.biwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-22 -attr oid 21 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load net {vec:rsci.bdwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-23 -attr oid 22 -attr vt d
load net {vec:rsci.bdwt} -port {vec:rsci.bdwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-24 -attr oid 23 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load net {vec:rsci.bcwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-25 -attr oid 24 -attr vt d
load net {vec:rsci.bcwt} -port {vec:rsci.bcwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-26 -attr oid 25 -attr vt d
load net {vec:rsci.s_re.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-27 -attr oid 26 -attr vt d
load net {vec:rsci.ogwt} -port {vec:rsci.s_re.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-28 -attr oid 27 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.s_re.core.sct}
load net {vec:rsci.biwt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-29 -attr oid 28 -attr vt d
load net {vec:rsci.biwt#1} -port {vec:rsci.biwt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-30 -attr oid 29 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-31 -attr oid 30 -attr vt d
load net {vec:rsci.bdwt#2} -port {vec:rsci.bdwt#2} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-32 -attr oid 31 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load net {vec:rsci.bcwt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-33 -attr oid 32 -attr vt d
load net {vec:rsci.bcwt#1} -port {vec:rsci.bcwt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-34 -attr oid 33 -attr vt d
load net {vec:rsci.s_we.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-35 -attr oid 34 -attr vt d
load net {vec:rsci.ogwt#1} -port {vec:rsci.s_we.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-36 -attr oid 35 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.s_we.core.sct}
load net {vec:rsci.s_rrdy} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-37 -attr oid 36 -attr vt d
load net {vec:rsci.s_rrdy} -port {vec:rsci.s_rrdy} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-38 -attr oid 37 -attr vt d
load net {vec:rsci.s_wrdy} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-39 -attr oid 38 -attr vt d
load net {vec:rsci.s_wrdy} -port {vec:rsci.s_wrdy} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-40 -attr oid 39 -attr vt d
load inst "COMP_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-41 -attr oid 40 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/COMP_LOOP:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {vec:rsci.oswt} -pin  "COMP_LOOP:and" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load net {core.wen} -pin  "COMP_LOOP:and" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/core.wen}
load net {vec:rsci.bdwt} -pin  "COMP_LOOP:and" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load inst "COMP_LOOP:and#1" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-42 -attr oid 41 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/COMP_LOOP:and#1} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {vec:rsci.ogwt} -pin  "COMP_LOOP:and#1" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.ogwt}
load net {vec:rsci.s_rrdy} -pin  "COMP_LOOP:and#1" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.s_rrdy}
load net {vec:rsci.biwt} -pin  "COMP_LOOP:and#1" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load inst "COMP_LOOP:not#1" "not(1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-43 -attr oid 42 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/COMP_LOOP:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {vec:rsci.bcwt} -pin  "COMP_LOOP:not#1" {A(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bcwt}
load net {COMP_LOOP:not#1.itm} -pin  "COMP_LOOP:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/COMP_LOOP:not#1.itm}
load inst "COMP_LOOP:and#3" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-44 -attr oid 43 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/COMP_LOOP:and#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {vec:rsci.oswt} -pin  "COMP_LOOP:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load net {COMP_LOOP:not#1.itm} -pin  "COMP_LOOP:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/COMP_LOOP:not#1.itm}
load net {vec:rsci.ogwt} -pin  "COMP_LOOP:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.ogwt}
load inst "COMP_LOOP:and#5" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-45 -attr oid 44 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/COMP_LOOP:and#5} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {vec:rsci.oswt#1} -pin  "COMP_LOOP:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load net {core.wen} -pin  "COMP_LOOP:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/core.wen}
load net {vec:rsci.bdwt#2} -pin  "COMP_LOOP:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load inst "COMP_LOOP:and#6" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-46 -attr oid 45 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/COMP_LOOP:and#6} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {vec:rsci.ogwt#1} -pin  "COMP_LOOP:and#6" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.ogwt#1}
load net {vec:rsci.s_wrdy} -pin  "COMP_LOOP:and#6" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.s_wrdy}
load net {vec:rsci.biwt#1} -pin  "COMP_LOOP:and#6" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load inst "COMP_LOOP:not#4" "not(1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-47 -attr oid 46 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/COMP_LOOP:not#4} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {vec:rsci.bcwt#1} -pin  "COMP_LOOP:not#4" {A(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bcwt#1}
load net {COMP_LOOP:not#4.itm} -pin  "COMP_LOOP:not#4" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/COMP_LOOP:not#4.itm}
load inst "COMP_LOOP:and#8" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-48 -attr oid 47 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/COMP_LOOP:and#8} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {vec:rsci.oswt#1} -pin  "COMP_LOOP:and#8" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load net {COMP_LOOP:not#4.itm} -pin  "COMP_LOOP:and#8" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/COMP_LOOP:not#4.itm}
load net {vec:rsci.ogwt#1} -pin  "COMP_LOOP:and#8" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.ogwt#1}
### END MODULE 

module new "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-49 -attr oid 48 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-50 -attr oid 49 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/rst}
load port {vec:rsci.oswt} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-51 -attr oid 50 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.oswt}
load port {vec:rsci.wen_comp} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-52 -attr oid 51 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.wen_comp}
load port {vec:rsci.oswt#1} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-53 -attr oid 52 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.oswt#1}
load port {vec:rsci.wen_comp#1} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-54 -attr oid 53 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.wen_comp#1}
load portBus vec:rsci.s_raddr.core(9:0) input 10 {vec:rsci.s_raddr.core(9)} {vec:rsci.s_raddr.core(8)} {vec:rsci.s_raddr.core(7)} {vec:rsci.s_raddr.core(6)} {vec:rsci.s_raddr.core(5)} {vec:rsci.s_raddr.core(4)} {vec:rsci.s_raddr.core(3)} {vec:rsci.s_raddr.core(2)} {vec:rsci.s_raddr.core(1)} {vec:rsci.s_raddr.core(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-55 -attr oid 54 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load portBus vec:rsci.s_waddr.core(9:0) input 10 {vec:rsci.s_waddr.core(9)} {vec:rsci.s_waddr.core(8)} {vec:rsci.s_waddr.core(7)} {vec:rsci.s_waddr.core(6)} {vec:rsci.s_waddr.core(5)} {vec:rsci.s_waddr.core(4)} {vec:rsci.s_waddr.core(3)} {vec:rsci.s_waddr.core(2)} {vec:rsci.s_waddr.core(1)} {vec:rsci.s_waddr.core(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-56 -attr oid 55 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr.core}
load portBus vec:rsci.s_din.mxwt(63:0) output 64 {vec:rsci.s_din.mxwt(63)} {vec:rsci.s_din.mxwt(62)} {vec:rsci.s_din.mxwt(61)} {vec:rsci.s_din.mxwt(60)} {vec:rsci.s_din.mxwt(59)} {vec:rsci.s_din.mxwt(58)} {vec:rsci.s_din.mxwt(57)} {vec:rsci.s_din.mxwt(56)} {vec:rsci.s_din.mxwt(55)} {vec:rsci.s_din.mxwt(54)} {vec:rsci.s_din.mxwt(53)} {vec:rsci.s_din.mxwt(52)} {vec:rsci.s_din.mxwt(51)} {vec:rsci.s_din.mxwt(50)} {vec:rsci.s_din.mxwt(49)} {vec:rsci.s_din.mxwt(48)} {vec:rsci.s_din.mxwt(47)} {vec:rsci.s_din.mxwt(46)} {vec:rsci.s_din.mxwt(45)} {vec:rsci.s_din.mxwt(44)} {vec:rsci.s_din.mxwt(43)} {vec:rsci.s_din.mxwt(42)} {vec:rsci.s_din.mxwt(41)} {vec:rsci.s_din.mxwt(40)} {vec:rsci.s_din.mxwt(39)} {vec:rsci.s_din.mxwt(38)} {vec:rsci.s_din.mxwt(37)} {vec:rsci.s_din.mxwt(36)} {vec:rsci.s_din.mxwt(35)} {vec:rsci.s_din.mxwt(34)} {vec:rsci.s_din.mxwt(33)} {vec:rsci.s_din.mxwt(32)} {vec:rsci.s_din.mxwt(31)} {vec:rsci.s_din.mxwt(30)} {vec:rsci.s_din.mxwt(29)} {vec:rsci.s_din.mxwt(28)} {vec:rsci.s_din.mxwt(27)} {vec:rsci.s_din.mxwt(26)} {vec:rsci.s_din.mxwt(25)} {vec:rsci.s_din.mxwt(24)} {vec:rsci.s_din.mxwt(23)} {vec:rsci.s_din.mxwt(22)} {vec:rsci.s_din.mxwt(21)} {vec:rsci.s_din.mxwt(20)} {vec:rsci.s_din.mxwt(19)} {vec:rsci.s_din.mxwt(18)} {vec:rsci.s_din.mxwt(17)} {vec:rsci.s_din.mxwt(16)} {vec:rsci.s_din.mxwt(15)} {vec:rsci.s_din.mxwt(14)} {vec:rsci.s_din.mxwt(13)} {vec:rsci.s_din.mxwt(12)} {vec:rsci.s_din.mxwt(11)} {vec:rsci.s_din.mxwt(10)} {vec:rsci.s_din.mxwt(9)} {vec:rsci.s_din.mxwt(8)} {vec:rsci.s_din.mxwt(7)} {vec:rsci.s_din.mxwt(6)} {vec:rsci.s_din.mxwt(5)} {vec:rsci.s_din.mxwt(4)} {vec:rsci.s_din.mxwt(3)} {vec:rsci.s_din.mxwt(2)} {vec:rsci.s_din.mxwt(1)} {vec:rsci.s_din.mxwt(0)} -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-57 -attr oid 56 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load portBus vec:rsci.s_dout.core(63:0) input 64 {vec:rsci.s_dout.core(63)} {vec:rsci.s_dout.core(62)} {vec:rsci.s_dout.core(61)} {vec:rsci.s_dout.core(60)} {vec:rsci.s_dout.core(59)} {vec:rsci.s_dout.core(58)} {vec:rsci.s_dout.core(57)} {vec:rsci.s_dout.core(56)} {vec:rsci.s_dout.core(55)} {vec:rsci.s_dout.core(54)} {vec:rsci.s_dout.core(53)} {vec:rsci.s_dout.core(52)} {vec:rsci.s_dout.core(51)} {vec:rsci.s_dout.core(50)} {vec:rsci.s_dout.core(49)} {vec:rsci.s_dout.core(48)} {vec:rsci.s_dout.core(47)} {vec:rsci.s_dout.core(46)} {vec:rsci.s_dout.core(45)} {vec:rsci.s_dout.core(44)} {vec:rsci.s_dout.core(43)} {vec:rsci.s_dout.core(42)} {vec:rsci.s_dout.core(41)} {vec:rsci.s_dout.core(40)} {vec:rsci.s_dout.core(39)} {vec:rsci.s_dout.core(38)} {vec:rsci.s_dout.core(37)} {vec:rsci.s_dout.core(36)} {vec:rsci.s_dout.core(35)} {vec:rsci.s_dout.core(34)} {vec:rsci.s_dout.core(33)} {vec:rsci.s_dout.core(32)} {vec:rsci.s_dout.core(31)} {vec:rsci.s_dout.core(30)} {vec:rsci.s_dout.core(29)} {vec:rsci.s_dout.core(28)} {vec:rsci.s_dout.core(27)} {vec:rsci.s_dout.core(26)} {vec:rsci.s_dout.core(25)} {vec:rsci.s_dout.core(24)} {vec:rsci.s_dout.core(23)} {vec:rsci.s_dout.core(22)} {vec:rsci.s_dout.core(21)} {vec:rsci.s_dout.core(20)} {vec:rsci.s_dout.core(19)} {vec:rsci.s_dout.core(18)} {vec:rsci.s_dout.core(17)} {vec:rsci.s_dout.core(16)} {vec:rsci.s_dout.core(15)} {vec:rsci.s_dout.core(14)} {vec:rsci.s_dout.core(13)} {vec:rsci.s_dout.core(12)} {vec:rsci.s_dout.core(11)} {vec:rsci.s_dout.core(10)} {vec:rsci.s_dout.core(9)} {vec:rsci.s_dout.core(8)} {vec:rsci.s_dout.core(7)} {vec:rsci.s_dout.core(6)} {vec:rsci.s_dout.core(5)} {vec:rsci.s_dout.core(4)} {vec:rsci.s_dout.core(3)} {vec:rsci.s_dout.core(2)} {vec:rsci.s_dout.core(1)} {vec:rsci.s_dout.core(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-58 -attr oid 57 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load port {vec:rsci.biwt} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-59 -attr oid 58 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.biwt}
load port {vec:rsci.bdwt} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-60 -attr oid 59 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bdwt}
load port {vec:rsci.bcwt} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-61 -attr oid 60 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load port {vec:rsci.biwt#1} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-62 -attr oid 61 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load port {vec:rsci.bdwt#2} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-63 -attr oid 62 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bdwt#2}
load port {vec:rsci.bcwt#1} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-64 -attr oid 63 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load portBus vec:rsci.s_raddr(9:0) output 10 {vec:rsci.s_raddr(9)} {vec:rsci.s_raddr(8)} {vec:rsci.s_raddr(7)} {vec:rsci.s_raddr(6)} {vec:rsci.s_raddr(5)} {vec:rsci.s_raddr(4)} {vec:rsci.s_raddr(3)} {vec:rsci.s_raddr(2)} {vec:rsci.s_raddr(1)} {vec:rsci.s_raddr(0)} -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-65 -attr oid 64 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load port {vec:rsci.s_raddr.core.sct} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-66 -attr oid 65 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core.sct}
load portBus vec:rsci.s_waddr(9:0) output 10 {vec:rsci.s_waddr(9)} {vec:rsci.s_waddr(8)} {vec:rsci.s_waddr(7)} {vec:rsci.s_waddr(6)} {vec:rsci.s_waddr(5)} {vec:rsci.s_waddr(4)} {vec:rsci.s_waddr(3)} {vec:rsci.s_waddr(2)} {vec:rsci.s_waddr(1)} {vec:rsci.s_waddr(0)} -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-67 -attr oid 66 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr}
load port {vec:rsci.s_waddr.core.sct} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-68 -attr oid 67 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr.core.sct}
load portBus vec:rsci.s_din(63:0) input 64 {vec:rsci.s_din(63)} {vec:rsci.s_din(62)} {vec:rsci.s_din(61)} {vec:rsci.s_din(60)} {vec:rsci.s_din(59)} {vec:rsci.s_din(58)} {vec:rsci.s_din(57)} {vec:rsci.s_din(56)} {vec:rsci.s_din(55)} {vec:rsci.s_din(54)} {vec:rsci.s_din(53)} {vec:rsci.s_din(52)} {vec:rsci.s_din(51)} {vec:rsci.s_din(50)} {vec:rsci.s_din(49)} {vec:rsci.s_din(48)} {vec:rsci.s_din(47)} {vec:rsci.s_din(46)} {vec:rsci.s_din(45)} {vec:rsci.s_din(44)} {vec:rsci.s_din(43)} {vec:rsci.s_din(42)} {vec:rsci.s_din(41)} {vec:rsci.s_din(40)} {vec:rsci.s_din(39)} {vec:rsci.s_din(38)} {vec:rsci.s_din(37)} {vec:rsci.s_din(36)} {vec:rsci.s_din(35)} {vec:rsci.s_din(34)} {vec:rsci.s_din(33)} {vec:rsci.s_din(32)} {vec:rsci.s_din(31)} {vec:rsci.s_din(30)} {vec:rsci.s_din(29)} {vec:rsci.s_din(28)} {vec:rsci.s_din(27)} {vec:rsci.s_din(26)} {vec:rsci.s_din(25)} {vec:rsci.s_din(24)} {vec:rsci.s_din(23)} {vec:rsci.s_din(22)} {vec:rsci.s_din(21)} {vec:rsci.s_din(20)} {vec:rsci.s_din(19)} {vec:rsci.s_din(18)} {vec:rsci.s_din(17)} {vec:rsci.s_din(16)} {vec:rsci.s_din(15)} {vec:rsci.s_din(14)} {vec:rsci.s_din(13)} {vec:rsci.s_din(12)} {vec:rsci.s_din(11)} {vec:rsci.s_din(10)} {vec:rsci.s_din(9)} {vec:rsci.s_din(8)} {vec:rsci.s_din(7)} {vec:rsci.s_din(6)} {vec:rsci.s_din(5)} {vec:rsci.s_din(4)} {vec:rsci.s_din(3)} {vec:rsci.s_din(2)} {vec:rsci.s_din(1)} {vec:rsci.s_din(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-69 -attr oid 68 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load portBus vec:rsci.s_dout(63:0) output 64 {vec:rsci.s_dout(63)} {vec:rsci.s_dout(62)} {vec:rsci.s_dout(61)} {vec:rsci.s_dout(60)} {vec:rsci.s_dout(59)} {vec:rsci.s_dout(58)} {vec:rsci.s_dout(57)} {vec:rsci.s_dout(56)} {vec:rsci.s_dout(55)} {vec:rsci.s_dout(54)} {vec:rsci.s_dout(53)} {vec:rsci.s_dout(52)} {vec:rsci.s_dout(51)} {vec:rsci.s_dout(50)} {vec:rsci.s_dout(49)} {vec:rsci.s_dout(48)} {vec:rsci.s_dout(47)} {vec:rsci.s_dout(46)} {vec:rsci.s_dout(45)} {vec:rsci.s_dout(44)} {vec:rsci.s_dout(43)} {vec:rsci.s_dout(42)} {vec:rsci.s_dout(41)} {vec:rsci.s_dout(40)} {vec:rsci.s_dout(39)} {vec:rsci.s_dout(38)} {vec:rsci.s_dout(37)} {vec:rsci.s_dout(36)} {vec:rsci.s_dout(35)} {vec:rsci.s_dout(34)} {vec:rsci.s_dout(33)} {vec:rsci.s_dout(32)} {vec:rsci.s_dout(31)} {vec:rsci.s_dout(30)} {vec:rsci.s_dout(29)} {vec:rsci.s_dout(28)} {vec:rsci.s_dout(27)} {vec:rsci.s_dout(26)} {vec:rsci.s_dout(25)} {vec:rsci.s_dout(24)} {vec:rsci.s_dout(23)} {vec:rsci.s_dout(22)} {vec:rsci.s_dout(21)} {vec:rsci.s_dout(20)} {vec:rsci.s_dout(19)} {vec:rsci.s_dout(18)} {vec:rsci.s_dout(17)} {vec:rsci.s_dout(16)} {vec:rsci.s_dout(15)} {vec:rsci.s_dout(14)} {vec:rsci.s_dout(13)} {vec:rsci.s_dout(12)} {vec:rsci.s_dout(11)} {vec:rsci.s_dout(10)} {vec:rsci.s_dout(9)} {vec:rsci.s_dout(8)} {vec:rsci.s_dout(7)} {vec:rsci.s_dout(6)} {vec:rsci.s_dout(5)} {vec:rsci.s_dout(4)} {vec:rsci.s_dout(3)} {vec:rsci.s_dout(2)} {vec:rsci.s_dout(1)} {vec:rsci.s_dout(0)} -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-70 -attr oid 69 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,10)" "INTERFACE" AND boxcolor 0 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(64,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(63:0) input 64 {D(63)} {D(62)} {D(61)} {D(60)} {D(59)} {D(58)} {D(57)} {D(56)} {D(55)} {D(54)} {D(53)} {D(52)} {D(51)} {D(50)} {D(49)} {D(48)} {D(47)} {D(46)} {D(45)} {D(44)} {D(43)} {D(42)} {D(41)} {D(40)} {D(39)} {D(38)} {D(37)} {D(36)} {D(35)} {D(34)} {D(33)} {D(32)} {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(63:0) output 64 {Z(63)} {Z(62)} {Z(61)} {Z(60)} {Z(59)} {Z(58)} {Z(57)} {Z(56)} {Z(55)} {Z(54)} {Z(53)} {Z(52)} {Z(51)} {Z(50)} {Z(49)} {Z(48)} {Z(47)} {Z(46)} {Z(45)} {Z(44)} {Z(43)} {Z(42)} {Z(41)} {Z(40)} {Z(39)} {Z(38)} {Z(37)} {Z(36)} {Z(35)} {Z(34)} {Z(33)} {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,64)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(63:0) input 64 {A0(63)} {A0(62)} {A0(61)} {A0(60)} {A0(59)} {A0(58)} {A0(57)} {A0(56)} {A0(55)} {A0(54)} {A0(53)} {A0(52)} {A0(51)} {A0(50)} {A0(49)} {A0(48)} {A0(47)} {A0(46)} {A0(45)} {A0(44)} {A0(43)} {A0(42)} {A0(41)} {A0(40)} {A0(39)} {A0(38)} {A0(37)} {A0(36)} {A0(35)} {A0(34)} {A0(33)} {A0(32)} {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(63:0) input 64 {A1(63)} {A1(62)} {A1(61)} {A1(60)} {A1(59)} {A1(58)} {A1(57)} {A1(56)} {A1(55)} {A1(54)} {A1(53)} {A1(52)} {A1(51)} {A1(50)} {A1(49)} {A1(48)} {A1(47)} {A1(46)} {A1(45)} {A1(44)} {A1(43)} {A1(42)} {A1(41)} {A1(40)} {A1(39)} {A1(38)} {A1(37)} {A1(36)} {A1(35)} {A1(34)} {A1(33)} {A1(32)} {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(63:0) output 64 {Z(63)} {Z(62)} {Z(61)} {Z(60)} {Z(59)} {Z(58)} {Z(57)} {Z(56)} {Z(55)} {Z(54)} {Z(53)} {Z(52)} {Z(51)} {Z(50)} {Z(49)} {Z(48)} {Z(47)} {Z(46)} {Z(45)} {Z(44)} {Z(43)} {Z(42)} {Z(41)} {Z(40)} {Z(39)} {Z(38)} {Z(37)} {Z(36)} {Z(35)} {Z(34)} {Z(33)} {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,64)" "INTERFACE" AND boxcolor 0 \
     portBus A0(63:0) input 64 {A0(63)} {A0(62)} {A0(61)} {A0(60)} {A0(59)} {A0(58)} {A0(57)} {A0(56)} {A0(55)} {A0(54)} {A0(53)} {A0(52)} {A0(51)} {A0(50)} {A0(49)} {A0(48)} {A0(47)} {A0(46)} {A0(45)} {A0(44)} {A0(43)} {A0(42)} {A0(41)} {A0(40)} {A0(39)} {A0(38)} {A0(37)} {A0(36)} {A0(35)} {A0(34)} {A0(33)} {A0(32)} {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(63:0) input 64 {A1(63)} {A1(62)} {A1(61)} {A1(60)} {A1(59)} {A1(58)} {A1(57)} {A1(56)} {A1(55)} {A1(54)} {A1(53)} {A1(52)} {A1(51)} {A1(50)} {A1(49)} {A1(48)} {A1(47)} {A1(46)} {A1(45)} {A1(44)} {A1(43)} {A1(42)} {A1(41)} {A1(40)} {A1(39)} {A1(38)} {A1(37)} {A1(36)} {A1(35)} {A1(34)} {A1(33)} {A1(32)} {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(63:0) output 64 {Z(63)} {Z(62)} {Z(61)} {Z(60)} {Z(59)} {Z(58)} {Z(57)} {Z(56)} {Z(55)} {Z(54)} {Z(53)} {Z(52)} {Z(51)} {Z(50)} {Z(49)} {Z(48)} {Z(47)} {Z(46)} {Z(45)} {Z(44)} {Z(43)} {Z(42)} {Z(41)} {Z(40)} {Z(39)} {Z(38)} {Z(37)} {Z(36)} {Z(35)} {Z(34)} {Z(33)} {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {vec:rsci.s_din.bfwt(0)} -attr vt d
load net {vec:rsci.s_din.bfwt(1)} -attr vt d
load net {vec:rsci.s_din.bfwt(2)} -attr vt d
load net {vec:rsci.s_din.bfwt(3)} -attr vt d
load net {vec:rsci.s_din.bfwt(4)} -attr vt d
load net {vec:rsci.s_din.bfwt(5)} -attr vt d
load net {vec:rsci.s_din.bfwt(6)} -attr vt d
load net {vec:rsci.s_din.bfwt(7)} -attr vt d
load net {vec:rsci.s_din.bfwt(8)} -attr vt d
load net {vec:rsci.s_din.bfwt(9)} -attr vt d
load net {vec:rsci.s_din.bfwt(10)} -attr vt d
load net {vec:rsci.s_din.bfwt(11)} -attr vt d
load net {vec:rsci.s_din.bfwt(12)} -attr vt d
load net {vec:rsci.s_din.bfwt(13)} -attr vt d
load net {vec:rsci.s_din.bfwt(14)} -attr vt d
load net {vec:rsci.s_din.bfwt(15)} -attr vt d
load net {vec:rsci.s_din.bfwt(16)} -attr vt d
load net {vec:rsci.s_din.bfwt(17)} -attr vt d
load net {vec:rsci.s_din.bfwt(18)} -attr vt d
load net {vec:rsci.s_din.bfwt(19)} -attr vt d
load net {vec:rsci.s_din.bfwt(20)} -attr vt d
load net {vec:rsci.s_din.bfwt(21)} -attr vt d
load net {vec:rsci.s_din.bfwt(22)} -attr vt d
load net {vec:rsci.s_din.bfwt(23)} -attr vt d
load net {vec:rsci.s_din.bfwt(24)} -attr vt d
load net {vec:rsci.s_din.bfwt(25)} -attr vt d
load net {vec:rsci.s_din.bfwt(26)} -attr vt d
load net {vec:rsci.s_din.bfwt(27)} -attr vt d
load net {vec:rsci.s_din.bfwt(28)} -attr vt d
load net {vec:rsci.s_din.bfwt(29)} -attr vt d
load net {vec:rsci.s_din.bfwt(30)} -attr vt d
load net {vec:rsci.s_din.bfwt(31)} -attr vt d
load net {vec:rsci.s_din.bfwt(32)} -attr vt d
load net {vec:rsci.s_din.bfwt(33)} -attr vt d
load net {vec:rsci.s_din.bfwt(34)} -attr vt d
load net {vec:rsci.s_din.bfwt(35)} -attr vt d
load net {vec:rsci.s_din.bfwt(36)} -attr vt d
load net {vec:rsci.s_din.bfwt(37)} -attr vt d
load net {vec:rsci.s_din.bfwt(38)} -attr vt d
load net {vec:rsci.s_din.bfwt(39)} -attr vt d
load net {vec:rsci.s_din.bfwt(40)} -attr vt d
load net {vec:rsci.s_din.bfwt(41)} -attr vt d
load net {vec:rsci.s_din.bfwt(42)} -attr vt d
load net {vec:rsci.s_din.bfwt(43)} -attr vt d
load net {vec:rsci.s_din.bfwt(44)} -attr vt d
load net {vec:rsci.s_din.bfwt(45)} -attr vt d
load net {vec:rsci.s_din.bfwt(46)} -attr vt d
load net {vec:rsci.s_din.bfwt(47)} -attr vt d
load net {vec:rsci.s_din.bfwt(48)} -attr vt d
load net {vec:rsci.s_din.bfwt(49)} -attr vt d
load net {vec:rsci.s_din.bfwt(50)} -attr vt d
load net {vec:rsci.s_din.bfwt(51)} -attr vt d
load net {vec:rsci.s_din.bfwt(52)} -attr vt d
load net {vec:rsci.s_din.bfwt(53)} -attr vt d
load net {vec:rsci.s_din.bfwt(54)} -attr vt d
load net {vec:rsci.s_din.bfwt(55)} -attr vt d
load net {vec:rsci.s_din.bfwt(56)} -attr vt d
load net {vec:rsci.s_din.bfwt(57)} -attr vt d
load net {vec:rsci.s_din.bfwt(58)} -attr vt d
load net {vec:rsci.s_din.bfwt(59)} -attr vt d
load net {vec:rsci.s_din.bfwt(60)} -attr vt d
load net {vec:rsci.s_din.bfwt(61)} -attr vt d
load net {vec:rsci.s_din.bfwt(62)} -attr vt d
load net {vec:rsci.s_din.bfwt(63)} -attr vt d
load netBundle {vec:rsci.s_din.bfwt} 64 {vec:rsci.s_din.bfwt(0)} {vec:rsci.s_din.bfwt(1)} {vec:rsci.s_din.bfwt(2)} {vec:rsci.s_din.bfwt(3)} {vec:rsci.s_din.bfwt(4)} {vec:rsci.s_din.bfwt(5)} {vec:rsci.s_din.bfwt(6)} {vec:rsci.s_din.bfwt(7)} {vec:rsci.s_din.bfwt(8)} {vec:rsci.s_din.bfwt(9)} {vec:rsci.s_din.bfwt(10)} {vec:rsci.s_din.bfwt(11)} {vec:rsci.s_din.bfwt(12)} {vec:rsci.s_din.bfwt(13)} {vec:rsci.s_din.bfwt(14)} {vec:rsci.s_din.bfwt(15)} {vec:rsci.s_din.bfwt(16)} {vec:rsci.s_din.bfwt(17)} {vec:rsci.s_din.bfwt(18)} {vec:rsci.s_din.bfwt(19)} {vec:rsci.s_din.bfwt(20)} {vec:rsci.s_din.bfwt(21)} {vec:rsci.s_din.bfwt(22)} {vec:rsci.s_din.bfwt(23)} {vec:rsci.s_din.bfwt(24)} {vec:rsci.s_din.bfwt(25)} {vec:rsci.s_din.bfwt(26)} {vec:rsci.s_din.bfwt(27)} {vec:rsci.s_din.bfwt(28)} {vec:rsci.s_din.bfwt(29)} {vec:rsci.s_din.bfwt(30)} {vec:rsci.s_din.bfwt(31)} {vec:rsci.s_din.bfwt(32)} {vec:rsci.s_din.bfwt(33)} {vec:rsci.s_din.bfwt(34)} {vec:rsci.s_din.bfwt(35)} {vec:rsci.s_din.bfwt(36)} {vec:rsci.s_din.bfwt(37)} {vec:rsci.s_din.bfwt(38)} {vec:rsci.s_din.bfwt(39)} {vec:rsci.s_din.bfwt(40)} {vec:rsci.s_din.bfwt(41)} {vec:rsci.s_din.bfwt(42)} {vec:rsci.s_din.bfwt(43)} {vec:rsci.s_din.bfwt(44)} {vec:rsci.s_din.bfwt(45)} {vec:rsci.s_din.bfwt(46)} {vec:rsci.s_din.bfwt(47)} {vec:rsci.s_din.bfwt(48)} {vec:rsci.s_din.bfwt(49)} {vec:rsci.s_din.bfwt(50)} {vec:rsci.s_din.bfwt(51)} {vec:rsci.s_din.bfwt(52)} {vec:rsci.s_din.bfwt(53)} {vec:rsci.s_din.bfwt(54)} {vec:rsci.s_din.bfwt(55)} {vec:rsci.s_din.bfwt(56)} {vec:rsci.s_din.bfwt(57)} {vec:rsci.s_din.bfwt(58)} {vec:rsci.s_din.bfwt(59)} {vec:rsci.s_din.bfwt(60)} {vec:rsci.s_din.bfwt(61)} {vec:rsci.s_din.bfwt(62)} {vec:rsci.s_din.bfwt(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-71 -attr oid 70 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {COMP_LOOP:exs.itm(0)} -attr vt d
load net {COMP_LOOP:exs.itm(1)} -attr vt d
load net {COMP_LOOP:exs.itm(2)} -attr vt d
load net {COMP_LOOP:exs.itm(3)} -attr vt d
load net {COMP_LOOP:exs.itm(4)} -attr vt d
load net {COMP_LOOP:exs.itm(5)} -attr vt d
load net {COMP_LOOP:exs.itm(6)} -attr vt d
load net {COMP_LOOP:exs.itm(7)} -attr vt d
load net {COMP_LOOP:exs.itm(8)} -attr vt d
load net {COMP_LOOP:exs.itm(9)} -attr vt d
load netBundle {COMP_LOOP:exs.itm} 10 {COMP_LOOP:exs.itm(0)} {COMP_LOOP:exs.itm(1)} {COMP_LOOP:exs.itm(2)} {COMP_LOOP:exs.itm(3)} {COMP_LOOP:exs.itm(4)} {COMP_LOOP:exs.itm(5)} {COMP_LOOP:exs.itm(6)} {COMP_LOOP:exs.itm(7)} {COMP_LOOP:exs.itm(8)} {COMP_LOOP:exs.itm(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-72 -attr oid 71 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs.itm}
load net {COMP_LOOP:exs#1.itm(0)} -attr vt d
load net {COMP_LOOP:exs#1.itm(1)} -attr vt d
load net {COMP_LOOP:exs#1.itm(2)} -attr vt d
load net {COMP_LOOP:exs#1.itm(3)} -attr vt d
load net {COMP_LOOP:exs#1.itm(4)} -attr vt d
load net {COMP_LOOP:exs#1.itm(5)} -attr vt d
load net {COMP_LOOP:exs#1.itm(6)} -attr vt d
load net {COMP_LOOP:exs#1.itm(7)} -attr vt d
load net {COMP_LOOP:exs#1.itm(8)} -attr vt d
load net {COMP_LOOP:exs#1.itm(9)} -attr vt d
load netBundle {COMP_LOOP:exs#1.itm} 10 {COMP_LOOP:exs#1.itm(0)} {COMP_LOOP:exs#1.itm(1)} {COMP_LOOP:exs#1.itm(2)} {COMP_LOOP:exs#1.itm(3)} {COMP_LOOP:exs#1.itm(4)} {COMP_LOOP:exs#1.itm(5)} {COMP_LOOP:exs#1.itm(6)} {COMP_LOOP:exs#1.itm(7)} {COMP_LOOP:exs#1.itm(8)} {COMP_LOOP:exs#1.itm(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-73 -attr oid 72 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#1.itm}
load net {COMP_LOOP:exs#2.itm(0)} -attr vt d
load net {COMP_LOOP:exs#2.itm(1)} -attr vt d
load net {COMP_LOOP:exs#2.itm(2)} -attr vt d
load net {COMP_LOOP:exs#2.itm(3)} -attr vt d
load net {COMP_LOOP:exs#2.itm(4)} -attr vt d
load net {COMP_LOOP:exs#2.itm(5)} -attr vt d
load net {COMP_LOOP:exs#2.itm(6)} -attr vt d
load net {COMP_LOOP:exs#2.itm(7)} -attr vt d
load net {COMP_LOOP:exs#2.itm(8)} -attr vt d
load net {COMP_LOOP:exs#2.itm(9)} -attr vt d
load net {COMP_LOOP:exs#2.itm(10)} -attr vt d
load net {COMP_LOOP:exs#2.itm(11)} -attr vt d
load net {COMP_LOOP:exs#2.itm(12)} -attr vt d
load net {COMP_LOOP:exs#2.itm(13)} -attr vt d
load net {COMP_LOOP:exs#2.itm(14)} -attr vt d
load net {COMP_LOOP:exs#2.itm(15)} -attr vt d
load net {COMP_LOOP:exs#2.itm(16)} -attr vt d
load net {COMP_LOOP:exs#2.itm(17)} -attr vt d
load net {COMP_LOOP:exs#2.itm(18)} -attr vt d
load net {COMP_LOOP:exs#2.itm(19)} -attr vt d
load net {COMP_LOOP:exs#2.itm(20)} -attr vt d
load net {COMP_LOOP:exs#2.itm(21)} -attr vt d
load net {COMP_LOOP:exs#2.itm(22)} -attr vt d
load net {COMP_LOOP:exs#2.itm(23)} -attr vt d
load net {COMP_LOOP:exs#2.itm(24)} -attr vt d
load net {COMP_LOOP:exs#2.itm(25)} -attr vt d
load net {COMP_LOOP:exs#2.itm(26)} -attr vt d
load net {COMP_LOOP:exs#2.itm(27)} -attr vt d
load net {COMP_LOOP:exs#2.itm(28)} -attr vt d
load net {COMP_LOOP:exs#2.itm(29)} -attr vt d
load net {COMP_LOOP:exs#2.itm(30)} -attr vt d
load net {COMP_LOOP:exs#2.itm(31)} -attr vt d
load net {COMP_LOOP:exs#2.itm(32)} -attr vt d
load net {COMP_LOOP:exs#2.itm(33)} -attr vt d
load net {COMP_LOOP:exs#2.itm(34)} -attr vt d
load net {COMP_LOOP:exs#2.itm(35)} -attr vt d
load net {COMP_LOOP:exs#2.itm(36)} -attr vt d
load net {COMP_LOOP:exs#2.itm(37)} -attr vt d
load net {COMP_LOOP:exs#2.itm(38)} -attr vt d
load net {COMP_LOOP:exs#2.itm(39)} -attr vt d
load net {COMP_LOOP:exs#2.itm(40)} -attr vt d
load net {COMP_LOOP:exs#2.itm(41)} -attr vt d
load net {COMP_LOOP:exs#2.itm(42)} -attr vt d
load net {COMP_LOOP:exs#2.itm(43)} -attr vt d
load net {COMP_LOOP:exs#2.itm(44)} -attr vt d
load net {COMP_LOOP:exs#2.itm(45)} -attr vt d
load net {COMP_LOOP:exs#2.itm(46)} -attr vt d
load net {COMP_LOOP:exs#2.itm(47)} -attr vt d
load net {COMP_LOOP:exs#2.itm(48)} -attr vt d
load net {COMP_LOOP:exs#2.itm(49)} -attr vt d
load net {COMP_LOOP:exs#2.itm(50)} -attr vt d
load net {COMP_LOOP:exs#2.itm(51)} -attr vt d
load net {COMP_LOOP:exs#2.itm(52)} -attr vt d
load net {COMP_LOOP:exs#2.itm(53)} -attr vt d
load net {COMP_LOOP:exs#2.itm(54)} -attr vt d
load net {COMP_LOOP:exs#2.itm(55)} -attr vt d
load net {COMP_LOOP:exs#2.itm(56)} -attr vt d
load net {COMP_LOOP:exs#2.itm(57)} -attr vt d
load net {COMP_LOOP:exs#2.itm(58)} -attr vt d
load net {COMP_LOOP:exs#2.itm(59)} -attr vt d
load net {COMP_LOOP:exs#2.itm(60)} -attr vt d
load net {COMP_LOOP:exs#2.itm(61)} -attr vt d
load net {COMP_LOOP:exs#2.itm(62)} -attr vt d
load net {COMP_LOOP:exs#2.itm(63)} -attr vt d
load netBundle {COMP_LOOP:exs#2.itm} 64 {COMP_LOOP:exs#2.itm(0)} {COMP_LOOP:exs#2.itm(1)} {COMP_LOOP:exs#2.itm(2)} {COMP_LOOP:exs#2.itm(3)} {COMP_LOOP:exs#2.itm(4)} {COMP_LOOP:exs#2.itm(5)} {COMP_LOOP:exs#2.itm(6)} {COMP_LOOP:exs#2.itm(7)} {COMP_LOOP:exs#2.itm(8)} {COMP_LOOP:exs#2.itm(9)} {COMP_LOOP:exs#2.itm(10)} {COMP_LOOP:exs#2.itm(11)} {COMP_LOOP:exs#2.itm(12)} {COMP_LOOP:exs#2.itm(13)} {COMP_LOOP:exs#2.itm(14)} {COMP_LOOP:exs#2.itm(15)} {COMP_LOOP:exs#2.itm(16)} {COMP_LOOP:exs#2.itm(17)} {COMP_LOOP:exs#2.itm(18)} {COMP_LOOP:exs#2.itm(19)} {COMP_LOOP:exs#2.itm(20)} {COMP_LOOP:exs#2.itm(21)} {COMP_LOOP:exs#2.itm(22)} {COMP_LOOP:exs#2.itm(23)} {COMP_LOOP:exs#2.itm(24)} {COMP_LOOP:exs#2.itm(25)} {COMP_LOOP:exs#2.itm(26)} {COMP_LOOP:exs#2.itm(27)} {COMP_LOOP:exs#2.itm(28)} {COMP_LOOP:exs#2.itm(29)} {COMP_LOOP:exs#2.itm(30)} {COMP_LOOP:exs#2.itm(31)} {COMP_LOOP:exs#2.itm(32)} {COMP_LOOP:exs#2.itm(33)} {COMP_LOOP:exs#2.itm(34)} {COMP_LOOP:exs#2.itm(35)} {COMP_LOOP:exs#2.itm(36)} {COMP_LOOP:exs#2.itm(37)} {COMP_LOOP:exs#2.itm(38)} {COMP_LOOP:exs#2.itm(39)} {COMP_LOOP:exs#2.itm(40)} {COMP_LOOP:exs#2.itm(41)} {COMP_LOOP:exs#2.itm(42)} {COMP_LOOP:exs#2.itm(43)} {COMP_LOOP:exs#2.itm(44)} {COMP_LOOP:exs#2.itm(45)} {COMP_LOOP:exs#2.itm(46)} {COMP_LOOP:exs#2.itm(47)} {COMP_LOOP:exs#2.itm(48)} {COMP_LOOP:exs#2.itm(49)} {COMP_LOOP:exs#2.itm(50)} {COMP_LOOP:exs#2.itm(51)} {COMP_LOOP:exs#2.itm(52)} {COMP_LOOP:exs#2.itm(53)} {COMP_LOOP:exs#2.itm(54)} {COMP_LOOP:exs#2.itm(55)} {COMP_LOOP:exs#2.itm(56)} {COMP_LOOP:exs#2.itm(57)} {COMP_LOOP:exs#2.itm(58)} {COMP_LOOP:exs#2.itm(59)} {COMP_LOOP:exs#2.itm(60)} {COMP_LOOP:exs#2.itm(61)} {COMP_LOOP:exs#2.itm(62)} {COMP_LOOP:exs#2.itm(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-74 -attr oid 73 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-75 -attr oid 74 -attr vt d
load net {clk} -port {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-76 -attr oid 75 -attr vt d
load net {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-77 -attr oid 76 -attr vt d
load net {rst} -port {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-78 -attr oid 77 -attr vt d
load net {vec:rsci.oswt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-79 -attr oid 78 -attr vt d
load net {vec:rsci.oswt} -port {vec:rsci.oswt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-80 -attr oid 79 -attr vt d
load net {vec:rsci.wen_comp} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-81 -attr oid 80 -attr vt d
load net {vec:rsci.wen_comp} -port {vec:rsci.wen_comp} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-82 -attr oid 81 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.wen_comp}
load net {vec:rsci.oswt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-83 -attr oid 82 -attr vt d
load net {vec:rsci.oswt#1} -port {vec:rsci.oswt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-84 -attr oid 83 -attr vt d
load net {vec:rsci.wen_comp#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-85 -attr oid 84 -attr vt d
load net {vec:rsci.wen_comp#1} -port {vec:rsci.wen_comp#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-86 -attr oid 85 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.wen_comp#1}
load net {vec:rsci.s_raddr.core(0)} -attr vt d
load net {vec:rsci.s_raddr.core(1)} -attr vt d
load net {vec:rsci.s_raddr.core(2)} -attr vt d
load net {vec:rsci.s_raddr.core(3)} -attr vt d
load net {vec:rsci.s_raddr.core(4)} -attr vt d
load net {vec:rsci.s_raddr.core(5)} -attr vt d
load net {vec:rsci.s_raddr.core(6)} -attr vt d
load net {vec:rsci.s_raddr.core(7)} -attr vt d
load net {vec:rsci.s_raddr.core(8)} -attr vt d
load net {vec:rsci.s_raddr.core(9)} -attr vt d
load netBundle {vec:rsci.s_raddr.core} 10 {vec:rsci.s_raddr.core(0)} {vec:rsci.s_raddr.core(1)} {vec:rsci.s_raddr.core(2)} {vec:rsci.s_raddr.core(3)} {vec:rsci.s_raddr.core(4)} {vec:rsci.s_raddr.core(5)} {vec:rsci.s_raddr.core(6)} {vec:rsci.s_raddr.core(7)} {vec:rsci.s_raddr.core(8)} {vec:rsci.s_raddr.core(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-87 -attr oid 86 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(0)} -port {vec:rsci.s_raddr.core(0)} -attr vt d
load net {vec:rsci.s_raddr.core(1)} -port {vec:rsci.s_raddr.core(1)} -attr vt d
load net {vec:rsci.s_raddr.core(2)} -port {vec:rsci.s_raddr.core(2)} -attr vt d
load net {vec:rsci.s_raddr.core(3)} -port {vec:rsci.s_raddr.core(3)} -attr vt d
load net {vec:rsci.s_raddr.core(4)} -port {vec:rsci.s_raddr.core(4)} -attr vt d
load net {vec:rsci.s_raddr.core(5)} -port {vec:rsci.s_raddr.core(5)} -attr vt d
load net {vec:rsci.s_raddr.core(6)} -port {vec:rsci.s_raddr.core(6)} -attr vt d
load net {vec:rsci.s_raddr.core(7)} -port {vec:rsci.s_raddr.core(7)} -attr vt d
load net {vec:rsci.s_raddr.core(8)} -port {vec:rsci.s_raddr.core(8)} -attr vt d
load net {vec:rsci.s_raddr.core(9)} -port {vec:rsci.s_raddr.core(9)} -attr vt d
load netBundle {vec:rsci.s_raddr.core} 10 {vec:rsci.s_raddr.core(0)} {vec:rsci.s_raddr.core(1)} {vec:rsci.s_raddr.core(2)} {vec:rsci.s_raddr.core(3)} {vec:rsci.s_raddr.core(4)} {vec:rsci.s_raddr.core(5)} {vec:rsci.s_raddr.core(6)} {vec:rsci.s_raddr.core(7)} {vec:rsci.s_raddr.core(8)} {vec:rsci.s_raddr.core(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-88 -attr oid 87 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_waddr.core(0)} -attr vt d
load net {vec:rsci.s_waddr.core(1)} -attr vt d
load net {vec:rsci.s_waddr.core(2)} -attr vt d
load net {vec:rsci.s_waddr.core(3)} -attr vt d
load net {vec:rsci.s_waddr.core(4)} -attr vt d
load net {vec:rsci.s_waddr.core(5)} -attr vt d
load net {vec:rsci.s_waddr.core(6)} -attr vt d
load net {vec:rsci.s_waddr.core(7)} -attr vt d
load net {vec:rsci.s_waddr.core(8)} -attr vt d
load net {vec:rsci.s_waddr.core(9)} -attr vt d
load netBundle {vec:rsci.s_waddr.core} 10 {vec:rsci.s_waddr.core(0)} {vec:rsci.s_waddr.core(1)} {vec:rsci.s_waddr.core(2)} {vec:rsci.s_waddr.core(3)} {vec:rsci.s_waddr.core(4)} {vec:rsci.s_waddr.core(5)} {vec:rsci.s_waddr.core(6)} {vec:rsci.s_waddr.core(7)} {vec:rsci.s_waddr.core(8)} {vec:rsci.s_waddr.core(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-89 -attr oid 88 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(0)} -port {vec:rsci.s_waddr.core(0)} -attr vt d
load net {vec:rsci.s_waddr.core(1)} -port {vec:rsci.s_waddr.core(1)} -attr vt d
load net {vec:rsci.s_waddr.core(2)} -port {vec:rsci.s_waddr.core(2)} -attr vt d
load net {vec:rsci.s_waddr.core(3)} -port {vec:rsci.s_waddr.core(3)} -attr vt d
load net {vec:rsci.s_waddr.core(4)} -port {vec:rsci.s_waddr.core(4)} -attr vt d
load net {vec:rsci.s_waddr.core(5)} -port {vec:rsci.s_waddr.core(5)} -attr vt d
load net {vec:rsci.s_waddr.core(6)} -port {vec:rsci.s_waddr.core(6)} -attr vt d
load net {vec:rsci.s_waddr.core(7)} -port {vec:rsci.s_waddr.core(7)} -attr vt d
load net {vec:rsci.s_waddr.core(8)} -port {vec:rsci.s_waddr.core(8)} -attr vt d
load net {vec:rsci.s_waddr.core(9)} -port {vec:rsci.s_waddr.core(9)} -attr vt d
load netBundle {vec:rsci.s_waddr.core} 10 {vec:rsci.s_waddr.core(0)} {vec:rsci.s_waddr.core(1)} {vec:rsci.s_waddr.core(2)} {vec:rsci.s_waddr.core(3)} {vec:rsci.s_waddr.core(4)} {vec:rsci.s_waddr.core(5)} {vec:rsci.s_waddr.core(6)} {vec:rsci.s_waddr.core(7)} {vec:rsci.s_waddr.core(8)} {vec:rsci.s_waddr.core(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-90 -attr oid 89 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr.core}
load net {vec:rsci.s_din.mxwt(0)} -attr vt d
load net {vec:rsci.s_din.mxwt(1)} -attr vt d
load net {vec:rsci.s_din.mxwt(2)} -attr vt d
load net {vec:rsci.s_din.mxwt(3)} -attr vt d
load net {vec:rsci.s_din.mxwt(4)} -attr vt d
load net {vec:rsci.s_din.mxwt(5)} -attr vt d
load net {vec:rsci.s_din.mxwt(6)} -attr vt d
load net {vec:rsci.s_din.mxwt(7)} -attr vt d
load net {vec:rsci.s_din.mxwt(8)} -attr vt d
load net {vec:rsci.s_din.mxwt(9)} -attr vt d
load net {vec:rsci.s_din.mxwt(10)} -attr vt d
load net {vec:rsci.s_din.mxwt(11)} -attr vt d
load net {vec:rsci.s_din.mxwt(12)} -attr vt d
load net {vec:rsci.s_din.mxwt(13)} -attr vt d
load net {vec:rsci.s_din.mxwt(14)} -attr vt d
load net {vec:rsci.s_din.mxwt(15)} -attr vt d
load net {vec:rsci.s_din.mxwt(16)} -attr vt d
load net {vec:rsci.s_din.mxwt(17)} -attr vt d
load net {vec:rsci.s_din.mxwt(18)} -attr vt d
load net {vec:rsci.s_din.mxwt(19)} -attr vt d
load net {vec:rsci.s_din.mxwt(20)} -attr vt d
load net {vec:rsci.s_din.mxwt(21)} -attr vt d
load net {vec:rsci.s_din.mxwt(22)} -attr vt d
load net {vec:rsci.s_din.mxwt(23)} -attr vt d
load net {vec:rsci.s_din.mxwt(24)} -attr vt d
load net {vec:rsci.s_din.mxwt(25)} -attr vt d
load net {vec:rsci.s_din.mxwt(26)} -attr vt d
load net {vec:rsci.s_din.mxwt(27)} -attr vt d
load net {vec:rsci.s_din.mxwt(28)} -attr vt d
load net {vec:rsci.s_din.mxwt(29)} -attr vt d
load net {vec:rsci.s_din.mxwt(30)} -attr vt d
load net {vec:rsci.s_din.mxwt(31)} -attr vt d
load net {vec:rsci.s_din.mxwt(32)} -attr vt d
load net {vec:rsci.s_din.mxwt(33)} -attr vt d
load net {vec:rsci.s_din.mxwt(34)} -attr vt d
load net {vec:rsci.s_din.mxwt(35)} -attr vt d
load net {vec:rsci.s_din.mxwt(36)} -attr vt d
load net {vec:rsci.s_din.mxwt(37)} -attr vt d
load net {vec:rsci.s_din.mxwt(38)} -attr vt d
load net {vec:rsci.s_din.mxwt(39)} -attr vt d
load net {vec:rsci.s_din.mxwt(40)} -attr vt d
load net {vec:rsci.s_din.mxwt(41)} -attr vt d
load net {vec:rsci.s_din.mxwt(42)} -attr vt d
load net {vec:rsci.s_din.mxwt(43)} -attr vt d
load net {vec:rsci.s_din.mxwt(44)} -attr vt d
load net {vec:rsci.s_din.mxwt(45)} -attr vt d
load net {vec:rsci.s_din.mxwt(46)} -attr vt d
load net {vec:rsci.s_din.mxwt(47)} -attr vt d
load net {vec:rsci.s_din.mxwt(48)} -attr vt d
load net {vec:rsci.s_din.mxwt(49)} -attr vt d
load net {vec:rsci.s_din.mxwt(50)} -attr vt d
load net {vec:rsci.s_din.mxwt(51)} -attr vt d
load net {vec:rsci.s_din.mxwt(52)} -attr vt d
load net {vec:rsci.s_din.mxwt(53)} -attr vt d
load net {vec:rsci.s_din.mxwt(54)} -attr vt d
load net {vec:rsci.s_din.mxwt(55)} -attr vt d
load net {vec:rsci.s_din.mxwt(56)} -attr vt d
load net {vec:rsci.s_din.mxwt(57)} -attr vt d
load net {vec:rsci.s_din.mxwt(58)} -attr vt d
load net {vec:rsci.s_din.mxwt(59)} -attr vt d
load net {vec:rsci.s_din.mxwt(60)} -attr vt d
load net {vec:rsci.s_din.mxwt(61)} -attr vt d
load net {vec:rsci.s_din.mxwt(62)} -attr vt d
load net {vec:rsci.s_din.mxwt(63)} -attr vt d
load netBundle {vec:rsci.s_din.mxwt} 64 {vec:rsci.s_din.mxwt(0)} {vec:rsci.s_din.mxwt(1)} {vec:rsci.s_din.mxwt(2)} {vec:rsci.s_din.mxwt(3)} {vec:rsci.s_din.mxwt(4)} {vec:rsci.s_din.mxwt(5)} {vec:rsci.s_din.mxwt(6)} {vec:rsci.s_din.mxwt(7)} {vec:rsci.s_din.mxwt(8)} {vec:rsci.s_din.mxwt(9)} {vec:rsci.s_din.mxwt(10)} {vec:rsci.s_din.mxwt(11)} {vec:rsci.s_din.mxwt(12)} {vec:rsci.s_din.mxwt(13)} {vec:rsci.s_din.mxwt(14)} {vec:rsci.s_din.mxwt(15)} {vec:rsci.s_din.mxwt(16)} {vec:rsci.s_din.mxwt(17)} {vec:rsci.s_din.mxwt(18)} {vec:rsci.s_din.mxwt(19)} {vec:rsci.s_din.mxwt(20)} {vec:rsci.s_din.mxwt(21)} {vec:rsci.s_din.mxwt(22)} {vec:rsci.s_din.mxwt(23)} {vec:rsci.s_din.mxwt(24)} {vec:rsci.s_din.mxwt(25)} {vec:rsci.s_din.mxwt(26)} {vec:rsci.s_din.mxwt(27)} {vec:rsci.s_din.mxwt(28)} {vec:rsci.s_din.mxwt(29)} {vec:rsci.s_din.mxwt(30)} {vec:rsci.s_din.mxwt(31)} {vec:rsci.s_din.mxwt(32)} {vec:rsci.s_din.mxwt(33)} {vec:rsci.s_din.mxwt(34)} {vec:rsci.s_din.mxwt(35)} {vec:rsci.s_din.mxwt(36)} {vec:rsci.s_din.mxwt(37)} {vec:rsci.s_din.mxwt(38)} {vec:rsci.s_din.mxwt(39)} {vec:rsci.s_din.mxwt(40)} {vec:rsci.s_din.mxwt(41)} {vec:rsci.s_din.mxwt(42)} {vec:rsci.s_din.mxwt(43)} {vec:rsci.s_din.mxwt(44)} {vec:rsci.s_din.mxwt(45)} {vec:rsci.s_din.mxwt(46)} {vec:rsci.s_din.mxwt(47)} {vec:rsci.s_din.mxwt(48)} {vec:rsci.s_din.mxwt(49)} {vec:rsci.s_din.mxwt(50)} {vec:rsci.s_din.mxwt(51)} {vec:rsci.s_din.mxwt(52)} {vec:rsci.s_din.mxwt(53)} {vec:rsci.s_din.mxwt(54)} {vec:rsci.s_din.mxwt(55)} {vec:rsci.s_din.mxwt(56)} {vec:rsci.s_din.mxwt(57)} {vec:rsci.s_din.mxwt(58)} {vec:rsci.s_din.mxwt(59)} {vec:rsci.s_din.mxwt(60)} {vec:rsci.s_din.mxwt(61)} {vec:rsci.s_din.mxwt(62)} {vec:rsci.s_din.mxwt(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-91 -attr oid 90 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(0)} -port {vec:rsci.s_din.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(1)} -port {vec:rsci.s_din.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(2)} -port {vec:rsci.s_din.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(3)} -port {vec:rsci.s_din.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(4)} -port {vec:rsci.s_din.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(5)} -port {vec:rsci.s_din.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(6)} -port {vec:rsci.s_din.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(7)} -port {vec:rsci.s_din.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(8)} -port {vec:rsci.s_din.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(9)} -port {vec:rsci.s_din.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(10)} -port {vec:rsci.s_din.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(11)} -port {vec:rsci.s_din.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(12)} -port {vec:rsci.s_din.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(13)} -port {vec:rsci.s_din.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(14)} -port {vec:rsci.s_din.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(15)} -port {vec:rsci.s_din.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(16)} -port {vec:rsci.s_din.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(17)} -port {vec:rsci.s_din.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(18)} -port {vec:rsci.s_din.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(19)} -port {vec:rsci.s_din.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(20)} -port {vec:rsci.s_din.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(21)} -port {vec:rsci.s_din.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(22)} -port {vec:rsci.s_din.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(23)} -port {vec:rsci.s_din.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(24)} -port {vec:rsci.s_din.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(25)} -port {vec:rsci.s_din.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(26)} -port {vec:rsci.s_din.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(27)} -port {vec:rsci.s_din.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(28)} -port {vec:rsci.s_din.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(29)} -port {vec:rsci.s_din.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(30)} -port {vec:rsci.s_din.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(31)} -port {vec:rsci.s_din.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(32)} -port {vec:rsci.s_din.mxwt(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(33)} -port {vec:rsci.s_din.mxwt(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(34)} -port {vec:rsci.s_din.mxwt(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(35)} -port {vec:rsci.s_din.mxwt(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(36)} -port {vec:rsci.s_din.mxwt(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(37)} -port {vec:rsci.s_din.mxwt(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(38)} -port {vec:rsci.s_din.mxwt(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(39)} -port {vec:rsci.s_din.mxwt(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(40)} -port {vec:rsci.s_din.mxwt(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(41)} -port {vec:rsci.s_din.mxwt(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(42)} -port {vec:rsci.s_din.mxwt(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(43)} -port {vec:rsci.s_din.mxwt(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(44)} -port {vec:rsci.s_din.mxwt(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(45)} -port {vec:rsci.s_din.mxwt(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(46)} -port {vec:rsci.s_din.mxwt(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(47)} -port {vec:rsci.s_din.mxwt(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(48)} -port {vec:rsci.s_din.mxwt(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(49)} -port {vec:rsci.s_din.mxwt(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(50)} -port {vec:rsci.s_din.mxwt(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(51)} -port {vec:rsci.s_din.mxwt(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(52)} -port {vec:rsci.s_din.mxwt(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(53)} -port {vec:rsci.s_din.mxwt(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(54)} -port {vec:rsci.s_din.mxwt(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(55)} -port {vec:rsci.s_din.mxwt(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(56)} -port {vec:rsci.s_din.mxwt(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(57)} -port {vec:rsci.s_din.mxwt(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(58)} -port {vec:rsci.s_din.mxwt(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(59)} -port {vec:rsci.s_din.mxwt(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(60)} -port {vec:rsci.s_din.mxwt(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(61)} -port {vec:rsci.s_din.mxwt(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(62)} -port {vec:rsci.s_din.mxwt(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(63)} -port {vec:rsci.s_din.mxwt(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_dout.core(0)} -attr vt d
load net {vec:rsci.s_dout.core(1)} -attr vt d
load net {vec:rsci.s_dout.core(2)} -attr vt d
load net {vec:rsci.s_dout.core(3)} -attr vt d
load net {vec:rsci.s_dout.core(4)} -attr vt d
load net {vec:rsci.s_dout.core(5)} -attr vt d
load net {vec:rsci.s_dout.core(6)} -attr vt d
load net {vec:rsci.s_dout.core(7)} -attr vt d
load net {vec:rsci.s_dout.core(8)} -attr vt d
load net {vec:rsci.s_dout.core(9)} -attr vt d
load net {vec:rsci.s_dout.core(10)} -attr vt d
load net {vec:rsci.s_dout.core(11)} -attr vt d
load net {vec:rsci.s_dout.core(12)} -attr vt d
load net {vec:rsci.s_dout.core(13)} -attr vt d
load net {vec:rsci.s_dout.core(14)} -attr vt d
load net {vec:rsci.s_dout.core(15)} -attr vt d
load net {vec:rsci.s_dout.core(16)} -attr vt d
load net {vec:rsci.s_dout.core(17)} -attr vt d
load net {vec:rsci.s_dout.core(18)} -attr vt d
load net {vec:rsci.s_dout.core(19)} -attr vt d
load net {vec:rsci.s_dout.core(20)} -attr vt d
load net {vec:rsci.s_dout.core(21)} -attr vt d
load net {vec:rsci.s_dout.core(22)} -attr vt d
load net {vec:rsci.s_dout.core(23)} -attr vt d
load net {vec:rsci.s_dout.core(24)} -attr vt d
load net {vec:rsci.s_dout.core(25)} -attr vt d
load net {vec:rsci.s_dout.core(26)} -attr vt d
load net {vec:rsci.s_dout.core(27)} -attr vt d
load net {vec:rsci.s_dout.core(28)} -attr vt d
load net {vec:rsci.s_dout.core(29)} -attr vt d
load net {vec:rsci.s_dout.core(30)} -attr vt d
load net {vec:rsci.s_dout.core(31)} -attr vt d
load net {vec:rsci.s_dout.core(32)} -attr vt d
load net {vec:rsci.s_dout.core(33)} -attr vt d
load net {vec:rsci.s_dout.core(34)} -attr vt d
load net {vec:rsci.s_dout.core(35)} -attr vt d
load net {vec:rsci.s_dout.core(36)} -attr vt d
load net {vec:rsci.s_dout.core(37)} -attr vt d
load net {vec:rsci.s_dout.core(38)} -attr vt d
load net {vec:rsci.s_dout.core(39)} -attr vt d
load net {vec:rsci.s_dout.core(40)} -attr vt d
load net {vec:rsci.s_dout.core(41)} -attr vt d
load net {vec:rsci.s_dout.core(42)} -attr vt d
load net {vec:rsci.s_dout.core(43)} -attr vt d
load net {vec:rsci.s_dout.core(44)} -attr vt d
load net {vec:rsci.s_dout.core(45)} -attr vt d
load net {vec:rsci.s_dout.core(46)} -attr vt d
load net {vec:rsci.s_dout.core(47)} -attr vt d
load net {vec:rsci.s_dout.core(48)} -attr vt d
load net {vec:rsci.s_dout.core(49)} -attr vt d
load net {vec:rsci.s_dout.core(50)} -attr vt d
load net {vec:rsci.s_dout.core(51)} -attr vt d
load net {vec:rsci.s_dout.core(52)} -attr vt d
load net {vec:rsci.s_dout.core(53)} -attr vt d
load net {vec:rsci.s_dout.core(54)} -attr vt d
load net {vec:rsci.s_dout.core(55)} -attr vt d
load net {vec:rsci.s_dout.core(56)} -attr vt d
load net {vec:rsci.s_dout.core(57)} -attr vt d
load net {vec:rsci.s_dout.core(58)} -attr vt d
load net {vec:rsci.s_dout.core(59)} -attr vt d
load net {vec:rsci.s_dout.core(60)} -attr vt d
load net {vec:rsci.s_dout.core(61)} -attr vt d
load net {vec:rsci.s_dout.core(62)} -attr vt d
load net {vec:rsci.s_dout.core(63)} -attr vt d
load netBundle {vec:rsci.s_dout.core} 64 {vec:rsci.s_dout.core(0)} {vec:rsci.s_dout.core(1)} {vec:rsci.s_dout.core(2)} {vec:rsci.s_dout.core(3)} {vec:rsci.s_dout.core(4)} {vec:rsci.s_dout.core(5)} {vec:rsci.s_dout.core(6)} {vec:rsci.s_dout.core(7)} {vec:rsci.s_dout.core(8)} {vec:rsci.s_dout.core(9)} {vec:rsci.s_dout.core(10)} {vec:rsci.s_dout.core(11)} {vec:rsci.s_dout.core(12)} {vec:rsci.s_dout.core(13)} {vec:rsci.s_dout.core(14)} {vec:rsci.s_dout.core(15)} {vec:rsci.s_dout.core(16)} {vec:rsci.s_dout.core(17)} {vec:rsci.s_dout.core(18)} {vec:rsci.s_dout.core(19)} {vec:rsci.s_dout.core(20)} {vec:rsci.s_dout.core(21)} {vec:rsci.s_dout.core(22)} {vec:rsci.s_dout.core(23)} {vec:rsci.s_dout.core(24)} {vec:rsci.s_dout.core(25)} {vec:rsci.s_dout.core(26)} {vec:rsci.s_dout.core(27)} {vec:rsci.s_dout.core(28)} {vec:rsci.s_dout.core(29)} {vec:rsci.s_dout.core(30)} {vec:rsci.s_dout.core(31)} {vec:rsci.s_dout.core(32)} {vec:rsci.s_dout.core(33)} {vec:rsci.s_dout.core(34)} {vec:rsci.s_dout.core(35)} {vec:rsci.s_dout.core(36)} {vec:rsci.s_dout.core(37)} {vec:rsci.s_dout.core(38)} {vec:rsci.s_dout.core(39)} {vec:rsci.s_dout.core(40)} {vec:rsci.s_dout.core(41)} {vec:rsci.s_dout.core(42)} {vec:rsci.s_dout.core(43)} {vec:rsci.s_dout.core(44)} {vec:rsci.s_dout.core(45)} {vec:rsci.s_dout.core(46)} {vec:rsci.s_dout.core(47)} {vec:rsci.s_dout.core(48)} {vec:rsci.s_dout.core(49)} {vec:rsci.s_dout.core(50)} {vec:rsci.s_dout.core(51)} {vec:rsci.s_dout.core(52)} {vec:rsci.s_dout.core(53)} {vec:rsci.s_dout.core(54)} {vec:rsci.s_dout.core(55)} {vec:rsci.s_dout.core(56)} {vec:rsci.s_dout.core(57)} {vec:rsci.s_dout.core(58)} {vec:rsci.s_dout.core(59)} {vec:rsci.s_dout.core(60)} {vec:rsci.s_dout.core(61)} {vec:rsci.s_dout.core(62)} {vec:rsci.s_dout.core(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-92 -attr oid 91 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(0)} -port {vec:rsci.s_dout.core(0)} -attr vt d
load net {vec:rsci.s_dout.core(1)} -port {vec:rsci.s_dout.core(1)} -attr vt d
load net {vec:rsci.s_dout.core(2)} -port {vec:rsci.s_dout.core(2)} -attr vt d
load net {vec:rsci.s_dout.core(3)} -port {vec:rsci.s_dout.core(3)} -attr vt d
load net {vec:rsci.s_dout.core(4)} -port {vec:rsci.s_dout.core(4)} -attr vt d
load net {vec:rsci.s_dout.core(5)} -port {vec:rsci.s_dout.core(5)} -attr vt d
load net {vec:rsci.s_dout.core(6)} -port {vec:rsci.s_dout.core(6)} -attr vt d
load net {vec:rsci.s_dout.core(7)} -port {vec:rsci.s_dout.core(7)} -attr vt d
load net {vec:rsci.s_dout.core(8)} -port {vec:rsci.s_dout.core(8)} -attr vt d
load net {vec:rsci.s_dout.core(9)} -port {vec:rsci.s_dout.core(9)} -attr vt d
load net {vec:rsci.s_dout.core(10)} -port {vec:rsci.s_dout.core(10)} -attr vt d
load net {vec:rsci.s_dout.core(11)} -port {vec:rsci.s_dout.core(11)} -attr vt d
load net {vec:rsci.s_dout.core(12)} -port {vec:rsci.s_dout.core(12)} -attr vt d
load net {vec:rsci.s_dout.core(13)} -port {vec:rsci.s_dout.core(13)} -attr vt d
load net {vec:rsci.s_dout.core(14)} -port {vec:rsci.s_dout.core(14)} -attr vt d
load net {vec:rsci.s_dout.core(15)} -port {vec:rsci.s_dout.core(15)} -attr vt d
load net {vec:rsci.s_dout.core(16)} -port {vec:rsci.s_dout.core(16)} -attr vt d
load net {vec:rsci.s_dout.core(17)} -port {vec:rsci.s_dout.core(17)} -attr vt d
load net {vec:rsci.s_dout.core(18)} -port {vec:rsci.s_dout.core(18)} -attr vt d
load net {vec:rsci.s_dout.core(19)} -port {vec:rsci.s_dout.core(19)} -attr vt d
load net {vec:rsci.s_dout.core(20)} -port {vec:rsci.s_dout.core(20)} -attr vt d
load net {vec:rsci.s_dout.core(21)} -port {vec:rsci.s_dout.core(21)} -attr vt d
load net {vec:rsci.s_dout.core(22)} -port {vec:rsci.s_dout.core(22)} -attr vt d
load net {vec:rsci.s_dout.core(23)} -port {vec:rsci.s_dout.core(23)} -attr vt d
load net {vec:rsci.s_dout.core(24)} -port {vec:rsci.s_dout.core(24)} -attr vt d
load net {vec:rsci.s_dout.core(25)} -port {vec:rsci.s_dout.core(25)} -attr vt d
load net {vec:rsci.s_dout.core(26)} -port {vec:rsci.s_dout.core(26)} -attr vt d
load net {vec:rsci.s_dout.core(27)} -port {vec:rsci.s_dout.core(27)} -attr vt d
load net {vec:rsci.s_dout.core(28)} -port {vec:rsci.s_dout.core(28)} -attr vt d
load net {vec:rsci.s_dout.core(29)} -port {vec:rsci.s_dout.core(29)} -attr vt d
load net {vec:rsci.s_dout.core(30)} -port {vec:rsci.s_dout.core(30)} -attr vt d
load net {vec:rsci.s_dout.core(31)} -port {vec:rsci.s_dout.core(31)} -attr vt d
load net {vec:rsci.s_dout.core(32)} -port {vec:rsci.s_dout.core(32)} -attr vt d
load net {vec:rsci.s_dout.core(33)} -port {vec:rsci.s_dout.core(33)} -attr vt d
load net {vec:rsci.s_dout.core(34)} -port {vec:rsci.s_dout.core(34)} -attr vt d
load net {vec:rsci.s_dout.core(35)} -port {vec:rsci.s_dout.core(35)} -attr vt d
load net {vec:rsci.s_dout.core(36)} -port {vec:rsci.s_dout.core(36)} -attr vt d
load net {vec:rsci.s_dout.core(37)} -port {vec:rsci.s_dout.core(37)} -attr vt d
load net {vec:rsci.s_dout.core(38)} -port {vec:rsci.s_dout.core(38)} -attr vt d
load net {vec:rsci.s_dout.core(39)} -port {vec:rsci.s_dout.core(39)} -attr vt d
load net {vec:rsci.s_dout.core(40)} -port {vec:rsci.s_dout.core(40)} -attr vt d
load net {vec:rsci.s_dout.core(41)} -port {vec:rsci.s_dout.core(41)} -attr vt d
load net {vec:rsci.s_dout.core(42)} -port {vec:rsci.s_dout.core(42)} -attr vt d
load net {vec:rsci.s_dout.core(43)} -port {vec:rsci.s_dout.core(43)} -attr vt d
load net {vec:rsci.s_dout.core(44)} -port {vec:rsci.s_dout.core(44)} -attr vt d
load net {vec:rsci.s_dout.core(45)} -port {vec:rsci.s_dout.core(45)} -attr vt d
load net {vec:rsci.s_dout.core(46)} -port {vec:rsci.s_dout.core(46)} -attr vt d
load net {vec:rsci.s_dout.core(47)} -port {vec:rsci.s_dout.core(47)} -attr vt d
load net {vec:rsci.s_dout.core(48)} -port {vec:rsci.s_dout.core(48)} -attr vt d
load net {vec:rsci.s_dout.core(49)} -port {vec:rsci.s_dout.core(49)} -attr vt d
load net {vec:rsci.s_dout.core(50)} -port {vec:rsci.s_dout.core(50)} -attr vt d
load net {vec:rsci.s_dout.core(51)} -port {vec:rsci.s_dout.core(51)} -attr vt d
load net {vec:rsci.s_dout.core(52)} -port {vec:rsci.s_dout.core(52)} -attr vt d
load net {vec:rsci.s_dout.core(53)} -port {vec:rsci.s_dout.core(53)} -attr vt d
load net {vec:rsci.s_dout.core(54)} -port {vec:rsci.s_dout.core(54)} -attr vt d
load net {vec:rsci.s_dout.core(55)} -port {vec:rsci.s_dout.core(55)} -attr vt d
load net {vec:rsci.s_dout.core(56)} -port {vec:rsci.s_dout.core(56)} -attr vt d
load net {vec:rsci.s_dout.core(57)} -port {vec:rsci.s_dout.core(57)} -attr vt d
load net {vec:rsci.s_dout.core(58)} -port {vec:rsci.s_dout.core(58)} -attr vt d
load net {vec:rsci.s_dout.core(59)} -port {vec:rsci.s_dout.core(59)} -attr vt d
load net {vec:rsci.s_dout.core(60)} -port {vec:rsci.s_dout.core(60)} -attr vt d
load net {vec:rsci.s_dout.core(61)} -port {vec:rsci.s_dout.core(61)} -attr vt d
load net {vec:rsci.s_dout.core(62)} -port {vec:rsci.s_dout.core(62)} -attr vt d
load net {vec:rsci.s_dout.core(63)} -port {vec:rsci.s_dout.core(63)} -attr vt d
load netBundle {vec:rsci.s_dout.core} 64 {vec:rsci.s_dout.core(0)} {vec:rsci.s_dout.core(1)} {vec:rsci.s_dout.core(2)} {vec:rsci.s_dout.core(3)} {vec:rsci.s_dout.core(4)} {vec:rsci.s_dout.core(5)} {vec:rsci.s_dout.core(6)} {vec:rsci.s_dout.core(7)} {vec:rsci.s_dout.core(8)} {vec:rsci.s_dout.core(9)} {vec:rsci.s_dout.core(10)} {vec:rsci.s_dout.core(11)} {vec:rsci.s_dout.core(12)} {vec:rsci.s_dout.core(13)} {vec:rsci.s_dout.core(14)} {vec:rsci.s_dout.core(15)} {vec:rsci.s_dout.core(16)} {vec:rsci.s_dout.core(17)} {vec:rsci.s_dout.core(18)} {vec:rsci.s_dout.core(19)} {vec:rsci.s_dout.core(20)} {vec:rsci.s_dout.core(21)} {vec:rsci.s_dout.core(22)} {vec:rsci.s_dout.core(23)} {vec:rsci.s_dout.core(24)} {vec:rsci.s_dout.core(25)} {vec:rsci.s_dout.core(26)} {vec:rsci.s_dout.core(27)} {vec:rsci.s_dout.core(28)} {vec:rsci.s_dout.core(29)} {vec:rsci.s_dout.core(30)} {vec:rsci.s_dout.core(31)} {vec:rsci.s_dout.core(32)} {vec:rsci.s_dout.core(33)} {vec:rsci.s_dout.core(34)} {vec:rsci.s_dout.core(35)} {vec:rsci.s_dout.core(36)} {vec:rsci.s_dout.core(37)} {vec:rsci.s_dout.core(38)} {vec:rsci.s_dout.core(39)} {vec:rsci.s_dout.core(40)} {vec:rsci.s_dout.core(41)} {vec:rsci.s_dout.core(42)} {vec:rsci.s_dout.core(43)} {vec:rsci.s_dout.core(44)} {vec:rsci.s_dout.core(45)} {vec:rsci.s_dout.core(46)} {vec:rsci.s_dout.core(47)} {vec:rsci.s_dout.core(48)} {vec:rsci.s_dout.core(49)} {vec:rsci.s_dout.core(50)} {vec:rsci.s_dout.core(51)} {vec:rsci.s_dout.core(52)} {vec:rsci.s_dout.core(53)} {vec:rsci.s_dout.core(54)} {vec:rsci.s_dout.core(55)} {vec:rsci.s_dout.core(56)} {vec:rsci.s_dout.core(57)} {vec:rsci.s_dout.core(58)} {vec:rsci.s_dout.core(59)} {vec:rsci.s_dout.core(60)} {vec:rsci.s_dout.core(61)} {vec:rsci.s_dout.core(62)} {vec:rsci.s_dout.core(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-93 -attr oid 92 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.biwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-94 -attr oid 93 -attr vt d
load net {vec:rsci.biwt} -port {vec:rsci.biwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-95 -attr oid 94 -attr vt d
load net {vec:rsci.bdwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-96 -attr oid 95 -attr vt d
load net {vec:rsci.bdwt} -port {vec:rsci.bdwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-97 -attr oid 96 -attr vt d
load net {vec:rsci.bcwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-98 -attr oid 97 -attr vt d
load net {vec:rsci.bcwt} -port {vec:rsci.bcwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-99 -attr oid 98 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load net {vec:rsci.biwt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-100 -attr oid 99 -attr vt d
load net {vec:rsci.biwt#1} -port {vec:rsci.biwt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-101 -attr oid 100 -attr vt d
load net {vec:rsci.bdwt#2} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-102 -attr oid 101 -attr vt d
load net {vec:rsci.bdwt#2} -port {vec:rsci.bdwt#2} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-103 -attr oid 102 -attr vt d
load net {vec:rsci.bcwt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-104 -attr oid 103 -attr vt d
load net {vec:rsci.bcwt#1} -port {vec:rsci.bcwt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-105 -attr oid 104 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load net {vec:rsci.s_raddr(0)} -attr vt d
load net {vec:rsci.s_raddr(1)} -attr vt d
load net {vec:rsci.s_raddr(2)} -attr vt d
load net {vec:rsci.s_raddr(3)} -attr vt d
load net {vec:rsci.s_raddr(4)} -attr vt d
load net {vec:rsci.s_raddr(5)} -attr vt d
load net {vec:rsci.s_raddr(6)} -attr vt d
load net {vec:rsci.s_raddr(7)} -attr vt d
load net {vec:rsci.s_raddr(8)} -attr vt d
load net {vec:rsci.s_raddr(9)} -attr vt d
load netBundle {vec:rsci.s_raddr} 10 {vec:rsci.s_raddr(0)} {vec:rsci.s_raddr(1)} {vec:rsci.s_raddr(2)} {vec:rsci.s_raddr(3)} {vec:rsci.s_raddr(4)} {vec:rsci.s_raddr(5)} {vec:rsci.s_raddr(6)} {vec:rsci.s_raddr(7)} {vec:rsci.s_raddr(8)} {vec:rsci.s_raddr(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-106 -attr oid 105 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(0)} -port {vec:rsci.s_raddr(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(1)} -port {vec:rsci.s_raddr(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(2)} -port {vec:rsci.s_raddr(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(3)} -port {vec:rsci.s_raddr(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(4)} -port {vec:rsci.s_raddr(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(5)} -port {vec:rsci.s_raddr(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(6)} -port {vec:rsci.s_raddr(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(7)} -port {vec:rsci.s_raddr(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(8)} -port {vec:rsci.s_raddr(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(9)} -port {vec:rsci.s_raddr(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-107 -attr oid 106 -attr vt d
load net {vec:rsci.s_raddr.core.sct} -port {vec:rsci.s_raddr.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-108 -attr oid 107 -attr vt d
load net {vec:rsci.s_waddr(0)} -attr vt d
load net {vec:rsci.s_waddr(1)} -attr vt d
load net {vec:rsci.s_waddr(2)} -attr vt d
load net {vec:rsci.s_waddr(3)} -attr vt d
load net {vec:rsci.s_waddr(4)} -attr vt d
load net {vec:rsci.s_waddr(5)} -attr vt d
load net {vec:rsci.s_waddr(6)} -attr vt d
load net {vec:rsci.s_waddr(7)} -attr vt d
load net {vec:rsci.s_waddr(8)} -attr vt d
load net {vec:rsci.s_waddr(9)} -attr vt d
load netBundle {vec:rsci.s_waddr} 10 {vec:rsci.s_waddr(0)} {vec:rsci.s_waddr(1)} {vec:rsci.s_waddr(2)} {vec:rsci.s_waddr(3)} {vec:rsci.s_waddr(4)} {vec:rsci.s_waddr(5)} {vec:rsci.s_waddr(6)} {vec:rsci.s_waddr(7)} {vec:rsci.s_waddr(8)} {vec:rsci.s_waddr(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-109 -attr oid 108 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(0)} -port {vec:rsci.s_waddr(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(1)} -port {vec:rsci.s_waddr(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(2)} -port {vec:rsci.s_waddr(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(3)} -port {vec:rsci.s_waddr(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(4)} -port {vec:rsci.s_waddr(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(5)} -port {vec:rsci.s_waddr(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(6)} -port {vec:rsci.s_waddr(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(7)} -port {vec:rsci.s_waddr(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(8)} -port {vec:rsci.s_waddr(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(9)} -port {vec:rsci.s_waddr(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-110 -attr oid 109 -attr vt d
load net {vec:rsci.s_waddr.core.sct} -port {vec:rsci.s_waddr.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-111 -attr oid 110 -attr vt d
load net {vec:rsci.s_din(0)} -attr vt d
load net {vec:rsci.s_din(1)} -attr vt d
load net {vec:rsci.s_din(2)} -attr vt d
load net {vec:rsci.s_din(3)} -attr vt d
load net {vec:rsci.s_din(4)} -attr vt d
load net {vec:rsci.s_din(5)} -attr vt d
load net {vec:rsci.s_din(6)} -attr vt d
load net {vec:rsci.s_din(7)} -attr vt d
load net {vec:rsci.s_din(8)} -attr vt d
load net {vec:rsci.s_din(9)} -attr vt d
load net {vec:rsci.s_din(10)} -attr vt d
load net {vec:rsci.s_din(11)} -attr vt d
load net {vec:rsci.s_din(12)} -attr vt d
load net {vec:rsci.s_din(13)} -attr vt d
load net {vec:rsci.s_din(14)} -attr vt d
load net {vec:rsci.s_din(15)} -attr vt d
load net {vec:rsci.s_din(16)} -attr vt d
load net {vec:rsci.s_din(17)} -attr vt d
load net {vec:rsci.s_din(18)} -attr vt d
load net {vec:rsci.s_din(19)} -attr vt d
load net {vec:rsci.s_din(20)} -attr vt d
load net {vec:rsci.s_din(21)} -attr vt d
load net {vec:rsci.s_din(22)} -attr vt d
load net {vec:rsci.s_din(23)} -attr vt d
load net {vec:rsci.s_din(24)} -attr vt d
load net {vec:rsci.s_din(25)} -attr vt d
load net {vec:rsci.s_din(26)} -attr vt d
load net {vec:rsci.s_din(27)} -attr vt d
load net {vec:rsci.s_din(28)} -attr vt d
load net {vec:rsci.s_din(29)} -attr vt d
load net {vec:rsci.s_din(30)} -attr vt d
load net {vec:rsci.s_din(31)} -attr vt d
load net {vec:rsci.s_din(32)} -attr vt d
load net {vec:rsci.s_din(33)} -attr vt d
load net {vec:rsci.s_din(34)} -attr vt d
load net {vec:rsci.s_din(35)} -attr vt d
load net {vec:rsci.s_din(36)} -attr vt d
load net {vec:rsci.s_din(37)} -attr vt d
load net {vec:rsci.s_din(38)} -attr vt d
load net {vec:rsci.s_din(39)} -attr vt d
load net {vec:rsci.s_din(40)} -attr vt d
load net {vec:rsci.s_din(41)} -attr vt d
load net {vec:rsci.s_din(42)} -attr vt d
load net {vec:rsci.s_din(43)} -attr vt d
load net {vec:rsci.s_din(44)} -attr vt d
load net {vec:rsci.s_din(45)} -attr vt d
load net {vec:rsci.s_din(46)} -attr vt d
load net {vec:rsci.s_din(47)} -attr vt d
load net {vec:rsci.s_din(48)} -attr vt d
load net {vec:rsci.s_din(49)} -attr vt d
load net {vec:rsci.s_din(50)} -attr vt d
load net {vec:rsci.s_din(51)} -attr vt d
load net {vec:rsci.s_din(52)} -attr vt d
load net {vec:rsci.s_din(53)} -attr vt d
load net {vec:rsci.s_din(54)} -attr vt d
load net {vec:rsci.s_din(55)} -attr vt d
load net {vec:rsci.s_din(56)} -attr vt d
load net {vec:rsci.s_din(57)} -attr vt d
load net {vec:rsci.s_din(58)} -attr vt d
load net {vec:rsci.s_din(59)} -attr vt d
load net {vec:rsci.s_din(60)} -attr vt d
load net {vec:rsci.s_din(61)} -attr vt d
load net {vec:rsci.s_din(62)} -attr vt d
load net {vec:rsci.s_din(63)} -attr vt d
load netBundle {vec:rsci.s_din} 64 {vec:rsci.s_din(0)} {vec:rsci.s_din(1)} {vec:rsci.s_din(2)} {vec:rsci.s_din(3)} {vec:rsci.s_din(4)} {vec:rsci.s_din(5)} {vec:rsci.s_din(6)} {vec:rsci.s_din(7)} {vec:rsci.s_din(8)} {vec:rsci.s_din(9)} {vec:rsci.s_din(10)} {vec:rsci.s_din(11)} {vec:rsci.s_din(12)} {vec:rsci.s_din(13)} {vec:rsci.s_din(14)} {vec:rsci.s_din(15)} {vec:rsci.s_din(16)} {vec:rsci.s_din(17)} {vec:rsci.s_din(18)} {vec:rsci.s_din(19)} {vec:rsci.s_din(20)} {vec:rsci.s_din(21)} {vec:rsci.s_din(22)} {vec:rsci.s_din(23)} {vec:rsci.s_din(24)} {vec:rsci.s_din(25)} {vec:rsci.s_din(26)} {vec:rsci.s_din(27)} {vec:rsci.s_din(28)} {vec:rsci.s_din(29)} {vec:rsci.s_din(30)} {vec:rsci.s_din(31)} {vec:rsci.s_din(32)} {vec:rsci.s_din(33)} {vec:rsci.s_din(34)} {vec:rsci.s_din(35)} {vec:rsci.s_din(36)} {vec:rsci.s_din(37)} {vec:rsci.s_din(38)} {vec:rsci.s_din(39)} {vec:rsci.s_din(40)} {vec:rsci.s_din(41)} {vec:rsci.s_din(42)} {vec:rsci.s_din(43)} {vec:rsci.s_din(44)} {vec:rsci.s_din(45)} {vec:rsci.s_din(46)} {vec:rsci.s_din(47)} {vec:rsci.s_din(48)} {vec:rsci.s_din(49)} {vec:rsci.s_din(50)} {vec:rsci.s_din(51)} {vec:rsci.s_din(52)} {vec:rsci.s_din(53)} {vec:rsci.s_din(54)} {vec:rsci.s_din(55)} {vec:rsci.s_din(56)} {vec:rsci.s_din(57)} {vec:rsci.s_din(58)} {vec:rsci.s_din(59)} {vec:rsci.s_din(60)} {vec:rsci.s_din(61)} {vec:rsci.s_din(62)} {vec:rsci.s_din(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-112 -attr oid 111 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(0)} -port {vec:rsci.s_din(0)} -attr vt d
load net {vec:rsci.s_din(1)} -port {vec:rsci.s_din(1)} -attr vt d
load net {vec:rsci.s_din(2)} -port {vec:rsci.s_din(2)} -attr vt d
load net {vec:rsci.s_din(3)} -port {vec:rsci.s_din(3)} -attr vt d
load net {vec:rsci.s_din(4)} -port {vec:rsci.s_din(4)} -attr vt d
load net {vec:rsci.s_din(5)} -port {vec:rsci.s_din(5)} -attr vt d
load net {vec:rsci.s_din(6)} -port {vec:rsci.s_din(6)} -attr vt d
load net {vec:rsci.s_din(7)} -port {vec:rsci.s_din(7)} -attr vt d
load net {vec:rsci.s_din(8)} -port {vec:rsci.s_din(8)} -attr vt d
load net {vec:rsci.s_din(9)} -port {vec:rsci.s_din(9)} -attr vt d
load net {vec:rsci.s_din(10)} -port {vec:rsci.s_din(10)} -attr vt d
load net {vec:rsci.s_din(11)} -port {vec:rsci.s_din(11)} -attr vt d
load net {vec:rsci.s_din(12)} -port {vec:rsci.s_din(12)} -attr vt d
load net {vec:rsci.s_din(13)} -port {vec:rsci.s_din(13)} -attr vt d
load net {vec:rsci.s_din(14)} -port {vec:rsci.s_din(14)} -attr vt d
load net {vec:rsci.s_din(15)} -port {vec:rsci.s_din(15)} -attr vt d
load net {vec:rsci.s_din(16)} -port {vec:rsci.s_din(16)} -attr vt d
load net {vec:rsci.s_din(17)} -port {vec:rsci.s_din(17)} -attr vt d
load net {vec:rsci.s_din(18)} -port {vec:rsci.s_din(18)} -attr vt d
load net {vec:rsci.s_din(19)} -port {vec:rsci.s_din(19)} -attr vt d
load net {vec:rsci.s_din(20)} -port {vec:rsci.s_din(20)} -attr vt d
load net {vec:rsci.s_din(21)} -port {vec:rsci.s_din(21)} -attr vt d
load net {vec:rsci.s_din(22)} -port {vec:rsci.s_din(22)} -attr vt d
load net {vec:rsci.s_din(23)} -port {vec:rsci.s_din(23)} -attr vt d
load net {vec:rsci.s_din(24)} -port {vec:rsci.s_din(24)} -attr vt d
load net {vec:rsci.s_din(25)} -port {vec:rsci.s_din(25)} -attr vt d
load net {vec:rsci.s_din(26)} -port {vec:rsci.s_din(26)} -attr vt d
load net {vec:rsci.s_din(27)} -port {vec:rsci.s_din(27)} -attr vt d
load net {vec:rsci.s_din(28)} -port {vec:rsci.s_din(28)} -attr vt d
load net {vec:rsci.s_din(29)} -port {vec:rsci.s_din(29)} -attr vt d
load net {vec:rsci.s_din(30)} -port {vec:rsci.s_din(30)} -attr vt d
load net {vec:rsci.s_din(31)} -port {vec:rsci.s_din(31)} -attr vt d
load net {vec:rsci.s_din(32)} -port {vec:rsci.s_din(32)} -attr vt d
load net {vec:rsci.s_din(33)} -port {vec:rsci.s_din(33)} -attr vt d
load net {vec:rsci.s_din(34)} -port {vec:rsci.s_din(34)} -attr vt d
load net {vec:rsci.s_din(35)} -port {vec:rsci.s_din(35)} -attr vt d
load net {vec:rsci.s_din(36)} -port {vec:rsci.s_din(36)} -attr vt d
load net {vec:rsci.s_din(37)} -port {vec:rsci.s_din(37)} -attr vt d
load net {vec:rsci.s_din(38)} -port {vec:rsci.s_din(38)} -attr vt d
load net {vec:rsci.s_din(39)} -port {vec:rsci.s_din(39)} -attr vt d
load net {vec:rsci.s_din(40)} -port {vec:rsci.s_din(40)} -attr vt d
load net {vec:rsci.s_din(41)} -port {vec:rsci.s_din(41)} -attr vt d
load net {vec:rsci.s_din(42)} -port {vec:rsci.s_din(42)} -attr vt d
load net {vec:rsci.s_din(43)} -port {vec:rsci.s_din(43)} -attr vt d
load net {vec:rsci.s_din(44)} -port {vec:rsci.s_din(44)} -attr vt d
load net {vec:rsci.s_din(45)} -port {vec:rsci.s_din(45)} -attr vt d
load net {vec:rsci.s_din(46)} -port {vec:rsci.s_din(46)} -attr vt d
load net {vec:rsci.s_din(47)} -port {vec:rsci.s_din(47)} -attr vt d
load net {vec:rsci.s_din(48)} -port {vec:rsci.s_din(48)} -attr vt d
load net {vec:rsci.s_din(49)} -port {vec:rsci.s_din(49)} -attr vt d
load net {vec:rsci.s_din(50)} -port {vec:rsci.s_din(50)} -attr vt d
load net {vec:rsci.s_din(51)} -port {vec:rsci.s_din(51)} -attr vt d
load net {vec:rsci.s_din(52)} -port {vec:rsci.s_din(52)} -attr vt d
load net {vec:rsci.s_din(53)} -port {vec:rsci.s_din(53)} -attr vt d
load net {vec:rsci.s_din(54)} -port {vec:rsci.s_din(54)} -attr vt d
load net {vec:rsci.s_din(55)} -port {vec:rsci.s_din(55)} -attr vt d
load net {vec:rsci.s_din(56)} -port {vec:rsci.s_din(56)} -attr vt d
load net {vec:rsci.s_din(57)} -port {vec:rsci.s_din(57)} -attr vt d
load net {vec:rsci.s_din(58)} -port {vec:rsci.s_din(58)} -attr vt d
load net {vec:rsci.s_din(59)} -port {vec:rsci.s_din(59)} -attr vt d
load net {vec:rsci.s_din(60)} -port {vec:rsci.s_din(60)} -attr vt d
load net {vec:rsci.s_din(61)} -port {vec:rsci.s_din(61)} -attr vt d
load net {vec:rsci.s_din(62)} -port {vec:rsci.s_din(62)} -attr vt d
load net {vec:rsci.s_din(63)} -port {vec:rsci.s_din(63)} -attr vt d
load netBundle {vec:rsci.s_din} 64 {vec:rsci.s_din(0)} {vec:rsci.s_din(1)} {vec:rsci.s_din(2)} {vec:rsci.s_din(3)} {vec:rsci.s_din(4)} {vec:rsci.s_din(5)} {vec:rsci.s_din(6)} {vec:rsci.s_din(7)} {vec:rsci.s_din(8)} {vec:rsci.s_din(9)} {vec:rsci.s_din(10)} {vec:rsci.s_din(11)} {vec:rsci.s_din(12)} {vec:rsci.s_din(13)} {vec:rsci.s_din(14)} {vec:rsci.s_din(15)} {vec:rsci.s_din(16)} {vec:rsci.s_din(17)} {vec:rsci.s_din(18)} {vec:rsci.s_din(19)} {vec:rsci.s_din(20)} {vec:rsci.s_din(21)} {vec:rsci.s_din(22)} {vec:rsci.s_din(23)} {vec:rsci.s_din(24)} {vec:rsci.s_din(25)} {vec:rsci.s_din(26)} {vec:rsci.s_din(27)} {vec:rsci.s_din(28)} {vec:rsci.s_din(29)} {vec:rsci.s_din(30)} {vec:rsci.s_din(31)} {vec:rsci.s_din(32)} {vec:rsci.s_din(33)} {vec:rsci.s_din(34)} {vec:rsci.s_din(35)} {vec:rsci.s_din(36)} {vec:rsci.s_din(37)} {vec:rsci.s_din(38)} {vec:rsci.s_din(39)} {vec:rsci.s_din(40)} {vec:rsci.s_din(41)} {vec:rsci.s_din(42)} {vec:rsci.s_din(43)} {vec:rsci.s_din(44)} {vec:rsci.s_din(45)} {vec:rsci.s_din(46)} {vec:rsci.s_din(47)} {vec:rsci.s_din(48)} {vec:rsci.s_din(49)} {vec:rsci.s_din(50)} {vec:rsci.s_din(51)} {vec:rsci.s_din(52)} {vec:rsci.s_din(53)} {vec:rsci.s_din(54)} {vec:rsci.s_din(55)} {vec:rsci.s_din(56)} {vec:rsci.s_din(57)} {vec:rsci.s_din(58)} {vec:rsci.s_din(59)} {vec:rsci.s_din(60)} {vec:rsci.s_din(61)} {vec:rsci.s_din(62)} {vec:rsci.s_din(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-113 -attr oid 112 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_dout(0)} -attr vt d
load net {vec:rsci.s_dout(1)} -attr vt d
load net {vec:rsci.s_dout(2)} -attr vt d
load net {vec:rsci.s_dout(3)} -attr vt d
load net {vec:rsci.s_dout(4)} -attr vt d
load net {vec:rsci.s_dout(5)} -attr vt d
load net {vec:rsci.s_dout(6)} -attr vt d
load net {vec:rsci.s_dout(7)} -attr vt d
load net {vec:rsci.s_dout(8)} -attr vt d
load net {vec:rsci.s_dout(9)} -attr vt d
load net {vec:rsci.s_dout(10)} -attr vt d
load net {vec:rsci.s_dout(11)} -attr vt d
load net {vec:rsci.s_dout(12)} -attr vt d
load net {vec:rsci.s_dout(13)} -attr vt d
load net {vec:rsci.s_dout(14)} -attr vt d
load net {vec:rsci.s_dout(15)} -attr vt d
load net {vec:rsci.s_dout(16)} -attr vt d
load net {vec:rsci.s_dout(17)} -attr vt d
load net {vec:rsci.s_dout(18)} -attr vt d
load net {vec:rsci.s_dout(19)} -attr vt d
load net {vec:rsci.s_dout(20)} -attr vt d
load net {vec:rsci.s_dout(21)} -attr vt d
load net {vec:rsci.s_dout(22)} -attr vt d
load net {vec:rsci.s_dout(23)} -attr vt d
load net {vec:rsci.s_dout(24)} -attr vt d
load net {vec:rsci.s_dout(25)} -attr vt d
load net {vec:rsci.s_dout(26)} -attr vt d
load net {vec:rsci.s_dout(27)} -attr vt d
load net {vec:rsci.s_dout(28)} -attr vt d
load net {vec:rsci.s_dout(29)} -attr vt d
load net {vec:rsci.s_dout(30)} -attr vt d
load net {vec:rsci.s_dout(31)} -attr vt d
load net {vec:rsci.s_dout(32)} -attr vt d
load net {vec:rsci.s_dout(33)} -attr vt d
load net {vec:rsci.s_dout(34)} -attr vt d
load net {vec:rsci.s_dout(35)} -attr vt d
load net {vec:rsci.s_dout(36)} -attr vt d
load net {vec:rsci.s_dout(37)} -attr vt d
load net {vec:rsci.s_dout(38)} -attr vt d
load net {vec:rsci.s_dout(39)} -attr vt d
load net {vec:rsci.s_dout(40)} -attr vt d
load net {vec:rsci.s_dout(41)} -attr vt d
load net {vec:rsci.s_dout(42)} -attr vt d
load net {vec:rsci.s_dout(43)} -attr vt d
load net {vec:rsci.s_dout(44)} -attr vt d
load net {vec:rsci.s_dout(45)} -attr vt d
load net {vec:rsci.s_dout(46)} -attr vt d
load net {vec:rsci.s_dout(47)} -attr vt d
load net {vec:rsci.s_dout(48)} -attr vt d
load net {vec:rsci.s_dout(49)} -attr vt d
load net {vec:rsci.s_dout(50)} -attr vt d
load net {vec:rsci.s_dout(51)} -attr vt d
load net {vec:rsci.s_dout(52)} -attr vt d
load net {vec:rsci.s_dout(53)} -attr vt d
load net {vec:rsci.s_dout(54)} -attr vt d
load net {vec:rsci.s_dout(55)} -attr vt d
load net {vec:rsci.s_dout(56)} -attr vt d
load net {vec:rsci.s_dout(57)} -attr vt d
load net {vec:rsci.s_dout(58)} -attr vt d
load net {vec:rsci.s_dout(59)} -attr vt d
load net {vec:rsci.s_dout(60)} -attr vt d
load net {vec:rsci.s_dout(61)} -attr vt d
load net {vec:rsci.s_dout(62)} -attr vt d
load net {vec:rsci.s_dout(63)} -attr vt d
load netBundle {vec:rsci.s_dout} 64 {vec:rsci.s_dout(0)} {vec:rsci.s_dout(1)} {vec:rsci.s_dout(2)} {vec:rsci.s_dout(3)} {vec:rsci.s_dout(4)} {vec:rsci.s_dout(5)} {vec:rsci.s_dout(6)} {vec:rsci.s_dout(7)} {vec:rsci.s_dout(8)} {vec:rsci.s_dout(9)} {vec:rsci.s_dout(10)} {vec:rsci.s_dout(11)} {vec:rsci.s_dout(12)} {vec:rsci.s_dout(13)} {vec:rsci.s_dout(14)} {vec:rsci.s_dout(15)} {vec:rsci.s_dout(16)} {vec:rsci.s_dout(17)} {vec:rsci.s_dout(18)} {vec:rsci.s_dout(19)} {vec:rsci.s_dout(20)} {vec:rsci.s_dout(21)} {vec:rsci.s_dout(22)} {vec:rsci.s_dout(23)} {vec:rsci.s_dout(24)} {vec:rsci.s_dout(25)} {vec:rsci.s_dout(26)} {vec:rsci.s_dout(27)} {vec:rsci.s_dout(28)} {vec:rsci.s_dout(29)} {vec:rsci.s_dout(30)} {vec:rsci.s_dout(31)} {vec:rsci.s_dout(32)} {vec:rsci.s_dout(33)} {vec:rsci.s_dout(34)} {vec:rsci.s_dout(35)} {vec:rsci.s_dout(36)} {vec:rsci.s_dout(37)} {vec:rsci.s_dout(38)} {vec:rsci.s_dout(39)} {vec:rsci.s_dout(40)} {vec:rsci.s_dout(41)} {vec:rsci.s_dout(42)} {vec:rsci.s_dout(43)} {vec:rsci.s_dout(44)} {vec:rsci.s_dout(45)} {vec:rsci.s_dout(46)} {vec:rsci.s_dout(47)} {vec:rsci.s_dout(48)} {vec:rsci.s_dout(49)} {vec:rsci.s_dout(50)} {vec:rsci.s_dout(51)} {vec:rsci.s_dout(52)} {vec:rsci.s_dout(53)} {vec:rsci.s_dout(54)} {vec:rsci.s_dout(55)} {vec:rsci.s_dout(56)} {vec:rsci.s_dout(57)} {vec:rsci.s_dout(58)} {vec:rsci.s_dout(59)} {vec:rsci.s_dout(60)} {vec:rsci.s_dout(61)} {vec:rsci.s_dout(62)} {vec:rsci.s_dout(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-114 -attr oid 113 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(0)} -port {vec:rsci.s_dout(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(1)} -port {vec:rsci.s_dout(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(2)} -port {vec:rsci.s_dout(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(3)} -port {vec:rsci.s_dout(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(4)} -port {vec:rsci.s_dout(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(5)} -port {vec:rsci.s_dout(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(6)} -port {vec:rsci.s_dout(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(7)} -port {vec:rsci.s_dout(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(8)} -port {vec:rsci.s_dout(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(9)} -port {vec:rsci.s_dout(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(10)} -port {vec:rsci.s_dout(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(11)} -port {vec:rsci.s_dout(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(12)} -port {vec:rsci.s_dout(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(13)} -port {vec:rsci.s_dout(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(14)} -port {vec:rsci.s_dout(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(15)} -port {vec:rsci.s_dout(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(16)} -port {vec:rsci.s_dout(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(17)} -port {vec:rsci.s_dout(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(18)} -port {vec:rsci.s_dout(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(19)} -port {vec:rsci.s_dout(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(20)} -port {vec:rsci.s_dout(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(21)} -port {vec:rsci.s_dout(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(22)} -port {vec:rsci.s_dout(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(23)} -port {vec:rsci.s_dout(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(24)} -port {vec:rsci.s_dout(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(25)} -port {vec:rsci.s_dout(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(26)} -port {vec:rsci.s_dout(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(27)} -port {vec:rsci.s_dout(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(28)} -port {vec:rsci.s_dout(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(29)} -port {vec:rsci.s_dout(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(30)} -port {vec:rsci.s_dout(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(31)} -port {vec:rsci.s_dout(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(32)} -port {vec:rsci.s_dout(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(33)} -port {vec:rsci.s_dout(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(34)} -port {vec:rsci.s_dout(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(35)} -port {vec:rsci.s_dout(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(36)} -port {vec:rsci.s_dout(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(37)} -port {vec:rsci.s_dout(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(38)} -port {vec:rsci.s_dout(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(39)} -port {vec:rsci.s_dout(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(40)} -port {vec:rsci.s_dout(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(41)} -port {vec:rsci.s_dout(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(42)} -port {vec:rsci.s_dout(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(43)} -port {vec:rsci.s_dout(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(44)} -port {vec:rsci.s_dout(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(45)} -port {vec:rsci.s_dout(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(46)} -port {vec:rsci.s_dout(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(47)} -port {vec:rsci.s_dout(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(48)} -port {vec:rsci.s_dout(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(49)} -port {vec:rsci.s_dout(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(50)} -port {vec:rsci.s_dout(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(51)} -port {vec:rsci.s_dout(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(52)} -port {vec:rsci.s_dout(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(53)} -port {vec:rsci.s_dout(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(54)} -port {vec:rsci.s_dout(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(55)} -port {vec:rsci.s_dout(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(56)} -port {vec:rsci.s_dout(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(57)} -port {vec:rsci.s_dout(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(58)} -port {vec:rsci.s_dout(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(59)} -port {vec:rsci.s_dout(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(60)} -port {vec:rsci.s_dout(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(61)} -port {vec:rsci.s_dout(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(62)} -port {vec:rsci.s_dout(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(63)} -port {vec:rsci.s_dout(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load inst "COMP_LOOP:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-115 -attr oid 114 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_nor(1,2)"
load net {vec:rsci.bcwt} -pin  "COMP_LOOP:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load net {vec:rsci.biwt} -pin  "COMP_LOOP:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.biwt}
load net {COMP_LOOP:nor#1.itm} -pin  "COMP_LOOP:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:nor#1.itm}
load inst "COMP_LOOP:nor" "nor(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-116 -attr oid 115 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:nor} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_nor(1,2)"
load net {COMP_LOOP:nor#1.itm} -pin  "COMP_LOOP:nor" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:nor#1.itm}
load net {vec:rsci.bdwt} -pin  "COMP_LOOP:nor" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bdwt}
load net {COMP_LOOP:nor.itm} -pin  "COMP_LOOP:nor" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:nor.itm}
load inst "reg(vec:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-117 -attr oid 116 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {COMP_LOOP:nor.itm} -pin  "reg(vec:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:nor.itm}
load net {GND} -pin  "reg(vec:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/0#17}
load net {clk} -pin  "reg(vec:rsci.bcwt)" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-118 -attr oid 117 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(vec:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/rst}
load net {vec:rsci.bcwt} -pin  "reg(vec:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load inst "COMP_LOOP:not#2" "not(1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-119 -attr oid 118 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {vec:rsci.oswt} -pin  "COMP_LOOP:not#2" {A(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.oswt}
load net {COMP_LOOP:not#2.itm} -pin  "COMP_LOOP:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:not#2.itm}
load inst "COMP_LOOP:or#1" "or(3,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-120 -attr oid 119 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:or#1} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,3)"
load net {COMP_LOOP:not#2.itm} -pin  "COMP_LOOP:or#1" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:not#2.itm}
load net {vec:rsci.biwt} -pin  "COMP_LOOP:or#1" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.biwt}
load net {vec:rsci.bcwt} -pin  "COMP_LOOP:or#1" {A2(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load net {vec:rsci.wen_comp} -pin  "COMP_LOOP:or#1" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.wen_comp}
load inst "COMP_LOOP:nor#4" "nor(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-121 -attr oid 120 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:nor#4} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_nor(1,2)"
load net {vec:rsci.bcwt#1} -pin  "COMP_LOOP:nor#4" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load net {vec:rsci.biwt#1} -pin  "COMP_LOOP:nor#4" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load net {COMP_LOOP:nor#4.itm} -pin  "COMP_LOOP:nor#4" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:nor#4.itm}
load inst "COMP_LOOP:nor#3" "nor(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-122 -attr oid 121 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:nor#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_nor(1,2)"
load net {COMP_LOOP:nor#4.itm} -pin  "COMP_LOOP:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:nor#4.itm}
load net {vec:rsci.bdwt#2} -pin  "COMP_LOOP:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bdwt#2}
load net {COMP_LOOP:nor#3.itm} -pin  "COMP_LOOP:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:nor#3.itm}
load inst "reg(vec:rsci.bcwt#1)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-123 -attr oid 122 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {COMP_LOOP:nor#3.itm} -pin  "reg(vec:rsci.bcwt#1)" {D(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:nor#3.itm}
load net {GND} -pin  "reg(vec:rsci.bcwt#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/0#17}
load net {clk} -pin  "reg(vec:rsci.bcwt#1)" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-124 -attr oid 123 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(vec:rsci.bcwt#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/rst}
load net {vec:rsci.bcwt#1} -pin  "reg(vec:rsci.bcwt#1)" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load inst "COMP_LOOP:not#5" "not(1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-125 -attr oid 124 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:not#5} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {vec:rsci.oswt#1} -pin  "COMP_LOOP:not#5" {A(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.oswt#1}
load net {COMP_LOOP:not#5.itm} -pin  "COMP_LOOP:not#5" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:not#5.itm}
load inst "COMP_LOOP:or#3" "or(3,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-126 -attr oid 125 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:or#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,3)"
load net {COMP_LOOP:not#5.itm} -pin  "COMP_LOOP:or#3" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:not#5.itm}
load net {vec:rsci.biwt#1} -pin  "COMP_LOOP:or#3" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load net {vec:rsci.bcwt#1} -pin  "COMP_LOOP:or#3" {A2(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load net {vec:rsci.wen_comp#1} -pin  "COMP_LOOP:or#3" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.wen_comp#1}
load inst "COMP_LOOP:COMP_LOOP:and" "and(2,10)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-127 -attr oid 126 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:COMP_LOOP:and} -attr area 10.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(10,2)"
load net {vec:rsci.s_raddr.core(0)} -pin  "COMP_LOOP:COMP_LOOP:and" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(1)} -pin  "COMP_LOOP:COMP_LOOP:and" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(2)} -pin  "COMP_LOOP:COMP_LOOP:and" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(3)} -pin  "COMP_LOOP:COMP_LOOP:and" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(4)} -pin  "COMP_LOOP:COMP_LOOP:and" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(5)} -pin  "COMP_LOOP:COMP_LOOP:and" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(6)} -pin  "COMP_LOOP:COMP_LOOP:and" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(7)} -pin  "COMP_LOOP:COMP_LOOP:and" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(8)} -pin  "COMP_LOOP:COMP_LOOP:and" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(9)} -pin  "COMP_LOOP:COMP_LOOP:and" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs.itm}
load net {vec:rsci.s_raddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs.itm}
load net {vec:rsci.s_raddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs.itm}
load net {vec:rsci.s_raddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs.itm}
load net {vec:rsci.s_raddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs.itm}
load net {vec:rsci.s_raddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs.itm}
load net {vec:rsci.s_raddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs.itm}
load net {vec:rsci.s_raddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs.itm}
load net {vec:rsci.s_raddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs.itm}
load net {vec:rsci.s_raddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs.itm}
load net {vec:rsci.s_raddr(0)} -pin  "COMP_LOOP:COMP_LOOP:and" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(1)} -pin  "COMP_LOOP:COMP_LOOP:and" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(2)} -pin  "COMP_LOOP:COMP_LOOP:and" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(3)} -pin  "COMP_LOOP:COMP_LOOP:and" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(4)} -pin  "COMP_LOOP:COMP_LOOP:and" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(5)} -pin  "COMP_LOOP:COMP_LOOP:and" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(6)} -pin  "COMP_LOOP:COMP_LOOP:and" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(7)} -pin  "COMP_LOOP:COMP_LOOP:and" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(8)} -pin  "COMP_LOOP:COMP_LOOP:and" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(9)} -pin  "COMP_LOOP:COMP_LOOP:and" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load inst "COMP_LOOP:COMP_LOOP:and#1" "and(2,10)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-128 -attr oid 127 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:COMP_LOOP:and#1} -attr area 10.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(10,2)"
load net {vec:rsci.s_waddr.core(0)} -pin  "COMP_LOOP:COMP_LOOP:and#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(1)} -pin  "COMP_LOOP:COMP_LOOP:and#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(2)} -pin  "COMP_LOOP:COMP_LOOP:and#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(3)} -pin  "COMP_LOOP:COMP_LOOP:and#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(4)} -pin  "COMP_LOOP:COMP_LOOP:and#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(5)} -pin  "COMP_LOOP:COMP_LOOP:and#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(6)} -pin  "COMP_LOOP:COMP_LOOP:and#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(7)} -pin  "COMP_LOOP:COMP_LOOP:and#1" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(8)} -pin  "COMP_LOOP:COMP_LOOP:and#1" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(9)} -pin  "COMP_LOOP:COMP_LOOP:and#1" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#1.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#1.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#1.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#1.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#1.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#1.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#1.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#1.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#1.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#1.itm}
load net {vec:rsci.s_waddr(0)} -pin  "COMP_LOOP:COMP_LOOP:and#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(1)} -pin  "COMP_LOOP:COMP_LOOP:and#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(2)} -pin  "COMP_LOOP:COMP_LOOP:and#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(3)} -pin  "COMP_LOOP:COMP_LOOP:and#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(4)} -pin  "COMP_LOOP:COMP_LOOP:and#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(5)} -pin  "COMP_LOOP:COMP_LOOP:and#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(6)} -pin  "COMP_LOOP:COMP_LOOP:and#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(7)} -pin  "COMP_LOOP:COMP_LOOP:and#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(8)} -pin  "COMP_LOOP:COMP_LOOP:and#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(9)} -pin  "COMP_LOOP:COMP_LOOP:and#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_waddr}
load inst "reg(vec:rsci.s_din.bfwt)" "reg(64,1,1,0,0)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-129 -attr oid 128 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/reg(vec:rsci.s_din.bfwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(64,0,0,0,0,1,1)"
load net {vec:rsci.s_din(0)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(1)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(2)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(3)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(4)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(5)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(6)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(7)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(8)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(9)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(10)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(11)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(12)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(13)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(14)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(15)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(16)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(17)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(18)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(19)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(20)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(21)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(22)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(23)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(24)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(25)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(26)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(27)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(28)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(29)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(30)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(31)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(32)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(33)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(34)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(35)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(36)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(37)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(38)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(39)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(40)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(41)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(42)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(43)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(44)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(45)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(46)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(47)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(48)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(49)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(50)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(51)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(52)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(53)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(54)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(55)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(56)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(57)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(58)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(59)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(60)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(61)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(62)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(63)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {clk} -pin  "reg(vec:rsci.s_din.bfwt)" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-130 -attr oid 129 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/clk}
load net {vec:rsci.biwt} -pin  "reg(vec:rsci.s_din.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.biwt}
load net {vec:rsci.s_din.bfwt(0)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(1)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(2)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(3)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(4)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(5)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(6)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(7)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(8)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(9)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(10)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(11)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(12)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(13)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(14)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(15)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(16)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(17)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(18)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(19)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(20)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(21)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(22)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(23)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(24)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(25)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(26)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(27)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(28)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(29)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(30)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(31)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(32)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(33)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(34)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(35)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(36)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(37)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(38)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(39)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(40)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(41)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(42)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(43)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(44)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(45)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(46)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(47)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(48)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(49)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(50)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(51)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(52)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(53)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(54)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(55)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(56)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(57)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(58)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(59)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(60)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(61)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(62)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(63)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load inst "COMP_LOOP:mux#1" "mux(2,64)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-131 -attr oid 130 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:mux#1} -attr area 64.001000 -attr delay 0.532051 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(64,1,2)"
load net {vec:rsci.s_din(0)} -pin  "COMP_LOOP:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(1)} -pin  "COMP_LOOP:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(2)} -pin  "COMP_LOOP:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(3)} -pin  "COMP_LOOP:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(4)} -pin  "COMP_LOOP:mux#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(5)} -pin  "COMP_LOOP:mux#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(6)} -pin  "COMP_LOOP:mux#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(7)} -pin  "COMP_LOOP:mux#1" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(8)} -pin  "COMP_LOOP:mux#1" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(9)} -pin  "COMP_LOOP:mux#1" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(10)} -pin  "COMP_LOOP:mux#1" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(11)} -pin  "COMP_LOOP:mux#1" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(12)} -pin  "COMP_LOOP:mux#1" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(13)} -pin  "COMP_LOOP:mux#1" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(14)} -pin  "COMP_LOOP:mux#1" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(15)} -pin  "COMP_LOOP:mux#1" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(16)} -pin  "COMP_LOOP:mux#1" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(17)} -pin  "COMP_LOOP:mux#1" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(18)} -pin  "COMP_LOOP:mux#1" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(19)} -pin  "COMP_LOOP:mux#1" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(20)} -pin  "COMP_LOOP:mux#1" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(21)} -pin  "COMP_LOOP:mux#1" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(22)} -pin  "COMP_LOOP:mux#1" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(23)} -pin  "COMP_LOOP:mux#1" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(24)} -pin  "COMP_LOOP:mux#1" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(25)} -pin  "COMP_LOOP:mux#1" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(26)} -pin  "COMP_LOOP:mux#1" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(27)} -pin  "COMP_LOOP:mux#1" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(28)} -pin  "COMP_LOOP:mux#1" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(29)} -pin  "COMP_LOOP:mux#1" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(30)} -pin  "COMP_LOOP:mux#1" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(31)} -pin  "COMP_LOOP:mux#1" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(32)} -pin  "COMP_LOOP:mux#1" {A0(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(33)} -pin  "COMP_LOOP:mux#1" {A0(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(34)} -pin  "COMP_LOOP:mux#1" {A0(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(35)} -pin  "COMP_LOOP:mux#1" {A0(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(36)} -pin  "COMP_LOOP:mux#1" {A0(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(37)} -pin  "COMP_LOOP:mux#1" {A0(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(38)} -pin  "COMP_LOOP:mux#1" {A0(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(39)} -pin  "COMP_LOOP:mux#1" {A0(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(40)} -pin  "COMP_LOOP:mux#1" {A0(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(41)} -pin  "COMP_LOOP:mux#1" {A0(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(42)} -pin  "COMP_LOOP:mux#1" {A0(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(43)} -pin  "COMP_LOOP:mux#1" {A0(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(44)} -pin  "COMP_LOOP:mux#1" {A0(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(45)} -pin  "COMP_LOOP:mux#1" {A0(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(46)} -pin  "COMP_LOOP:mux#1" {A0(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(47)} -pin  "COMP_LOOP:mux#1" {A0(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(48)} -pin  "COMP_LOOP:mux#1" {A0(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(49)} -pin  "COMP_LOOP:mux#1" {A0(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(50)} -pin  "COMP_LOOP:mux#1" {A0(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(51)} -pin  "COMP_LOOP:mux#1" {A0(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(52)} -pin  "COMP_LOOP:mux#1" {A0(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(53)} -pin  "COMP_LOOP:mux#1" {A0(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(54)} -pin  "COMP_LOOP:mux#1" {A0(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(55)} -pin  "COMP_LOOP:mux#1" {A0(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(56)} -pin  "COMP_LOOP:mux#1" {A0(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(57)} -pin  "COMP_LOOP:mux#1" {A0(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(58)} -pin  "COMP_LOOP:mux#1" {A0(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(59)} -pin  "COMP_LOOP:mux#1" {A0(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(60)} -pin  "COMP_LOOP:mux#1" {A0(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(61)} -pin  "COMP_LOOP:mux#1" {A0(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(62)} -pin  "COMP_LOOP:mux#1" {A0(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(63)} -pin  "COMP_LOOP:mux#1" {A0(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din.bfwt(0)} -pin  "COMP_LOOP:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(1)} -pin  "COMP_LOOP:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(2)} -pin  "COMP_LOOP:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(3)} -pin  "COMP_LOOP:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(4)} -pin  "COMP_LOOP:mux#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(5)} -pin  "COMP_LOOP:mux#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(6)} -pin  "COMP_LOOP:mux#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(7)} -pin  "COMP_LOOP:mux#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(8)} -pin  "COMP_LOOP:mux#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(9)} -pin  "COMP_LOOP:mux#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(10)} -pin  "COMP_LOOP:mux#1" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(11)} -pin  "COMP_LOOP:mux#1" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(12)} -pin  "COMP_LOOP:mux#1" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(13)} -pin  "COMP_LOOP:mux#1" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(14)} -pin  "COMP_LOOP:mux#1" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(15)} -pin  "COMP_LOOP:mux#1" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(16)} -pin  "COMP_LOOP:mux#1" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(17)} -pin  "COMP_LOOP:mux#1" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(18)} -pin  "COMP_LOOP:mux#1" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(19)} -pin  "COMP_LOOP:mux#1" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(20)} -pin  "COMP_LOOP:mux#1" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(21)} -pin  "COMP_LOOP:mux#1" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(22)} -pin  "COMP_LOOP:mux#1" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(23)} -pin  "COMP_LOOP:mux#1" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(24)} -pin  "COMP_LOOP:mux#1" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(25)} -pin  "COMP_LOOP:mux#1" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(26)} -pin  "COMP_LOOP:mux#1" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(27)} -pin  "COMP_LOOP:mux#1" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(28)} -pin  "COMP_LOOP:mux#1" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(29)} -pin  "COMP_LOOP:mux#1" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(30)} -pin  "COMP_LOOP:mux#1" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(31)} -pin  "COMP_LOOP:mux#1" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(32)} -pin  "COMP_LOOP:mux#1" {A1(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(33)} -pin  "COMP_LOOP:mux#1" {A1(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(34)} -pin  "COMP_LOOP:mux#1" {A1(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(35)} -pin  "COMP_LOOP:mux#1" {A1(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(36)} -pin  "COMP_LOOP:mux#1" {A1(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(37)} -pin  "COMP_LOOP:mux#1" {A1(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(38)} -pin  "COMP_LOOP:mux#1" {A1(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(39)} -pin  "COMP_LOOP:mux#1" {A1(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(40)} -pin  "COMP_LOOP:mux#1" {A1(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(41)} -pin  "COMP_LOOP:mux#1" {A1(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(42)} -pin  "COMP_LOOP:mux#1" {A1(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(43)} -pin  "COMP_LOOP:mux#1" {A1(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(44)} -pin  "COMP_LOOP:mux#1" {A1(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(45)} -pin  "COMP_LOOP:mux#1" {A1(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(46)} -pin  "COMP_LOOP:mux#1" {A1(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(47)} -pin  "COMP_LOOP:mux#1" {A1(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(48)} -pin  "COMP_LOOP:mux#1" {A1(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(49)} -pin  "COMP_LOOP:mux#1" {A1(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(50)} -pin  "COMP_LOOP:mux#1" {A1(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(51)} -pin  "COMP_LOOP:mux#1" {A1(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(52)} -pin  "COMP_LOOP:mux#1" {A1(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(53)} -pin  "COMP_LOOP:mux#1" {A1(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(54)} -pin  "COMP_LOOP:mux#1" {A1(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(55)} -pin  "COMP_LOOP:mux#1" {A1(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(56)} -pin  "COMP_LOOP:mux#1" {A1(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(57)} -pin  "COMP_LOOP:mux#1" {A1(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(58)} -pin  "COMP_LOOP:mux#1" {A1(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(59)} -pin  "COMP_LOOP:mux#1" {A1(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(60)} -pin  "COMP_LOOP:mux#1" {A1(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(61)} -pin  "COMP_LOOP:mux#1" {A1(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(62)} -pin  "COMP_LOOP:mux#1" {A1(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(63)} -pin  "COMP_LOOP:mux#1" {A1(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.bcwt} -pin  "COMP_LOOP:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load net {vec:rsci.s_din.mxwt(0)} -pin  "COMP_LOOP:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(1)} -pin  "COMP_LOOP:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(2)} -pin  "COMP_LOOP:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(3)} -pin  "COMP_LOOP:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(4)} -pin  "COMP_LOOP:mux#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(5)} -pin  "COMP_LOOP:mux#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(6)} -pin  "COMP_LOOP:mux#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(7)} -pin  "COMP_LOOP:mux#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(8)} -pin  "COMP_LOOP:mux#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(9)} -pin  "COMP_LOOP:mux#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(10)} -pin  "COMP_LOOP:mux#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(11)} -pin  "COMP_LOOP:mux#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(12)} -pin  "COMP_LOOP:mux#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(13)} -pin  "COMP_LOOP:mux#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(14)} -pin  "COMP_LOOP:mux#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(15)} -pin  "COMP_LOOP:mux#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(16)} -pin  "COMP_LOOP:mux#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(17)} -pin  "COMP_LOOP:mux#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(18)} -pin  "COMP_LOOP:mux#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(19)} -pin  "COMP_LOOP:mux#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(20)} -pin  "COMP_LOOP:mux#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(21)} -pin  "COMP_LOOP:mux#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(22)} -pin  "COMP_LOOP:mux#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(23)} -pin  "COMP_LOOP:mux#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(24)} -pin  "COMP_LOOP:mux#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(25)} -pin  "COMP_LOOP:mux#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(26)} -pin  "COMP_LOOP:mux#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(27)} -pin  "COMP_LOOP:mux#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(28)} -pin  "COMP_LOOP:mux#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(29)} -pin  "COMP_LOOP:mux#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(30)} -pin  "COMP_LOOP:mux#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(31)} -pin  "COMP_LOOP:mux#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(32)} -pin  "COMP_LOOP:mux#1" {Z(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(33)} -pin  "COMP_LOOP:mux#1" {Z(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(34)} -pin  "COMP_LOOP:mux#1" {Z(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(35)} -pin  "COMP_LOOP:mux#1" {Z(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(36)} -pin  "COMP_LOOP:mux#1" {Z(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(37)} -pin  "COMP_LOOP:mux#1" {Z(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(38)} -pin  "COMP_LOOP:mux#1" {Z(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(39)} -pin  "COMP_LOOP:mux#1" {Z(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(40)} -pin  "COMP_LOOP:mux#1" {Z(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(41)} -pin  "COMP_LOOP:mux#1" {Z(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(42)} -pin  "COMP_LOOP:mux#1" {Z(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(43)} -pin  "COMP_LOOP:mux#1" {Z(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(44)} -pin  "COMP_LOOP:mux#1" {Z(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(45)} -pin  "COMP_LOOP:mux#1" {Z(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(46)} -pin  "COMP_LOOP:mux#1" {Z(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(47)} -pin  "COMP_LOOP:mux#1" {Z(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(48)} -pin  "COMP_LOOP:mux#1" {Z(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(49)} -pin  "COMP_LOOP:mux#1" {Z(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(50)} -pin  "COMP_LOOP:mux#1" {Z(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(51)} -pin  "COMP_LOOP:mux#1" {Z(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(52)} -pin  "COMP_LOOP:mux#1" {Z(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(53)} -pin  "COMP_LOOP:mux#1" {Z(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(54)} -pin  "COMP_LOOP:mux#1" {Z(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(55)} -pin  "COMP_LOOP:mux#1" {Z(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(56)} -pin  "COMP_LOOP:mux#1" {Z(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(57)} -pin  "COMP_LOOP:mux#1" {Z(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(58)} -pin  "COMP_LOOP:mux#1" {Z(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(59)} -pin  "COMP_LOOP:mux#1" {Z(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(60)} -pin  "COMP_LOOP:mux#1" {Z(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(61)} -pin  "COMP_LOOP:mux#1" {Z(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(62)} -pin  "COMP_LOOP:mux#1" {Z(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(63)} -pin  "COMP_LOOP:mux#1" {Z(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load inst "COMP_LOOP:COMP_LOOP:and#2" "and(2,64)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-132 -attr oid 131 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:COMP_LOOP:and#2} -attr area 64.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(64,2)"
load net {vec:rsci.s_dout.core(0)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(1)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(2)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(3)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(4)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(5)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(6)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(7)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(8)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(9)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(10)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(11)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(12)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(13)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(14)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(15)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(16)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(17)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(18)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(19)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(20)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(21)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(22)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(23)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(24)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(25)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(26)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(27)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(28)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(29)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(30)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(31)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(32)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(33)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(34)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(35)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(36)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(37)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(38)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(39)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(40)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(41)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(42)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(43)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(44)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(45)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(46)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(47)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(48)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(49)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(50)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(51)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(52)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(53)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(54)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(55)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(56)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(57)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(58)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(59)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(60)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(61)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(62)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(63)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A0(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout.core}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_waddr.core.sct} -pin  "COMP_LOOP:COMP_LOOP:and#2" {A1(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/COMP_LOOP:exs#2.itm}
load net {vec:rsci.s_dout(0)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(1)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(2)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(3)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(4)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(5)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(6)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(7)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(8)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(9)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(10)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(11)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(12)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(13)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(14)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(15)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(16)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(17)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(18)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(19)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(20)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(21)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(22)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(23)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(24)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(25)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(26)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(27)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(28)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(29)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(30)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(31)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(32)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(33)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(34)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(35)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(36)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(37)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(38)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(39)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(40)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(41)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(42)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(43)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(44)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(45)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(46)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(47)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(48)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(49)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(50)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(51)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(52)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(53)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(54)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(55)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(56)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(57)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(58)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(59)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(60)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(61)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(62)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
load net {vec:rsci.s_dout(63)} -pin  "COMP_LOOP:COMP_LOOP:and#2" {Z(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_dout}
### END MODULE 

module new "inPlaceNTT_DIT_precomp:core:vec:rsci" "orig" \
 -symlib {4a69cb40-248a-4012-8769-aa1873e8ab98-12 __CPR98__inPlaceNTT_DIT_precomp__FP32ac_int__tm__18_XCiL_2_64XCbL_1_032ac_int__tm__J40JT2T1 v2} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-134 -attr oid 132 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-135 -attr oid 133 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/rst}
load port {vec:rsc.s_tdone} output -symbol right_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-136 -attr oid 134 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.s_tdone}
load port {vec:rsc.tr_write_done} output -symbol right_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-137 -attr oid 135 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.tr_write_done}
load port {vec:rsc.RREADY} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-138 -attr oid 136 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RREADY}
load port {vec:rsc.RVALID} input -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-139 -attr oid 137 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RVALID}
load port {vec:rsc.RUSER} input -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-140 -attr oid 138 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RUSER}
load port {vec:rsc.RLAST} input -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-141 -attr oid 139 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RLAST}
load portBus vec:rsc.RRESP(1:0) input 2 {vec:rsc.RRESP(1)} {vec:rsc.RRESP(0)} -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-142 -attr oid 140 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RRESP}
load portBus vec:rsc.RDATA(63:0) input 64 {vec:rsc.RDATA(63)} {vec:rsc.RDATA(62)} {vec:rsc.RDATA(61)} {vec:rsc.RDATA(60)} {vec:rsc.RDATA(59)} {vec:rsc.RDATA(58)} {vec:rsc.RDATA(57)} {vec:rsc.RDATA(56)} {vec:rsc.RDATA(55)} {vec:rsc.RDATA(54)} {vec:rsc.RDATA(53)} {vec:rsc.RDATA(52)} {vec:rsc.RDATA(51)} {vec:rsc.RDATA(50)} {vec:rsc.RDATA(49)} {vec:rsc.RDATA(48)} {vec:rsc.RDATA(47)} {vec:rsc.RDATA(46)} {vec:rsc.RDATA(45)} {vec:rsc.RDATA(44)} {vec:rsc.RDATA(43)} {vec:rsc.RDATA(42)} {vec:rsc.RDATA(41)} {vec:rsc.RDATA(40)} {vec:rsc.RDATA(39)} {vec:rsc.RDATA(38)} {vec:rsc.RDATA(37)} {vec:rsc.RDATA(36)} {vec:rsc.RDATA(35)} {vec:rsc.RDATA(34)} {vec:rsc.RDATA(33)} {vec:rsc.RDATA(32)} {vec:rsc.RDATA(31)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(0)} -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-143 -attr oid 141 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load port {vec:rsc.RID} input -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-144 -attr oid 142 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RID}
load port {vec:rsc.ARREADY} input -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-145 -attr oid 143 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARREADY}
load port {vec:rsc.ARVALID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-146 -attr oid 144 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARVALID}
load port {vec:rsc.ARUSER} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-147 -attr oid 145 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARUSER}
load portBus vec:rsc.ARREGION(3:0) input 4 {vec:rsc.ARREGION(3)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-148 -attr oid 146 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARREGION}
load portBus vec:rsc.ARQOS(3:0) input 4 {vec:rsc.ARQOS(3)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-149 -attr oid 147 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARQOS}
load portBus vec:rsc.ARPROT(2:0) input 3 {vec:rsc.ARPROT(2)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-150 -attr oid 148 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARPROT}
load portBus vec:rsc.ARCACHE(3:0) input 4 {vec:rsc.ARCACHE(3)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-151 -attr oid 149 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARCACHE}
load port {vec:rsc.ARLOCK} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-152 -attr oid 150 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARLOCK}
load portBus vec:rsc.ARBURST(1:0) input 2 {vec:rsc.ARBURST(1)} {vec:rsc.ARBURST(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-153 -attr oid 151 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARBURST}
load portBus vec:rsc.ARSIZE(2:0) input 3 {vec:rsc.ARSIZE(2)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-154 -attr oid 152 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARSIZE}
load portBus vec:rsc.ARLEN(7:0) input 8 {vec:rsc.ARLEN(7)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-155 -attr oid 153 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARLEN}
load portBus vec:rsc.ARADDR(11:0) input 12 {vec:rsc.ARADDR(11)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-156 -attr oid 154 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARADDR}
load port {vec:rsc.ARID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-157 -attr oid 155 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARID}
load port {vec:rsc.BREADY} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-158 -attr oid 156 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.BREADY}
load port {vec:rsc.BVALID} input -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-159 -attr oid 157 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.BVALID}
load port {vec:rsc.BUSER} input -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-160 -attr oid 158 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.BUSER}
load portBus vec:rsc.BRESP(1:0) input 2 {vec:rsc.BRESP(1)} {vec:rsc.BRESP(0)} -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-161 -attr oid 159 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.BRESP}
load port {vec:rsc.BID} input -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-162 -attr oid 160 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.BID}
load port {vec:rsc.WREADY} input -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-163 -attr oid 161 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WREADY}
load port {vec:rsc.WVALID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-164 -attr oid 162 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WVALID}
load port {vec:rsc.WUSER} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-165 -attr oid 163 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WUSER}
load port {vec:rsc.WLAST} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-166 -attr oid 164 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WLAST}
load portBus vec:rsc.WSTRB(7:0) input 8 {vec:rsc.WSTRB(7)} {vec:rsc.WSTRB(6)} {vec:rsc.WSTRB(5)} {vec:rsc.WSTRB(4)} {vec:rsc.WSTRB(3)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-167 -attr oid 165 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WSTRB}
load portBus vec:rsc.WDATA(63:0) input 64 {vec:rsc.WDATA(63)} {vec:rsc.WDATA(62)} {vec:rsc.WDATA(61)} {vec:rsc.WDATA(60)} {vec:rsc.WDATA(59)} {vec:rsc.WDATA(58)} {vec:rsc.WDATA(57)} {vec:rsc.WDATA(56)} {vec:rsc.WDATA(55)} {vec:rsc.WDATA(54)} {vec:rsc.WDATA(53)} {vec:rsc.WDATA(52)} {vec:rsc.WDATA(51)} {vec:rsc.WDATA(50)} {vec:rsc.WDATA(49)} {vec:rsc.WDATA(48)} {vec:rsc.WDATA(47)} {vec:rsc.WDATA(46)} {vec:rsc.WDATA(45)} {vec:rsc.WDATA(44)} {vec:rsc.WDATA(43)} {vec:rsc.WDATA(42)} {vec:rsc.WDATA(41)} {vec:rsc.WDATA(40)} {vec:rsc.WDATA(39)} {vec:rsc.WDATA(38)} {vec:rsc.WDATA(37)} {vec:rsc.WDATA(36)} {vec:rsc.WDATA(35)} {vec:rsc.WDATA(34)} {vec:rsc.WDATA(33)} {vec:rsc.WDATA(32)} {vec:rsc.WDATA(31)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-168 -attr oid 166 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load port {vec:rsc.AWREADY} input -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-169 -attr oid 167 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWREADY}
load port {vec:rsc.AWVALID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-170 -attr oid 168 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWVALID}
load port {vec:rsc.AWUSER} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-171 -attr oid 169 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWUSER}
load portBus vec:rsc.AWREGION(3:0) input 4 {vec:rsc.AWREGION(3)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-172 -attr oid 170 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWREGION}
load portBus vec:rsc.AWQOS(3:0) input 4 {vec:rsc.AWQOS(3)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-173 -attr oid 171 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWQOS}
load portBus vec:rsc.AWPROT(2:0) input 3 {vec:rsc.AWPROT(2)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-174 -attr oid 172 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWPROT}
load portBus vec:rsc.AWCACHE(3:0) input 4 {vec:rsc.AWCACHE(3)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-175 -attr oid 173 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWCACHE}
load port {vec:rsc.AWLOCK} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-176 -attr oid 174 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWLOCK}
load portBus vec:rsc.AWBURST(1:0) input 2 {vec:rsc.AWBURST(1)} {vec:rsc.AWBURST(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-177 -attr oid 175 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWBURST}
load portBus vec:rsc.AWSIZE(2:0) input 3 {vec:rsc.AWSIZE(2)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-178 -attr oid 176 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWSIZE}
load portBus vec:rsc.AWLEN(7:0) input 8 {vec:rsc.AWLEN(7)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-179 -attr oid 177 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWLEN}
load portBus vec:rsc.AWADDR(11:0) input 12 {vec:rsc.AWADDR(11)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-180 -attr oid 178 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWADDR}
load port {vec:rsc.AWID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-181 -attr oid 179 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWID}
load port {core.wen} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-182 -attr oid 180 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/core.wen}
load port {vec:rsci.oswt} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-183 -attr oid 181 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.oswt}
load port {vec:rsci.wen_comp} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-184 -attr oid 182 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.wen_comp}
load port {vec:rsci.oswt#1} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-185 -attr oid 183 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.oswt#1}
load port {vec:rsci.wen_comp#1} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-186 -attr oid 184 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.wen_comp#1}
load portBus vec:rsci.s_raddr.core(9:0) input 10 {vec:rsci.s_raddr.core(9)} {vec:rsci.s_raddr.core(8)} {vec:rsci.s_raddr.core(7)} {vec:rsci.s_raddr.core(6)} {vec:rsci.s_raddr.core(5)} {vec:rsci.s_raddr.core(4)} {vec:rsci.s_raddr.core(3)} {vec:rsci.s_raddr.core(2)} {vec:rsci.s_raddr.core(1)} {vec:rsci.s_raddr.core(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-187 -attr oid 185 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr.core}
load portBus vec:rsci.s_waddr.core(9:0) input 10 {vec:rsci.s_waddr.core(9)} {vec:rsci.s_waddr.core(8)} {vec:rsci.s_waddr.core(7)} {vec:rsci.s_waddr.core(6)} {vec:rsci.s_waddr.core(5)} {vec:rsci.s_waddr.core(4)} {vec:rsci.s_waddr.core(3)} {vec:rsci.s_waddr.core(2)} {vec:rsci.s_waddr.core(1)} {vec:rsci.s_waddr.core(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-188 -attr oid 186 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr.core}
load portBus vec:rsci.s_din.mxwt(63:0) output 64 {vec:rsci.s_din.mxwt(63)} {vec:rsci.s_din.mxwt(62)} {vec:rsci.s_din.mxwt(61)} {vec:rsci.s_din.mxwt(60)} {vec:rsci.s_din.mxwt(59)} {vec:rsci.s_din.mxwt(58)} {vec:rsci.s_din.mxwt(57)} {vec:rsci.s_din.mxwt(56)} {vec:rsci.s_din.mxwt(55)} {vec:rsci.s_din.mxwt(54)} {vec:rsci.s_din.mxwt(53)} {vec:rsci.s_din.mxwt(52)} {vec:rsci.s_din.mxwt(51)} {vec:rsci.s_din.mxwt(50)} {vec:rsci.s_din.mxwt(49)} {vec:rsci.s_din.mxwt(48)} {vec:rsci.s_din.mxwt(47)} {vec:rsci.s_din.mxwt(46)} {vec:rsci.s_din.mxwt(45)} {vec:rsci.s_din.mxwt(44)} {vec:rsci.s_din.mxwt(43)} {vec:rsci.s_din.mxwt(42)} {vec:rsci.s_din.mxwt(41)} {vec:rsci.s_din.mxwt(40)} {vec:rsci.s_din.mxwt(39)} {vec:rsci.s_din.mxwt(38)} {vec:rsci.s_din.mxwt(37)} {vec:rsci.s_din.mxwt(36)} {vec:rsci.s_din.mxwt(35)} {vec:rsci.s_din.mxwt(34)} {vec:rsci.s_din.mxwt(33)} {vec:rsci.s_din.mxwt(32)} {vec:rsci.s_din.mxwt(31)} {vec:rsci.s_din.mxwt(30)} {vec:rsci.s_din.mxwt(29)} {vec:rsci.s_din.mxwt(28)} {vec:rsci.s_din.mxwt(27)} {vec:rsci.s_din.mxwt(26)} {vec:rsci.s_din.mxwt(25)} {vec:rsci.s_din.mxwt(24)} {vec:rsci.s_din.mxwt(23)} {vec:rsci.s_din.mxwt(22)} {vec:rsci.s_din.mxwt(21)} {vec:rsci.s_din.mxwt(20)} {vec:rsci.s_din.mxwt(19)} {vec:rsci.s_din.mxwt(18)} {vec:rsci.s_din.mxwt(17)} {vec:rsci.s_din.mxwt(16)} {vec:rsci.s_din.mxwt(15)} {vec:rsci.s_din.mxwt(14)} {vec:rsci.s_din.mxwt(13)} {vec:rsci.s_din.mxwt(12)} {vec:rsci.s_din.mxwt(11)} {vec:rsci.s_din.mxwt(10)} {vec:rsci.s_din.mxwt(9)} {vec:rsci.s_din.mxwt(8)} {vec:rsci.s_din.mxwt(7)} {vec:rsci.s_din.mxwt(6)} {vec:rsci.s_din.mxwt(5)} {vec:rsci.s_din.mxwt(4)} {vec:rsci.s_din.mxwt(3)} {vec:rsci.s_din.mxwt(2)} {vec:rsci.s_din.mxwt(1)} {vec:rsci.s_din.mxwt(0)} -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-189 -attr oid 187 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load portBus vec:rsci.s_dout.core(63:0) input 64 {vec:rsci.s_dout.core(63)} {vec:rsci.s_dout.core(62)} {vec:rsci.s_dout.core(61)} {vec:rsci.s_dout.core(60)} {vec:rsci.s_dout.core(59)} {vec:rsci.s_dout.core(58)} {vec:rsci.s_dout.core(57)} {vec:rsci.s_dout.core(56)} {vec:rsci.s_dout.core(55)} {vec:rsci.s_dout.core(54)} {vec:rsci.s_dout.core(53)} {vec:rsci.s_dout.core(52)} {vec:rsci.s_dout.core(51)} {vec:rsci.s_dout.core(50)} {vec:rsci.s_dout.core(49)} {vec:rsci.s_dout.core(48)} {vec:rsci.s_dout.core(47)} {vec:rsci.s_dout.core(46)} {vec:rsci.s_dout.core(45)} {vec:rsci.s_dout.core(44)} {vec:rsci.s_dout.core(43)} {vec:rsci.s_dout.core(42)} {vec:rsci.s_dout.core(41)} {vec:rsci.s_dout.core(40)} {vec:rsci.s_dout.core(39)} {vec:rsci.s_dout.core(38)} {vec:rsci.s_dout.core(37)} {vec:rsci.s_dout.core(36)} {vec:rsci.s_dout.core(35)} {vec:rsci.s_dout.core(34)} {vec:rsci.s_dout.core(33)} {vec:rsci.s_dout.core(32)} {vec:rsci.s_dout.core(31)} {vec:rsci.s_dout.core(30)} {vec:rsci.s_dout.core(29)} {vec:rsci.s_dout.core(28)} {vec:rsci.s_dout.core(27)} {vec:rsci.s_dout.core(26)} {vec:rsci.s_dout.core(25)} {vec:rsci.s_dout.core(24)} {vec:rsci.s_dout.core(23)} {vec:rsci.s_dout.core(22)} {vec:rsci.s_dout.core(21)} {vec:rsci.s_dout.core(20)} {vec:rsci.s_dout.core(19)} {vec:rsci.s_dout.core(18)} {vec:rsci.s_dout.core(17)} {vec:rsci.s_dout.core(16)} {vec:rsci.s_dout.core(15)} {vec:rsci.s_dout.core(14)} {vec:rsci.s_dout.core(13)} {vec:rsci.s_dout.core(12)} {vec:rsci.s_dout.core(11)} {vec:rsci.s_dout.core(10)} {vec:rsci.s_dout.core(9)} {vec:rsci.s_dout.core(8)} {vec:rsci.s_dout.core(7)} {vec:rsci.s_dout.core(6)} {vec:rsci.s_dout.core(5)} {vec:rsci.s_dout.core(4)} {vec:rsci.s_dout.core(3)} {vec:rsci.s_dout.core(2)} {vec:rsci.s_dout.core(1)} {vec:rsci.s_dout.core(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-190 -attr oid 188 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load symbol "amba.ccs_axi4_slave_mem" "amba.ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)" EXT boxcolor 0 \
     port {ACLK} input \
     port {ARESETn} input \
     portBus AWID input 1 {AWID(0)} \
     portBus AWADDR input 12 {AWADDR(11)} {AWADDR(10)} {AWADDR(9)} {AWADDR(8)} {AWADDR(7)} {AWADDR(6)} {AWADDR(5)} {AWADDR(4)} {AWADDR(3)} {AWADDR(2)} {AWADDR(1)} {AWADDR(0)} \
     portBus AWLEN input 8 {AWLEN(7)} {AWLEN(6)} {AWLEN(5)} {AWLEN(4)} {AWLEN(3)} {AWLEN(2)} {AWLEN(1)} {AWLEN(0)} \
     portBus AWSIZE input 3 {AWSIZE(2)} {AWSIZE(1)} {AWSIZE(0)} \
     portBus AWBURST input 2 {AWBURST(1)} {AWBURST(0)} \
     port {AWLOCK} input \
     portBus AWCACHE input 4 {AWCACHE(3)} {AWCACHE(2)} {AWCACHE(1)} {AWCACHE(0)} \
     portBus AWPROT input 3 {AWPROT(2)} {AWPROT(1)} {AWPROT(0)} \
     portBus AWQOS input 4 {AWQOS(3)} {AWQOS(2)} {AWQOS(1)} {AWQOS(0)} \
     portBus AWREGION input 4 {AWREGION(3)} {AWREGION(2)} {AWREGION(1)} {AWREGION(0)} \
     portBus AWUSER input 1 {AWUSER(0)} \
     port {AWVALID} input \
     port {AWREADY} output \
     portBus WDATA input 64 {WDATA(63)} {WDATA(62)} {WDATA(61)} {WDATA(60)} {WDATA(59)} {WDATA(58)} {WDATA(57)} {WDATA(56)} {WDATA(55)} {WDATA(54)} {WDATA(53)} {WDATA(52)} {WDATA(51)} {WDATA(50)} {WDATA(49)} {WDATA(48)} {WDATA(47)} {WDATA(46)} {WDATA(45)} {WDATA(44)} {WDATA(43)} {WDATA(42)} {WDATA(41)} {WDATA(40)} {WDATA(39)} {WDATA(38)} {WDATA(37)} {WDATA(36)} {WDATA(35)} {WDATA(34)} {WDATA(33)} {WDATA(32)} {WDATA(31)} {WDATA(30)} {WDATA(29)} {WDATA(28)} {WDATA(27)} {WDATA(26)} {WDATA(25)} {WDATA(24)} {WDATA(23)} {WDATA(22)} {WDATA(21)} {WDATA(20)} {WDATA(19)} {WDATA(18)} {WDATA(17)} {WDATA(16)} {WDATA(15)} {WDATA(14)} {WDATA(13)} {WDATA(12)} {WDATA(11)} {WDATA(10)} {WDATA(9)} {WDATA(8)} {WDATA(7)} {WDATA(6)} {WDATA(5)} {WDATA(4)} {WDATA(3)} {WDATA(2)} {WDATA(1)} {WDATA(0)} \
     portBus WSTRB input 8 {WSTRB(7)} {WSTRB(6)} {WSTRB(5)} {WSTRB(4)} {WSTRB(3)} {WSTRB(2)} {WSTRB(1)} {WSTRB(0)} \
     port {WLAST} input \
     portBus WUSER input 1 {WUSER(0)} \
     port {WVALID} input \
     port {WREADY} output \
     portBus BID output 1 {BID(0)} \
     portBus BRESP output 2 {BRESP(1)} {BRESP(0)} \
     portBus BUSER output 1 {BUSER(0)} \
     port {BVALID} output \
     port {BREADY} input \
     portBus ARID input 1 {ARID(0)} \
     portBus ARADDR input 12 {ARADDR(11)} {ARADDR(10)} {ARADDR(9)} {ARADDR(8)} {ARADDR(7)} {ARADDR(6)} {ARADDR(5)} {ARADDR(4)} {ARADDR(3)} {ARADDR(2)} {ARADDR(1)} {ARADDR(0)} \
     portBus ARLEN input 8 {ARLEN(7)} {ARLEN(6)} {ARLEN(5)} {ARLEN(4)} {ARLEN(3)} {ARLEN(2)} {ARLEN(1)} {ARLEN(0)} \
     portBus ARSIZE input 3 {ARSIZE(2)} {ARSIZE(1)} {ARSIZE(0)} \
     portBus ARBURST input 2 {ARBURST(1)} {ARBURST(0)} \
     port {ARLOCK} input \
     portBus ARCACHE input 4 {ARCACHE(3)} {ARCACHE(2)} {ARCACHE(1)} {ARCACHE(0)} \
     portBus ARPROT input 3 {ARPROT(2)} {ARPROT(1)} {ARPROT(0)} \
     portBus ARQOS input 4 {ARQOS(3)} {ARQOS(2)} {ARQOS(1)} {ARQOS(0)} \
     portBus ARREGION input 4 {ARREGION(3)} {ARREGION(2)} {ARREGION(1)} {ARREGION(0)} \
     portBus ARUSER input 1 {ARUSER(0)} \
     port {ARVALID} input \
     port {ARREADY} output \
     portBus RID output 1 {RID(0)} \
     portBus RDATA output 64 {RDATA(63)} {RDATA(62)} {RDATA(61)} {RDATA(60)} {RDATA(59)} {RDATA(58)} {RDATA(57)} {RDATA(56)} {RDATA(55)} {RDATA(54)} {RDATA(53)} {RDATA(52)} {RDATA(51)} {RDATA(50)} {RDATA(49)} {RDATA(48)} {RDATA(47)} {RDATA(46)} {RDATA(45)} {RDATA(44)} {RDATA(43)} {RDATA(42)} {RDATA(41)} {RDATA(40)} {RDATA(39)} {RDATA(38)} {RDATA(37)} {RDATA(36)} {RDATA(35)} {RDATA(34)} {RDATA(33)} {RDATA(32)} {RDATA(31)} {RDATA(30)} {RDATA(29)} {RDATA(28)} {RDATA(27)} {RDATA(26)} {RDATA(25)} {RDATA(24)} {RDATA(23)} {RDATA(22)} {RDATA(21)} {RDATA(20)} {RDATA(19)} {RDATA(18)} {RDATA(17)} {RDATA(16)} {RDATA(15)} {RDATA(14)} {RDATA(13)} {RDATA(12)} {RDATA(11)} {RDATA(10)} {RDATA(9)} {RDATA(8)} {RDATA(7)} {RDATA(6)} {RDATA(5)} {RDATA(4)} {RDATA(3)} {RDATA(2)} {RDATA(1)} {RDATA(0)} \
     portBus RRESP output 2 {RRESP(1)} {RRESP(0)} \
     port {RLAST} output \
     portBus RUSER output 1 {RUSER(0)} \
     port {RVALID} output \
     port {RREADY} input \
     port {s_re} input \
     port {s_we} input \
     portBus s_raddr input 10 {s_raddr(9)} {s_raddr(8)} {s_raddr(7)} {s_raddr(6)} {s_raddr(5)} {s_raddr(4)} {s_raddr(3)} {s_raddr(2)} {s_raddr(1)} {s_raddr(0)} \
     portBus s_waddr input 10 {s_waddr(9)} {s_waddr(8)} {s_waddr(7)} {s_waddr(6)} {s_waddr(5)} {s_waddr(4)} {s_waddr(3)} {s_waddr(2)} {s_waddr(1)} {s_waddr(0)} \
     portBus s_din output 64 {s_din(63)} {s_din(62)} {s_din(61)} {s_din(60)} {s_din(59)} {s_din(58)} {s_din(57)} {s_din(56)} {s_din(55)} {s_din(54)} {s_din(53)} {s_din(52)} {s_din(51)} {s_din(50)} {s_din(49)} {s_din(48)} {s_din(47)} {s_din(46)} {s_din(45)} {s_din(44)} {s_din(43)} {s_din(42)} {s_din(41)} {s_din(40)} {s_din(39)} {s_din(38)} {s_din(37)} {s_din(36)} {s_din(35)} {s_din(34)} {s_din(33)} {s_din(32)} {s_din(31)} {s_din(30)} {s_din(29)} {s_din(28)} {s_din(27)} {s_din(26)} {s_din(25)} {s_din(24)} {s_din(23)} {s_din(22)} {s_din(21)} {s_din(20)} {s_din(19)} {s_din(18)} {s_din(17)} {s_din(16)} {s_din(15)} {s_din(14)} {s_din(13)} {s_din(12)} {s_din(11)} {s_din(10)} {s_din(9)} {s_din(8)} {s_din(7)} {s_din(6)} {s_din(5)} {s_din(4)} {s_din(3)} {s_din(2)} {s_din(1)} {s_din(0)} \
     portBus s_dout input 64 {s_dout(63)} {s_dout(62)} {s_dout(61)} {s_dout(60)} {s_dout(59)} {s_dout(58)} {s_dout(57)} {s_dout(56)} {s_dout(55)} {s_dout(54)} {s_dout(53)} {s_dout(52)} {s_dout(51)} {s_dout(50)} {s_dout(49)} {s_dout(48)} {s_dout(47)} {s_dout(46)} {s_dout(45)} {s_dout(44)} {s_dout(43)} {s_dout(42)} {s_dout(41)} {s_dout(40)} {s_dout(39)} {s_dout(38)} {s_dout(37)} {s_dout(36)} {s_dout(35)} {s_dout(34)} {s_dout(33)} {s_dout(32)} {s_dout(31)} {s_dout(30)} {s_dout(29)} {s_dout(28)} {s_dout(27)} {s_dout(26)} {s_dout(25)} {s_dout(24)} {s_dout(23)} {s_dout(22)} {s_dout(21)} {s_dout(20)} {s_dout(19)} {s_dout(18)} {s_dout(17)} {s_dout(16)} {s_dout(15)} {s_dout(14)} {s_dout(13)} {s_dout(12)} {s_dout(11)} {s_dout(10)} {s_dout(9)} {s_dout(8)} {s_dout(7)} {s_dout(6)} {s_dout(5)} {s_dout(4)} {s_dout(3)} {s_dout(2)} {s_dout(1)} {s_dout(0)} \
     port {s_rrdy} output \
     port {s_wrdy} output \
     port {is_idle} output \
     port {tr_write_done} input \
     port {s_tdone} input \

load symbol "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {vec:rsci.oswt} input \
     port {vec:rsci.oswt#1} input \
     port {vec:rsci.biwt} output \
     port {vec:rsci.bdwt} output \
     port {vec:rsci.bcwt} input \
     port {vec:rsci.s_re.core.sct} output \
     port {vec:rsci.biwt#1} output \
     port {vec:rsci.bdwt#2} output \
     port {vec:rsci.bcwt#1} input \
     port {vec:rsci.s_we.core.sct} output \
     port {vec:rsci.s_rrdy} input \
     port {vec:rsci.s_wrdy} input \

load symbol "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {vec:rsci.oswt} input \
     port {vec:rsci.wen_comp} output \
     port {vec:rsci.oswt#1} input \
     port {vec:rsci.wen_comp#1} output \
     portBus vec:rsci.s_raddr.core input 10 {vec:rsci.s_raddr.core(9)} {vec:rsci.s_raddr.core(8)} {vec:rsci.s_raddr.core(7)} {vec:rsci.s_raddr.core(6)} {vec:rsci.s_raddr.core(5)} {vec:rsci.s_raddr.core(4)} {vec:rsci.s_raddr.core(3)} {vec:rsci.s_raddr.core(2)} {vec:rsci.s_raddr.core(1)} {vec:rsci.s_raddr.core(0)} \
     portBus vec:rsci.s_waddr.core input 10 {vec:rsci.s_waddr.core(9)} {vec:rsci.s_waddr.core(8)} {vec:rsci.s_waddr.core(7)} {vec:rsci.s_waddr.core(6)} {vec:rsci.s_waddr.core(5)} {vec:rsci.s_waddr.core(4)} {vec:rsci.s_waddr.core(3)} {vec:rsci.s_waddr.core(2)} {vec:rsci.s_waddr.core(1)} {vec:rsci.s_waddr.core(0)} \
     portBus vec:rsci.s_din.mxwt output 64 {vec:rsci.s_din.mxwt(63)} {vec:rsci.s_din.mxwt(62)} {vec:rsci.s_din.mxwt(61)} {vec:rsci.s_din.mxwt(60)} {vec:rsci.s_din.mxwt(59)} {vec:rsci.s_din.mxwt(58)} {vec:rsci.s_din.mxwt(57)} {vec:rsci.s_din.mxwt(56)} {vec:rsci.s_din.mxwt(55)} {vec:rsci.s_din.mxwt(54)} {vec:rsci.s_din.mxwt(53)} {vec:rsci.s_din.mxwt(52)} {vec:rsci.s_din.mxwt(51)} {vec:rsci.s_din.mxwt(50)} {vec:rsci.s_din.mxwt(49)} {vec:rsci.s_din.mxwt(48)} {vec:rsci.s_din.mxwt(47)} {vec:rsci.s_din.mxwt(46)} {vec:rsci.s_din.mxwt(45)} {vec:rsci.s_din.mxwt(44)} {vec:rsci.s_din.mxwt(43)} {vec:rsci.s_din.mxwt(42)} {vec:rsci.s_din.mxwt(41)} {vec:rsci.s_din.mxwt(40)} {vec:rsci.s_din.mxwt(39)} {vec:rsci.s_din.mxwt(38)} {vec:rsci.s_din.mxwt(37)} {vec:rsci.s_din.mxwt(36)} {vec:rsci.s_din.mxwt(35)} {vec:rsci.s_din.mxwt(34)} {vec:rsci.s_din.mxwt(33)} {vec:rsci.s_din.mxwt(32)} {vec:rsci.s_din.mxwt(31)} {vec:rsci.s_din.mxwt(30)} {vec:rsci.s_din.mxwt(29)} {vec:rsci.s_din.mxwt(28)} {vec:rsci.s_din.mxwt(27)} {vec:rsci.s_din.mxwt(26)} {vec:rsci.s_din.mxwt(25)} {vec:rsci.s_din.mxwt(24)} {vec:rsci.s_din.mxwt(23)} {vec:rsci.s_din.mxwt(22)} {vec:rsci.s_din.mxwt(21)} {vec:rsci.s_din.mxwt(20)} {vec:rsci.s_din.mxwt(19)} {vec:rsci.s_din.mxwt(18)} {vec:rsci.s_din.mxwt(17)} {vec:rsci.s_din.mxwt(16)} {vec:rsci.s_din.mxwt(15)} {vec:rsci.s_din.mxwt(14)} {vec:rsci.s_din.mxwt(13)} {vec:rsci.s_din.mxwt(12)} {vec:rsci.s_din.mxwt(11)} {vec:rsci.s_din.mxwt(10)} {vec:rsci.s_din.mxwt(9)} {vec:rsci.s_din.mxwt(8)} {vec:rsci.s_din.mxwt(7)} {vec:rsci.s_din.mxwt(6)} {vec:rsci.s_din.mxwt(5)} {vec:rsci.s_din.mxwt(4)} {vec:rsci.s_din.mxwt(3)} {vec:rsci.s_din.mxwt(2)} {vec:rsci.s_din.mxwt(1)} {vec:rsci.s_din.mxwt(0)} \
     portBus vec:rsci.s_dout.core input 64 {vec:rsci.s_dout.core(63)} {vec:rsci.s_dout.core(62)} {vec:rsci.s_dout.core(61)} {vec:rsci.s_dout.core(60)} {vec:rsci.s_dout.core(59)} {vec:rsci.s_dout.core(58)} {vec:rsci.s_dout.core(57)} {vec:rsci.s_dout.core(56)} {vec:rsci.s_dout.core(55)} {vec:rsci.s_dout.core(54)} {vec:rsci.s_dout.core(53)} {vec:rsci.s_dout.core(52)} {vec:rsci.s_dout.core(51)} {vec:rsci.s_dout.core(50)} {vec:rsci.s_dout.core(49)} {vec:rsci.s_dout.core(48)} {vec:rsci.s_dout.core(47)} {vec:rsci.s_dout.core(46)} {vec:rsci.s_dout.core(45)} {vec:rsci.s_dout.core(44)} {vec:rsci.s_dout.core(43)} {vec:rsci.s_dout.core(42)} {vec:rsci.s_dout.core(41)} {vec:rsci.s_dout.core(40)} {vec:rsci.s_dout.core(39)} {vec:rsci.s_dout.core(38)} {vec:rsci.s_dout.core(37)} {vec:rsci.s_dout.core(36)} {vec:rsci.s_dout.core(35)} {vec:rsci.s_dout.core(34)} {vec:rsci.s_dout.core(33)} {vec:rsci.s_dout.core(32)} {vec:rsci.s_dout.core(31)} {vec:rsci.s_dout.core(30)} {vec:rsci.s_dout.core(29)} {vec:rsci.s_dout.core(28)} {vec:rsci.s_dout.core(27)} {vec:rsci.s_dout.core(26)} {vec:rsci.s_dout.core(25)} {vec:rsci.s_dout.core(24)} {vec:rsci.s_dout.core(23)} {vec:rsci.s_dout.core(22)} {vec:rsci.s_dout.core(21)} {vec:rsci.s_dout.core(20)} {vec:rsci.s_dout.core(19)} {vec:rsci.s_dout.core(18)} {vec:rsci.s_dout.core(17)} {vec:rsci.s_dout.core(16)} {vec:rsci.s_dout.core(15)} {vec:rsci.s_dout.core(14)} {vec:rsci.s_dout.core(13)} {vec:rsci.s_dout.core(12)} {vec:rsci.s_dout.core(11)} {vec:rsci.s_dout.core(10)} {vec:rsci.s_dout.core(9)} {vec:rsci.s_dout.core(8)} {vec:rsci.s_dout.core(7)} {vec:rsci.s_dout.core(6)} {vec:rsci.s_dout.core(5)} {vec:rsci.s_dout.core(4)} {vec:rsci.s_dout.core(3)} {vec:rsci.s_dout.core(2)} {vec:rsci.s_dout.core(1)} {vec:rsci.s_dout.core(0)} \
     port {vec:rsci.biwt} input \
     port {vec:rsci.bdwt} input \
     port {vec:rsci.bcwt} output \
     port {vec:rsci.biwt#1} input \
     port {vec:rsci.bdwt#2} input \
     port {vec:rsci.bcwt#1} output \
     portBus vec:rsci.s_raddr output 10 {vec:rsci.s_raddr(9)} {vec:rsci.s_raddr(8)} {vec:rsci.s_raddr(7)} {vec:rsci.s_raddr(6)} {vec:rsci.s_raddr(5)} {vec:rsci.s_raddr(4)} {vec:rsci.s_raddr(3)} {vec:rsci.s_raddr(2)} {vec:rsci.s_raddr(1)} {vec:rsci.s_raddr(0)} \
     port {vec:rsci.s_raddr.core.sct} input \
     portBus vec:rsci.s_waddr output 10 {vec:rsci.s_waddr(9)} {vec:rsci.s_waddr(8)} {vec:rsci.s_waddr(7)} {vec:rsci.s_waddr(6)} {vec:rsci.s_waddr(5)} {vec:rsci.s_waddr(4)} {vec:rsci.s_waddr(3)} {vec:rsci.s_waddr(2)} {vec:rsci.s_waddr(1)} {vec:rsci.s_waddr(0)} \
     port {vec:rsci.s_waddr.core.sct} input \
     portBus vec:rsci.s_din input 64 {vec:rsci.s_din(63)} {vec:rsci.s_din(62)} {vec:rsci.s_din(61)} {vec:rsci.s_din(60)} {vec:rsci.s_din(59)} {vec:rsci.s_din(58)} {vec:rsci.s_din(57)} {vec:rsci.s_din(56)} {vec:rsci.s_din(55)} {vec:rsci.s_din(54)} {vec:rsci.s_din(53)} {vec:rsci.s_din(52)} {vec:rsci.s_din(51)} {vec:rsci.s_din(50)} {vec:rsci.s_din(49)} {vec:rsci.s_din(48)} {vec:rsci.s_din(47)} {vec:rsci.s_din(46)} {vec:rsci.s_din(45)} {vec:rsci.s_din(44)} {vec:rsci.s_din(43)} {vec:rsci.s_din(42)} {vec:rsci.s_din(41)} {vec:rsci.s_din(40)} {vec:rsci.s_din(39)} {vec:rsci.s_din(38)} {vec:rsci.s_din(37)} {vec:rsci.s_din(36)} {vec:rsci.s_din(35)} {vec:rsci.s_din(34)} {vec:rsci.s_din(33)} {vec:rsci.s_din(32)} {vec:rsci.s_din(31)} {vec:rsci.s_din(30)} {vec:rsci.s_din(29)} {vec:rsci.s_din(28)} {vec:rsci.s_din(27)} {vec:rsci.s_din(26)} {vec:rsci.s_din(25)} {vec:rsci.s_din(24)} {vec:rsci.s_din(23)} {vec:rsci.s_din(22)} {vec:rsci.s_din(21)} {vec:rsci.s_din(20)} {vec:rsci.s_din(19)} {vec:rsci.s_din(18)} {vec:rsci.s_din(17)} {vec:rsci.s_din(16)} {vec:rsci.s_din(15)} {vec:rsci.s_din(14)} {vec:rsci.s_din(13)} {vec:rsci.s_din(12)} {vec:rsci.s_din(11)} {vec:rsci.s_din(10)} {vec:rsci.s_din(9)} {vec:rsci.s_din(8)} {vec:rsci.s_din(7)} {vec:rsci.s_din(6)} {vec:rsci.s_din(5)} {vec:rsci.s_din(4)} {vec:rsci.s_din(3)} {vec:rsci.s_din(2)} {vec:rsci.s_din(1)} {vec:rsci.s_din(0)} \
     portBus vec:rsci.s_dout output 64 {vec:rsci.s_dout(63)} {vec:rsci.s_dout(62)} {vec:rsci.s_dout(61)} {vec:rsci.s_dout(60)} {vec:rsci.s_dout(59)} {vec:rsci.s_dout(58)} {vec:rsci.s_dout(57)} {vec:rsci.s_dout(56)} {vec:rsci.s_dout(55)} {vec:rsci.s_dout(54)} {vec:rsci.s_dout(53)} {vec:rsci.s_dout(52)} {vec:rsci.s_dout(51)} {vec:rsci.s_dout(50)} {vec:rsci.s_dout(49)} {vec:rsci.s_dout(48)} {vec:rsci.s_dout(47)} {vec:rsci.s_dout(46)} {vec:rsci.s_dout(45)} {vec:rsci.s_dout(44)} {vec:rsci.s_dout(43)} {vec:rsci.s_dout(42)} {vec:rsci.s_dout(41)} {vec:rsci.s_dout(40)} {vec:rsci.s_dout(39)} {vec:rsci.s_dout(38)} {vec:rsci.s_dout(37)} {vec:rsci.s_dout(36)} {vec:rsci.s_dout(35)} {vec:rsci.s_dout(34)} {vec:rsci.s_dout(33)} {vec:rsci.s_dout(32)} {vec:rsci.s_dout(31)} {vec:rsci.s_dout(30)} {vec:rsci.s_dout(29)} {vec:rsci.s_dout(28)} {vec:rsci.s_dout(27)} {vec:rsci.s_dout(26)} {vec:rsci.s_dout(25)} {vec:rsci.s_dout(24)} {vec:rsci.s_dout(23)} {vec:rsci.s_dout(22)} {vec:rsci.s_dout(21)} {vec:rsci.s_dout(20)} {vec:rsci.s_dout(19)} {vec:rsci.s_dout(18)} {vec:rsci.s_dout(17)} {vec:rsci.s_dout(16)} {vec:rsci.s_dout(15)} {vec:rsci.s_dout(14)} {vec:rsci.s_dout(13)} {vec:rsci.s_dout(12)} {vec:rsci.s_dout(11)} {vec:rsci.s_dout(10)} {vec:rsci.s_dout(9)} {vec:rsci.s_dout(8)} {vec:rsci.s_dout(7)} {vec:rsci.s_dout(6)} {vec:rsci.s_dout(5)} {vec:rsci.s_dout(4)} {vec:rsci.s_dout(3)} {vec:rsci.s_dout(2)} {vec:rsci.s_dout(1)} {vec:rsci.s_dout(0)} \

load net {vec:rsci.biwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-191 -attr oid 189 -attr vt d
load net {vec:rsci.bdwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-192 -attr oid 190 -attr vt d
load net {vec:rsci.bcwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-193 -attr oid 191 -attr vt d
load net {vec:rsci.s_re.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-194 -attr oid 192 -attr vt d
load net {vec:rsci.biwt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-195 -attr oid 193 -attr vt d
load net {vec:rsci.bdwt#2} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-196 -attr oid 194 -attr vt d
load net {vec:rsci.bcwt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-197 -attr oid 195 -attr vt d
load net {vec:rsci.s_we.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-198 -attr oid 196 -attr vt d
load net {vec:rsci.s_raddr(0)} -attr vt d
load net {vec:rsci.s_raddr(1)} -attr vt d
load net {vec:rsci.s_raddr(2)} -attr vt d
load net {vec:rsci.s_raddr(3)} -attr vt d
load net {vec:rsci.s_raddr(4)} -attr vt d
load net {vec:rsci.s_raddr(5)} -attr vt d
load net {vec:rsci.s_raddr(6)} -attr vt d
load net {vec:rsci.s_raddr(7)} -attr vt d
load net {vec:rsci.s_raddr(8)} -attr vt d
load net {vec:rsci.s_raddr(9)} -attr vt d
load netBundle {vec:rsci.s_raddr} 10 {vec:rsci.s_raddr(0)} {vec:rsci.s_raddr(1)} {vec:rsci.s_raddr(2)} {vec:rsci.s_raddr(3)} {vec:rsci.s_raddr(4)} {vec:rsci.s_raddr(5)} {vec:rsci.s_raddr(6)} {vec:rsci.s_raddr(7)} {vec:rsci.s_raddr(8)} {vec:rsci.s_raddr(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-199 -attr oid 197 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_waddr(0)} -attr vt d
load net {vec:rsci.s_waddr(1)} -attr vt d
load net {vec:rsci.s_waddr(2)} -attr vt d
load net {vec:rsci.s_waddr(3)} -attr vt d
load net {vec:rsci.s_waddr(4)} -attr vt d
load net {vec:rsci.s_waddr(5)} -attr vt d
load net {vec:rsci.s_waddr(6)} -attr vt d
load net {vec:rsci.s_waddr(7)} -attr vt d
load net {vec:rsci.s_waddr(8)} -attr vt d
load net {vec:rsci.s_waddr(9)} -attr vt d
load netBundle {vec:rsci.s_waddr} 10 {vec:rsci.s_waddr(0)} {vec:rsci.s_waddr(1)} {vec:rsci.s_waddr(2)} {vec:rsci.s_waddr(3)} {vec:rsci.s_waddr(4)} {vec:rsci.s_waddr(5)} {vec:rsci.s_waddr(6)} {vec:rsci.s_waddr(7)} {vec:rsci.s_waddr(8)} {vec:rsci.s_waddr(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-200 -attr oid 198 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr}
load net {vec:rsci.s_din(0)} -attr vt d
load net {vec:rsci.s_din(1)} -attr vt d
load net {vec:rsci.s_din(2)} -attr vt d
load net {vec:rsci.s_din(3)} -attr vt d
load net {vec:rsci.s_din(4)} -attr vt d
load net {vec:rsci.s_din(5)} -attr vt d
load net {vec:rsci.s_din(6)} -attr vt d
load net {vec:rsci.s_din(7)} -attr vt d
load net {vec:rsci.s_din(8)} -attr vt d
load net {vec:rsci.s_din(9)} -attr vt d
load net {vec:rsci.s_din(10)} -attr vt d
load net {vec:rsci.s_din(11)} -attr vt d
load net {vec:rsci.s_din(12)} -attr vt d
load net {vec:rsci.s_din(13)} -attr vt d
load net {vec:rsci.s_din(14)} -attr vt d
load net {vec:rsci.s_din(15)} -attr vt d
load net {vec:rsci.s_din(16)} -attr vt d
load net {vec:rsci.s_din(17)} -attr vt d
load net {vec:rsci.s_din(18)} -attr vt d
load net {vec:rsci.s_din(19)} -attr vt d
load net {vec:rsci.s_din(20)} -attr vt d
load net {vec:rsci.s_din(21)} -attr vt d
load net {vec:rsci.s_din(22)} -attr vt d
load net {vec:rsci.s_din(23)} -attr vt d
load net {vec:rsci.s_din(24)} -attr vt d
load net {vec:rsci.s_din(25)} -attr vt d
load net {vec:rsci.s_din(26)} -attr vt d
load net {vec:rsci.s_din(27)} -attr vt d
load net {vec:rsci.s_din(28)} -attr vt d
load net {vec:rsci.s_din(29)} -attr vt d
load net {vec:rsci.s_din(30)} -attr vt d
load net {vec:rsci.s_din(31)} -attr vt d
load net {vec:rsci.s_din(32)} -attr vt d
load net {vec:rsci.s_din(33)} -attr vt d
load net {vec:rsci.s_din(34)} -attr vt d
load net {vec:rsci.s_din(35)} -attr vt d
load net {vec:rsci.s_din(36)} -attr vt d
load net {vec:rsci.s_din(37)} -attr vt d
load net {vec:rsci.s_din(38)} -attr vt d
load net {vec:rsci.s_din(39)} -attr vt d
load net {vec:rsci.s_din(40)} -attr vt d
load net {vec:rsci.s_din(41)} -attr vt d
load net {vec:rsci.s_din(42)} -attr vt d
load net {vec:rsci.s_din(43)} -attr vt d
load net {vec:rsci.s_din(44)} -attr vt d
load net {vec:rsci.s_din(45)} -attr vt d
load net {vec:rsci.s_din(46)} -attr vt d
load net {vec:rsci.s_din(47)} -attr vt d
load net {vec:rsci.s_din(48)} -attr vt d
load net {vec:rsci.s_din(49)} -attr vt d
load net {vec:rsci.s_din(50)} -attr vt d
load net {vec:rsci.s_din(51)} -attr vt d
load net {vec:rsci.s_din(52)} -attr vt d
load net {vec:rsci.s_din(53)} -attr vt d
load net {vec:rsci.s_din(54)} -attr vt d
load net {vec:rsci.s_din(55)} -attr vt d
load net {vec:rsci.s_din(56)} -attr vt d
load net {vec:rsci.s_din(57)} -attr vt d
load net {vec:rsci.s_din(58)} -attr vt d
load net {vec:rsci.s_din(59)} -attr vt d
load net {vec:rsci.s_din(60)} -attr vt d
load net {vec:rsci.s_din(61)} -attr vt d
load net {vec:rsci.s_din(62)} -attr vt d
load net {vec:rsci.s_din(63)} -attr vt d
load netBundle {vec:rsci.s_din} 64 {vec:rsci.s_din(0)} {vec:rsci.s_din(1)} {vec:rsci.s_din(2)} {vec:rsci.s_din(3)} {vec:rsci.s_din(4)} {vec:rsci.s_din(5)} {vec:rsci.s_din(6)} {vec:rsci.s_din(7)} {vec:rsci.s_din(8)} {vec:rsci.s_din(9)} {vec:rsci.s_din(10)} {vec:rsci.s_din(11)} {vec:rsci.s_din(12)} {vec:rsci.s_din(13)} {vec:rsci.s_din(14)} {vec:rsci.s_din(15)} {vec:rsci.s_din(16)} {vec:rsci.s_din(17)} {vec:rsci.s_din(18)} {vec:rsci.s_din(19)} {vec:rsci.s_din(20)} {vec:rsci.s_din(21)} {vec:rsci.s_din(22)} {vec:rsci.s_din(23)} {vec:rsci.s_din(24)} {vec:rsci.s_din(25)} {vec:rsci.s_din(26)} {vec:rsci.s_din(27)} {vec:rsci.s_din(28)} {vec:rsci.s_din(29)} {vec:rsci.s_din(30)} {vec:rsci.s_din(31)} {vec:rsci.s_din(32)} {vec:rsci.s_din(33)} {vec:rsci.s_din(34)} {vec:rsci.s_din(35)} {vec:rsci.s_din(36)} {vec:rsci.s_din(37)} {vec:rsci.s_din(38)} {vec:rsci.s_din(39)} {vec:rsci.s_din(40)} {vec:rsci.s_din(41)} {vec:rsci.s_din(42)} {vec:rsci.s_din(43)} {vec:rsci.s_din(44)} {vec:rsci.s_din(45)} {vec:rsci.s_din(46)} {vec:rsci.s_din(47)} {vec:rsci.s_din(48)} {vec:rsci.s_din(49)} {vec:rsci.s_din(50)} {vec:rsci.s_din(51)} {vec:rsci.s_din(52)} {vec:rsci.s_din(53)} {vec:rsci.s_din(54)} {vec:rsci.s_din(55)} {vec:rsci.s_din(56)} {vec:rsci.s_din(57)} {vec:rsci.s_din(58)} {vec:rsci.s_din(59)} {vec:rsci.s_din(60)} {vec:rsci.s_din(61)} {vec:rsci.s_din(62)} {vec:rsci.s_din(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-201 -attr oid 199 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_dout(0)} -attr vt d
load net {vec:rsci.s_dout(1)} -attr vt d
load net {vec:rsci.s_dout(2)} -attr vt d
load net {vec:rsci.s_dout(3)} -attr vt d
load net {vec:rsci.s_dout(4)} -attr vt d
load net {vec:rsci.s_dout(5)} -attr vt d
load net {vec:rsci.s_dout(6)} -attr vt d
load net {vec:rsci.s_dout(7)} -attr vt d
load net {vec:rsci.s_dout(8)} -attr vt d
load net {vec:rsci.s_dout(9)} -attr vt d
load net {vec:rsci.s_dout(10)} -attr vt d
load net {vec:rsci.s_dout(11)} -attr vt d
load net {vec:rsci.s_dout(12)} -attr vt d
load net {vec:rsci.s_dout(13)} -attr vt d
load net {vec:rsci.s_dout(14)} -attr vt d
load net {vec:rsci.s_dout(15)} -attr vt d
load net {vec:rsci.s_dout(16)} -attr vt d
load net {vec:rsci.s_dout(17)} -attr vt d
load net {vec:rsci.s_dout(18)} -attr vt d
load net {vec:rsci.s_dout(19)} -attr vt d
load net {vec:rsci.s_dout(20)} -attr vt d
load net {vec:rsci.s_dout(21)} -attr vt d
load net {vec:rsci.s_dout(22)} -attr vt d
load net {vec:rsci.s_dout(23)} -attr vt d
load net {vec:rsci.s_dout(24)} -attr vt d
load net {vec:rsci.s_dout(25)} -attr vt d
load net {vec:rsci.s_dout(26)} -attr vt d
load net {vec:rsci.s_dout(27)} -attr vt d
load net {vec:rsci.s_dout(28)} -attr vt d
load net {vec:rsci.s_dout(29)} -attr vt d
load net {vec:rsci.s_dout(30)} -attr vt d
load net {vec:rsci.s_dout(31)} -attr vt d
load net {vec:rsci.s_dout(32)} -attr vt d
load net {vec:rsci.s_dout(33)} -attr vt d
load net {vec:rsci.s_dout(34)} -attr vt d
load net {vec:rsci.s_dout(35)} -attr vt d
load net {vec:rsci.s_dout(36)} -attr vt d
load net {vec:rsci.s_dout(37)} -attr vt d
load net {vec:rsci.s_dout(38)} -attr vt d
load net {vec:rsci.s_dout(39)} -attr vt d
load net {vec:rsci.s_dout(40)} -attr vt d
load net {vec:rsci.s_dout(41)} -attr vt d
load net {vec:rsci.s_dout(42)} -attr vt d
load net {vec:rsci.s_dout(43)} -attr vt d
load net {vec:rsci.s_dout(44)} -attr vt d
load net {vec:rsci.s_dout(45)} -attr vt d
load net {vec:rsci.s_dout(46)} -attr vt d
load net {vec:rsci.s_dout(47)} -attr vt d
load net {vec:rsci.s_dout(48)} -attr vt d
load net {vec:rsci.s_dout(49)} -attr vt d
load net {vec:rsci.s_dout(50)} -attr vt d
load net {vec:rsci.s_dout(51)} -attr vt d
load net {vec:rsci.s_dout(52)} -attr vt d
load net {vec:rsci.s_dout(53)} -attr vt d
load net {vec:rsci.s_dout(54)} -attr vt d
load net {vec:rsci.s_dout(55)} -attr vt d
load net {vec:rsci.s_dout(56)} -attr vt d
load net {vec:rsci.s_dout(57)} -attr vt d
load net {vec:rsci.s_dout(58)} -attr vt d
load net {vec:rsci.s_dout(59)} -attr vt d
load net {vec:rsci.s_dout(60)} -attr vt d
load net {vec:rsci.s_dout(61)} -attr vt d
load net {vec:rsci.s_dout(62)} -attr vt d
load net {vec:rsci.s_dout(63)} -attr vt d
load netBundle {vec:rsci.s_dout} 64 {vec:rsci.s_dout(0)} {vec:rsci.s_dout(1)} {vec:rsci.s_dout(2)} {vec:rsci.s_dout(3)} {vec:rsci.s_dout(4)} {vec:rsci.s_dout(5)} {vec:rsci.s_dout(6)} {vec:rsci.s_dout(7)} {vec:rsci.s_dout(8)} {vec:rsci.s_dout(9)} {vec:rsci.s_dout(10)} {vec:rsci.s_dout(11)} {vec:rsci.s_dout(12)} {vec:rsci.s_dout(13)} {vec:rsci.s_dout(14)} {vec:rsci.s_dout(15)} {vec:rsci.s_dout(16)} {vec:rsci.s_dout(17)} {vec:rsci.s_dout(18)} {vec:rsci.s_dout(19)} {vec:rsci.s_dout(20)} {vec:rsci.s_dout(21)} {vec:rsci.s_dout(22)} {vec:rsci.s_dout(23)} {vec:rsci.s_dout(24)} {vec:rsci.s_dout(25)} {vec:rsci.s_dout(26)} {vec:rsci.s_dout(27)} {vec:rsci.s_dout(28)} {vec:rsci.s_dout(29)} {vec:rsci.s_dout(30)} {vec:rsci.s_dout(31)} {vec:rsci.s_dout(32)} {vec:rsci.s_dout(33)} {vec:rsci.s_dout(34)} {vec:rsci.s_dout(35)} {vec:rsci.s_dout(36)} {vec:rsci.s_dout(37)} {vec:rsci.s_dout(38)} {vec:rsci.s_dout(39)} {vec:rsci.s_dout(40)} {vec:rsci.s_dout(41)} {vec:rsci.s_dout(42)} {vec:rsci.s_dout(43)} {vec:rsci.s_dout(44)} {vec:rsci.s_dout(45)} {vec:rsci.s_dout(46)} {vec:rsci.s_dout(47)} {vec:rsci.s_dout(48)} {vec:rsci.s_dout(49)} {vec:rsci.s_dout(50)} {vec:rsci.s_dout(51)} {vec:rsci.s_dout(52)} {vec:rsci.s_dout(53)} {vec:rsci.s_dout(54)} {vec:rsci.s_dout(55)} {vec:rsci.s_dout(56)} {vec:rsci.s_dout(57)} {vec:rsci.s_dout(58)} {vec:rsci.s_dout(59)} {vec:rsci.s_dout(60)} {vec:rsci.s_dout(61)} {vec:rsci.s_dout(62)} {vec:rsci.s_dout(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-202 -attr oid 200 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_rrdy} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-203 -attr oid 201 -attr vt d
load net {vec:rsci.s_wrdy} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-204 -attr oid 202 -attr vt d
load net {vec:rsc.is_idle#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-205 -attr oid 203
load net {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-206 -attr oid 204 -attr vt d
load net {clk} -port {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-207 -attr oid 205 -attr vt d
load net {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-208 -attr oid 206 -attr vt d
load net {rst} -port {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-209 -attr oid 207 -attr vt d
load net {vec:rsc.s_tdone} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-210 -attr oid 208 -attr vt d
load net {vec:rsc.s_tdone} -port {vec:rsc.s_tdone} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-211 -attr oid 209 -attr vt d
load net {vec:rsc.tr_write_done} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-212 -attr oid 210 -attr vt d
load net {vec:rsc.tr_write_done} -port {vec:rsc.tr_write_done} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-213 -attr oid 211 -attr vt d
load net {vec:rsc.RREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-214 -attr oid 212 -attr vt d
load net {vec:rsc.RREADY} -port {vec:rsc.RREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-215 -attr oid 213 -attr vt d
load net {vec:rsc.RVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-216 -attr oid 214 -attr vt d
load net {vec:rsc.RVALID} -port {vec:rsc.RVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-217 -attr oid 215 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RVALID}
load net {vec:rsc.RUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-218 -attr oid 216 -attr vt d
load net {vec:rsc.RUSER} -port {vec:rsc.RUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-219 -attr oid 217 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RUSER}
load net {vec:rsc.RLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-220 -attr oid 218 -attr vt d
load net {vec:rsc.RLAST} -port {vec:rsc.RLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-221 -attr oid 219 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RLAST}
load net {vec:rsc.RRESP(0)} -attr vt d
load net {vec:rsc.RRESP(1)} -attr vt d
load netBundle {vec:rsc.RRESP} 2 {vec:rsc.RRESP(0)} {vec:rsc.RRESP(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-222 -attr oid 220 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RRESP}
load net {vec:rsc.RRESP(0)} -port {vec:rsc.RRESP(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RRESP}
load net {vec:rsc.RRESP(1)} -port {vec:rsc.RRESP(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RRESP}
load net {vec:rsc.RDATA(0)} -attr vt d
load net {vec:rsc.RDATA(1)} -attr vt d
load net {vec:rsc.RDATA(2)} -attr vt d
load net {vec:rsc.RDATA(3)} -attr vt d
load net {vec:rsc.RDATA(4)} -attr vt d
load net {vec:rsc.RDATA(5)} -attr vt d
load net {vec:rsc.RDATA(6)} -attr vt d
load net {vec:rsc.RDATA(7)} -attr vt d
load net {vec:rsc.RDATA(8)} -attr vt d
load net {vec:rsc.RDATA(9)} -attr vt d
load net {vec:rsc.RDATA(10)} -attr vt d
load net {vec:rsc.RDATA(11)} -attr vt d
load net {vec:rsc.RDATA(12)} -attr vt d
load net {vec:rsc.RDATA(13)} -attr vt d
load net {vec:rsc.RDATA(14)} -attr vt d
load net {vec:rsc.RDATA(15)} -attr vt d
load net {vec:rsc.RDATA(16)} -attr vt d
load net {vec:rsc.RDATA(17)} -attr vt d
load net {vec:rsc.RDATA(18)} -attr vt d
load net {vec:rsc.RDATA(19)} -attr vt d
load net {vec:rsc.RDATA(20)} -attr vt d
load net {vec:rsc.RDATA(21)} -attr vt d
load net {vec:rsc.RDATA(22)} -attr vt d
load net {vec:rsc.RDATA(23)} -attr vt d
load net {vec:rsc.RDATA(24)} -attr vt d
load net {vec:rsc.RDATA(25)} -attr vt d
load net {vec:rsc.RDATA(26)} -attr vt d
load net {vec:rsc.RDATA(27)} -attr vt d
load net {vec:rsc.RDATA(28)} -attr vt d
load net {vec:rsc.RDATA(29)} -attr vt d
load net {vec:rsc.RDATA(30)} -attr vt d
load net {vec:rsc.RDATA(31)} -attr vt d
load net {vec:rsc.RDATA(32)} -attr vt d
load net {vec:rsc.RDATA(33)} -attr vt d
load net {vec:rsc.RDATA(34)} -attr vt d
load net {vec:rsc.RDATA(35)} -attr vt d
load net {vec:rsc.RDATA(36)} -attr vt d
load net {vec:rsc.RDATA(37)} -attr vt d
load net {vec:rsc.RDATA(38)} -attr vt d
load net {vec:rsc.RDATA(39)} -attr vt d
load net {vec:rsc.RDATA(40)} -attr vt d
load net {vec:rsc.RDATA(41)} -attr vt d
load net {vec:rsc.RDATA(42)} -attr vt d
load net {vec:rsc.RDATA(43)} -attr vt d
load net {vec:rsc.RDATA(44)} -attr vt d
load net {vec:rsc.RDATA(45)} -attr vt d
load net {vec:rsc.RDATA(46)} -attr vt d
load net {vec:rsc.RDATA(47)} -attr vt d
load net {vec:rsc.RDATA(48)} -attr vt d
load net {vec:rsc.RDATA(49)} -attr vt d
load net {vec:rsc.RDATA(50)} -attr vt d
load net {vec:rsc.RDATA(51)} -attr vt d
load net {vec:rsc.RDATA(52)} -attr vt d
load net {vec:rsc.RDATA(53)} -attr vt d
load net {vec:rsc.RDATA(54)} -attr vt d
load net {vec:rsc.RDATA(55)} -attr vt d
load net {vec:rsc.RDATA(56)} -attr vt d
load net {vec:rsc.RDATA(57)} -attr vt d
load net {vec:rsc.RDATA(58)} -attr vt d
load net {vec:rsc.RDATA(59)} -attr vt d
load net {vec:rsc.RDATA(60)} -attr vt d
load net {vec:rsc.RDATA(61)} -attr vt d
load net {vec:rsc.RDATA(62)} -attr vt d
load net {vec:rsc.RDATA(63)} -attr vt d
load netBundle {vec:rsc.RDATA} 64 {vec:rsc.RDATA(0)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(31)} {vec:rsc.RDATA(32)} {vec:rsc.RDATA(33)} {vec:rsc.RDATA(34)} {vec:rsc.RDATA(35)} {vec:rsc.RDATA(36)} {vec:rsc.RDATA(37)} {vec:rsc.RDATA(38)} {vec:rsc.RDATA(39)} {vec:rsc.RDATA(40)} {vec:rsc.RDATA(41)} {vec:rsc.RDATA(42)} {vec:rsc.RDATA(43)} {vec:rsc.RDATA(44)} {vec:rsc.RDATA(45)} {vec:rsc.RDATA(46)} {vec:rsc.RDATA(47)} {vec:rsc.RDATA(48)} {vec:rsc.RDATA(49)} {vec:rsc.RDATA(50)} {vec:rsc.RDATA(51)} {vec:rsc.RDATA(52)} {vec:rsc.RDATA(53)} {vec:rsc.RDATA(54)} {vec:rsc.RDATA(55)} {vec:rsc.RDATA(56)} {vec:rsc.RDATA(57)} {vec:rsc.RDATA(58)} {vec:rsc.RDATA(59)} {vec:rsc.RDATA(60)} {vec:rsc.RDATA(61)} {vec:rsc.RDATA(62)} {vec:rsc.RDATA(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-223 -attr oid 221 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(0)} -port {vec:rsc.RDATA(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(1)} -port {vec:rsc.RDATA(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(2)} -port {vec:rsc.RDATA(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(3)} -port {vec:rsc.RDATA(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(4)} -port {vec:rsc.RDATA(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(5)} -port {vec:rsc.RDATA(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(6)} -port {vec:rsc.RDATA(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(7)} -port {vec:rsc.RDATA(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(8)} -port {vec:rsc.RDATA(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(9)} -port {vec:rsc.RDATA(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(10)} -port {vec:rsc.RDATA(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(11)} -port {vec:rsc.RDATA(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(12)} -port {vec:rsc.RDATA(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(13)} -port {vec:rsc.RDATA(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(14)} -port {vec:rsc.RDATA(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(15)} -port {vec:rsc.RDATA(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(16)} -port {vec:rsc.RDATA(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(17)} -port {vec:rsc.RDATA(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(18)} -port {vec:rsc.RDATA(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(19)} -port {vec:rsc.RDATA(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(20)} -port {vec:rsc.RDATA(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(21)} -port {vec:rsc.RDATA(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(22)} -port {vec:rsc.RDATA(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(23)} -port {vec:rsc.RDATA(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(24)} -port {vec:rsc.RDATA(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(25)} -port {vec:rsc.RDATA(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(26)} -port {vec:rsc.RDATA(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(27)} -port {vec:rsc.RDATA(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(28)} -port {vec:rsc.RDATA(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(29)} -port {vec:rsc.RDATA(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(30)} -port {vec:rsc.RDATA(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(31)} -port {vec:rsc.RDATA(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(32)} -port {vec:rsc.RDATA(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(33)} -port {vec:rsc.RDATA(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(34)} -port {vec:rsc.RDATA(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(35)} -port {vec:rsc.RDATA(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(36)} -port {vec:rsc.RDATA(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(37)} -port {vec:rsc.RDATA(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(38)} -port {vec:rsc.RDATA(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(39)} -port {vec:rsc.RDATA(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(40)} -port {vec:rsc.RDATA(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(41)} -port {vec:rsc.RDATA(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(42)} -port {vec:rsc.RDATA(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(43)} -port {vec:rsc.RDATA(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(44)} -port {vec:rsc.RDATA(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(45)} -port {vec:rsc.RDATA(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(46)} -port {vec:rsc.RDATA(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(47)} -port {vec:rsc.RDATA(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(48)} -port {vec:rsc.RDATA(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(49)} -port {vec:rsc.RDATA(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(50)} -port {vec:rsc.RDATA(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(51)} -port {vec:rsc.RDATA(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(52)} -port {vec:rsc.RDATA(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(53)} -port {vec:rsc.RDATA(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(54)} -port {vec:rsc.RDATA(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(55)} -port {vec:rsc.RDATA(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(56)} -port {vec:rsc.RDATA(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(57)} -port {vec:rsc.RDATA(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(58)} -port {vec:rsc.RDATA(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(59)} -port {vec:rsc.RDATA(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(60)} -port {vec:rsc.RDATA(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(61)} -port {vec:rsc.RDATA(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(62)} -port {vec:rsc.RDATA(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(63)} -port {vec:rsc.RDATA(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-224 -attr oid 222 -attr vt d
load net {vec:rsc.RID} -port {vec:rsc.RID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-225 -attr oid 223 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RID}
load net {vec:rsc.ARREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-226 -attr oid 224 -attr vt d
load net {vec:rsc.ARREADY} -port {vec:rsc.ARREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-227 -attr oid 225 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARREADY}
load net {vec:rsc.ARVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-228 -attr oid 226 -attr vt d
load net {vec:rsc.ARVALID} -port {vec:rsc.ARVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-229 -attr oid 227 -attr vt d
load net {vec:rsc.ARUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-230 -attr oid 228 -attr vt d
load net {vec:rsc.ARUSER} -port {vec:rsc.ARUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-231 -attr oid 229 -attr vt d
load net {vec:rsc.ARREGION(0)} -attr vt d
load net {vec:rsc.ARREGION(1)} -attr vt d
load net {vec:rsc.ARREGION(2)} -attr vt d
load net {vec:rsc.ARREGION(3)} -attr vt d
load netBundle {vec:rsc.ARREGION} 4 {vec:rsc.ARREGION(0)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-232 -attr oid 230 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(0)} -port {vec:rsc.ARREGION(0)} -attr vt d
load net {vec:rsc.ARREGION(1)} -port {vec:rsc.ARREGION(1)} -attr vt d
load net {vec:rsc.ARREGION(2)} -port {vec:rsc.ARREGION(2)} -attr vt d
load net {vec:rsc.ARREGION(3)} -port {vec:rsc.ARREGION(3)} -attr vt d
load netBundle {vec:rsc.ARREGION} 4 {vec:rsc.ARREGION(0)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-233 -attr oid 231 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARREGION}
load net {vec:rsc.ARQOS(0)} -attr vt d
load net {vec:rsc.ARQOS(1)} -attr vt d
load net {vec:rsc.ARQOS(2)} -attr vt d
load net {vec:rsc.ARQOS(3)} -attr vt d
load netBundle {vec:rsc.ARQOS} 4 {vec:rsc.ARQOS(0)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-234 -attr oid 232 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(0)} -port {vec:rsc.ARQOS(0)} -attr vt d
load net {vec:rsc.ARQOS(1)} -port {vec:rsc.ARQOS(1)} -attr vt d
load net {vec:rsc.ARQOS(2)} -port {vec:rsc.ARQOS(2)} -attr vt d
load net {vec:rsc.ARQOS(3)} -port {vec:rsc.ARQOS(3)} -attr vt d
load netBundle {vec:rsc.ARQOS} 4 {vec:rsc.ARQOS(0)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-235 -attr oid 233 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARQOS}
load net {vec:rsc.ARPROT(0)} -attr vt d
load net {vec:rsc.ARPROT(1)} -attr vt d
load net {vec:rsc.ARPROT(2)} -attr vt d
load netBundle {vec:rsc.ARPROT} 3 {vec:rsc.ARPROT(0)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-236 -attr oid 234 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(0)} -port {vec:rsc.ARPROT(0)} -attr vt d
load net {vec:rsc.ARPROT(1)} -port {vec:rsc.ARPROT(1)} -attr vt d
load net {vec:rsc.ARPROT(2)} -port {vec:rsc.ARPROT(2)} -attr vt d
load netBundle {vec:rsc.ARPROT} 3 {vec:rsc.ARPROT(0)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-237 -attr oid 235 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARPROT}
load net {vec:rsc.ARCACHE(0)} -attr vt d
load net {vec:rsc.ARCACHE(1)} -attr vt d
load net {vec:rsc.ARCACHE(2)} -attr vt d
load net {vec:rsc.ARCACHE(3)} -attr vt d
load netBundle {vec:rsc.ARCACHE} 4 {vec:rsc.ARCACHE(0)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-238 -attr oid 236 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(0)} -port {vec:rsc.ARCACHE(0)} -attr vt d
load net {vec:rsc.ARCACHE(1)} -port {vec:rsc.ARCACHE(1)} -attr vt d
load net {vec:rsc.ARCACHE(2)} -port {vec:rsc.ARCACHE(2)} -attr vt d
load net {vec:rsc.ARCACHE(3)} -port {vec:rsc.ARCACHE(3)} -attr vt d
load netBundle {vec:rsc.ARCACHE} 4 {vec:rsc.ARCACHE(0)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-239 -attr oid 237 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARCACHE}
load net {vec:rsc.ARLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-240 -attr oid 238 -attr vt d
load net {vec:rsc.ARLOCK} -port {vec:rsc.ARLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-241 -attr oid 239 -attr vt d
load net {vec:rsc.ARBURST(0)} -attr vt d
load net {vec:rsc.ARBURST(1)} -attr vt d
load netBundle {vec:rsc.ARBURST} 2 {vec:rsc.ARBURST(0)} {vec:rsc.ARBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-242 -attr oid 240 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARBURST}
load net {vec:rsc.ARBURST(0)} -port {vec:rsc.ARBURST(0)} -attr vt d
load net {vec:rsc.ARBURST(1)} -port {vec:rsc.ARBURST(1)} -attr vt d
load netBundle {vec:rsc.ARBURST} 2 {vec:rsc.ARBURST(0)} {vec:rsc.ARBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-243 -attr oid 241 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARBURST}
load net {vec:rsc.ARSIZE(0)} -attr vt d
load net {vec:rsc.ARSIZE(1)} -attr vt d
load net {vec:rsc.ARSIZE(2)} -attr vt d
load netBundle {vec:rsc.ARSIZE} 3 {vec:rsc.ARSIZE(0)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-244 -attr oid 242 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(0)} -port {vec:rsc.ARSIZE(0)} -attr vt d
load net {vec:rsc.ARSIZE(1)} -port {vec:rsc.ARSIZE(1)} -attr vt d
load net {vec:rsc.ARSIZE(2)} -port {vec:rsc.ARSIZE(2)} -attr vt d
load netBundle {vec:rsc.ARSIZE} 3 {vec:rsc.ARSIZE(0)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-245 -attr oid 243 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARSIZE}
load net {vec:rsc.ARLEN(0)} -attr vt d
load net {vec:rsc.ARLEN(1)} -attr vt d
load net {vec:rsc.ARLEN(2)} -attr vt d
load net {vec:rsc.ARLEN(3)} -attr vt d
load net {vec:rsc.ARLEN(4)} -attr vt d
load net {vec:rsc.ARLEN(5)} -attr vt d
load net {vec:rsc.ARLEN(6)} -attr vt d
load net {vec:rsc.ARLEN(7)} -attr vt d
load netBundle {vec:rsc.ARLEN} 8 {vec:rsc.ARLEN(0)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-246 -attr oid 244 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(0)} -port {vec:rsc.ARLEN(0)} -attr vt d
load net {vec:rsc.ARLEN(1)} -port {vec:rsc.ARLEN(1)} -attr vt d
load net {vec:rsc.ARLEN(2)} -port {vec:rsc.ARLEN(2)} -attr vt d
load net {vec:rsc.ARLEN(3)} -port {vec:rsc.ARLEN(3)} -attr vt d
load net {vec:rsc.ARLEN(4)} -port {vec:rsc.ARLEN(4)} -attr vt d
load net {vec:rsc.ARLEN(5)} -port {vec:rsc.ARLEN(5)} -attr vt d
load net {vec:rsc.ARLEN(6)} -port {vec:rsc.ARLEN(6)} -attr vt d
load net {vec:rsc.ARLEN(7)} -port {vec:rsc.ARLEN(7)} -attr vt d
load netBundle {vec:rsc.ARLEN} 8 {vec:rsc.ARLEN(0)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-247 -attr oid 245 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARADDR(0)} -attr vt d
load net {vec:rsc.ARADDR(1)} -attr vt d
load net {vec:rsc.ARADDR(2)} -attr vt d
load net {vec:rsc.ARADDR(3)} -attr vt d
load net {vec:rsc.ARADDR(4)} -attr vt d
load net {vec:rsc.ARADDR(5)} -attr vt d
load net {vec:rsc.ARADDR(6)} -attr vt d
load net {vec:rsc.ARADDR(7)} -attr vt d
load net {vec:rsc.ARADDR(8)} -attr vt d
load net {vec:rsc.ARADDR(9)} -attr vt d
load net {vec:rsc.ARADDR(10)} -attr vt d
load net {vec:rsc.ARADDR(11)} -attr vt d
load netBundle {vec:rsc.ARADDR} 12 {vec:rsc.ARADDR(0)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-248 -attr oid 246 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(0)} -port {vec:rsc.ARADDR(0)} -attr vt d
load net {vec:rsc.ARADDR(1)} -port {vec:rsc.ARADDR(1)} -attr vt d
load net {vec:rsc.ARADDR(2)} -port {vec:rsc.ARADDR(2)} -attr vt d
load net {vec:rsc.ARADDR(3)} -port {vec:rsc.ARADDR(3)} -attr vt d
load net {vec:rsc.ARADDR(4)} -port {vec:rsc.ARADDR(4)} -attr vt d
load net {vec:rsc.ARADDR(5)} -port {vec:rsc.ARADDR(5)} -attr vt d
load net {vec:rsc.ARADDR(6)} -port {vec:rsc.ARADDR(6)} -attr vt d
load net {vec:rsc.ARADDR(7)} -port {vec:rsc.ARADDR(7)} -attr vt d
load net {vec:rsc.ARADDR(8)} -port {vec:rsc.ARADDR(8)} -attr vt d
load net {vec:rsc.ARADDR(9)} -port {vec:rsc.ARADDR(9)} -attr vt d
load net {vec:rsc.ARADDR(10)} -port {vec:rsc.ARADDR(10)} -attr vt d
load net {vec:rsc.ARADDR(11)} -port {vec:rsc.ARADDR(11)} -attr vt d
load netBundle {vec:rsc.ARADDR} 12 {vec:rsc.ARADDR(0)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-249 -attr oid 247 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-250 -attr oid 248 -attr vt d
load net {vec:rsc.ARID} -port {vec:rsc.ARID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-251 -attr oid 249 -attr vt d
load net {vec:rsc.BREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-252 -attr oid 250 -attr vt d
load net {vec:rsc.BREADY} -port {vec:rsc.BREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-253 -attr oid 251 -attr vt d
load net {vec:rsc.BVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-254 -attr oid 252 -attr vt d
load net {vec:rsc.BVALID} -port {vec:rsc.BVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-255 -attr oid 253 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.BVALID}
load net {vec:rsc.BUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-256 -attr oid 254 -attr vt d
load net {vec:rsc.BUSER} -port {vec:rsc.BUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-257 -attr oid 255 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.BUSER}
load net {vec:rsc.BRESP(0)} -attr vt d
load net {vec:rsc.BRESP(1)} -attr vt d
load netBundle {vec:rsc.BRESP} 2 {vec:rsc.BRESP(0)} {vec:rsc.BRESP(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-258 -attr oid 256 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.BRESP}
load net {vec:rsc.BRESP(0)} -port {vec:rsc.BRESP(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.BRESP}
load net {vec:rsc.BRESP(1)} -port {vec:rsc.BRESP(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.BRESP}
load net {vec:rsc.BID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-259 -attr oid 257 -attr vt d
load net {vec:rsc.BID} -port {vec:rsc.BID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-260 -attr oid 258 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.BID}
load net {vec:rsc.WREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-261 -attr oid 259 -attr vt d
load net {vec:rsc.WREADY} -port {vec:rsc.WREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-262 -attr oid 260 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WREADY}
load net {vec:rsc.WVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-263 -attr oid 261 -attr vt d
load net {vec:rsc.WVALID} -port {vec:rsc.WVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-264 -attr oid 262 -attr vt d
load net {vec:rsc.WUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-265 -attr oid 263 -attr vt d
load net {vec:rsc.WUSER} -port {vec:rsc.WUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-266 -attr oid 264 -attr vt d
load net {vec:rsc.WLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-267 -attr oid 265 -attr vt d
load net {vec:rsc.WLAST} -port {vec:rsc.WLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-268 -attr oid 266 -attr vt d
load net {vec:rsc.WSTRB(0)} -attr vt d
load net {vec:rsc.WSTRB(1)} -attr vt d
load net {vec:rsc.WSTRB(2)} -attr vt d
load net {vec:rsc.WSTRB(3)} -attr vt d
load net {vec:rsc.WSTRB(4)} -attr vt d
load net {vec:rsc.WSTRB(5)} -attr vt d
load net {vec:rsc.WSTRB(6)} -attr vt d
load net {vec:rsc.WSTRB(7)} -attr vt d
load netBundle {vec:rsc.WSTRB} 8 {vec:rsc.WSTRB(0)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(3)} {vec:rsc.WSTRB(4)} {vec:rsc.WSTRB(5)} {vec:rsc.WSTRB(6)} {vec:rsc.WSTRB(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-269 -attr oid 267 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(0)} -port {vec:rsc.WSTRB(0)} -attr vt d
load net {vec:rsc.WSTRB(1)} -port {vec:rsc.WSTRB(1)} -attr vt d
load net {vec:rsc.WSTRB(2)} -port {vec:rsc.WSTRB(2)} -attr vt d
load net {vec:rsc.WSTRB(3)} -port {vec:rsc.WSTRB(3)} -attr vt d
load net {vec:rsc.WSTRB(4)} -port {vec:rsc.WSTRB(4)} -attr vt d
load net {vec:rsc.WSTRB(5)} -port {vec:rsc.WSTRB(5)} -attr vt d
load net {vec:rsc.WSTRB(6)} -port {vec:rsc.WSTRB(6)} -attr vt d
load net {vec:rsc.WSTRB(7)} -port {vec:rsc.WSTRB(7)} -attr vt d
load netBundle {vec:rsc.WSTRB} 8 {vec:rsc.WSTRB(0)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(3)} {vec:rsc.WSTRB(4)} {vec:rsc.WSTRB(5)} {vec:rsc.WSTRB(6)} {vec:rsc.WSTRB(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-270 -attr oid 268 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WDATA(0)} -attr vt d
load net {vec:rsc.WDATA(1)} -attr vt d
load net {vec:rsc.WDATA(2)} -attr vt d
load net {vec:rsc.WDATA(3)} -attr vt d
load net {vec:rsc.WDATA(4)} -attr vt d
load net {vec:rsc.WDATA(5)} -attr vt d
load net {vec:rsc.WDATA(6)} -attr vt d
load net {vec:rsc.WDATA(7)} -attr vt d
load net {vec:rsc.WDATA(8)} -attr vt d
load net {vec:rsc.WDATA(9)} -attr vt d
load net {vec:rsc.WDATA(10)} -attr vt d
load net {vec:rsc.WDATA(11)} -attr vt d
load net {vec:rsc.WDATA(12)} -attr vt d
load net {vec:rsc.WDATA(13)} -attr vt d
load net {vec:rsc.WDATA(14)} -attr vt d
load net {vec:rsc.WDATA(15)} -attr vt d
load net {vec:rsc.WDATA(16)} -attr vt d
load net {vec:rsc.WDATA(17)} -attr vt d
load net {vec:rsc.WDATA(18)} -attr vt d
load net {vec:rsc.WDATA(19)} -attr vt d
load net {vec:rsc.WDATA(20)} -attr vt d
load net {vec:rsc.WDATA(21)} -attr vt d
load net {vec:rsc.WDATA(22)} -attr vt d
load net {vec:rsc.WDATA(23)} -attr vt d
load net {vec:rsc.WDATA(24)} -attr vt d
load net {vec:rsc.WDATA(25)} -attr vt d
load net {vec:rsc.WDATA(26)} -attr vt d
load net {vec:rsc.WDATA(27)} -attr vt d
load net {vec:rsc.WDATA(28)} -attr vt d
load net {vec:rsc.WDATA(29)} -attr vt d
load net {vec:rsc.WDATA(30)} -attr vt d
load net {vec:rsc.WDATA(31)} -attr vt d
load net {vec:rsc.WDATA(32)} -attr vt d
load net {vec:rsc.WDATA(33)} -attr vt d
load net {vec:rsc.WDATA(34)} -attr vt d
load net {vec:rsc.WDATA(35)} -attr vt d
load net {vec:rsc.WDATA(36)} -attr vt d
load net {vec:rsc.WDATA(37)} -attr vt d
load net {vec:rsc.WDATA(38)} -attr vt d
load net {vec:rsc.WDATA(39)} -attr vt d
load net {vec:rsc.WDATA(40)} -attr vt d
load net {vec:rsc.WDATA(41)} -attr vt d
load net {vec:rsc.WDATA(42)} -attr vt d
load net {vec:rsc.WDATA(43)} -attr vt d
load net {vec:rsc.WDATA(44)} -attr vt d
load net {vec:rsc.WDATA(45)} -attr vt d
load net {vec:rsc.WDATA(46)} -attr vt d
load net {vec:rsc.WDATA(47)} -attr vt d
load net {vec:rsc.WDATA(48)} -attr vt d
load net {vec:rsc.WDATA(49)} -attr vt d
load net {vec:rsc.WDATA(50)} -attr vt d
load net {vec:rsc.WDATA(51)} -attr vt d
load net {vec:rsc.WDATA(52)} -attr vt d
load net {vec:rsc.WDATA(53)} -attr vt d
load net {vec:rsc.WDATA(54)} -attr vt d
load net {vec:rsc.WDATA(55)} -attr vt d
load net {vec:rsc.WDATA(56)} -attr vt d
load net {vec:rsc.WDATA(57)} -attr vt d
load net {vec:rsc.WDATA(58)} -attr vt d
load net {vec:rsc.WDATA(59)} -attr vt d
load net {vec:rsc.WDATA(60)} -attr vt d
load net {vec:rsc.WDATA(61)} -attr vt d
load net {vec:rsc.WDATA(62)} -attr vt d
load net {vec:rsc.WDATA(63)} -attr vt d
load netBundle {vec:rsc.WDATA} 64 {vec:rsc.WDATA(0)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(31)} {vec:rsc.WDATA(32)} {vec:rsc.WDATA(33)} {vec:rsc.WDATA(34)} {vec:rsc.WDATA(35)} {vec:rsc.WDATA(36)} {vec:rsc.WDATA(37)} {vec:rsc.WDATA(38)} {vec:rsc.WDATA(39)} {vec:rsc.WDATA(40)} {vec:rsc.WDATA(41)} {vec:rsc.WDATA(42)} {vec:rsc.WDATA(43)} {vec:rsc.WDATA(44)} {vec:rsc.WDATA(45)} {vec:rsc.WDATA(46)} {vec:rsc.WDATA(47)} {vec:rsc.WDATA(48)} {vec:rsc.WDATA(49)} {vec:rsc.WDATA(50)} {vec:rsc.WDATA(51)} {vec:rsc.WDATA(52)} {vec:rsc.WDATA(53)} {vec:rsc.WDATA(54)} {vec:rsc.WDATA(55)} {vec:rsc.WDATA(56)} {vec:rsc.WDATA(57)} {vec:rsc.WDATA(58)} {vec:rsc.WDATA(59)} {vec:rsc.WDATA(60)} {vec:rsc.WDATA(61)} {vec:rsc.WDATA(62)} {vec:rsc.WDATA(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-271 -attr oid 269 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(0)} -port {vec:rsc.WDATA(0)} -attr vt d
load net {vec:rsc.WDATA(1)} -port {vec:rsc.WDATA(1)} -attr vt d
load net {vec:rsc.WDATA(2)} -port {vec:rsc.WDATA(2)} -attr vt d
load net {vec:rsc.WDATA(3)} -port {vec:rsc.WDATA(3)} -attr vt d
load net {vec:rsc.WDATA(4)} -port {vec:rsc.WDATA(4)} -attr vt d
load net {vec:rsc.WDATA(5)} -port {vec:rsc.WDATA(5)} -attr vt d
load net {vec:rsc.WDATA(6)} -port {vec:rsc.WDATA(6)} -attr vt d
load net {vec:rsc.WDATA(7)} -port {vec:rsc.WDATA(7)} -attr vt d
load net {vec:rsc.WDATA(8)} -port {vec:rsc.WDATA(8)} -attr vt d
load net {vec:rsc.WDATA(9)} -port {vec:rsc.WDATA(9)} -attr vt d
load net {vec:rsc.WDATA(10)} -port {vec:rsc.WDATA(10)} -attr vt d
load net {vec:rsc.WDATA(11)} -port {vec:rsc.WDATA(11)} -attr vt d
load net {vec:rsc.WDATA(12)} -port {vec:rsc.WDATA(12)} -attr vt d
load net {vec:rsc.WDATA(13)} -port {vec:rsc.WDATA(13)} -attr vt d
load net {vec:rsc.WDATA(14)} -port {vec:rsc.WDATA(14)} -attr vt d
load net {vec:rsc.WDATA(15)} -port {vec:rsc.WDATA(15)} -attr vt d
load net {vec:rsc.WDATA(16)} -port {vec:rsc.WDATA(16)} -attr vt d
load net {vec:rsc.WDATA(17)} -port {vec:rsc.WDATA(17)} -attr vt d
load net {vec:rsc.WDATA(18)} -port {vec:rsc.WDATA(18)} -attr vt d
load net {vec:rsc.WDATA(19)} -port {vec:rsc.WDATA(19)} -attr vt d
load net {vec:rsc.WDATA(20)} -port {vec:rsc.WDATA(20)} -attr vt d
load net {vec:rsc.WDATA(21)} -port {vec:rsc.WDATA(21)} -attr vt d
load net {vec:rsc.WDATA(22)} -port {vec:rsc.WDATA(22)} -attr vt d
load net {vec:rsc.WDATA(23)} -port {vec:rsc.WDATA(23)} -attr vt d
load net {vec:rsc.WDATA(24)} -port {vec:rsc.WDATA(24)} -attr vt d
load net {vec:rsc.WDATA(25)} -port {vec:rsc.WDATA(25)} -attr vt d
load net {vec:rsc.WDATA(26)} -port {vec:rsc.WDATA(26)} -attr vt d
load net {vec:rsc.WDATA(27)} -port {vec:rsc.WDATA(27)} -attr vt d
load net {vec:rsc.WDATA(28)} -port {vec:rsc.WDATA(28)} -attr vt d
load net {vec:rsc.WDATA(29)} -port {vec:rsc.WDATA(29)} -attr vt d
load net {vec:rsc.WDATA(30)} -port {vec:rsc.WDATA(30)} -attr vt d
load net {vec:rsc.WDATA(31)} -port {vec:rsc.WDATA(31)} -attr vt d
load net {vec:rsc.WDATA(32)} -port {vec:rsc.WDATA(32)} -attr vt d
load net {vec:rsc.WDATA(33)} -port {vec:rsc.WDATA(33)} -attr vt d
load net {vec:rsc.WDATA(34)} -port {vec:rsc.WDATA(34)} -attr vt d
load net {vec:rsc.WDATA(35)} -port {vec:rsc.WDATA(35)} -attr vt d
load net {vec:rsc.WDATA(36)} -port {vec:rsc.WDATA(36)} -attr vt d
load net {vec:rsc.WDATA(37)} -port {vec:rsc.WDATA(37)} -attr vt d
load net {vec:rsc.WDATA(38)} -port {vec:rsc.WDATA(38)} -attr vt d
load net {vec:rsc.WDATA(39)} -port {vec:rsc.WDATA(39)} -attr vt d
load net {vec:rsc.WDATA(40)} -port {vec:rsc.WDATA(40)} -attr vt d
load net {vec:rsc.WDATA(41)} -port {vec:rsc.WDATA(41)} -attr vt d
load net {vec:rsc.WDATA(42)} -port {vec:rsc.WDATA(42)} -attr vt d
load net {vec:rsc.WDATA(43)} -port {vec:rsc.WDATA(43)} -attr vt d
load net {vec:rsc.WDATA(44)} -port {vec:rsc.WDATA(44)} -attr vt d
load net {vec:rsc.WDATA(45)} -port {vec:rsc.WDATA(45)} -attr vt d
load net {vec:rsc.WDATA(46)} -port {vec:rsc.WDATA(46)} -attr vt d
load net {vec:rsc.WDATA(47)} -port {vec:rsc.WDATA(47)} -attr vt d
load net {vec:rsc.WDATA(48)} -port {vec:rsc.WDATA(48)} -attr vt d
load net {vec:rsc.WDATA(49)} -port {vec:rsc.WDATA(49)} -attr vt d
load net {vec:rsc.WDATA(50)} -port {vec:rsc.WDATA(50)} -attr vt d
load net {vec:rsc.WDATA(51)} -port {vec:rsc.WDATA(51)} -attr vt d
load net {vec:rsc.WDATA(52)} -port {vec:rsc.WDATA(52)} -attr vt d
load net {vec:rsc.WDATA(53)} -port {vec:rsc.WDATA(53)} -attr vt d
load net {vec:rsc.WDATA(54)} -port {vec:rsc.WDATA(54)} -attr vt d
load net {vec:rsc.WDATA(55)} -port {vec:rsc.WDATA(55)} -attr vt d
load net {vec:rsc.WDATA(56)} -port {vec:rsc.WDATA(56)} -attr vt d
load net {vec:rsc.WDATA(57)} -port {vec:rsc.WDATA(57)} -attr vt d
load net {vec:rsc.WDATA(58)} -port {vec:rsc.WDATA(58)} -attr vt d
load net {vec:rsc.WDATA(59)} -port {vec:rsc.WDATA(59)} -attr vt d
load net {vec:rsc.WDATA(60)} -port {vec:rsc.WDATA(60)} -attr vt d
load net {vec:rsc.WDATA(61)} -port {vec:rsc.WDATA(61)} -attr vt d
load net {vec:rsc.WDATA(62)} -port {vec:rsc.WDATA(62)} -attr vt d
load net {vec:rsc.WDATA(63)} -port {vec:rsc.WDATA(63)} -attr vt d
load netBundle {vec:rsc.WDATA} 64 {vec:rsc.WDATA(0)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(31)} {vec:rsc.WDATA(32)} {vec:rsc.WDATA(33)} {vec:rsc.WDATA(34)} {vec:rsc.WDATA(35)} {vec:rsc.WDATA(36)} {vec:rsc.WDATA(37)} {vec:rsc.WDATA(38)} {vec:rsc.WDATA(39)} {vec:rsc.WDATA(40)} {vec:rsc.WDATA(41)} {vec:rsc.WDATA(42)} {vec:rsc.WDATA(43)} {vec:rsc.WDATA(44)} {vec:rsc.WDATA(45)} {vec:rsc.WDATA(46)} {vec:rsc.WDATA(47)} {vec:rsc.WDATA(48)} {vec:rsc.WDATA(49)} {vec:rsc.WDATA(50)} {vec:rsc.WDATA(51)} {vec:rsc.WDATA(52)} {vec:rsc.WDATA(53)} {vec:rsc.WDATA(54)} {vec:rsc.WDATA(55)} {vec:rsc.WDATA(56)} {vec:rsc.WDATA(57)} {vec:rsc.WDATA(58)} {vec:rsc.WDATA(59)} {vec:rsc.WDATA(60)} {vec:rsc.WDATA(61)} {vec:rsc.WDATA(62)} {vec:rsc.WDATA(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-272 -attr oid 270 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.AWREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-273 -attr oid 271 -attr vt d
load net {vec:rsc.AWREADY} -port {vec:rsc.AWREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-274 -attr oid 272 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWREADY}
load net {vec:rsc.AWVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-275 -attr oid 273 -attr vt d
load net {vec:rsc.AWVALID} -port {vec:rsc.AWVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-276 -attr oid 274 -attr vt d
load net {vec:rsc.AWUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-277 -attr oid 275 -attr vt d
load net {vec:rsc.AWUSER} -port {vec:rsc.AWUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-278 -attr oid 276 -attr vt d
load net {vec:rsc.AWREGION(0)} -attr vt d
load net {vec:rsc.AWREGION(1)} -attr vt d
load net {vec:rsc.AWREGION(2)} -attr vt d
load net {vec:rsc.AWREGION(3)} -attr vt d
load netBundle {vec:rsc.AWREGION} 4 {vec:rsc.AWREGION(0)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-279 -attr oid 277 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(0)} -port {vec:rsc.AWREGION(0)} -attr vt d
load net {vec:rsc.AWREGION(1)} -port {vec:rsc.AWREGION(1)} -attr vt d
load net {vec:rsc.AWREGION(2)} -port {vec:rsc.AWREGION(2)} -attr vt d
load net {vec:rsc.AWREGION(3)} -port {vec:rsc.AWREGION(3)} -attr vt d
load netBundle {vec:rsc.AWREGION} 4 {vec:rsc.AWREGION(0)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-280 -attr oid 278 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWREGION}
load net {vec:rsc.AWQOS(0)} -attr vt d
load net {vec:rsc.AWQOS(1)} -attr vt d
load net {vec:rsc.AWQOS(2)} -attr vt d
load net {vec:rsc.AWQOS(3)} -attr vt d
load netBundle {vec:rsc.AWQOS} 4 {vec:rsc.AWQOS(0)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-281 -attr oid 279 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(0)} -port {vec:rsc.AWQOS(0)} -attr vt d
load net {vec:rsc.AWQOS(1)} -port {vec:rsc.AWQOS(1)} -attr vt d
load net {vec:rsc.AWQOS(2)} -port {vec:rsc.AWQOS(2)} -attr vt d
load net {vec:rsc.AWQOS(3)} -port {vec:rsc.AWQOS(3)} -attr vt d
load netBundle {vec:rsc.AWQOS} 4 {vec:rsc.AWQOS(0)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-282 -attr oid 280 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWQOS}
load net {vec:rsc.AWPROT(0)} -attr vt d
load net {vec:rsc.AWPROT(1)} -attr vt d
load net {vec:rsc.AWPROT(2)} -attr vt d
load netBundle {vec:rsc.AWPROT} 3 {vec:rsc.AWPROT(0)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-283 -attr oid 281 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(0)} -port {vec:rsc.AWPROT(0)} -attr vt d
load net {vec:rsc.AWPROT(1)} -port {vec:rsc.AWPROT(1)} -attr vt d
load net {vec:rsc.AWPROT(2)} -port {vec:rsc.AWPROT(2)} -attr vt d
load netBundle {vec:rsc.AWPROT} 3 {vec:rsc.AWPROT(0)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-284 -attr oid 282 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWPROT}
load net {vec:rsc.AWCACHE(0)} -attr vt d
load net {vec:rsc.AWCACHE(1)} -attr vt d
load net {vec:rsc.AWCACHE(2)} -attr vt d
load net {vec:rsc.AWCACHE(3)} -attr vt d
load netBundle {vec:rsc.AWCACHE} 4 {vec:rsc.AWCACHE(0)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-285 -attr oid 283 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(0)} -port {vec:rsc.AWCACHE(0)} -attr vt d
load net {vec:rsc.AWCACHE(1)} -port {vec:rsc.AWCACHE(1)} -attr vt d
load net {vec:rsc.AWCACHE(2)} -port {vec:rsc.AWCACHE(2)} -attr vt d
load net {vec:rsc.AWCACHE(3)} -port {vec:rsc.AWCACHE(3)} -attr vt d
load netBundle {vec:rsc.AWCACHE} 4 {vec:rsc.AWCACHE(0)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-286 -attr oid 284 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWCACHE}
load net {vec:rsc.AWLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-287 -attr oid 285 -attr vt d
load net {vec:rsc.AWLOCK} -port {vec:rsc.AWLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-288 -attr oid 286 -attr vt d
load net {vec:rsc.AWBURST(0)} -attr vt d
load net {vec:rsc.AWBURST(1)} -attr vt d
load netBundle {vec:rsc.AWBURST} 2 {vec:rsc.AWBURST(0)} {vec:rsc.AWBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-289 -attr oid 287 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWBURST}
load net {vec:rsc.AWBURST(0)} -port {vec:rsc.AWBURST(0)} -attr vt d
load net {vec:rsc.AWBURST(1)} -port {vec:rsc.AWBURST(1)} -attr vt d
load netBundle {vec:rsc.AWBURST} 2 {vec:rsc.AWBURST(0)} {vec:rsc.AWBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-290 -attr oid 288 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWBURST}
load net {vec:rsc.AWSIZE(0)} -attr vt d
load net {vec:rsc.AWSIZE(1)} -attr vt d
load net {vec:rsc.AWSIZE(2)} -attr vt d
load netBundle {vec:rsc.AWSIZE} 3 {vec:rsc.AWSIZE(0)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-291 -attr oid 289 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(0)} -port {vec:rsc.AWSIZE(0)} -attr vt d
load net {vec:rsc.AWSIZE(1)} -port {vec:rsc.AWSIZE(1)} -attr vt d
load net {vec:rsc.AWSIZE(2)} -port {vec:rsc.AWSIZE(2)} -attr vt d
load netBundle {vec:rsc.AWSIZE} 3 {vec:rsc.AWSIZE(0)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-292 -attr oid 290 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWSIZE}
load net {vec:rsc.AWLEN(0)} -attr vt d
load net {vec:rsc.AWLEN(1)} -attr vt d
load net {vec:rsc.AWLEN(2)} -attr vt d
load net {vec:rsc.AWLEN(3)} -attr vt d
load net {vec:rsc.AWLEN(4)} -attr vt d
load net {vec:rsc.AWLEN(5)} -attr vt d
load net {vec:rsc.AWLEN(6)} -attr vt d
load net {vec:rsc.AWLEN(7)} -attr vt d
load netBundle {vec:rsc.AWLEN} 8 {vec:rsc.AWLEN(0)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-293 -attr oid 291 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(0)} -port {vec:rsc.AWLEN(0)} -attr vt d
load net {vec:rsc.AWLEN(1)} -port {vec:rsc.AWLEN(1)} -attr vt d
load net {vec:rsc.AWLEN(2)} -port {vec:rsc.AWLEN(2)} -attr vt d
load net {vec:rsc.AWLEN(3)} -port {vec:rsc.AWLEN(3)} -attr vt d
load net {vec:rsc.AWLEN(4)} -port {vec:rsc.AWLEN(4)} -attr vt d
load net {vec:rsc.AWLEN(5)} -port {vec:rsc.AWLEN(5)} -attr vt d
load net {vec:rsc.AWLEN(6)} -port {vec:rsc.AWLEN(6)} -attr vt d
load net {vec:rsc.AWLEN(7)} -port {vec:rsc.AWLEN(7)} -attr vt d
load netBundle {vec:rsc.AWLEN} 8 {vec:rsc.AWLEN(0)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-294 -attr oid 292 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWADDR(0)} -attr vt d
load net {vec:rsc.AWADDR(1)} -attr vt d
load net {vec:rsc.AWADDR(2)} -attr vt d
load net {vec:rsc.AWADDR(3)} -attr vt d
load net {vec:rsc.AWADDR(4)} -attr vt d
load net {vec:rsc.AWADDR(5)} -attr vt d
load net {vec:rsc.AWADDR(6)} -attr vt d
load net {vec:rsc.AWADDR(7)} -attr vt d
load net {vec:rsc.AWADDR(8)} -attr vt d
load net {vec:rsc.AWADDR(9)} -attr vt d
load net {vec:rsc.AWADDR(10)} -attr vt d
load net {vec:rsc.AWADDR(11)} -attr vt d
load netBundle {vec:rsc.AWADDR} 12 {vec:rsc.AWADDR(0)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-295 -attr oid 293 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(0)} -port {vec:rsc.AWADDR(0)} -attr vt d
load net {vec:rsc.AWADDR(1)} -port {vec:rsc.AWADDR(1)} -attr vt d
load net {vec:rsc.AWADDR(2)} -port {vec:rsc.AWADDR(2)} -attr vt d
load net {vec:rsc.AWADDR(3)} -port {vec:rsc.AWADDR(3)} -attr vt d
load net {vec:rsc.AWADDR(4)} -port {vec:rsc.AWADDR(4)} -attr vt d
load net {vec:rsc.AWADDR(5)} -port {vec:rsc.AWADDR(5)} -attr vt d
load net {vec:rsc.AWADDR(6)} -port {vec:rsc.AWADDR(6)} -attr vt d
load net {vec:rsc.AWADDR(7)} -port {vec:rsc.AWADDR(7)} -attr vt d
load net {vec:rsc.AWADDR(8)} -port {vec:rsc.AWADDR(8)} -attr vt d
load net {vec:rsc.AWADDR(9)} -port {vec:rsc.AWADDR(9)} -attr vt d
load net {vec:rsc.AWADDR(10)} -port {vec:rsc.AWADDR(10)} -attr vt d
load net {vec:rsc.AWADDR(11)} -port {vec:rsc.AWADDR(11)} -attr vt d
load netBundle {vec:rsc.AWADDR} 12 {vec:rsc.AWADDR(0)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-296 -attr oid 294 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-297 -attr oid 295 -attr vt d
load net {vec:rsc.AWID} -port {vec:rsc.AWID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-298 -attr oid 296 -attr vt d
load net {core.wen} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-299 -attr oid 297 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-300 -attr oid 298 -attr vt d
load net {vec:rsci.oswt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-301 -attr oid 299 -attr vt d
load net {vec:rsci.oswt} -port {vec:rsci.oswt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-302 -attr oid 300 -attr vt d
load net {vec:rsci.wen_comp} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-303 -attr oid 301 -attr vt d
load net {vec:rsci.wen_comp} -port {vec:rsci.wen_comp} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-304 -attr oid 302 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.wen_comp}
load net {vec:rsci.oswt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-305 -attr oid 303 -attr vt d
load net {vec:rsci.oswt#1} -port {vec:rsci.oswt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-306 -attr oid 304 -attr vt d
load net {vec:rsci.wen_comp#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-307 -attr oid 305 -attr vt d
load net {vec:rsci.wen_comp#1} -port {vec:rsci.wen_comp#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-308 -attr oid 306 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.wen_comp#1}
load net {vec:rsci.s_raddr.core(0)} -attr vt d
load net {vec:rsci.s_raddr.core(1)} -attr vt d
load net {vec:rsci.s_raddr.core(2)} -attr vt d
load net {vec:rsci.s_raddr.core(3)} -attr vt d
load net {vec:rsci.s_raddr.core(4)} -attr vt d
load net {vec:rsci.s_raddr.core(5)} -attr vt d
load net {vec:rsci.s_raddr.core(6)} -attr vt d
load net {vec:rsci.s_raddr.core(7)} -attr vt d
load net {vec:rsci.s_raddr.core(8)} -attr vt d
load net {vec:rsci.s_raddr.core(9)} -attr vt d
load netBundle {vec:rsci.s_raddr.core} 10 {vec:rsci.s_raddr.core(0)} {vec:rsci.s_raddr.core(1)} {vec:rsci.s_raddr.core(2)} {vec:rsci.s_raddr.core(3)} {vec:rsci.s_raddr.core(4)} {vec:rsci.s_raddr.core(5)} {vec:rsci.s_raddr.core(6)} {vec:rsci.s_raddr.core(7)} {vec:rsci.s_raddr.core(8)} {vec:rsci.s_raddr.core(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-309 -attr oid 307 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(0)} -port {vec:rsci.s_raddr.core(0)} -attr vt d
load net {vec:rsci.s_raddr.core(1)} -port {vec:rsci.s_raddr.core(1)} -attr vt d
load net {vec:rsci.s_raddr.core(2)} -port {vec:rsci.s_raddr.core(2)} -attr vt d
load net {vec:rsci.s_raddr.core(3)} -port {vec:rsci.s_raddr.core(3)} -attr vt d
load net {vec:rsci.s_raddr.core(4)} -port {vec:rsci.s_raddr.core(4)} -attr vt d
load net {vec:rsci.s_raddr.core(5)} -port {vec:rsci.s_raddr.core(5)} -attr vt d
load net {vec:rsci.s_raddr.core(6)} -port {vec:rsci.s_raddr.core(6)} -attr vt d
load net {vec:rsci.s_raddr.core(7)} -port {vec:rsci.s_raddr.core(7)} -attr vt d
load net {vec:rsci.s_raddr.core(8)} -port {vec:rsci.s_raddr.core(8)} -attr vt d
load net {vec:rsci.s_raddr.core(9)} -port {vec:rsci.s_raddr.core(9)} -attr vt d
load netBundle {vec:rsci.s_raddr.core} 10 {vec:rsci.s_raddr.core(0)} {vec:rsci.s_raddr.core(1)} {vec:rsci.s_raddr.core(2)} {vec:rsci.s_raddr.core(3)} {vec:rsci.s_raddr.core(4)} {vec:rsci.s_raddr.core(5)} {vec:rsci.s_raddr.core(6)} {vec:rsci.s_raddr.core(7)} {vec:rsci.s_raddr.core(8)} {vec:rsci.s_raddr.core(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-310 -attr oid 308 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_waddr.core(0)} -attr vt d
load net {vec:rsci.s_waddr.core(1)} -attr vt d
load net {vec:rsci.s_waddr.core(2)} -attr vt d
load net {vec:rsci.s_waddr.core(3)} -attr vt d
load net {vec:rsci.s_waddr.core(4)} -attr vt d
load net {vec:rsci.s_waddr.core(5)} -attr vt d
load net {vec:rsci.s_waddr.core(6)} -attr vt d
load net {vec:rsci.s_waddr.core(7)} -attr vt d
load net {vec:rsci.s_waddr.core(8)} -attr vt d
load net {vec:rsci.s_waddr.core(9)} -attr vt d
load netBundle {vec:rsci.s_waddr.core} 10 {vec:rsci.s_waddr.core(0)} {vec:rsci.s_waddr.core(1)} {vec:rsci.s_waddr.core(2)} {vec:rsci.s_waddr.core(3)} {vec:rsci.s_waddr.core(4)} {vec:rsci.s_waddr.core(5)} {vec:rsci.s_waddr.core(6)} {vec:rsci.s_waddr.core(7)} {vec:rsci.s_waddr.core(8)} {vec:rsci.s_waddr.core(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-311 -attr oid 309 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(0)} -port {vec:rsci.s_waddr.core(0)} -attr vt d
load net {vec:rsci.s_waddr.core(1)} -port {vec:rsci.s_waddr.core(1)} -attr vt d
load net {vec:rsci.s_waddr.core(2)} -port {vec:rsci.s_waddr.core(2)} -attr vt d
load net {vec:rsci.s_waddr.core(3)} -port {vec:rsci.s_waddr.core(3)} -attr vt d
load net {vec:rsci.s_waddr.core(4)} -port {vec:rsci.s_waddr.core(4)} -attr vt d
load net {vec:rsci.s_waddr.core(5)} -port {vec:rsci.s_waddr.core(5)} -attr vt d
load net {vec:rsci.s_waddr.core(6)} -port {vec:rsci.s_waddr.core(6)} -attr vt d
load net {vec:rsci.s_waddr.core(7)} -port {vec:rsci.s_waddr.core(7)} -attr vt d
load net {vec:rsci.s_waddr.core(8)} -port {vec:rsci.s_waddr.core(8)} -attr vt d
load net {vec:rsci.s_waddr.core(9)} -port {vec:rsci.s_waddr.core(9)} -attr vt d
load netBundle {vec:rsci.s_waddr.core} 10 {vec:rsci.s_waddr.core(0)} {vec:rsci.s_waddr.core(1)} {vec:rsci.s_waddr.core(2)} {vec:rsci.s_waddr.core(3)} {vec:rsci.s_waddr.core(4)} {vec:rsci.s_waddr.core(5)} {vec:rsci.s_waddr.core(6)} {vec:rsci.s_waddr.core(7)} {vec:rsci.s_waddr.core(8)} {vec:rsci.s_waddr.core(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-312 -attr oid 310 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr.core}
load net {vec:rsci.s_din.mxwt(0)} -attr vt d
load net {vec:rsci.s_din.mxwt(1)} -attr vt d
load net {vec:rsci.s_din.mxwt(2)} -attr vt d
load net {vec:rsci.s_din.mxwt(3)} -attr vt d
load net {vec:rsci.s_din.mxwt(4)} -attr vt d
load net {vec:rsci.s_din.mxwt(5)} -attr vt d
load net {vec:rsci.s_din.mxwt(6)} -attr vt d
load net {vec:rsci.s_din.mxwt(7)} -attr vt d
load net {vec:rsci.s_din.mxwt(8)} -attr vt d
load net {vec:rsci.s_din.mxwt(9)} -attr vt d
load net {vec:rsci.s_din.mxwt(10)} -attr vt d
load net {vec:rsci.s_din.mxwt(11)} -attr vt d
load net {vec:rsci.s_din.mxwt(12)} -attr vt d
load net {vec:rsci.s_din.mxwt(13)} -attr vt d
load net {vec:rsci.s_din.mxwt(14)} -attr vt d
load net {vec:rsci.s_din.mxwt(15)} -attr vt d
load net {vec:rsci.s_din.mxwt(16)} -attr vt d
load net {vec:rsci.s_din.mxwt(17)} -attr vt d
load net {vec:rsci.s_din.mxwt(18)} -attr vt d
load net {vec:rsci.s_din.mxwt(19)} -attr vt d
load net {vec:rsci.s_din.mxwt(20)} -attr vt d
load net {vec:rsci.s_din.mxwt(21)} -attr vt d
load net {vec:rsci.s_din.mxwt(22)} -attr vt d
load net {vec:rsci.s_din.mxwt(23)} -attr vt d
load net {vec:rsci.s_din.mxwt(24)} -attr vt d
load net {vec:rsci.s_din.mxwt(25)} -attr vt d
load net {vec:rsci.s_din.mxwt(26)} -attr vt d
load net {vec:rsci.s_din.mxwt(27)} -attr vt d
load net {vec:rsci.s_din.mxwt(28)} -attr vt d
load net {vec:rsci.s_din.mxwt(29)} -attr vt d
load net {vec:rsci.s_din.mxwt(30)} -attr vt d
load net {vec:rsci.s_din.mxwt(31)} -attr vt d
load net {vec:rsci.s_din.mxwt(32)} -attr vt d
load net {vec:rsci.s_din.mxwt(33)} -attr vt d
load net {vec:rsci.s_din.mxwt(34)} -attr vt d
load net {vec:rsci.s_din.mxwt(35)} -attr vt d
load net {vec:rsci.s_din.mxwt(36)} -attr vt d
load net {vec:rsci.s_din.mxwt(37)} -attr vt d
load net {vec:rsci.s_din.mxwt(38)} -attr vt d
load net {vec:rsci.s_din.mxwt(39)} -attr vt d
load net {vec:rsci.s_din.mxwt(40)} -attr vt d
load net {vec:rsci.s_din.mxwt(41)} -attr vt d
load net {vec:rsci.s_din.mxwt(42)} -attr vt d
load net {vec:rsci.s_din.mxwt(43)} -attr vt d
load net {vec:rsci.s_din.mxwt(44)} -attr vt d
load net {vec:rsci.s_din.mxwt(45)} -attr vt d
load net {vec:rsci.s_din.mxwt(46)} -attr vt d
load net {vec:rsci.s_din.mxwt(47)} -attr vt d
load net {vec:rsci.s_din.mxwt(48)} -attr vt d
load net {vec:rsci.s_din.mxwt(49)} -attr vt d
load net {vec:rsci.s_din.mxwt(50)} -attr vt d
load net {vec:rsci.s_din.mxwt(51)} -attr vt d
load net {vec:rsci.s_din.mxwt(52)} -attr vt d
load net {vec:rsci.s_din.mxwt(53)} -attr vt d
load net {vec:rsci.s_din.mxwt(54)} -attr vt d
load net {vec:rsci.s_din.mxwt(55)} -attr vt d
load net {vec:rsci.s_din.mxwt(56)} -attr vt d
load net {vec:rsci.s_din.mxwt(57)} -attr vt d
load net {vec:rsci.s_din.mxwt(58)} -attr vt d
load net {vec:rsci.s_din.mxwt(59)} -attr vt d
load net {vec:rsci.s_din.mxwt(60)} -attr vt d
load net {vec:rsci.s_din.mxwt(61)} -attr vt d
load net {vec:rsci.s_din.mxwt(62)} -attr vt d
load net {vec:rsci.s_din.mxwt(63)} -attr vt d
load netBundle {vec:rsci.s_din.mxwt} 64 {vec:rsci.s_din.mxwt(0)} {vec:rsci.s_din.mxwt(1)} {vec:rsci.s_din.mxwt(2)} {vec:rsci.s_din.mxwt(3)} {vec:rsci.s_din.mxwt(4)} {vec:rsci.s_din.mxwt(5)} {vec:rsci.s_din.mxwt(6)} {vec:rsci.s_din.mxwt(7)} {vec:rsci.s_din.mxwt(8)} {vec:rsci.s_din.mxwt(9)} {vec:rsci.s_din.mxwt(10)} {vec:rsci.s_din.mxwt(11)} {vec:rsci.s_din.mxwt(12)} {vec:rsci.s_din.mxwt(13)} {vec:rsci.s_din.mxwt(14)} {vec:rsci.s_din.mxwt(15)} {vec:rsci.s_din.mxwt(16)} {vec:rsci.s_din.mxwt(17)} {vec:rsci.s_din.mxwt(18)} {vec:rsci.s_din.mxwt(19)} {vec:rsci.s_din.mxwt(20)} {vec:rsci.s_din.mxwt(21)} {vec:rsci.s_din.mxwt(22)} {vec:rsci.s_din.mxwt(23)} {vec:rsci.s_din.mxwt(24)} {vec:rsci.s_din.mxwt(25)} {vec:rsci.s_din.mxwt(26)} {vec:rsci.s_din.mxwt(27)} {vec:rsci.s_din.mxwt(28)} {vec:rsci.s_din.mxwt(29)} {vec:rsci.s_din.mxwt(30)} {vec:rsci.s_din.mxwt(31)} {vec:rsci.s_din.mxwt(32)} {vec:rsci.s_din.mxwt(33)} {vec:rsci.s_din.mxwt(34)} {vec:rsci.s_din.mxwt(35)} {vec:rsci.s_din.mxwt(36)} {vec:rsci.s_din.mxwt(37)} {vec:rsci.s_din.mxwt(38)} {vec:rsci.s_din.mxwt(39)} {vec:rsci.s_din.mxwt(40)} {vec:rsci.s_din.mxwt(41)} {vec:rsci.s_din.mxwt(42)} {vec:rsci.s_din.mxwt(43)} {vec:rsci.s_din.mxwt(44)} {vec:rsci.s_din.mxwt(45)} {vec:rsci.s_din.mxwt(46)} {vec:rsci.s_din.mxwt(47)} {vec:rsci.s_din.mxwt(48)} {vec:rsci.s_din.mxwt(49)} {vec:rsci.s_din.mxwt(50)} {vec:rsci.s_din.mxwt(51)} {vec:rsci.s_din.mxwt(52)} {vec:rsci.s_din.mxwt(53)} {vec:rsci.s_din.mxwt(54)} {vec:rsci.s_din.mxwt(55)} {vec:rsci.s_din.mxwt(56)} {vec:rsci.s_din.mxwt(57)} {vec:rsci.s_din.mxwt(58)} {vec:rsci.s_din.mxwt(59)} {vec:rsci.s_din.mxwt(60)} {vec:rsci.s_din.mxwt(61)} {vec:rsci.s_din.mxwt(62)} {vec:rsci.s_din.mxwt(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-313 -attr oid 311 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(0)} -port {vec:rsci.s_din.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(1)} -port {vec:rsci.s_din.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(2)} -port {vec:rsci.s_din.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(3)} -port {vec:rsci.s_din.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(4)} -port {vec:rsci.s_din.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(5)} -port {vec:rsci.s_din.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(6)} -port {vec:rsci.s_din.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(7)} -port {vec:rsci.s_din.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(8)} -port {vec:rsci.s_din.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(9)} -port {vec:rsci.s_din.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(10)} -port {vec:rsci.s_din.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(11)} -port {vec:rsci.s_din.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(12)} -port {vec:rsci.s_din.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(13)} -port {vec:rsci.s_din.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(14)} -port {vec:rsci.s_din.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(15)} -port {vec:rsci.s_din.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(16)} -port {vec:rsci.s_din.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(17)} -port {vec:rsci.s_din.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(18)} -port {vec:rsci.s_din.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(19)} -port {vec:rsci.s_din.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(20)} -port {vec:rsci.s_din.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(21)} -port {vec:rsci.s_din.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(22)} -port {vec:rsci.s_din.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(23)} -port {vec:rsci.s_din.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(24)} -port {vec:rsci.s_din.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(25)} -port {vec:rsci.s_din.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(26)} -port {vec:rsci.s_din.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(27)} -port {vec:rsci.s_din.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(28)} -port {vec:rsci.s_din.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(29)} -port {vec:rsci.s_din.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(30)} -port {vec:rsci.s_din.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(31)} -port {vec:rsci.s_din.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(32)} -port {vec:rsci.s_din.mxwt(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(33)} -port {vec:rsci.s_din.mxwt(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(34)} -port {vec:rsci.s_din.mxwt(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(35)} -port {vec:rsci.s_din.mxwt(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(36)} -port {vec:rsci.s_din.mxwt(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(37)} -port {vec:rsci.s_din.mxwt(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(38)} -port {vec:rsci.s_din.mxwt(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(39)} -port {vec:rsci.s_din.mxwt(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(40)} -port {vec:rsci.s_din.mxwt(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(41)} -port {vec:rsci.s_din.mxwt(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(42)} -port {vec:rsci.s_din.mxwt(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(43)} -port {vec:rsci.s_din.mxwt(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(44)} -port {vec:rsci.s_din.mxwt(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(45)} -port {vec:rsci.s_din.mxwt(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(46)} -port {vec:rsci.s_din.mxwt(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(47)} -port {vec:rsci.s_din.mxwt(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(48)} -port {vec:rsci.s_din.mxwt(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(49)} -port {vec:rsci.s_din.mxwt(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(50)} -port {vec:rsci.s_din.mxwt(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(51)} -port {vec:rsci.s_din.mxwt(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(52)} -port {vec:rsci.s_din.mxwt(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(53)} -port {vec:rsci.s_din.mxwt(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(54)} -port {vec:rsci.s_din.mxwt(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(55)} -port {vec:rsci.s_din.mxwt(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(56)} -port {vec:rsci.s_din.mxwt(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(57)} -port {vec:rsci.s_din.mxwt(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(58)} -port {vec:rsci.s_din.mxwt(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(59)} -port {vec:rsci.s_din.mxwt(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(60)} -port {vec:rsci.s_din.mxwt(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(61)} -port {vec:rsci.s_din.mxwt(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(62)} -port {vec:rsci.s_din.mxwt(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(63)} -port {vec:rsci.s_din.mxwt(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_dout.core(0)} -attr vt d
load net {vec:rsci.s_dout.core(1)} -attr vt d
load net {vec:rsci.s_dout.core(2)} -attr vt d
load net {vec:rsci.s_dout.core(3)} -attr vt d
load net {vec:rsci.s_dout.core(4)} -attr vt d
load net {vec:rsci.s_dout.core(5)} -attr vt d
load net {vec:rsci.s_dout.core(6)} -attr vt d
load net {vec:rsci.s_dout.core(7)} -attr vt d
load net {vec:rsci.s_dout.core(8)} -attr vt d
load net {vec:rsci.s_dout.core(9)} -attr vt d
load net {vec:rsci.s_dout.core(10)} -attr vt d
load net {vec:rsci.s_dout.core(11)} -attr vt d
load net {vec:rsci.s_dout.core(12)} -attr vt d
load net {vec:rsci.s_dout.core(13)} -attr vt d
load net {vec:rsci.s_dout.core(14)} -attr vt d
load net {vec:rsci.s_dout.core(15)} -attr vt d
load net {vec:rsci.s_dout.core(16)} -attr vt d
load net {vec:rsci.s_dout.core(17)} -attr vt d
load net {vec:rsci.s_dout.core(18)} -attr vt d
load net {vec:rsci.s_dout.core(19)} -attr vt d
load net {vec:rsci.s_dout.core(20)} -attr vt d
load net {vec:rsci.s_dout.core(21)} -attr vt d
load net {vec:rsci.s_dout.core(22)} -attr vt d
load net {vec:rsci.s_dout.core(23)} -attr vt d
load net {vec:rsci.s_dout.core(24)} -attr vt d
load net {vec:rsci.s_dout.core(25)} -attr vt d
load net {vec:rsci.s_dout.core(26)} -attr vt d
load net {vec:rsci.s_dout.core(27)} -attr vt d
load net {vec:rsci.s_dout.core(28)} -attr vt d
load net {vec:rsci.s_dout.core(29)} -attr vt d
load net {vec:rsci.s_dout.core(30)} -attr vt d
load net {vec:rsci.s_dout.core(31)} -attr vt d
load net {vec:rsci.s_dout.core(32)} -attr vt d
load net {vec:rsci.s_dout.core(33)} -attr vt d
load net {vec:rsci.s_dout.core(34)} -attr vt d
load net {vec:rsci.s_dout.core(35)} -attr vt d
load net {vec:rsci.s_dout.core(36)} -attr vt d
load net {vec:rsci.s_dout.core(37)} -attr vt d
load net {vec:rsci.s_dout.core(38)} -attr vt d
load net {vec:rsci.s_dout.core(39)} -attr vt d
load net {vec:rsci.s_dout.core(40)} -attr vt d
load net {vec:rsci.s_dout.core(41)} -attr vt d
load net {vec:rsci.s_dout.core(42)} -attr vt d
load net {vec:rsci.s_dout.core(43)} -attr vt d
load net {vec:rsci.s_dout.core(44)} -attr vt d
load net {vec:rsci.s_dout.core(45)} -attr vt d
load net {vec:rsci.s_dout.core(46)} -attr vt d
load net {vec:rsci.s_dout.core(47)} -attr vt d
load net {vec:rsci.s_dout.core(48)} -attr vt d
load net {vec:rsci.s_dout.core(49)} -attr vt d
load net {vec:rsci.s_dout.core(50)} -attr vt d
load net {vec:rsci.s_dout.core(51)} -attr vt d
load net {vec:rsci.s_dout.core(52)} -attr vt d
load net {vec:rsci.s_dout.core(53)} -attr vt d
load net {vec:rsci.s_dout.core(54)} -attr vt d
load net {vec:rsci.s_dout.core(55)} -attr vt d
load net {vec:rsci.s_dout.core(56)} -attr vt d
load net {vec:rsci.s_dout.core(57)} -attr vt d
load net {vec:rsci.s_dout.core(58)} -attr vt d
load net {vec:rsci.s_dout.core(59)} -attr vt d
load net {vec:rsci.s_dout.core(60)} -attr vt d
load net {vec:rsci.s_dout.core(61)} -attr vt d
load net {vec:rsci.s_dout.core(62)} -attr vt d
load net {vec:rsci.s_dout.core(63)} -attr vt d
load netBundle {vec:rsci.s_dout.core} 64 {vec:rsci.s_dout.core(0)} {vec:rsci.s_dout.core(1)} {vec:rsci.s_dout.core(2)} {vec:rsci.s_dout.core(3)} {vec:rsci.s_dout.core(4)} {vec:rsci.s_dout.core(5)} {vec:rsci.s_dout.core(6)} {vec:rsci.s_dout.core(7)} {vec:rsci.s_dout.core(8)} {vec:rsci.s_dout.core(9)} {vec:rsci.s_dout.core(10)} {vec:rsci.s_dout.core(11)} {vec:rsci.s_dout.core(12)} {vec:rsci.s_dout.core(13)} {vec:rsci.s_dout.core(14)} {vec:rsci.s_dout.core(15)} {vec:rsci.s_dout.core(16)} {vec:rsci.s_dout.core(17)} {vec:rsci.s_dout.core(18)} {vec:rsci.s_dout.core(19)} {vec:rsci.s_dout.core(20)} {vec:rsci.s_dout.core(21)} {vec:rsci.s_dout.core(22)} {vec:rsci.s_dout.core(23)} {vec:rsci.s_dout.core(24)} {vec:rsci.s_dout.core(25)} {vec:rsci.s_dout.core(26)} {vec:rsci.s_dout.core(27)} {vec:rsci.s_dout.core(28)} {vec:rsci.s_dout.core(29)} {vec:rsci.s_dout.core(30)} {vec:rsci.s_dout.core(31)} {vec:rsci.s_dout.core(32)} {vec:rsci.s_dout.core(33)} {vec:rsci.s_dout.core(34)} {vec:rsci.s_dout.core(35)} {vec:rsci.s_dout.core(36)} {vec:rsci.s_dout.core(37)} {vec:rsci.s_dout.core(38)} {vec:rsci.s_dout.core(39)} {vec:rsci.s_dout.core(40)} {vec:rsci.s_dout.core(41)} {vec:rsci.s_dout.core(42)} {vec:rsci.s_dout.core(43)} {vec:rsci.s_dout.core(44)} {vec:rsci.s_dout.core(45)} {vec:rsci.s_dout.core(46)} {vec:rsci.s_dout.core(47)} {vec:rsci.s_dout.core(48)} {vec:rsci.s_dout.core(49)} {vec:rsci.s_dout.core(50)} {vec:rsci.s_dout.core(51)} {vec:rsci.s_dout.core(52)} {vec:rsci.s_dout.core(53)} {vec:rsci.s_dout.core(54)} {vec:rsci.s_dout.core(55)} {vec:rsci.s_dout.core(56)} {vec:rsci.s_dout.core(57)} {vec:rsci.s_dout.core(58)} {vec:rsci.s_dout.core(59)} {vec:rsci.s_dout.core(60)} {vec:rsci.s_dout.core(61)} {vec:rsci.s_dout.core(62)} {vec:rsci.s_dout.core(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-314 -attr oid 312 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(0)} -port {vec:rsci.s_dout.core(0)} -attr vt d
load net {vec:rsci.s_dout.core(1)} -port {vec:rsci.s_dout.core(1)} -attr vt d
load net {vec:rsci.s_dout.core(2)} -port {vec:rsci.s_dout.core(2)} -attr vt d
load net {vec:rsci.s_dout.core(3)} -port {vec:rsci.s_dout.core(3)} -attr vt d
load net {vec:rsci.s_dout.core(4)} -port {vec:rsci.s_dout.core(4)} -attr vt d
load net {vec:rsci.s_dout.core(5)} -port {vec:rsci.s_dout.core(5)} -attr vt d
load net {vec:rsci.s_dout.core(6)} -port {vec:rsci.s_dout.core(6)} -attr vt d
load net {vec:rsci.s_dout.core(7)} -port {vec:rsci.s_dout.core(7)} -attr vt d
load net {vec:rsci.s_dout.core(8)} -port {vec:rsci.s_dout.core(8)} -attr vt d
load net {vec:rsci.s_dout.core(9)} -port {vec:rsci.s_dout.core(9)} -attr vt d
load net {vec:rsci.s_dout.core(10)} -port {vec:rsci.s_dout.core(10)} -attr vt d
load net {vec:rsci.s_dout.core(11)} -port {vec:rsci.s_dout.core(11)} -attr vt d
load net {vec:rsci.s_dout.core(12)} -port {vec:rsci.s_dout.core(12)} -attr vt d
load net {vec:rsci.s_dout.core(13)} -port {vec:rsci.s_dout.core(13)} -attr vt d
load net {vec:rsci.s_dout.core(14)} -port {vec:rsci.s_dout.core(14)} -attr vt d
load net {vec:rsci.s_dout.core(15)} -port {vec:rsci.s_dout.core(15)} -attr vt d
load net {vec:rsci.s_dout.core(16)} -port {vec:rsci.s_dout.core(16)} -attr vt d
load net {vec:rsci.s_dout.core(17)} -port {vec:rsci.s_dout.core(17)} -attr vt d
load net {vec:rsci.s_dout.core(18)} -port {vec:rsci.s_dout.core(18)} -attr vt d
load net {vec:rsci.s_dout.core(19)} -port {vec:rsci.s_dout.core(19)} -attr vt d
load net {vec:rsci.s_dout.core(20)} -port {vec:rsci.s_dout.core(20)} -attr vt d
load net {vec:rsci.s_dout.core(21)} -port {vec:rsci.s_dout.core(21)} -attr vt d
load net {vec:rsci.s_dout.core(22)} -port {vec:rsci.s_dout.core(22)} -attr vt d
load net {vec:rsci.s_dout.core(23)} -port {vec:rsci.s_dout.core(23)} -attr vt d
load net {vec:rsci.s_dout.core(24)} -port {vec:rsci.s_dout.core(24)} -attr vt d
load net {vec:rsci.s_dout.core(25)} -port {vec:rsci.s_dout.core(25)} -attr vt d
load net {vec:rsci.s_dout.core(26)} -port {vec:rsci.s_dout.core(26)} -attr vt d
load net {vec:rsci.s_dout.core(27)} -port {vec:rsci.s_dout.core(27)} -attr vt d
load net {vec:rsci.s_dout.core(28)} -port {vec:rsci.s_dout.core(28)} -attr vt d
load net {vec:rsci.s_dout.core(29)} -port {vec:rsci.s_dout.core(29)} -attr vt d
load net {vec:rsci.s_dout.core(30)} -port {vec:rsci.s_dout.core(30)} -attr vt d
load net {vec:rsci.s_dout.core(31)} -port {vec:rsci.s_dout.core(31)} -attr vt d
load net {vec:rsci.s_dout.core(32)} -port {vec:rsci.s_dout.core(32)} -attr vt d
load net {vec:rsci.s_dout.core(33)} -port {vec:rsci.s_dout.core(33)} -attr vt d
load net {vec:rsci.s_dout.core(34)} -port {vec:rsci.s_dout.core(34)} -attr vt d
load net {vec:rsci.s_dout.core(35)} -port {vec:rsci.s_dout.core(35)} -attr vt d
load net {vec:rsci.s_dout.core(36)} -port {vec:rsci.s_dout.core(36)} -attr vt d
load net {vec:rsci.s_dout.core(37)} -port {vec:rsci.s_dout.core(37)} -attr vt d
load net {vec:rsci.s_dout.core(38)} -port {vec:rsci.s_dout.core(38)} -attr vt d
load net {vec:rsci.s_dout.core(39)} -port {vec:rsci.s_dout.core(39)} -attr vt d
load net {vec:rsci.s_dout.core(40)} -port {vec:rsci.s_dout.core(40)} -attr vt d
load net {vec:rsci.s_dout.core(41)} -port {vec:rsci.s_dout.core(41)} -attr vt d
load net {vec:rsci.s_dout.core(42)} -port {vec:rsci.s_dout.core(42)} -attr vt d
load net {vec:rsci.s_dout.core(43)} -port {vec:rsci.s_dout.core(43)} -attr vt d
load net {vec:rsci.s_dout.core(44)} -port {vec:rsci.s_dout.core(44)} -attr vt d
load net {vec:rsci.s_dout.core(45)} -port {vec:rsci.s_dout.core(45)} -attr vt d
load net {vec:rsci.s_dout.core(46)} -port {vec:rsci.s_dout.core(46)} -attr vt d
load net {vec:rsci.s_dout.core(47)} -port {vec:rsci.s_dout.core(47)} -attr vt d
load net {vec:rsci.s_dout.core(48)} -port {vec:rsci.s_dout.core(48)} -attr vt d
load net {vec:rsci.s_dout.core(49)} -port {vec:rsci.s_dout.core(49)} -attr vt d
load net {vec:rsci.s_dout.core(50)} -port {vec:rsci.s_dout.core(50)} -attr vt d
load net {vec:rsci.s_dout.core(51)} -port {vec:rsci.s_dout.core(51)} -attr vt d
load net {vec:rsci.s_dout.core(52)} -port {vec:rsci.s_dout.core(52)} -attr vt d
load net {vec:rsci.s_dout.core(53)} -port {vec:rsci.s_dout.core(53)} -attr vt d
load net {vec:rsci.s_dout.core(54)} -port {vec:rsci.s_dout.core(54)} -attr vt d
load net {vec:rsci.s_dout.core(55)} -port {vec:rsci.s_dout.core(55)} -attr vt d
load net {vec:rsci.s_dout.core(56)} -port {vec:rsci.s_dout.core(56)} -attr vt d
load net {vec:rsci.s_dout.core(57)} -port {vec:rsci.s_dout.core(57)} -attr vt d
load net {vec:rsci.s_dout.core(58)} -port {vec:rsci.s_dout.core(58)} -attr vt d
load net {vec:rsci.s_dout.core(59)} -port {vec:rsci.s_dout.core(59)} -attr vt d
load net {vec:rsci.s_dout.core(60)} -port {vec:rsci.s_dout.core(60)} -attr vt d
load net {vec:rsci.s_dout.core(61)} -port {vec:rsci.s_dout.core(61)} -attr vt d
load net {vec:rsci.s_dout.core(62)} -port {vec:rsci.s_dout.core(62)} -attr vt d
load net {vec:rsci.s_dout.core(63)} -port {vec:rsci.s_dout.core(63)} -attr vt d
load netBundle {vec:rsci.s_dout.core} 64 {vec:rsci.s_dout.core(0)} {vec:rsci.s_dout.core(1)} {vec:rsci.s_dout.core(2)} {vec:rsci.s_dout.core(3)} {vec:rsci.s_dout.core(4)} {vec:rsci.s_dout.core(5)} {vec:rsci.s_dout.core(6)} {vec:rsci.s_dout.core(7)} {vec:rsci.s_dout.core(8)} {vec:rsci.s_dout.core(9)} {vec:rsci.s_dout.core(10)} {vec:rsci.s_dout.core(11)} {vec:rsci.s_dout.core(12)} {vec:rsci.s_dout.core(13)} {vec:rsci.s_dout.core(14)} {vec:rsci.s_dout.core(15)} {vec:rsci.s_dout.core(16)} {vec:rsci.s_dout.core(17)} {vec:rsci.s_dout.core(18)} {vec:rsci.s_dout.core(19)} {vec:rsci.s_dout.core(20)} {vec:rsci.s_dout.core(21)} {vec:rsci.s_dout.core(22)} {vec:rsci.s_dout.core(23)} {vec:rsci.s_dout.core(24)} {vec:rsci.s_dout.core(25)} {vec:rsci.s_dout.core(26)} {vec:rsci.s_dout.core(27)} {vec:rsci.s_dout.core(28)} {vec:rsci.s_dout.core(29)} {vec:rsci.s_dout.core(30)} {vec:rsci.s_dout.core(31)} {vec:rsci.s_dout.core(32)} {vec:rsci.s_dout.core(33)} {vec:rsci.s_dout.core(34)} {vec:rsci.s_dout.core(35)} {vec:rsci.s_dout.core(36)} {vec:rsci.s_dout.core(37)} {vec:rsci.s_dout.core(38)} {vec:rsci.s_dout.core(39)} {vec:rsci.s_dout.core(40)} {vec:rsci.s_dout.core(41)} {vec:rsci.s_dout.core(42)} {vec:rsci.s_dout.core(43)} {vec:rsci.s_dout.core(44)} {vec:rsci.s_dout.core(45)} {vec:rsci.s_dout.core(46)} {vec:rsci.s_dout.core(47)} {vec:rsci.s_dout.core(48)} {vec:rsci.s_dout.core(49)} {vec:rsci.s_dout.core(50)} {vec:rsci.s_dout.core(51)} {vec:rsci.s_dout.core(52)} {vec:rsci.s_dout.core(53)} {vec:rsci.s_dout.core(54)} {vec:rsci.s_dout.core(55)} {vec:rsci.s_dout.core(56)} {vec:rsci.s_dout.core(57)} {vec:rsci.s_dout.core(58)} {vec:rsci.s_dout.core(59)} {vec:rsci.s_dout.core(60)} {vec:rsci.s_dout.core(61)} {vec:rsci.s_dout.core(62)} {vec:rsci.s_dout.core(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-315 -attr oid 313 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load inst "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl" "orig" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-316 -attr oid 314 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst} -attr area 6.000000 -attr delay 0.532052 -attr hier "/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-317 -attr oid 315 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/core.wen}
load net {vec:rsci.oswt} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-318 -attr oid 316 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.oswt}
load net {vec:rsci.oswt#1} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-319 -attr oid 317 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.oswt#1}
load net {vec:rsci.biwt} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.biwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-320 -attr oid 318 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.biwt}
load net {vec:rsci.bdwt} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.bdwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-321 -attr oid 319 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.bdwt}
load net {vec:rsci.bcwt} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.bcwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-322 -attr oid 320 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.bcwt}
load net {vec:rsci.s_re.core.sct} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.s_re.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-323 -attr oid 321 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_re.core.sct}
load net {vec:rsci.biwt#1} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.biwt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-324 -attr oid 322 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.bdwt#2} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-325 -attr oid 323 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.bdwt#2}
load net {vec:rsci.bcwt#1} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.bcwt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-326 -attr oid 324 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.bcwt#1}
load net {vec:rsci.s_we.core.sct} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.s_we.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-327 -attr oid 325 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_we.core.sct}
load net {vec:rsci.s_rrdy} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.s_rrdy} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-328 -attr oid 326 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_rrdy}
load net {vec:rsci.s_wrdy} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.s_wrdy} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-329 -attr oid 327 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_wrdy}
load inst "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp" "orig" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-330 -attr oid 328 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst} -attr area 154.004000 -attr delay 0.634615 -attr hier "/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-331 -attr oid 329 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/clk}
load net {rst} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-332 -attr oid 330 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/rst}
load net {vec:rsci.oswt} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.oswt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-333 -attr oid 331 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.oswt}
load net {vec:rsci.wen_comp} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.wen_comp} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-334 -attr oid 332 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.wen_comp}
load net {vec:rsci.oswt#1} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.oswt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-335 -attr oid 333 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.oswt#1}
load net {vec:rsci.wen_comp#1} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.wen_comp#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-336 -attr oid 334 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.wen_comp#1}
load net {vec:rsci.s_raddr.core(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(4)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(5)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(6)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(7)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(8)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(9)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_waddr.core(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_waddr.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_waddr.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_waddr.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_waddr.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(4)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_waddr.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(5)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_waddr.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(6)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_waddr.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(7)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_waddr.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(8)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_waddr.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(9)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_waddr.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr.core}
load net {vec:rsci.s_din.mxwt(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(4)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(5)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(6)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(7)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(8)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(9)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(10)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(11)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(12)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(13)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(14)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(15)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(16)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(17)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(18)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(19)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(20)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(21)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(22)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(23)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(24)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(25)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(26)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(27)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(28)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(29)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(30)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(31)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(32)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(33)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(34)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(35)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(36)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(37)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(38)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(39)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(40)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(41)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(42)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(43)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(44)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(45)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(46)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(47)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(48)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(49)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(50)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(51)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(52)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(53)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(54)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(55)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(56)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(57)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(58)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(59)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(60)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(61)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(62)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(63)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_dout.core(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(4)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(5)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(6)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(7)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(8)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(9)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(10)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(11)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(12)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(13)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(14)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(15)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(16)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(17)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(18)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(19)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(20)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(21)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(22)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(23)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(24)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(25)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(26)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(27)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(28)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(29)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(30)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(31)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(32)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(33)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(34)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(35)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(36)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(37)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(38)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(39)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(40)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(41)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(42)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(43)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(44)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(45)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(46)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(47)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(48)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(49)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(50)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(51)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(52)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(53)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(54)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(55)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(56)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(57)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(58)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(59)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(60)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(61)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(62)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(63)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout.core(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout.core}
load net {vec:rsci.biwt} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.biwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-337 -attr oid 335 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.biwt}
load net {vec:rsci.bdwt} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.bdwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-338 -attr oid 336 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.bdwt}
load net {vec:rsci.bcwt} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.bcwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-339 -attr oid 337 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.bcwt}
load net {vec:rsci.biwt#1} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.biwt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-340 -attr oid 338 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.bdwt#2} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-341 -attr oid 339 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.bdwt#2}
load net {vec:rsci.bcwt#1} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.bcwt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-342 -attr oid 340 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.bcwt#1}
load net {vec:rsci.s_raddr(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(4)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(5)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(6)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(7)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(8)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(9)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_re.core.sct} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-343 -attr oid 341 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_re.core.sct}
load net {vec:rsci.s_waddr(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_waddr(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_waddr(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_waddr(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_waddr(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(4)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_waddr(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(5)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_waddr(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(6)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_waddr(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(7)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_waddr(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(8)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_waddr(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(9)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_waddr(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr}
load net {vec:rsci.s_we.core.sct} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_waddr.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-344 -attr oid 342 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_we.core.sct}
load net {vec:rsci.s_din(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(4)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(5)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(6)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(7)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(8)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(9)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(10)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(11)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(12)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(13)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(14)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(15)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(16)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(17)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(18)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(19)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(20)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(21)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(22)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(23)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(24)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(25)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(26)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(27)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(28)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(29)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(30)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(31)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(32)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(33)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(34)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(35)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(36)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(37)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(38)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(39)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(40)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(41)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(42)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(43)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(44)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(45)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(46)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(47)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(48)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(49)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(50)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(51)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(52)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(53)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(54)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(55)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(56)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(57)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(58)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(59)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(60)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(61)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(62)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(63)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_dout(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(4)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(5)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(6)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(7)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(8)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(9)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(10)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(11)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(12)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(13)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(14)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(15)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(16)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(17)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(18)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(19)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(20)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(21)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(22)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(23)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(24)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(25)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(26)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(27)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(28)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(29)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(30)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(31)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(32)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(33)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(34)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(35)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(36)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(37)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(38)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(39)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(40)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(41)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(42)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(43)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(44)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(45)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(46)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(47)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(48)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(49)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(50)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(51)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(52)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(53)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(54)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(55)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(56)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(57)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(58)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(59)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(60)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(61)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(62)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(63)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_dout(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load inst "vec:rsci" "amba.ccs_axi4_slave_mem" "amba.ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-345 -attr oid 343 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci} -attr area 1920.000000 -attr delay 0.634615 -attr qmod "amba.ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)"
load net {clk} -pin  "vec:rsci" {ACLK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-346 -attr oid 344 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/clk}
load net {PWR} -pin  "vec:rsci" {ARESETn} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-347 -attr oid 345 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/1}
load net {vec:rsc.AWID} -pin  "vec:rsci" {AWID(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWID}
load net {vec:rsc.AWADDR(0)} -pin  "vec:rsci" {AWADDR(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(1)} -pin  "vec:rsci" {AWADDR(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(2)} -pin  "vec:rsci" {AWADDR(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(3)} -pin  "vec:rsci" {AWADDR(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(4)} -pin  "vec:rsci" {AWADDR(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(5)} -pin  "vec:rsci" {AWADDR(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(6)} -pin  "vec:rsci" {AWADDR(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(7)} -pin  "vec:rsci" {AWADDR(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(8)} -pin  "vec:rsci" {AWADDR(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(9)} -pin  "vec:rsci" {AWADDR(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(10)} -pin  "vec:rsci" {AWADDR(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(11)} -pin  "vec:rsci" {AWADDR(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWLEN(0)} -pin  "vec:rsci" {AWLEN(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(1)} -pin  "vec:rsci" {AWLEN(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(2)} -pin  "vec:rsci" {AWLEN(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(3)} -pin  "vec:rsci" {AWLEN(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(4)} -pin  "vec:rsci" {AWLEN(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(5)} -pin  "vec:rsci" {AWLEN(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(6)} -pin  "vec:rsci" {AWLEN(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(7)} -pin  "vec:rsci" {AWLEN(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWSIZE(0)} -pin  "vec:rsci" {AWSIZE(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(1)} -pin  "vec:rsci" {AWSIZE(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(2)} -pin  "vec:rsci" {AWSIZE(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWSIZE}
load net {vec:rsc.AWBURST(0)} -pin  "vec:rsci" {AWBURST(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWBURST}
load net {vec:rsc.AWBURST(1)} -pin  "vec:rsci" {AWBURST(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWBURST}
load net {vec:rsc.AWLOCK} -pin  "vec:rsci" {AWLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-348 -attr oid 346 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWLOCK}
load net {vec:rsc.AWCACHE(0)} -pin  "vec:rsci" {AWCACHE(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(1)} -pin  "vec:rsci" {AWCACHE(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(2)} -pin  "vec:rsci" {AWCACHE(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(3)} -pin  "vec:rsci" {AWCACHE(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWCACHE}
load net {vec:rsc.AWPROT(0)} -pin  "vec:rsci" {AWPROT(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(1)} -pin  "vec:rsci" {AWPROT(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(2)} -pin  "vec:rsci" {AWPROT(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWPROT}
load net {vec:rsc.AWQOS(0)} -pin  "vec:rsci" {AWQOS(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(1)} -pin  "vec:rsci" {AWQOS(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(2)} -pin  "vec:rsci" {AWQOS(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(3)} -pin  "vec:rsci" {AWQOS(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWQOS}
load net {vec:rsc.AWREGION(0)} -pin  "vec:rsci" {AWREGION(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(1)} -pin  "vec:rsci" {AWREGION(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(2)} -pin  "vec:rsci" {AWREGION(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(3)} -pin  "vec:rsci" {AWREGION(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWREGION}
load net {vec:rsc.AWUSER} -pin  "vec:rsci" {AWUSER(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWUSER}
load net {vec:rsc.AWVALID} -pin  "vec:rsci" {AWVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-349 -attr oid 347 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWVALID}
load net {vec:rsc.AWREADY} -pin  "vec:rsci" {AWREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-350 -attr oid 348 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.AWREADY}
load net {vec:rsc.WDATA(0)} -pin  "vec:rsci" {WDATA(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(1)} -pin  "vec:rsci" {WDATA(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(2)} -pin  "vec:rsci" {WDATA(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(3)} -pin  "vec:rsci" {WDATA(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(4)} -pin  "vec:rsci" {WDATA(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(5)} -pin  "vec:rsci" {WDATA(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(6)} -pin  "vec:rsci" {WDATA(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(7)} -pin  "vec:rsci" {WDATA(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(8)} -pin  "vec:rsci" {WDATA(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(9)} -pin  "vec:rsci" {WDATA(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(10)} -pin  "vec:rsci" {WDATA(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(11)} -pin  "vec:rsci" {WDATA(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(12)} -pin  "vec:rsci" {WDATA(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(13)} -pin  "vec:rsci" {WDATA(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(14)} -pin  "vec:rsci" {WDATA(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(15)} -pin  "vec:rsci" {WDATA(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(16)} -pin  "vec:rsci" {WDATA(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(17)} -pin  "vec:rsci" {WDATA(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(18)} -pin  "vec:rsci" {WDATA(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(19)} -pin  "vec:rsci" {WDATA(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(20)} -pin  "vec:rsci" {WDATA(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(21)} -pin  "vec:rsci" {WDATA(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(22)} -pin  "vec:rsci" {WDATA(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(23)} -pin  "vec:rsci" {WDATA(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(24)} -pin  "vec:rsci" {WDATA(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(25)} -pin  "vec:rsci" {WDATA(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(26)} -pin  "vec:rsci" {WDATA(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(27)} -pin  "vec:rsci" {WDATA(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(28)} -pin  "vec:rsci" {WDATA(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(29)} -pin  "vec:rsci" {WDATA(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(30)} -pin  "vec:rsci" {WDATA(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(31)} -pin  "vec:rsci" {WDATA(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(32)} -pin  "vec:rsci" {WDATA(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(33)} -pin  "vec:rsci" {WDATA(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(34)} -pin  "vec:rsci" {WDATA(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(35)} -pin  "vec:rsci" {WDATA(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(36)} -pin  "vec:rsci" {WDATA(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(37)} -pin  "vec:rsci" {WDATA(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(38)} -pin  "vec:rsci" {WDATA(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(39)} -pin  "vec:rsci" {WDATA(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(40)} -pin  "vec:rsci" {WDATA(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(41)} -pin  "vec:rsci" {WDATA(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(42)} -pin  "vec:rsci" {WDATA(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(43)} -pin  "vec:rsci" {WDATA(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(44)} -pin  "vec:rsci" {WDATA(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(45)} -pin  "vec:rsci" {WDATA(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(46)} -pin  "vec:rsci" {WDATA(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(47)} -pin  "vec:rsci" {WDATA(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(48)} -pin  "vec:rsci" {WDATA(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(49)} -pin  "vec:rsci" {WDATA(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(50)} -pin  "vec:rsci" {WDATA(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(51)} -pin  "vec:rsci" {WDATA(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(52)} -pin  "vec:rsci" {WDATA(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(53)} -pin  "vec:rsci" {WDATA(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(54)} -pin  "vec:rsci" {WDATA(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(55)} -pin  "vec:rsci" {WDATA(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(56)} -pin  "vec:rsci" {WDATA(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(57)} -pin  "vec:rsci" {WDATA(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(58)} -pin  "vec:rsci" {WDATA(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(59)} -pin  "vec:rsci" {WDATA(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(60)} -pin  "vec:rsci" {WDATA(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(61)} -pin  "vec:rsci" {WDATA(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(62)} -pin  "vec:rsci" {WDATA(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(63)} -pin  "vec:rsci" {WDATA(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WSTRB(0)} -pin  "vec:rsci" {WSTRB(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(1)} -pin  "vec:rsci" {WSTRB(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(2)} -pin  "vec:rsci" {WSTRB(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(3)} -pin  "vec:rsci" {WSTRB(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(4)} -pin  "vec:rsci" {WSTRB(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(5)} -pin  "vec:rsci" {WSTRB(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(6)} -pin  "vec:rsci" {WSTRB(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(7)} -pin  "vec:rsci" {WSTRB(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WLAST} -pin  "vec:rsci" {WLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-351 -attr oid 349 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WLAST}
load net {vec:rsc.WUSER} -pin  "vec:rsci" {WUSER(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WUSER}
load net {vec:rsc.WVALID} -pin  "vec:rsci" {WVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-352 -attr oid 350 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WVALID}
load net {vec:rsc.WREADY} -pin  "vec:rsci" {WREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-353 -attr oid 351 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.WREADY}
load net {vec:rsc.BID} -pin  "vec:rsci" {BID(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.BID}
load net {vec:rsc.BRESP(0)} -pin  "vec:rsci" {BRESP(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.BRESP}
load net {vec:rsc.BRESP(1)} -pin  "vec:rsci" {BRESP(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.BRESP}
load net {vec:rsc.BUSER} -pin  "vec:rsci" {BUSER(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.BUSER}
load net {vec:rsc.BVALID} -pin  "vec:rsci" {BVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-354 -attr oid 352 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.BVALID}
load net {vec:rsc.BREADY} -pin  "vec:rsci" {BREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-355 -attr oid 353 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.BREADY}
load net {vec:rsc.ARID} -pin  "vec:rsci" {ARID(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARID}
load net {vec:rsc.ARADDR(0)} -pin  "vec:rsci" {ARADDR(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(1)} -pin  "vec:rsci" {ARADDR(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(2)} -pin  "vec:rsci" {ARADDR(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(3)} -pin  "vec:rsci" {ARADDR(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(4)} -pin  "vec:rsci" {ARADDR(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(5)} -pin  "vec:rsci" {ARADDR(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(6)} -pin  "vec:rsci" {ARADDR(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(7)} -pin  "vec:rsci" {ARADDR(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(8)} -pin  "vec:rsci" {ARADDR(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(9)} -pin  "vec:rsci" {ARADDR(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(10)} -pin  "vec:rsci" {ARADDR(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(11)} -pin  "vec:rsci" {ARADDR(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARLEN(0)} -pin  "vec:rsci" {ARLEN(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(1)} -pin  "vec:rsci" {ARLEN(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(2)} -pin  "vec:rsci" {ARLEN(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(3)} -pin  "vec:rsci" {ARLEN(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(4)} -pin  "vec:rsci" {ARLEN(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(5)} -pin  "vec:rsci" {ARLEN(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(6)} -pin  "vec:rsci" {ARLEN(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(7)} -pin  "vec:rsci" {ARLEN(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARSIZE(0)} -pin  "vec:rsci" {ARSIZE(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(1)} -pin  "vec:rsci" {ARSIZE(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(2)} -pin  "vec:rsci" {ARSIZE(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARSIZE}
load net {vec:rsc.ARBURST(0)} -pin  "vec:rsci" {ARBURST(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARBURST}
load net {vec:rsc.ARBURST(1)} -pin  "vec:rsci" {ARBURST(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARBURST}
load net {vec:rsc.ARLOCK} -pin  "vec:rsci" {ARLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-356 -attr oid 354 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARLOCK}
load net {vec:rsc.ARCACHE(0)} -pin  "vec:rsci" {ARCACHE(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(1)} -pin  "vec:rsci" {ARCACHE(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(2)} -pin  "vec:rsci" {ARCACHE(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(3)} -pin  "vec:rsci" {ARCACHE(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARCACHE}
load net {vec:rsc.ARPROT(0)} -pin  "vec:rsci" {ARPROT(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(1)} -pin  "vec:rsci" {ARPROT(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(2)} -pin  "vec:rsci" {ARPROT(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARPROT}
load net {vec:rsc.ARQOS(0)} -pin  "vec:rsci" {ARQOS(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(1)} -pin  "vec:rsci" {ARQOS(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(2)} -pin  "vec:rsci" {ARQOS(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(3)} -pin  "vec:rsci" {ARQOS(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARQOS}
load net {vec:rsc.ARREGION(0)} -pin  "vec:rsci" {ARREGION(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(1)} -pin  "vec:rsci" {ARREGION(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(2)} -pin  "vec:rsci" {ARREGION(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(3)} -pin  "vec:rsci" {ARREGION(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARREGION}
load net {vec:rsc.ARUSER} -pin  "vec:rsci" {ARUSER(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARUSER}
load net {vec:rsc.ARVALID} -pin  "vec:rsci" {ARVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-357 -attr oid 355 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARVALID}
load net {vec:rsc.ARREADY} -pin  "vec:rsci" {ARREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-358 -attr oid 356 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.ARREADY}
load net {vec:rsc.RID} -pin  "vec:rsci" {RID(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RID}
load net {vec:rsc.RDATA(0)} -pin  "vec:rsci" {RDATA(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(1)} -pin  "vec:rsci" {RDATA(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(2)} -pin  "vec:rsci" {RDATA(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(3)} -pin  "vec:rsci" {RDATA(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(4)} -pin  "vec:rsci" {RDATA(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(5)} -pin  "vec:rsci" {RDATA(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(6)} -pin  "vec:rsci" {RDATA(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(7)} -pin  "vec:rsci" {RDATA(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(8)} -pin  "vec:rsci" {RDATA(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(9)} -pin  "vec:rsci" {RDATA(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(10)} -pin  "vec:rsci" {RDATA(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(11)} -pin  "vec:rsci" {RDATA(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(12)} -pin  "vec:rsci" {RDATA(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(13)} -pin  "vec:rsci" {RDATA(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(14)} -pin  "vec:rsci" {RDATA(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(15)} -pin  "vec:rsci" {RDATA(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(16)} -pin  "vec:rsci" {RDATA(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(17)} -pin  "vec:rsci" {RDATA(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(18)} -pin  "vec:rsci" {RDATA(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(19)} -pin  "vec:rsci" {RDATA(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(20)} -pin  "vec:rsci" {RDATA(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(21)} -pin  "vec:rsci" {RDATA(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(22)} -pin  "vec:rsci" {RDATA(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(23)} -pin  "vec:rsci" {RDATA(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(24)} -pin  "vec:rsci" {RDATA(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(25)} -pin  "vec:rsci" {RDATA(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(26)} -pin  "vec:rsci" {RDATA(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(27)} -pin  "vec:rsci" {RDATA(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(28)} -pin  "vec:rsci" {RDATA(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(29)} -pin  "vec:rsci" {RDATA(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(30)} -pin  "vec:rsci" {RDATA(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(31)} -pin  "vec:rsci" {RDATA(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(32)} -pin  "vec:rsci" {RDATA(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(33)} -pin  "vec:rsci" {RDATA(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(34)} -pin  "vec:rsci" {RDATA(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(35)} -pin  "vec:rsci" {RDATA(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(36)} -pin  "vec:rsci" {RDATA(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(37)} -pin  "vec:rsci" {RDATA(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(38)} -pin  "vec:rsci" {RDATA(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(39)} -pin  "vec:rsci" {RDATA(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(40)} -pin  "vec:rsci" {RDATA(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(41)} -pin  "vec:rsci" {RDATA(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(42)} -pin  "vec:rsci" {RDATA(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(43)} -pin  "vec:rsci" {RDATA(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(44)} -pin  "vec:rsci" {RDATA(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(45)} -pin  "vec:rsci" {RDATA(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(46)} -pin  "vec:rsci" {RDATA(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(47)} -pin  "vec:rsci" {RDATA(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(48)} -pin  "vec:rsci" {RDATA(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(49)} -pin  "vec:rsci" {RDATA(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(50)} -pin  "vec:rsci" {RDATA(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(51)} -pin  "vec:rsci" {RDATA(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(52)} -pin  "vec:rsci" {RDATA(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(53)} -pin  "vec:rsci" {RDATA(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(54)} -pin  "vec:rsci" {RDATA(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(55)} -pin  "vec:rsci" {RDATA(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(56)} -pin  "vec:rsci" {RDATA(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(57)} -pin  "vec:rsci" {RDATA(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(58)} -pin  "vec:rsci" {RDATA(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(59)} -pin  "vec:rsci" {RDATA(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(60)} -pin  "vec:rsci" {RDATA(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(61)} -pin  "vec:rsci" {RDATA(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(62)} -pin  "vec:rsci" {RDATA(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(63)} -pin  "vec:rsci" {RDATA(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RRESP(0)} -pin  "vec:rsci" {RRESP(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RRESP}
load net {vec:rsc.RRESP(1)} -pin  "vec:rsci" {RRESP(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RRESP}
load net {vec:rsc.RLAST} -pin  "vec:rsci" {RLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-359 -attr oid 357 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RLAST}
load net {vec:rsc.RUSER} -pin  "vec:rsci" {RUSER(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RUSER}
load net {vec:rsc.RVALID} -pin  "vec:rsci" {RVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-360 -attr oid 358 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RVALID}
load net {vec:rsc.RREADY} -pin  "vec:rsci" {RREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-361 -attr oid 359 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.RREADY}
load net {vec:rsci.s_re.core.sct} -pin  "vec:rsci" {s_re} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-362 -attr oid 360 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_re.core.sct}
load net {vec:rsci.s_we.core.sct} -pin  "vec:rsci" {s_we} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-363 -attr oid 361 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_we.core.sct}
load net {vec:rsci.s_raddr(0)} -pin  "vec:rsci" {s_raddr(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(1)} -pin  "vec:rsci" {s_raddr(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(2)} -pin  "vec:rsci" {s_raddr(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(3)} -pin  "vec:rsci" {s_raddr(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(4)} -pin  "vec:rsci" {s_raddr(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(5)} -pin  "vec:rsci" {s_raddr(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(6)} -pin  "vec:rsci" {s_raddr(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(7)} -pin  "vec:rsci" {s_raddr(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(8)} -pin  "vec:rsci" {s_raddr(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(9)} -pin  "vec:rsci" {s_raddr(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_waddr(0)} -pin  "vec:rsci" {s_waddr(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(1)} -pin  "vec:rsci" {s_waddr(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(2)} -pin  "vec:rsci" {s_waddr(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(3)} -pin  "vec:rsci" {s_waddr(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(4)} -pin  "vec:rsci" {s_waddr(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(5)} -pin  "vec:rsci" {s_waddr(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(6)} -pin  "vec:rsci" {s_waddr(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(7)} -pin  "vec:rsci" {s_waddr(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(8)} -pin  "vec:rsci" {s_waddr(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr}
load net {vec:rsci.s_waddr(9)} -pin  "vec:rsci" {s_waddr(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_waddr}
load net {vec:rsci.s_din(0)} -pin  "vec:rsci" {s_din(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(1)} -pin  "vec:rsci" {s_din(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(2)} -pin  "vec:rsci" {s_din(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(3)} -pin  "vec:rsci" {s_din(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(4)} -pin  "vec:rsci" {s_din(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(5)} -pin  "vec:rsci" {s_din(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(6)} -pin  "vec:rsci" {s_din(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(7)} -pin  "vec:rsci" {s_din(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(8)} -pin  "vec:rsci" {s_din(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(9)} -pin  "vec:rsci" {s_din(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(10)} -pin  "vec:rsci" {s_din(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(11)} -pin  "vec:rsci" {s_din(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(12)} -pin  "vec:rsci" {s_din(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(13)} -pin  "vec:rsci" {s_din(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(14)} -pin  "vec:rsci" {s_din(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(15)} -pin  "vec:rsci" {s_din(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(16)} -pin  "vec:rsci" {s_din(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(17)} -pin  "vec:rsci" {s_din(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(18)} -pin  "vec:rsci" {s_din(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(19)} -pin  "vec:rsci" {s_din(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(20)} -pin  "vec:rsci" {s_din(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(21)} -pin  "vec:rsci" {s_din(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(22)} -pin  "vec:rsci" {s_din(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(23)} -pin  "vec:rsci" {s_din(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(24)} -pin  "vec:rsci" {s_din(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(25)} -pin  "vec:rsci" {s_din(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(26)} -pin  "vec:rsci" {s_din(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(27)} -pin  "vec:rsci" {s_din(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(28)} -pin  "vec:rsci" {s_din(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(29)} -pin  "vec:rsci" {s_din(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(30)} -pin  "vec:rsci" {s_din(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(31)} -pin  "vec:rsci" {s_din(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(32)} -pin  "vec:rsci" {s_din(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(33)} -pin  "vec:rsci" {s_din(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(34)} -pin  "vec:rsci" {s_din(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(35)} -pin  "vec:rsci" {s_din(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(36)} -pin  "vec:rsci" {s_din(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(37)} -pin  "vec:rsci" {s_din(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(38)} -pin  "vec:rsci" {s_din(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(39)} -pin  "vec:rsci" {s_din(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(40)} -pin  "vec:rsci" {s_din(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(41)} -pin  "vec:rsci" {s_din(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(42)} -pin  "vec:rsci" {s_din(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(43)} -pin  "vec:rsci" {s_din(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(44)} -pin  "vec:rsci" {s_din(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(45)} -pin  "vec:rsci" {s_din(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(46)} -pin  "vec:rsci" {s_din(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(47)} -pin  "vec:rsci" {s_din(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(48)} -pin  "vec:rsci" {s_din(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(49)} -pin  "vec:rsci" {s_din(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(50)} -pin  "vec:rsci" {s_din(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(51)} -pin  "vec:rsci" {s_din(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(52)} -pin  "vec:rsci" {s_din(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(53)} -pin  "vec:rsci" {s_din(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(54)} -pin  "vec:rsci" {s_din(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(55)} -pin  "vec:rsci" {s_din(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(56)} -pin  "vec:rsci" {s_din(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(57)} -pin  "vec:rsci" {s_din(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(58)} -pin  "vec:rsci" {s_din(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(59)} -pin  "vec:rsci" {s_din(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(60)} -pin  "vec:rsci" {s_din(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(61)} -pin  "vec:rsci" {s_din(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(62)} -pin  "vec:rsci" {s_din(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(63)} -pin  "vec:rsci" {s_din(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_dout(0)} -pin  "vec:rsci" {s_dout(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(1)} -pin  "vec:rsci" {s_dout(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(2)} -pin  "vec:rsci" {s_dout(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(3)} -pin  "vec:rsci" {s_dout(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(4)} -pin  "vec:rsci" {s_dout(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(5)} -pin  "vec:rsci" {s_dout(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(6)} -pin  "vec:rsci" {s_dout(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(7)} -pin  "vec:rsci" {s_dout(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(8)} -pin  "vec:rsci" {s_dout(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(9)} -pin  "vec:rsci" {s_dout(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(10)} -pin  "vec:rsci" {s_dout(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(11)} -pin  "vec:rsci" {s_dout(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(12)} -pin  "vec:rsci" {s_dout(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(13)} -pin  "vec:rsci" {s_dout(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(14)} -pin  "vec:rsci" {s_dout(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(15)} -pin  "vec:rsci" {s_dout(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(16)} -pin  "vec:rsci" {s_dout(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(17)} -pin  "vec:rsci" {s_dout(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(18)} -pin  "vec:rsci" {s_dout(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(19)} -pin  "vec:rsci" {s_dout(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(20)} -pin  "vec:rsci" {s_dout(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(21)} -pin  "vec:rsci" {s_dout(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(22)} -pin  "vec:rsci" {s_dout(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(23)} -pin  "vec:rsci" {s_dout(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(24)} -pin  "vec:rsci" {s_dout(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(25)} -pin  "vec:rsci" {s_dout(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(26)} -pin  "vec:rsci" {s_dout(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(27)} -pin  "vec:rsci" {s_dout(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(28)} -pin  "vec:rsci" {s_dout(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(29)} -pin  "vec:rsci" {s_dout(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(30)} -pin  "vec:rsci" {s_dout(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(31)} -pin  "vec:rsci" {s_dout(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(32)} -pin  "vec:rsci" {s_dout(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(33)} -pin  "vec:rsci" {s_dout(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(34)} -pin  "vec:rsci" {s_dout(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(35)} -pin  "vec:rsci" {s_dout(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(36)} -pin  "vec:rsci" {s_dout(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(37)} -pin  "vec:rsci" {s_dout(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(38)} -pin  "vec:rsci" {s_dout(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(39)} -pin  "vec:rsci" {s_dout(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(40)} -pin  "vec:rsci" {s_dout(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(41)} -pin  "vec:rsci" {s_dout(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(42)} -pin  "vec:rsci" {s_dout(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(43)} -pin  "vec:rsci" {s_dout(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(44)} -pin  "vec:rsci" {s_dout(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(45)} -pin  "vec:rsci" {s_dout(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(46)} -pin  "vec:rsci" {s_dout(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(47)} -pin  "vec:rsci" {s_dout(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(48)} -pin  "vec:rsci" {s_dout(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(49)} -pin  "vec:rsci" {s_dout(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(50)} -pin  "vec:rsci" {s_dout(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(51)} -pin  "vec:rsci" {s_dout(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(52)} -pin  "vec:rsci" {s_dout(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(53)} -pin  "vec:rsci" {s_dout(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(54)} -pin  "vec:rsci" {s_dout(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(55)} -pin  "vec:rsci" {s_dout(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(56)} -pin  "vec:rsci" {s_dout(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(57)} -pin  "vec:rsci" {s_dout(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(58)} -pin  "vec:rsci" {s_dout(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(59)} -pin  "vec:rsci" {s_dout(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(60)} -pin  "vec:rsci" {s_dout(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(61)} -pin  "vec:rsci" {s_dout(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(62)} -pin  "vec:rsci" {s_dout(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_dout(63)} -pin  "vec:rsci" {s_dout(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_dout}
load net {vec:rsci.s_rrdy} -pin  "vec:rsci" {s_rrdy} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-364 -attr oid 362 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_rrdy}
load net {vec:rsci.s_wrdy} -pin  "vec:rsci" {s_wrdy} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-365 -attr oid 363 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsci.s_wrdy}
load net {vec:rsc.is_idle#1} -pin  "vec:rsci" {is_idle} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-366 -attr oid 364 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.is_idle#1}
load net {vec:rsc.tr_write_done} -pin  "vec:rsci" {tr_write_done} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-367 -attr oid 365 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.tr_write_done}
load net {vec:rsc.s_tdone} -pin  "vec:rsci" {s_tdone} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-368 -attr oid 366 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci/vec:rsc.s_tdone}
### END MODULE 

module new "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-369 -attr oid 367 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/core.wen}
load port {twiddle:rsci.oswt} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-370 -attr oid 368 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load port {twiddle:rsci.biwt} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-371 -attr oid 369 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load port {twiddle:rsci.bdwt} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-372 -attr oid 370 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load port {twiddle:rsci.bcwt} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-373 -attr oid 371 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bcwt}
load port {twiddle:rsci.s_re.core.sct} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-374 -attr oid 372 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.s_re.core.sct}
load port {twiddle:rsci.s_rrdy} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-375 -attr oid 373 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.s_rrdy}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-376 -attr oid 374 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-377 -attr oid 375 -attr vt d
load net {twiddle:rsci.oswt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-378 -attr oid 376 -attr vt d
load net {twiddle:rsci.oswt} -port {twiddle:rsci.oswt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-379 -attr oid 377 -attr vt d
load net {twiddle:rsci.biwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-380 -attr oid 378 -attr vt d
load net {twiddle:rsci.biwt} -port {twiddle:rsci.biwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-381 -attr oid 379 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-382 -attr oid 380 -attr vt d
load net {twiddle:rsci.bdwt} -port {twiddle:rsci.bdwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-383 -attr oid 381 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load net {twiddle:rsci.bcwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-384 -attr oid 382 -attr vt d
load net {twiddle:rsci.bcwt} -port {twiddle:rsci.bcwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-385 -attr oid 383 -attr vt d
load net {twiddle:rsci.s_re.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-386 -attr oid 384 -attr vt d
load net {twiddle:rsci.ogwt} -port {twiddle:rsci.s_re.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-387 -attr oid 385 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.s_re.core.sct}
load net {twiddle:rsci.s_rrdy} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-388 -attr oid 386 -attr vt d
load net {twiddle:rsci.s_rrdy} -port {twiddle:rsci.s_rrdy} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-389 -attr oid 387 -attr vt d
load inst "COMP_LOOP:tmp:and" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-390 -attr oid 388 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/COMP_LOOP:tmp:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {twiddle:rsci.oswt} -pin  "COMP_LOOP:tmp:and" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load net {core.wen} -pin  "COMP_LOOP:tmp:and" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/core.wen}
load net {twiddle:rsci.bdwt} -pin  "COMP_LOOP:tmp:and" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load inst "COMP_LOOP:tmp:and#1" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-391 -attr oid 389 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/COMP_LOOP:tmp:and#1} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {twiddle:rsci.ogwt} -pin  "COMP_LOOP:tmp:and#1" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.ogwt}
load net {twiddle:rsci.s_rrdy} -pin  "COMP_LOOP:tmp:and#1" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.s_rrdy}
load net {twiddle:rsci.biwt} -pin  "COMP_LOOP:tmp:and#1" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load inst "COMP_LOOP:tmp:not#1" "not(1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-392 -attr oid 390 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/COMP_LOOP:tmp:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {twiddle:rsci.bcwt} -pin  "COMP_LOOP:tmp:not#1" {A(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bcwt}
load net {COMP_LOOP:tmp:not#1.itm} -pin  "COMP_LOOP:tmp:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/COMP_LOOP:tmp:not#1.itm}
load inst "COMP_LOOP:tmp:and#3" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-393 -attr oid 391 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/COMP_LOOP:tmp:and#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {twiddle:rsci.oswt} -pin  "COMP_LOOP:tmp:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load net {COMP_LOOP:tmp:not#1.itm} -pin  "COMP_LOOP:tmp:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/COMP_LOOP:tmp:not#1.itm}
load net {twiddle:rsci.ogwt} -pin  "COMP_LOOP:tmp:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.ogwt}
### END MODULE 

module new "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-394 -attr oid 392 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-395 -attr oid 393 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/rst}
load port {twiddle:rsci.oswt} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-396 -attr oid 394 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.oswt}
load port {twiddle:rsci.wen_comp} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-397 -attr oid 395 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.wen_comp}
load portBus twiddle:rsci.s_raddr.core(9:0) input 10 {twiddle:rsci.s_raddr.core(9)} {twiddle:rsci.s_raddr.core(8)} {twiddle:rsci.s_raddr.core(7)} {twiddle:rsci.s_raddr.core(6)} {twiddle:rsci.s_raddr.core(5)} {twiddle:rsci.s_raddr.core(4)} {twiddle:rsci.s_raddr.core(3)} {twiddle:rsci.s_raddr.core(2)} {twiddle:rsci.s_raddr.core(1)} {twiddle:rsci.s_raddr.core(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-398 -attr oid 396 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load portBus twiddle:rsci.s_din.mxwt(63:0) output 64 {twiddle:rsci.s_din.mxwt(63)} {twiddle:rsci.s_din.mxwt(62)} {twiddle:rsci.s_din.mxwt(61)} {twiddle:rsci.s_din.mxwt(60)} {twiddle:rsci.s_din.mxwt(59)} {twiddle:rsci.s_din.mxwt(58)} {twiddle:rsci.s_din.mxwt(57)} {twiddle:rsci.s_din.mxwt(56)} {twiddle:rsci.s_din.mxwt(55)} {twiddle:rsci.s_din.mxwt(54)} {twiddle:rsci.s_din.mxwt(53)} {twiddle:rsci.s_din.mxwt(52)} {twiddle:rsci.s_din.mxwt(51)} {twiddle:rsci.s_din.mxwt(50)} {twiddle:rsci.s_din.mxwt(49)} {twiddle:rsci.s_din.mxwt(48)} {twiddle:rsci.s_din.mxwt(47)} {twiddle:rsci.s_din.mxwt(46)} {twiddle:rsci.s_din.mxwt(45)} {twiddle:rsci.s_din.mxwt(44)} {twiddle:rsci.s_din.mxwt(43)} {twiddle:rsci.s_din.mxwt(42)} {twiddle:rsci.s_din.mxwt(41)} {twiddle:rsci.s_din.mxwt(40)} {twiddle:rsci.s_din.mxwt(39)} {twiddle:rsci.s_din.mxwt(38)} {twiddle:rsci.s_din.mxwt(37)} {twiddle:rsci.s_din.mxwt(36)} {twiddle:rsci.s_din.mxwt(35)} {twiddle:rsci.s_din.mxwt(34)} {twiddle:rsci.s_din.mxwt(33)} {twiddle:rsci.s_din.mxwt(32)} {twiddle:rsci.s_din.mxwt(31)} {twiddle:rsci.s_din.mxwt(30)} {twiddle:rsci.s_din.mxwt(29)} {twiddle:rsci.s_din.mxwt(28)} {twiddle:rsci.s_din.mxwt(27)} {twiddle:rsci.s_din.mxwt(26)} {twiddle:rsci.s_din.mxwt(25)} {twiddle:rsci.s_din.mxwt(24)} {twiddle:rsci.s_din.mxwt(23)} {twiddle:rsci.s_din.mxwt(22)} {twiddle:rsci.s_din.mxwt(21)} {twiddle:rsci.s_din.mxwt(20)} {twiddle:rsci.s_din.mxwt(19)} {twiddle:rsci.s_din.mxwt(18)} {twiddle:rsci.s_din.mxwt(17)} {twiddle:rsci.s_din.mxwt(16)} {twiddle:rsci.s_din.mxwt(15)} {twiddle:rsci.s_din.mxwt(14)} {twiddle:rsci.s_din.mxwt(13)} {twiddle:rsci.s_din.mxwt(12)} {twiddle:rsci.s_din.mxwt(11)} {twiddle:rsci.s_din.mxwt(10)} {twiddle:rsci.s_din.mxwt(9)} {twiddle:rsci.s_din.mxwt(8)} {twiddle:rsci.s_din.mxwt(7)} {twiddle:rsci.s_din.mxwt(6)} {twiddle:rsci.s_din.mxwt(5)} {twiddle:rsci.s_din.mxwt(4)} {twiddle:rsci.s_din.mxwt(3)} {twiddle:rsci.s_din.mxwt(2)} {twiddle:rsci.s_din.mxwt(1)} {twiddle:rsci.s_din.mxwt(0)} -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-399 -attr oid 397 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load port {twiddle:rsci.biwt} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-400 -attr oid 398 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load port {twiddle:rsci.bdwt} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-401 -attr oid 399 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.bdwt}
load port {twiddle:rsci.bcwt} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-402 -attr oid 400 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load portBus twiddle:rsci.s_raddr(9:0) output 10 {twiddle:rsci.s_raddr(9)} {twiddle:rsci.s_raddr(8)} {twiddle:rsci.s_raddr(7)} {twiddle:rsci.s_raddr(6)} {twiddle:rsci.s_raddr(5)} {twiddle:rsci.s_raddr(4)} {twiddle:rsci.s_raddr(3)} {twiddle:rsci.s_raddr(2)} {twiddle:rsci.s_raddr(1)} {twiddle:rsci.s_raddr(0)} -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-403 -attr oid 401 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load port {twiddle:rsci.s_raddr.core.sct} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-404 -attr oid 402 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core.sct}
load portBus twiddle:rsci.s_din(63:0) input 64 {twiddle:rsci.s_din(63)} {twiddle:rsci.s_din(62)} {twiddle:rsci.s_din(61)} {twiddle:rsci.s_din(60)} {twiddle:rsci.s_din(59)} {twiddle:rsci.s_din(58)} {twiddle:rsci.s_din(57)} {twiddle:rsci.s_din(56)} {twiddle:rsci.s_din(55)} {twiddle:rsci.s_din(54)} {twiddle:rsci.s_din(53)} {twiddle:rsci.s_din(52)} {twiddle:rsci.s_din(51)} {twiddle:rsci.s_din(50)} {twiddle:rsci.s_din(49)} {twiddle:rsci.s_din(48)} {twiddle:rsci.s_din(47)} {twiddle:rsci.s_din(46)} {twiddle:rsci.s_din(45)} {twiddle:rsci.s_din(44)} {twiddle:rsci.s_din(43)} {twiddle:rsci.s_din(42)} {twiddle:rsci.s_din(41)} {twiddle:rsci.s_din(40)} {twiddle:rsci.s_din(39)} {twiddle:rsci.s_din(38)} {twiddle:rsci.s_din(37)} {twiddle:rsci.s_din(36)} {twiddle:rsci.s_din(35)} {twiddle:rsci.s_din(34)} {twiddle:rsci.s_din(33)} {twiddle:rsci.s_din(32)} {twiddle:rsci.s_din(31)} {twiddle:rsci.s_din(30)} {twiddle:rsci.s_din(29)} {twiddle:rsci.s_din(28)} {twiddle:rsci.s_din(27)} {twiddle:rsci.s_din(26)} {twiddle:rsci.s_din(25)} {twiddle:rsci.s_din(24)} {twiddle:rsci.s_din(23)} {twiddle:rsci.s_din(22)} {twiddle:rsci.s_din(21)} {twiddle:rsci.s_din(20)} {twiddle:rsci.s_din(19)} {twiddle:rsci.s_din(18)} {twiddle:rsci.s_din(17)} {twiddle:rsci.s_din(16)} {twiddle:rsci.s_din(15)} {twiddle:rsci.s_din(14)} {twiddle:rsci.s_din(13)} {twiddle:rsci.s_din(12)} {twiddle:rsci.s_din(11)} {twiddle:rsci.s_din(10)} {twiddle:rsci.s_din(9)} {twiddle:rsci.s_din(8)} {twiddle:rsci.s_din(7)} {twiddle:rsci.s_din(6)} {twiddle:rsci.s_din(5)} {twiddle:rsci.s_din(4)} {twiddle:rsci.s_din(3)} {twiddle:rsci.s_din(2)} {twiddle:rsci.s_din(1)} {twiddle:rsci.s_din(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-405 -attr oid 403 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,10)" "INTERFACE" AND boxcolor 0 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(64,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(63:0) input 64 {D(63)} {D(62)} {D(61)} {D(60)} {D(59)} {D(58)} {D(57)} {D(56)} {D(55)} {D(54)} {D(53)} {D(52)} {D(51)} {D(50)} {D(49)} {D(48)} {D(47)} {D(46)} {D(45)} {D(44)} {D(43)} {D(42)} {D(41)} {D(40)} {D(39)} {D(38)} {D(37)} {D(36)} {D(35)} {D(34)} {D(33)} {D(32)} {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(63:0) output 64 {Z(63)} {Z(62)} {Z(61)} {Z(60)} {Z(59)} {Z(58)} {Z(57)} {Z(56)} {Z(55)} {Z(54)} {Z(53)} {Z(52)} {Z(51)} {Z(50)} {Z(49)} {Z(48)} {Z(47)} {Z(46)} {Z(45)} {Z(44)} {Z(43)} {Z(42)} {Z(41)} {Z(40)} {Z(39)} {Z(38)} {Z(37)} {Z(36)} {Z(35)} {Z(34)} {Z(33)} {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,64)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(63:0) input 64 {A0(63)} {A0(62)} {A0(61)} {A0(60)} {A0(59)} {A0(58)} {A0(57)} {A0(56)} {A0(55)} {A0(54)} {A0(53)} {A0(52)} {A0(51)} {A0(50)} {A0(49)} {A0(48)} {A0(47)} {A0(46)} {A0(45)} {A0(44)} {A0(43)} {A0(42)} {A0(41)} {A0(40)} {A0(39)} {A0(38)} {A0(37)} {A0(36)} {A0(35)} {A0(34)} {A0(33)} {A0(32)} {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(63:0) input 64 {A1(63)} {A1(62)} {A1(61)} {A1(60)} {A1(59)} {A1(58)} {A1(57)} {A1(56)} {A1(55)} {A1(54)} {A1(53)} {A1(52)} {A1(51)} {A1(50)} {A1(49)} {A1(48)} {A1(47)} {A1(46)} {A1(45)} {A1(44)} {A1(43)} {A1(42)} {A1(41)} {A1(40)} {A1(39)} {A1(38)} {A1(37)} {A1(36)} {A1(35)} {A1(34)} {A1(33)} {A1(32)} {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(63:0) output 64 {Z(63)} {Z(62)} {Z(61)} {Z(60)} {Z(59)} {Z(58)} {Z(57)} {Z(56)} {Z(55)} {Z(54)} {Z(53)} {Z(52)} {Z(51)} {Z(50)} {Z(49)} {Z(48)} {Z(47)} {Z(46)} {Z(45)} {Z(44)} {Z(43)} {Z(42)} {Z(41)} {Z(40)} {Z(39)} {Z(38)} {Z(37)} {Z(36)} {Z(35)} {Z(34)} {Z(33)} {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {twiddle:rsci.s_din.bfwt(0)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(1)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(2)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(3)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(4)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(5)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(6)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(7)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(8)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(9)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(10)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(11)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(12)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(13)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(14)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(15)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(16)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(17)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(18)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(19)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(20)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(21)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(22)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(23)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(24)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(25)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(26)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(27)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(28)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(29)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(30)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(31)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(32)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(33)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(34)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(35)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(36)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(37)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(38)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(39)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(40)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(41)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(42)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(43)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(44)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(45)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(46)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(47)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(48)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(49)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(50)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(51)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(52)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(53)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(54)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(55)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(56)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(57)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(58)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(59)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(60)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(61)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(62)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(63)} -attr vt d
load netBundle {twiddle:rsci.s_din.bfwt} 64 {twiddle:rsci.s_din.bfwt(0)} {twiddle:rsci.s_din.bfwt(1)} {twiddle:rsci.s_din.bfwt(2)} {twiddle:rsci.s_din.bfwt(3)} {twiddle:rsci.s_din.bfwt(4)} {twiddle:rsci.s_din.bfwt(5)} {twiddle:rsci.s_din.bfwt(6)} {twiddle:rsci.s_din.bfwt(7)} {twiddle:rsci.s_din.bfwt(8)} {twiddle:rsci.s_din.bfwt(9)} {twiddle:rsci.s_din.bfwt(10)} {twiddle:rsci.s_din.bfwt(11)} {twiddle:rsci.s_din.bfwt(12)} {twiddle:rsci.s_din.bfwt(13)} {twiddle:rsci.s_din.bfwt(14)} {twiddle:rsci.s_din.bfwt(15)} {twiddle:rsci.s_din.bfwt(16)} {twiddle:rsci.s_din.bfwt(17)} {twiddle:rsci.s_din.bfwt(18)} {twiddle:rsci.s_din.bfwt(19)} {twiddle:rsci.s_din.bfwt(20)} {twiddle:rsci.s_din.bfwt(21)} {twiddle:rsci.s_din.bfwt(22)} {twiddle:rsci.s_din.bfwt(23)} {twiddle:rsci.s_din.bfwt(24)} {twiddle:rsci.s_din.bfwt(25)} {twiddle:rsci.s_din.bfwt(26)} {twiddle:rsci.s_din.bfwt(27)} {twiddle:rsci.s_din.bfwt(28)} {twiddle:rsci.s_din.bfwt(29)} {twiddle:rsci.s_din.bfwt(30)} {twiddle:rsci.s_din.bfwt(31)} {twiddle:rsci.s_din.bfwt(32)} {twiddle:rsci.s_din.bfwt(33)} {twiddle:rsci.s_din.bfwt(34)} {twiddle:rsci.s_din.bfwt(35)} {twiddle:rsci.s_din.bfwt(36)} {twiddle:rsci.s_din.bfwt(37)} {twiddle:rsci.s_din.bfwt(38)} {twiddle:rsci.s_din.bfwt(39)} {twiddle:rsci.s_din.bfwt(40)} {twiddle:rsci.s_din.bfwt(41)} {twiddle:rsci.s_din.bfwt(42)} {twiddle:rsci.s_din.bfwt(43)} {twiddle:rsci.s_din.bfwt(44)} {twiddle:rsci.s_din.bfwt(45)} {twiddle:rsci.s_din.bfwt(46)} {twiddle:rsci.s_din.bfwt(47)} {twiddle:rsci.s_din.bfwt(48)} {twiddle:rsci.s_din.bfwt(49)} {twiddle:rsci.s_din.bfwt(50)} {twiddle:rsci.s_din.bfwt(51)} {twiddle:rsci.s_din.bfwt(52)} {twiddle:rsci.s_din.bfwt(53)} {twiddle:rsci.s_din.bfwt(54)} {twiddle:rsci.s_din.bfwt(55)} {twiddle:rsci.s_din.bfwt(56)} {twiddle:rsci.s_din.bfwt(57)} {twiddle:rsci.s_din.bfwt(58)} {twiddle:rsci.s_din.bfwt(59)} {twiddle:rsci.s_din.bfwt(60)} {twiddle:rsci.s_din.bfwt(61)} {twiddle:rsci.s_din.bfwt(62)} {twiddle:rsci.s_din.bfwt(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-406 -attr oid 404 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {COMP_LOOP:tmp:exs.itm(0)} -attr vt d
load net {COMP_LOOP:tmp:exs.itm(1)} -attr vt d
load net {COMP_LOOP:tmp:exs.itm(2)} -attr vt d
load net {COMP_LOOP:tmp:exs.itm(3)} -attr vt d
load net {COMP_LOOP:tmp:exs.itm(4)} -attr vt d
load net {COMP_LOOP:tmp:exs.itm(5)} -attr vt d
load net {COMP_LOOP:tmp:exs.itm(6)} -attr vt d
load net {COMP_LOOP:tmp:exs.itm(7)} -attr vt d
load net {COMP_LOOP:tmp:exs.itm(8)} -attr vt d
load net {COMP_LOOP:tmp:exs.itm(9)} -attr vt d
load netBundle {COMP_LOOP:tmp:exs.itm} 10 {COMP_LOOP:tmp:exs.itm(0)} {COMP_LOOP:tmp:exs.itm(1)} {COMP_LOOP:tmp:exs.itm(2)} {COMP_LOOP:tmp:exs.itm(3)} {COMP_LOOP:tmp:exs.itm(4)} {COMP_LOOP:tmp:exs.itm(5)} {COMP_LOOP:tmp:exs.itm(6)} {COMP_LOOP:tmp:exs.itm(7)} {COMP_LOOP:tmp:exs.itm(8)} {COMP_LOOP:tmp:exs.itm(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-407 -attr oid 405 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:exs.itm}
load net {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-408 -attr oid 406 -attr vt d
load net {clk} -port {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-409 -attr oid 407 -attr vt d
load net {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-410 -attr oid 408 -attr vt d
load net {rst} -port {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-411 -attr oid 409 -attr vt d
load net {twiddle:rsci.oswt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-412 -attr oid 410 -attr vt d
load net {twiddle:rsci.oswt} -port {twiddle:rsci.oswt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-413 -attr oid 411 -attr vt d
load net {twiddle:rsci.wen_comp} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-414 -attr oid 412 -attr vt d
load net {twiddle:rsci.wen_comp} -port {twiddle:rsci.wen_comp} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-415 -attr oid 413 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.wen_comp}
load net {twiddle:rsci.s_raddr.core(0)} -attr vt d
load net {twiddle:rsci.s_raddr.core(1)} -attr vt d
load net {twiddle:rsci.s_raddr.core(2)} -attr vt d
load net {twiddle:rsci.s_raddr.core(3)} -attr vt d
load net {twiddle:rsci.s_raddr.core(4)} -attr vt d
load net {twiddle:rsci.s_raddr.core(5)} -attr vt d
load net {twiddle:rsci.s_raddr.core(6)} -attr vt d
load net {twiddle:rsci.s_raddr.core(7)} -attr vt d
load net {twiddle:rsci.s_raddr.core(8)} -attr vt d
load net {twiddle:rsci.s_raddr.core(9)} -attr vt d
load netBundle {twiddle:rsci.s_raddr.core} 10 {twiddle:rsci.s_raddr.core(0)} {twiddle:rsci.s_raddr.core(1)} {twiddle:rsci.s_raddr.core(2)} {twiddle:rsci.s_raddr.core(3)} {twiddle:rsci.s_raddr.core(4)} {twiddle:rsci.s_raddr.core(5)} {twiddle:rsci.s_raddr.core(6)} {twiddle:rsci.s_raddr.core(7)} {twiddle:rsci.s_raddr.core(8)} {twiddle:rsci.s_raddr.core(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-416 -attr oid 414 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(0)} -port {twiddle:rsci.s_raddr.core(0)} -attr vt d
load net {twiddle:rsci.s_raddr.core(1)} -port {twiddle:rsci.s_raddr.core(1)} -attr vt d
load net {twiddle:rsci.s_raddr.core(2)} -port {twiddle:rsci.s_raddr.core(2)} -attr vt d
load net {twiddle:rsci.s_raddr.core(3)} -port {twiddle:rsci.s_raddr.core(3)} -attr vt d
load net {twiddle:rsci.s_raddr.core(4)} -port {twiddle:rsci.s_raddr.core(4)} -attr vt d
load net {twiddle:rsci.s_raddr.core(5)} -port {twiddle:rsci.s_raddr.core(5)} -attr vt d
load net {twiddle:rsci.s_raddr.core(6)} -port {twiddle:rsci.s_raddr.core(6)} -attr vt d
load net {twiddle:rsci.s_raddr.core(7)} -port {twiddle:rsci.s_raddr.core(7)} -attr vt d
load net {twiddle:rsci.s_raddr.core(8)} -port {twiddle:rsci.s_raddr.core(8)} -attr vt d
load net {twiddle:rsci.s_raddr.core(9)} -port {twiddle:rsci.s_raddr.core(9)} -attr vt d
load netBundle {twiddle:rsci.s_raddr.core} 10 {twiddle:rsci.s_raddr.core(0)} {twiddle:rsci.s_raddr.core(1)} {twiddle:rsci.s_raddr.core(2)} {twiddle:rsci.s_raddr.core(3)} {twiddle:rsci.s_raddr.core(4)} {twiddle:rsci.s_raddr.core(5)} {twiddle:rsci.s_raddr.core(6)} {twiddle:rsci.s_raddr.core(7)} {twiddle:rsci.s_raddr.core(8)} {twiddle:rsci.s_raddr.core(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-417 -attr oid 415 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_din.mxwt(0)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(1)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(2)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(3)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(4)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(5)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(6)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(7)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(8)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(9)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(10)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(11)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(12)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(13)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(14)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(15)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(16)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(17)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(18)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(19)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(20)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(21)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(22)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(23)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(24)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(25)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(26)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(27)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(28)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(29)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(30)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(31)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(32)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(33)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(34)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(35)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(36)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(37)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(38)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(39)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(40)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(41)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(42)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(43)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(44)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(45)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(46)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(47)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(48)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(49)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(50)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(51)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(52)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(53)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(54)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(55)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(56)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(57)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(58)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(59)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(60)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(61)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(62)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(63)} -attr vt d
load netBundle {twiddle:rsci.s_din.mxwt} 64 {twiddle:rsci.s_din.mxwt(0)} {twiddle:rsci.s_din.mxwt(1)} {twiddle:rsci.s_din.mxwt(2)} {twiddle:rsci.s_din.mxwt(3)} {twiddle:rsci.s_din.mxwt(4)} {twiddle:rsci.s_din.mxwt(5)} {twiddle:rsci.s_din.mxwt(6)} {twiddle:rsci.s_din.mxwt(7)} {twiddle:rsci.s_din.mxwt(8)} {twiddle:rsci.s_din.mxwt(9)} {twiddle:rsci.s_din.mxwt(10)} {twiddle:rsci.s_din.mxwt(11)} {twiddle:rsci.s_din.mxwt(12)} {twiddle:rsci.s_din.mxwt(13)} {twiddle:rsci.s_din.mxwt(14)} {twiddle:rsci.s_din.mxwt(15)} {twiddle:rsci.s_din.mxwt(16)} {twiddle:rsci.s_din.mxwt(17)} {twiddle:rsci.s_din.mxwt(18)} {twiddle:rsci.s_din.mxwt(19)} {twiddle:rsci.s_din.mxwt(20)} {twiddle:rsci.s_din.mxwt(21)} {twiddle:rsci.s_din.mxwt(22)} {twiddle:rsci.s_din.mxwt(23)} {twiddle:rsci.s_din.mxwt(24)} {twiddle:rsci.s_din.mxwt(25)} {twiddle:rsci.s_din.mxwt(26)} {twiddle:rsci.s_din.mxwt(27)} {twiddle:rsci.s_din.mxwt(28)} {twiddle:rsci.s_din.mxwt(29)} {twiddle:rsci.s_din.mxwt(30)} {twiddle:rsci.s_din.mxwt(31)} {twiddle:rsci.s_din.mxwt(32)} {twiddle:rsci.s_din.mxwt(33)} {twiddle:rsci.s_din.mxwt(34)} {twiddle:rsci.s_din.mxwt(35)} {twiddle:rsci.s_din.mxwt(36)} {twiddle:rsci.s_din.mxwt(37)} {twiddle:rsci.s_din.mxwt(38)} {twiddle:rsci.s_din.mxwt(39)} {twiddle:rsci.s_din.mxwt(40)} {twiddle:rsci.s_din.mxwt(41)} {twiddle:rsci.s_din.mxwt(42)} {twiddle:rsci.s_din.mxwt(43)} {twiddle:rsci.s_din.mxwt(44)} {twiddle:rsci.s_din.mxwt(45)} {twiddle:rsci.s_din.mxwt(46)} {twiddle:rsci.s_din.mxwt(47)} {twiddle:rsci.s_din.mxwt(48)} {twiddle:rsci.s_din.mxwt(49)} {twiddle:rsci.s_din.mxwt(50)} {twiddle:rsci.s_din.mxwt(51)} {twiddle:rsci.s_din.mxwt(52)} {twiddle:rsci.s_din.mxwt(53)} {twiddle:rsci.s_din.mxwt(54)} {twiddle:rsci.s_din.mxwt(55)} {twiddle:rsci.s_din.mxwt(56)} {twiddle:rsci.s_din.mxwt(57)} {twiddle:rsci.s_din.mxwt(58)} {twiddle:rsci.s_din.mxwt(59)} {twiddle:rsci.s_din.mxwt(60)} {twiddle:rsci.s_din.mxwt(61)} {twiddle:rsci.s_din.mxwt(62)} {twiddle:rsci.s_din.mxwt(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-418 -attr oid 416 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(0)} -port {twiddle:rsci.s_din.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(1)} -port {twiddle:rsci.s_din.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(2)} -port {twiddle:rsci.s_din.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(3)} -port {twiddle:rsci.s_din.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(4)} -port {twiddle:rsci.s_din.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(5)} -port {twiddle:rsci.s_din.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(6)} -port {twiddle:rsci.s_din.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(7)} -port {twiddle:rsci.s_din.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(8)} -port {twiddle:rsci.s_din.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(9)} -port {twiddle:rsci.s_din.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(10)} -port {twiddle:rsci.s_din.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(11)} -port {twiddle:rsci.s_din.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(12)} -port {twiddle:rsci.s_din.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(13)} -port {twiddle:rsci.s_din.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(14)} -port {twiddle:rsci.s_din.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(15)} -port {twiddle:rsci.s_din.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(16)} -port {twiddle:rsci.s_din.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(17)} -port {twiddle:rsci.s_din.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(18)} -port {twiddle:rsci.s_din.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(19)} -port {twiddle:rsci.s_din.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(20)} -port {twiddle:rsci.s_din.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(21)} -port {twiddle:rsci.s_din.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(22)} -port {twiddle:rsci.s_din.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(23)} -port {twiddle:rsci.s_din.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(24)} -port {twiddle:rsci.s_din.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(25)} -port {twiddle:rsci.s_din.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(26)} -port {twiddle:rsci.s_din.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(27)} -port {twiddle:rsci.s_din.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(28)} -port {twiddle:rsci.s_din.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(29)} -port {twiddle:rsci.s_din.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(30)} -port {twiddle:rsci.s_din.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(31)} -port {twiddle:rsci.s_din.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(32)} -port {twiddle:rsci.s_din.mxwt(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(33)} -port {twiddle:rsci.s_din.mxwt(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(34)} -port {twiddle:rsci.s_din.mxwt(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(35)} -port {twiddle:rsci.s_din.mxwt(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(36)} -port {twiddle:rsci.s_din.mxwt(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(37)} -port {twiddle:rsci.s_din.mxwt(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(38)} -port {twiddle:rsci.s_din.mxwt(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(39)} -port {twiddle:rsci.s_din.mxwt(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(40)} -port {twiddle:rsci.s_din.mxwt(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(41)} -port {twiddle:rsci.s_din.mxwt(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(42)} -port {twiddle:rsci.s_din.mxwt(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(43)} -port {twiddle:rsci.s_din.mxwt(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(44)} -port {twiddle:rsci.s_din.mxwt(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(45)} -port {twiddle:rsci.s_din.mxwt(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(46)} -port {twiddle:rsci.s_din.mxwt(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(47)} -port {twiddle:rsci.s_din.mxwt(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(48)} -port {twiddle:rsci.s_din.mxwt(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(49)} -port {twiddle:rsci.s_din.mxwt(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(50)} -port {twiddle:rsci.s_din.mxwt(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(51)} -port {twiddle:rsci.s_din.mxwt(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(52)} -port {twiddle:rsci.s_din.mxwt(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(53)} -port {twiddle:rsci.s_din.mxwt(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(54)} -port {twiddle:rsci.s_din.mxwt(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(55)} -port {twiddle:rsci.s_din.mxwt(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(56)} -port {twiddle:rsci.s_din.mxwt(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(57)} -port {twiddle:rsci.s_din.mxwt(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(58)} -port {twiddle:rsci.s_din.mxwt(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(59)} -port {twiddle:rsci.s_din.mxwt(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(60)} -port {twiddle:rsci.s_din.mxwt(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(61)} -port {twiddle:rsci.s_din.mxwt(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(62)} -port {twiddle:rsci.s_din.mxwt(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(63)} -port {twiddle:rsci.s_din.mxwt(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.biwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-419 -attr oid 417 -attr vt d
load net {twiddle:rsci.biwt} -port {twiddle:rsci.biwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-420 -attr oid 418 -attr vt d
load net {twiddle:rsci.bdwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-421 -attr oid 419 -attr vt d
load net {twiddle:rsci.bdwt} -port {twiddle:rsci.bdwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-422 -attr oid 420 -attr vt d
load net {twiddle:rsci.bcwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-423 -attr oid 421 -attr vt d
load net {twiddle:rsci.bcwt} -port {twiddle:rsci.bcwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-424 -attr oid 422 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load net {twiddle:rsci.s_raddr(0)} -attr vt d
load net {twiddle:rsci.s_raddr(1)} -attr vt d
load net {twiddle:rsci.s_raddr(2)} -attr vt d
load net {twiddle:rsci.s_raddr(3)} -attr vt d
load net {twiddle:rsci.s_raddr(4)} -attr vt d
load net {twiddle:rsci.s_raddr(5)} -attr vt d
load net {twiddle:rsci.s_raddr(6)} -attr vt d
load net {twiddle:rsci.s_raddr(7)} -attr vt d
load net {twiddle:rsci.s_raddr(8)} -attr vt d
load net {twiddle:rsci.s_raddr(9)} -attr vt d
load netBundle {twiddle:rsci.s_raddr} 10 {twiddle:rsci.s_raddr(0)} {twiddle:rsci.s_raddr(1)} {twiddle:rsci.s_raddr(2)} {twiddle:rsci.s_raddr(3)} {twiddle:rsci.s_raddr(4)} {twiddle:rsci.s_raddr(5)} {twiddle:rsci.s_raddr(6)} {twiddle:rsci.s_raddr(7)} {twiddle:rsci.s_raddr(8)} {twiddle:rsci.s_raddr(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-425 -attr oid 423 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(0)} -port {twiddle:rsci.s_raddr(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(1)} -port {twiddle:rsci.s_raddr(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(2)} -port {twiddle:rsci.s_raddr(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(3)} -port {twiddle:rsci.s_raddr(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(4)} -port {twiddle:rsci.s_raddr(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(5)} -port {twiddle:rsci.s_raddr(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(6)} -port {twiddle:rsci.s_raddr(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(7)} -port {twiddle:rsci.s_raddr(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(8)} -port {twiddle:rsci.s_raddr(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(9)} -port {twiddle:rsci.s_raddr(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-426 -attr oid 424 -attr vt d
load net {twiddle:rsci.s_raddr.core.sct} -port {twiddle:rsci.s_raddr.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-427 -attr oid 425 -attr vt d
load net {twiddle:rsci.s_din(0)} -attr vt d
load net {twiddle:rsci.s_din(1)} -attr vt d
load net {twiddle:rsci.s_din(2)} -attr vt d
load net {twiddle:rsci.s_din(3)} -attr vt d
load net {twiddle:rsci.s_din(4)} -attr vt d
load net {twiddle:rsci.s_din(5)} -attr vt d
load net {twiddle:rsci.s_din(6)} -attr vt d
load net {twiddle:rsci.s_din(7)} -attr vt d
load net {twiddle:rsci.s_din(8)} -attr vt d
load net {twiddle:rsci.s_din(9)} -attr vt d
load net {twiddle:rsci.s_din(10)} -attr vt d
load net {twiddle:rsci.s_din(11)} -attr vt d
load net {twiddle:rsci.s_din(12)} -attr vt d
load net {twiddle:rsci.s_din(13)} -attr vt d
load net {twiddle:rsci.s_din(14)} -attr vt d
load net {twiddle:rsci.s_din(15)} -attr vt d
load net {twiddle:rsci.s_din(16)} -attr vt d
load net {twiddle:rsci.s_din(17)} -attr vt d
load net {twiddle:rsci.s_din(18)} -attr vt d
load net {twiddle:rsci.s_din(19)} -attr vt d
load net {twiddle:rsci.s_din(20)} -attr vt d
load net {twiddle:rsci.s_din(21)} -attr vt d
load net {twiddle:rsci.s_din(22)} -attr vt d
load net {twiddle:rsci.s_din(23)} -attr vt d
load net {twiddle:rsci.s_din(24)} -attr vt d
load net {twiddle:rsci.s_din(25)} -attr vt d
load net {twiddle:rsci.s_din(26)} -attr vt d
load net {twiddle:rsci.s_din(27)} -attr vt d
load net {twiddle:rsci.s_din(28)} -attr vt d
load net {twiddle:rsci.s_din(29)} -attr vt d
load net {twiddle:rsci.s_din(30)} -attr vt d
load net {twiddle:rsci.s_din(31)} -attr vt d
load net {twiddle:rsci.s_din(32)} -attr vt d
load net {twiddle:rsci.s_din(33)} -attr vt d
load net {twiddle:rsci.s_din(34)} -attr vt d
load net {twiddle:rsci.s_din(35)} -attr vt d
load net {twiddle:rsci.s_din(36)} -attr vt d
load net {twiddle:rsci.s_din(37)} -attr vt d
load net {twiddle:rsci.s_din(38)} -attr vt d
load net {twiddle:rsci.s_din(39)} -attr vt d
load net {twiddle:rsci.s_din(40)} -attr vt d
load net {twiddle:rsci.s_din(41)} -attr vt d
load net {twiddle:rsci.s_din(42)} -attr vt d
load net {twiddle:rsci.s_din(43)} -attr vt d
load net {twiddle:rsci.s_din(44)} -attr vt d
load net {twiddle:rsci.s_din(45)} -attr vt d
load net {twiddle:rsci.s_din(46)} -attr vt d
load net {twiddle:rsci.s_din(47)} -attr vt d
load net {twiddle:rsci.s_din(48)} -attr vt d
load net {twiddle:rsci.s_din(49)} -attr vt d
load net {twiddle:rsci.s_din(50)} -attr vt d
load net {twiddle:rsci.s_din(51)} -attr vt d
load net {twiddle:rsci.s_din(52)} -attr vt d
load net {twiddle:rsci.s_din(53)} -attr vt d
load net {twiddle:rsci.s_din(54)} -attr vt d
load net {twiddle:rsci.s_din(55)} -attr vt d
load net {twiddle:rsci.s_din(56)} -attr vt d
load net {twiddle:rsci.s_din(57)} -attr vt d
load net {twiddle:rsci.s_din(58)} -attr vt d
load net {twiddle:rsci.s_din(59)} -attr vt d
load net {twiddle:rsci.s_din(60)} -attr vt d
load net {twiddle:rsci.s_din(61)} -attr vt d
load net {twiddle:rsci.s_din(62)} -attr vt d
load net {twiddle:rsci.s_din(63)} -attr vt d
load netBundle {twiddle:rsci.s_din} 64 {twiddle:rsci.s_din(0)} {twiddle:rsci.s_din(1)} {twiddle:rsci.s_din(2)} {twiddle:rsci.s_din(3)} {twiddle:rsci.s_din(4)} {twiddle:rsci.s_din(5)} {twiddle:rsci.s_din(6)} {twiddle:rsci.s_din(7)} {twiddle:rsci.s_din(8)} {twiddle:rsci.s_din(9)} {twiddle:rsci.s_din(10)} {twiddle:rsci.s_din(11)} {twiddle:rsci.s_din(12)} {twiddle:rsci.s_din(13)} {twiddle:rsci.s_din(14)} {twiddle:rsci.s_din(15)} {twiddle:rsci.s_din(16)} {twiddle:rsci.s_din(17)} {twiddle:rsci.s_din(18)} {twiddle:rsci.s_din(19)} {twiddle:rsci.s_din(20)} {twiddle:rsci.s_din(21)} {twiddle:rsci.s_din(22)} {twiddle:rsci.s_din(23)} {twiddle:rsci.s_din(24)} {twiddle:rsci.s_din(25)} {twiddle:rsci.s_din(26)} {twiddle:rsci.s_din(27)} {twiddle:rsci.s_din(28)} {twiddle:rsci.s_din(29)} {twiddle:rsci.s_din(30)} {twiddle:rsci.s_din(31)} {twiddle:rsci.s_din(32)} {twiddle:rsci.s_din(33)} {twiddle:rsci.s_din(34)} {twiddle:rsci.s_din(35)} {twiddle:rsci.s_din(36)} {twiddle:rsci.s_din(37)} {twiddle:rsci.s_din(38)} {twiddle:rsci.s_din(39)} {twiddle:rsci.s_din(40)} {twiddle:rsci.s_din(41)} {twiddle:rsci.s_din(42)} {twiddle:rsci.s_din(43)} {twiddle:rsci.s_din(44)} {twiddle:rsci.s_din(45)} {twiddle:rsci.s_din(46)} {twiddle:rsci.s_din(47)} {twiddle:rsci.s_din(48)} {twiddle:rsci.s_din(49)} {twiddle:rsci.s_din(50)} {twiddle:rsci.s_din(51)} {twiddle:rsci.s_din(52)} {twiddle:rsci.s_din(53)} {twiddle:rsci.s_din(54)} {twiddle:rsci.s_din(55)} {twiddle:rsci.s_din(56)} {twiddle:rsci.s_din(57)} {twiddle:rsci.s_din(58)} {twiddle:rsci.s_din(59)} {twiddle:rsci.s_din(60)} {twiddle:rsci.s_din(61)} {twiddle:rsci.s_din(62)} {twiddle:rsci.s_din(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-428 -attr oid 426 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(0)} -port {twiddle:rsci.s_din(0)} -attr vt d
load net {twiddle:rsci.s_din(1)} -port {twiddle:rsci.s_din(1)} -attr vt d
load net {twiddle:rsci.s_din(2)} -port {twiddle:rsci.s_din(2)} -attr vt d
load net {twiddle:rsci.s_din(3)} -port {twiddle:rsci.s_din(3)} -attr vt d
load net {twiddle:rsci.s_din(4)} -port {twiddle:rsci.s_din(4)} -attr vt d
load net {twiddle:rsci.s_din(5)} -port {twiddle:rsci.s_din(5)} -attr vt d
load net {twiddle:rsci.s_din(6)} -port {twiddle:rsci.s_din(6)} -attr vt d
load net {twiddle:rsci.s_din(7)} -port {twiddle:rsci.s_din(7)} -attr vt d
load net {twiddle:rsci.s_din(8)} -port {twiddle:rsci.s_din(8)} -attr vt d
load net {twiddle:rsci.s_din(9)} -port {twiddle:rsci.s_din(9)} -attr vt d
load net {twiddle:rsci.s_din(10)} -port {twiddle:rsci.s_din(10)} -attr vt d
load net {twiddle:rsci.s_din(11)} -port {twiddle:rsci.s_din(11)} -attr vt d
load net {twiddle:rsci.s_din(12)} -port {twiddle:rsci.s_din(12)} -attr vt d
load net {twiddle:rsci.s_din(13)} -port {twiddle:rsci.s_din(13)} -attr vt d
load net {twiddle:rsci.s_din(14)} -port {twiddle:rsci.s_din(14)} -attr vt d
load net {twiddle:rsci.s_din(15)} -port {twiddle:rsci.s_din(15)} -attr vt d
load net {twiddle:rsci.s_din(16)} -port {twiddle:rsci.s_din(16)} -attr vt d
load net {twiddle:rsci.s_din(17)} -port {twiddle:rsci.s_din(17)} -attr vt d
load net {twiddle:rsci.s_din(18)} -port {twiddle:rsci.s_din(18)} -attr vt d
load net {twiddle:rsci.s_din(19)} -port {twiddle:rsci.s_din(19)} -attr vt d
load net {twiddle:rsci.s_din(20)} -port {twiddle:rsci.s_din(20)} -attr vt d
load net {twiddle:rsci.s_din(21)} -port {twiddle:rsci.s_din(21)} -attr vt d
load net {twiddle:rsci.s_din(22)} -port {twiddle:rsci.s_din(22)} -attr vt d
load net {twiddle:rsci.s_din(23)} -port {twiddle:rsci.s_din(23)} -attr vt d
load net {twiddle:rsci.s_din(24)} -port {twiddle:rsci.s_din(24)} -attr vt d
load net {twiddle:rsci.s_din(25)} -port {twiddle:rsci.s_din(25)} -attr vt d
load net {twiddle:rsci.s_din(26)} -port {twiddle:rsci.s_din(26)} -attr vt d
load net {twiddle:rsci.s_din(27)} -port {twiddle:rsci.s_din(27)} -attr vt d
load net {twiddle:rsci.s_din(28)} -port {twiddle:rsci.s_din(28)} -attr vt d
load net {twiddle:rsci.s_din(29)} -port {twiddle:rsci.s_din(29)} -attr vt d
load net {twiddle:rsci.s_din(30)} -port {twiddle:rsci.s_din(30)} -attr vt d
load net {twiddle:rsci.s_din(31)} -port {twiddle:rsci.s_din(31)} -attr vt d
load net {twiddle:rsci.s_din(32)} -port {twiddle:rsci.s_din(32)} -attr vt d
load net {twiddle:rsci.s_din(33)} -port {twiddle:rsci.s_din(33)} -attr vt d
load net {twiddle:rsci.s_din(34)} -port {twiddle:rsci.s_din(34)} -attr vt d
load net {twiddle:rsci.s_din(35)} -port {twiddle:rsci.s_din(35)} -attr vt d
load net {twiddle:rsci.s_din(36)} -port {twiddle:rsci.s_din(36)} -attr vt d
load net {twiddle:rsci.s_din(37)} -port {twiddle:rsci.s_din(37)} -attr vt d
load net {twiddle:rsci.s_din(38)} -port {twiddle:rsci.s_din(38)} -attr vt d
load net {twiddle:rsci.s_din(39)} -port {twiddle:rsci.s_din(39)} -attr vt d
load net {twiddle:rsci.s_din(40)} -port {twiddle:rsci.s_din(40)} -attr vt d
load net {twiddle:rsci.s_din(41)} -port {twiddle:rsci.s_din(41)} -attr vt d
load net {twiddle:rsci.s_din(42)} -port {twiddle:rsci.s_din(42)} -attr vt d
load net {twiddle:rsci.s_din(43)} -port {twiddle:rsci.s_din(43)} -attr vt d
load net {twiddle:rsci.s_din(44)} -port {twiddle:rsci.s_din(44)} -attr vt d
load net {twiddle:rsci.s_din(45)} -port {twiddle:rsci.s_din(45)} -attr vt d
load net {twiddle:rsci.s_din(46)} -port {twiddle:rsci.s_din(46)} -attr vt d
load net {twiddle:rsci.s_din(47)} -port {twiddle:rsci.s_din(47)} -attr vt d
load net {twiddle:rsci.s_din(48)} -port {twiddle:rsci.s_din(48)} -attr vt d
load net {twiddle:rsci.s_din(49)} -port {twiddle:rsci.s_din(49)} -attr vt d
load net {twiddle:rsci.s_din(50)} -port {twiddle:rsci.s_din(50)} -attr vt d
load net {twiddle:rsci.s_din(51)} -port {twiddle:rsci.s_din(51)} -attr vt d
load net {twiddle:rsci.s_din(52)} -port {twiddle:rsci.s_din(52)} -attr vt d
load net {twiddle:rsci.s_din(53)} -port {twiddle:rsci.s_din(53)} -attr vt d
load net {twiddle:rsci.s_din(54)} -port {twiddle:rsci.s_din(54)} -attr vt d
load net {twiddle:rsci.s_din(55)} -port {twiddle:rsci.s_din(55)} -attr vt d
load net {twiddle:rsci.s_din(56)} -port {twiddle:rsci.s_din(56)} -attr vt d
load net {twiddle:rsci.s_din(57)} -port {twiddle:rsci.s_din(57)} -attr vt d
load net {twiddle:rsci.s_din(58)} -port {twiddle:rsci.s_din(58)} -attr vt d
load net {twiddle:rsci.s_din(59)} -port {twiddle:rsci.s_din(59)} -attr vt d
load net {twiddle:rsci.s_din(60)} -port {twiddle:rsci.s_din(60)} -attr vt d
load net {twiddle:rsci.s_din(61)} -port {twiddle:rsci.s_din(61)} -attr vt d
load net {twiddle:rsci.s_din(62)} -port {twiddle:rsci.s_din(62)} -attr vt d
load net {twiddle:rsci.s_din(63)} -port {twiddle:rsci.s_din(63)} -attr vt d
load netBundle {twiddle:rsci.s_din} 64 {twiddle:rsci.s_din(0)} {twiddle:rsci.s_din(1)} {twiddle:rsci.s_din(2)} {twiddle:rsci.s_din(3)} {twiddle:rsci.s_din(4)} {twiddle:rsci.s_din(5)} {twiddle:rsci.s_din(6)} {twiddle:rsci.s_din(7)} {twiddle:rsci.s_din(8)} {twiddle:rsci.s_din(9)} {twiddle:rsci.s_din(10)} {twiddle:rsci.s_din(11)} {twiddle:rsci.s_din(12)} {twiddle:rsci.s_din(13)} {twiddle:rsci.s_din(14)} {twiddle:rsci.s_din(15)} {twiddle:rsci.s_din(16)} {twiddle:rsci.s_din(17)} {twiddle:rsci.s_din(18)} {twiddle:rsci.s_din(19)} {twiddle:rsci.s_din(20)} {twiddle:rsci.s_din(21)} {twiddle:rsci.s_din(22)} {twiddle:rsci.s_din(23)} {twiddle:rsci.s_din(24)} {twiddle:rsci.s_din(25)} {twiddle:rsci.s_din(26)} {twiddle:rsci.s_din(27)} {twiddle:rsci.s_din(28)} {twiddle:rsci.s_din(29)} {twiddle:rsci.s_din(30)} {twiddle:rsci.s_din(31)} {twiddle:rsci.s_din(32)} {twiddle:rsci.s_din(33)} {twiddle:rsci.s_din(34)} {twiddle:rsci.s_din(35)} {twiddle:rsci.s_din(36)} {twiddle:rsci.s_din(37)} {twiddle:rsci.s_din(38)} {twiddle:rsci.s_din(39)} {twiddle:rsci.s_din(40)} {twiddle:rsci.s_din(41)} {twiddle:rsci.s_din(42)} {twiddle:rsci.s_din(43)} {twiddle:rsci.s_din(44)} {twiddle:rsci.s_din(45)} {twiddle:rsci.s_din(46)} {twiddle:rsci.s_din(47)} {twiddle:rsci.s_din(48)} {twiddle:rsci.s_din(49)} {twiddle:rsci.s_din(50)} {twiddle:rsci.s_din(51)} {twiddle:rsci.s_din(52)} {twiddle:rsci.s_din(53)} {twiddle:rsci.s_din(54)} {twiddle:rsci.s_din(55)} {twiddle:rsci.s_din(56)} {twiddle:rsci.s_din(57)} {twiddle:rsci.s_din(58)} {twiddle:rsci.s_din(59)} {twiddle:rsci.s_din(60)} {twiddle:rsci.s_din(61)} {twiddle:rsci.s_din(62)} {twiddle:rsci.s_din(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-429 -attr oid 427 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load inst "COMP_LOOP:tmp:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-430 -attr oid 428 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_nor(1,2)"
load net {twiddle:rsci.bcwt} -pin  "COMP_LOOP:tmp:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load net {twiddle:rsci.biwt} -pin  "COMP_LOOP:tmp:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load net {COMP_LOOP:tmp:nor#1.itm} -pin  "COMP_LOOP:tmp:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:nor#1.itm}
load inst "COMP_LOOP:tmp:nor" "nor(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-431 -attr oid 429 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:nor} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_nor(1,2)"
load net {COMP_LOOP:tmp:nor#1.itm} -pin  "COMP_LOOP:tmp:nor" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:nor#1.itm}
load net {twiddle:rsci.bdwt} -pin  "COMP_LOOP:tmp:nor" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.bdwt}
load net {COMP_LOOP:tmp:nor.itm} -pin  "COMP_LOOP:tmp:nor" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:nor.itm}
load inst "reg(twiddle:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-432 -attr oid 430 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {COMP_LOOP:tmp:nor.itm} -pin  "reg(twiddle:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:nor.itm}
load net {GND} -pin  "reg(twiddle:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/0#17}
load net {clk} -pin  "reg(twiddle:rsci.bcwt)" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-433 -attr oid 431 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(twiddle:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/rst}
load net {twiddle:rsci.bcwt} -pin  "reg(twiddle:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load inst "COMP_LOOP:tmp:not#2" "not(1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-434 -attr oid 432 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {twiddle:rsci.oswt} -pin  "COMP_LOOP:tmp:not#2" {A(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.oswt}
load net {COMP_LOOP:tmp:not#2.itm} -pin  "COMP_LOOP:tmp:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:not#2.itm}
load inst "COMP_LOOP:tmp:or#1" "or(3,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-435 -attr oid 433 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:or#1} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,3)"
load net {COMP_LOOP:tmp:not#2.itm} -pin  "COMP_LOOP:tmp:or#1" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:not#2.itm}
load net {twiddle:rsci.biwt} -pin  "COMP_LOOP:tmp:or#1" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load net {twiddle:rsci.bcwt} -pin  "COMP_LOOP:tmp:or#1" {A2(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load net {twiddle:rsci.wen_comp} -pin  "COMP_LOOP:tmp:or#1" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.wen_comp}
load inst "COMP_LOOP:tmp:COMP_LOOP:tmp:and" "and(2,10)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-436 -attr oid 434 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:COMP_LOOP:tmp:and} -attr area 10.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(10,2)"
load net {twiddle:rsci.s_raddr.core(0)} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(1)} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(2)} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(3)} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(4)} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(5)} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(6)} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(7)} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(8)} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(9)} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core.sct} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:exs.itm}
load net {twiddle:rsci.s_raddr.core.sct} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:exs.itm}
load net {twiddle:rsci.s_raddr.core.sct} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:exs.itm}
load net {twiddle:rsci.s_raddr.core.sct} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:exs.itm}
load net {twiddle:rsci.s_raddr.core.sct} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:exs.itm}
load net {twiddle:rsci.s_raddr.core.sct} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:exs.itm}
load net {twiddle:rsci.s_raddr.core.sct} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:exs.itm}
load net {twiddle:rsci.s_raddr.core.sct} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:exs.itm}
load net {twiddle:rsci.s_raddr.core.sct} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:exs.itm}
load net {twiddle:rsci.s_raddr.core.sct} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:exs.itm}
load net {twiddle:rsci.s_raddr(0)} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(1)} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(2)} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(3)} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(4)} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(5)} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(6)} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(7)} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(8)} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(9)} -pin  "COMP_LOOP:tmp:COMP_LOOP:tmp:and" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load inst "reg(twiddle:rsci.s_din.bfwt)" "reg(64,1,1,0,0)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-437 -attr oid 435 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.s_din.bfwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(64,0,0,0,0,1,1)"
load net {twiddle:rsci.s_din(0)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(1)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(2)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(3)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(4)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(5)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(6)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(7)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(8)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(9)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(10)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(11)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(12)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(13)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(14)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(15)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(16)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(17)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(18)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(19)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(20)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(21)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(22)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(23)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(24)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(25)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(26)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(27)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(28)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(29)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(30)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(31)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(32)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(33)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(34)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(35)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(36)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(37)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(38)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(39)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(40)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(41)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(42)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(43)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(44)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(45)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(46)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(47)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(48)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(49)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(50)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(51)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(52)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(53)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(54)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(55)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(56)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(57)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(58)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(59)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(60)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(61)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(62)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(63)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {clk} -pin  "reg(twiddle:rsci.s_din.bfwt)" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-438 -attr oid 436 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/clk}
load net {twiddle:rsci.biwt} -pin  "reg(twiddle:rsci.s_din.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load net {twiddle:rsci.s_din.bfwt(0)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(1)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(2)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(3)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(4)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(5)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(6)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(7)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(8)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(9)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(10)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(11)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(12)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(13)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(14)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(15)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(16)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(17)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(18)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(19)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(20)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(21)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(22)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(23)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(24)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(25)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(26)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(27)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(28)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(29)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(30)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(31)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(32)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(33)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(34)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(35)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(36)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(37)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(38)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(39)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(40)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(41)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(42)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(43)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(44)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(45)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(46)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(47)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(48)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(49)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(50)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(51)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(52)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(53)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(54)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(55)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(56)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(57)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(58)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(59)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(60)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(61)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(62)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(63)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load inst "COMP_LOOP:tmp:mux#1" "mux(2,64)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-439 -attr oid 437 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/COMP_LOOP:tmp:mux#1} -attr area 64.001000 -attr delay 0.532051 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(64,1,2)"
load net {twiddle:rsci.s_din(0)} -pin  "COMP_LOOP:tmp:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(1)} -pin  "COMP_LOOP:tmp:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(2)} -pin  "COMP_LOOP:tmp:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(3)} -pin  "COMP_LOOP:tmp:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(4)} -pin  "COMP_LOOP:tmp:mux#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(5)} -pin  "COMP_LOOP:tmp:mux#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(6)} -pin  "COMP_LOOP:tmp:mux#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(7)} -pin  "COMP_LOOP:tmp:mux#1" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(8)} -pin  "COMP_LOOP:tmp:mux#1" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(9)} -pin  "COMP_LOOP:tmp:mux#1" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(10)} -pin  "COMP_LOOP:tmp:mux#1" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(11)} -pin  "COMP_LOOP:tmp:mux#1" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(12)} -pin  "COMP_LOOP:tmp:mux#1" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(13)} -pin  "COMP_LOOP:tmp:mux#1" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(14)} -pin  "COMP_LOOP:tmp:mux#1" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(15)} -pin  "COMP_LOOP:tmp:mux#1" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(16)} -pin  "COMP_LOOP:tmp:mux#1" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(17)} -pin  "COMP_LOOP:tmp:mux#1" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(18)} -pin  "COMP_LOOP:tmp:mux#1" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(19)} -pin  "COMP_LOOP:tmp:mux#1" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(20)} -pin  "COMP_LOOP:tmp:mux#1" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(21)} -pin  "COMP_LOOP:tmp:mux#1" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(22)} -pin  "COMP_LOOP:tmp:mux#1" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(23)} -pin  "COMP_LOOP:tmp:mux#1" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(24)} -pin  "COMP_LOOP:tmp:mux#1" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(25)} -pin  "COMP_LOOP:tmp:mux#1" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(26)} -pin  "COMP_LOOP:tmp:mux#1" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(27)} -pin  "COMP_LOOP:tmp:mux#1" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(28)} -pin  "COMP_LOOP:tmp:mux#1" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(29)} -pin  "COMP_LOOP:tmp:mux#1" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(30)} -pin  "COMP_LOOP:tmp:mux#1" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(31)} -pin  "COMP_LOOP:tmp:mux#1" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(32)} -pin  "COMP_LOOP:tmp:mux#1" {A0(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(33)} -pin  "COMP_LOOP:tmp:mux#1" {A0(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(34)} -pin  "COMP_LOOP:tmp:mux#1" {A0(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(35)} -pin  "COMP_LOOP:tmp:mux#1" {A0(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(36)} -pin  "COMP_LOOP:tmp:mux#1" {A0(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(37)} -pin  "COMP_LOOP:tmp:mux#1" {A0(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(38)} -pin  "COMP_LOOP:tmp:mux#1" {A0(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(39)} -pin  "COMP_LOOP:tmp:mux#1" {A0(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(40)} -pin  "COMP_LOOP:tmp:mux#1" {A0(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(41)} -pin  "COMP_LOOP:tmp:mux#1" {A0(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(42)} -pin  "COMP_LOOP:tmp:mux#1" {A0(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(43)} -pin  "COMP_LOOP:tmp:mux#1" {A0(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(44)} -pin  "COMP_LOOP:tmp:mux#1" {A0(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(45)} -pin  "COMP_LOOP:tmp:mux#1" {A0(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(46)} -pin  "COMP_LOOP:tmp:mux#1" {A0(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(47)} -pin  "COMP_LOOP:tmp:mux#1" {A0(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(48)} -pin  "COMP_LOOP:tmp:mux#1" {A0(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(49)} -pin  "COMP_LOOP:tmp:mux#1" {A0(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(50)} -pin  "COMP_LOOP:tmp:mux#1" {A0(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(51)} -pin  "COMP_LOOP:tmp:mux#1" {A0(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(52)} -pin  "COMP_LOOP:tmp:mux#1" {A0(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(53)} -pin  "COMP_LOOP:tmp:mux#1" {A0(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(54)} -pin  "COMP_LOOP:tmp:mux#1" {A0(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(55)} -pin  "COMP_LOOP:tmp:mux#1" {A0(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(56)} -pin  "COMP_LOOP:tmp:mux#1" {A0(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(57)} -pin  "COMP_LOOP:tmp:mux#1" {A0(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(58)} -pin  "COMP_LOOP:tmp:mux#1" {A0(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(59)} -pin  "COMP_LOOP:tmp:mux#1" {A0(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(60)} -pin  "COMP_LOOP:tmp:mux#1" {A0(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(61)} -pin  "COMP_LOOP:tmp:mux#1" {A0(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(62)} -pin  "COMP_LOOP:tmp:mux#1" {A0(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(63)} -pin  "COMP_LOOP:tmp:mux#1" {A0(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din.bfwt(0)} -pin  "COMP_LOOP:tmp:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(1)} -pin  "COMP_LOOP:tmp:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(2)} -pin  "COMP_LOOP:tmp:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(3)} -pin  "COMP_LOOP:tmp:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(4)} -pin  "COMP_LOOP:tmp:mux#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(5)} -pin  "COMP_LOOP:tmp:mux#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(6)} -pin  "COMP_LOOP:tmp:mux#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(7)} -pin  "COMP_LOOP:tmp:mux#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(8)} -pin  "COMP_LOOP:tmp:mux#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(9)} -pin  "COMP_LOOP:tmp:mux#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(10)} -pin  "COMP_LOOP:tmp:mux#1" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(11)} -pin  "COMP_LOOP:tmp:mux#1" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(12)} -pin  "COMP_LOOP:tmp:mux#1" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(13)} -pin  "COMP_LOOP:tmp:mux#1" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(14)} -pin  "COMP_LOOP:tmp:mux#1" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(15)} -pin  "COMP_LOOP:tmp:mux#1" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(16)} -pin  "COMP_LOOP:tmp:mux#1" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(17)} -pin  "COMP_LOOP:tmp:mux#1" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(18)} -pin  "COMP_LOOP:tmp:mux#1" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(19)} -pin  "COMP_LOOP:tmp:mux#1" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(20)} -pin  "COMP_LOOP:tmp:mux#1" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(21)} -pin  "COMP_LOOP:tmp:mux#1" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(22)} -pin  "COMP_LOOP:tmp:mux#1" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(23)} -pin  "COMP_LOOP:tmp:mux#1" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(24)} -pin  "COMP_LOOP:tmp:mux#1" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(25)} -pin  "COMP_LOOP:tmp:mux#1" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(26)} -pin  "COMP_LOOP:tmp:mux#1" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(27)} -pin  "COMP_LOOP:tmp:mux#1" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(28)} -pin  "COMP_LOOP:tmp:mux#1" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(29)} -pin  "COMP_LOOP:tmp:mux#1" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(30)} -pin  "COMP_LOOP:tmp:mux#1" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(31)} -pin  "COMP_LOOP:tmp:mux#1" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(32)} -pin  "COMP_LOOP:tmp:mux#1" {A1(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(33)} -pin  "COMP_LOOP:tmp:mux#1" {A1(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(34)} -pin  "COMP_LOOP:tmp:mux#1" {A1(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(35)} -pin  "COMP_LOOP:tmp:mux#1" {A1(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(36)} -pin  "COMP_LOOP:tmp:mux#1" {A1(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(37)} -pin  "COMP_LOOP:tmp:mux#1" {A1(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(38)} -pin  "COMP_LOOP:tmp:mux#1" {A1(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(39)} -pin  "COMP_LOOP:tmp:mux#1" {A1(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(40)} -pin  "COMP_LOOP:tmp:mux#1" {A1(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(41)} -pin  "COMP_LOOP:tmp:mux#1" {A1(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(42)} -pin  "COMP_LOOP:tmp:mux#1" {A1(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(43)} -pin  "COMP_LOOP:tmp:mux#1" {A1(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(44)} -pin  "COMP_LOOP:tmp:mux#1" {A1(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(45)} -pin  "COMP_LOOP:tmp:mux#1" {A1(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(46)} -pin  "COMP_LOOP:tmp:mux#1" {A1(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(47)} -pin  "COMP_LOOP:tmp:mux#1" {A1(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(48)} -pin  "COMP_LOOP:tmp:mux#1" {A1(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(49)} -pin  "COMP_LOOP:tmp:mux#1" {A1(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(50)} -pin  "COMP_LOOP:tmp:mux#1" {A1(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(51)} -pin  "COMP_LOOP:tmp:mux#1" {A1(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(52)} -pin  "COMP_LOOP:tmp:mux#1" {A1(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(53)} -pin  "COMP_LOOP:tmp:mux#1" {A1(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(54)} -pin  "COMP_LOOP:tmp:mux#1" {A1(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(55)} -pin  "COMP_LOOP:tmp:mux#1" {A1(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(56)} -pin  "COMP_LOOP:tmp:mux#1" {A1(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(57)} -pin  "COMP_LOOP:tmp:mux#1" {A1(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(58)} -pin  "COMP_LOOP:tmp:mux#1" {A1(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(59)} -pin  "COMP_LOOP:tmp:mux#1" {A1(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(60)} -pin  "COMP_LOOP:tmp:mux#1" {A1(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(61)} -pin  "COMP_LOOP:tmp:mux#1" {A1(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(62)} -pin  "COMP_LOOP:tmp:mux#1" {A1(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(63)} -pin  "COMP_LOOP:tmp:mux#1" {A1(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.bcwt} -pin  "COMP_LOOP:tmp:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load net {twiddle:rsci.s_din.mxwt(0)} -pin  "COMP_LOOP:tmp:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(1)} -pin  "COMP_LOOP:tmp:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(2)} -pin  "COMP_LOOP:tmp:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(3)} -pin  "COMP_LOOP:tmp:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(4)} -pin  "COMP_LOOP:tmp:mux#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(5)} -pin  "COMP_LOOP:tmp:mux#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(6)} -pin  "COMP_LOOP:tmp:mux#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(7)} -pin  "COMP_LOOP:tmp:mux#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(8)} -pin  "COMP_LOOP:tmp:mux#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(9)} -pin  "COMP_LOOP:tmp:mux#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(10)} -pin  "COMP_LOOP:tmp:mux#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(11)} -pin  "COMP_LOOP:tmp:mux#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(12)} -pin  "COMP_LOOP:tmp:mux#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(13)} -pin  "COMP_LOOP:tmp:mux#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(14)} -pin  "COMP_LOOP:tmp:mux#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(15)} -pin  "COMP_LOOP:tmp:mux#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(16)} -pin  "COMP_LOOP:tmp:mux#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(17)} -pin  "COMP_LOOP:tmp:mux#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(18)} -pin  "COMP_LOOP:tmp:mux#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(19)} -pin  "COMP_LOOP:tmp:mux#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(20)} -pin  "COMP_LOOP:tmp:mux#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(21)} -pin  "COMP_LOOP:tmp:mux#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(22)} -pin  "COMP_LOOP:tmp:mux#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(23)} -pin  "COMP_LOOP:tmp:mux#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(24)} -pin  "COMP_LOOP:tmp:mux#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(25)} -pin  "COMP_LOOP:tmp:mux#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(26)} -pin  "COMP_LOOP:tmp:mux#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(27)} -pin  "COMP_LOOP:tmp:mux#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(28)} -pin  "COMP_LOOP:tmp:mux#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(29)} -pin  "COMP_LOOP:tmp:mux#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(30)} -pin  "COMP_LOOP:tmp:mux#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(31)} -pin  "COMP_LOOP:tmp:mux#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(32)} -pin  "COMP_LOOP:tmp:mux#1" {Z(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(33)} -pin  "COMP_LOOP:tmp:mux#1" {Z(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(34)} -pin  "COMP_LOOP:tmp:mux#1" {Z(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(35)} -pin  "COMP_LOOP:tmp:mux#1" {Z(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(36)} -pin  "COMP_LOOP:tmp:mux#1" {Z(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(37)} -pin  "COMP_LOOP:tmp:mux#1" {Z(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(38)} -pin  "COMP_LOOP:tmp:mux#1" {Z(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(39)} -pin  "COMP_LOOP:tmp:mux#1" {Z(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(40)} -pin  "COMP_LOOP:tmp:mux#1" {Z(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(41)} -pin  "COMP_LOOP:tmp:mux#1" {Z(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(42)} -pin  "COMP_LOOP:tmp:mux#1" {Z(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(43)} -pin  "COMP_LOOP:tmp:mux#1" {Z(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(44)} -pin  "COMP_LOOP:tmp:mux#1" {Z(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(45)} -pin  "COMP_LOOP:tmp:mux#1" {Z(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(46)} -pin  "COMP_LOOP:tmp:mux#1" {Z(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(47)} -pin  "COMP_LOOP:tmp:mux#1" {Z(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(48)} -pin  "COMP_LOOP:tmp:mux#1" {Z(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(49)} -pin  "COMP_LOOP:tmp:mux#1" {Z(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(50)} -pin  "COMP_LOOP:tmp:mux#1" {Z(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(51)} -pin  "COMP_LOOP:tmp:mux#1" {Z(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(52)} -pin  "COMP_LOOP:tmp:mux#1" {Z(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(53)} -pin  "COMP_LOOP:tmp:mux#1" {Z(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(54)} -pin  "COMP_LOOP:tmp:mux#1" {Z(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(55)} -pin  "COMP_LOOP:tmp:mux#1" {Z(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(56)} -pin  "COMP_LOOP:tmp:mux#1" {Z(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(57)} -pin  "COMP_LOOP:tmp:mux#1" {Z(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(58)} -pin  "COMP_LOOP:tmp:mux#1" {Z(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(59)} -pin  "COMP_LOOP:tmp:mux#1" {Z(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(60)} -pin  "COMP_LOOP:tmp:mux#1" {Z(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(61)} -pin  "COMP_LOOP:tmp:mux#1" {Z(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(62)} -pin  "COMP_LOOP:tmp:mux#1" {Z(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(63)} -pin  "COMP_LOOP:tmp:mux#1" {Z(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
### END MODULE 

module new "inPlaceNTT_DIT_precomp:core:twiddle:rsci" "orig" \
 -symlib {4a69cb40-248a-4012-8769-aa1873e8ab98-12 __CPR98__inPlaceNTT_DIT_precomp__FP32ac_int__tm__18_XCiL_2_64XCbL_1_032ac_int__tm__J40JT2T1 v2} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-440 -attr oid 438 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-441 -attr oid 439 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/rst}
load port {twiddle:rsc.s_tdone} output -symbol right_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-442 -attr oid 440 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.s_tdone}
load port {twiddle:rsc.tr_write_done} output -symbol right_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-443 -attr oid 441 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.tr_write_done}
load port {twiddle:rsc.RREADY} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-444 -attr oid 442 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RREADY}
load port {twiddle:rsc.RVALID} input -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-445 -attr oid 443 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RVALID}
load port {twiddle:rsc.RUSER} input -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-446 -attr oid 444 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RUSER}
load port {twiddle:rsc.RLAST} input -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-447 -attr oid 445 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RLAST}
load portBus twiddle:rsc.RRESP(1:0) input 2 {twiddle:rsc.RRESP(1)} {twiddle:rsc.RRESP(0)} -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-448 -attr oid 446 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RRESP}
load portBus twiddle:rsc.RDATA(63:0) input 64 {twiddle:rsc.RDATA(63)} {twiddle:rsc.RDATA(62)} {twiddle:rsc.RDATA(61)} {twiddle:rsc.RDATA(60)} {twiddle:rsc.RDATA(59)} {twiddle:rsc.RDATA(58)} {twiddle:rsc.RDATA(57)} {twiddle:rsc.RDATA(56)} {twiddle:rsc.RDATA(55)} {twiddle:rsc.RDATA(54)} {twiddle:rsc.RDATA(53)} {twiddle:rsc.RDATA(52)} {twiddle:rsc.RDATA(51)} {twiddle:rsc.RDATA(50)} {twiddle:rsc.RDATA(49)} {twiddle:rsc.RDATA(48)} {twiddle:rsc.RDATA(47)} {twiddle:rsc.RDATA(46)} {twiddle:rsc.RDATA(45)} {twiddle:rsc.RDATA(44)} {twiddle:rsc.RDATA(43)} {twiddle:rsc.RDATA(42)} {twiddle:rsc.RDATA(41)} {twiddle:rsc.RDATA(40)} {twiddle:rsc.RDATA(39)} {twiddle:rsc.RDATA(38)} {twiddle:rsc.RDATA(37)} {twiddle:rsc.RDATA(36)} {twiddle:rsc.RDATA(35)} {twiddle:rsc.RDATA(34)} {twiddle:rsc.RDATA(33)} {twiddle:rsc.RDATA(32)} {twiddle:rsc.RDATA(31)} {twiddle:rsc.RDATA(30)} {twiddle:rsc.RDATA(29)} {twiddle:rsc.RDATA(28)} {twiddle:rsc.RDATA(27)} {twiddle:rsc.RDATA(26)} {twiddle:rsc.RDATA(25)} {twiddle:rsc.RDATA(24)} {twiddle:rsc.RDATA(23)} {twiddle:rsc.RDATA(22)} {twiddle:rsc.RDATA(21)} {twiddle:rsc.RDATA(20)} {twiddle:rsc.RDATA(19)} {twiddle:rsc.RDATA(18)} {twiddle:rsc.RDATA(17)} {twiddle:rsc.RDATA(16)} {twiddle:rsc.RDATA(15)} {twiddle:rsc.RDATA(14)} {twiddle:rsc.RDATA(13)} {twiddle:rsc.RDATA(12)} {twiddle:rsc.RDATA(11)} {twiddle:rsc.RDATA(10)} {twiddle:rsc.RDATA(9)} {twiddle:rsc.RDATA(8)} {twiddle:rsc.RDATA(7)} {twiddle:rsc.RDATA(6)} {twiddle:rsc.RDATA(5)} {twiddle:rsc.RDATA(4)} {twiddle:rsc.RDATA(3)} {twiddle:rsc.RDATA(2)} {twiddle:rsc.RDATA(1)} {twiddle:rsc.RDATA(0)} -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-449 -attr oid 447 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load port {twiddle:rsc.RID} input -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-450 -attr oid 448 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RID}
load port {twiddle:rsc.ARREADY} input -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-451 -attr oid 449 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARREADY}
load port {twiddle:rsc.ARVALID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-452 -attr oid 450 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARVALID}
load port {twiddle:rsc.ARUSER} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-453 -attr oid 451 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARUSER}
load portBus twiddle:rsc.ARREGION(3:0) input 4 {twiddle:rsc.ARREGION(3)} {twiddle:rsc.ARREGION(2)} {twiddle:rsc.ARREGION(1)} {twiddle:rsc.ARREGION(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-454 -attr oid 452 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARREGION}
load portBus twiddle:rsc.ARQOS(3:0) input 4 {twiddle:rsc.ARQOS(3)} {twiddle:rsc.ARQOS(2)} {twiddle:rsc.ARQOS(1)} {twiddle:rsc.ARQOS(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-455 -attr oid 453 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARQOS}
load portBus twiddle:rsc.ARPROT(2:0) input 3 {twiddle:rsc.ARPROT(2)} {twiddle:rsc.ARPROT(1)} {twiddle:rsc.ARPROT(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-456 -attr oid 454 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARPROT}
load portBus twiddle:rsc.ARCACHE(3:0) input 4 {twiddle:rsc.ARCACHE(3)} {twiddle:rsc.ARCACHE(2)} {twiddle:rsc.ARCACHE(1)} {twiddle:rsc.ARCACHE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-457 -attr oid 455 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARCACHE}
load port {twiddle:rsc.ARLOCK} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-458 -attr oid 456 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARLOCK}
load portBus twiddle:rsc.ARBURST(1:0) input 2 {twiddle:rsc.ARBURST(1)} {twiddle:rsc.ARBURST(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-459 -attr oid 457 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARBURST}
load portBus twiddle:rsc.ARSIZE(2:0) input 3 {twiddle:rsc.ARSIZE(2)} {twiddle:rsc.ARSIZE(1)} {twiddle:rsc.ARSIZE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-460 -attr oid 458 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARSIZE}
load portBus twiddle:rsc.ARLEN(7:0) input 8 {twiddle:rsc.ARLEN(7)} {twiddle:rsc.ARLEN(6)} {twiddle:rsc.ARLEN(5)} {twiddle:rsc.ARLEN(4)} {twiddle:rsc.ARLEN(3)} {twiddle:rsc.ARLEN(2)} {twiddle:rsc.ARLEN(1)} {twiddle:rsc.ARLEN(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-461 -attr oid 459 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARLEN}
load portBus twiddle:rsc.ARADDR(11:0) input 12 {twiddle:rsc.ARADDR(11)} {twiddle:rsc.ARADDR(10)} {twiddle:rsc.ARADDR(9)} {twiddle:rsc.ARADDR(8)} {twiddle:rsc.ARADDR(7)} {twiddle:rsc.ARADDR(6)} {twiddle:rsc.ARADDR(5)} {twiddle:rsc.ARADDR(4)} {twiddle:rsc.ARADDR(3)} {twiddle:rsc.ARADDR(2)} {twiddle:rsc.ARADDR(1)} {twiddle:rsc.ARADDR(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-462 -attr oid 460 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARADDR}
load port {twiddle:rsc.ARID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-463 -attr oid 461 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARID}
load port {twiddle:rsc.BREADY} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-464 -attr oid 462 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.BREADY}
load port {twiddle:rsc.BVALID} input -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-465 -attr oid 463 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.BVALID}
load port {twiddle:rsc.BUSER} input -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-466 -attr oid 464 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.BUSER}
load portBus twiddle:rsc.BRESP(1:0) input 2 {twiddle:rsc.BRESP(1)} {twiddle:rsc.BRESP(0)} -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-467 -attr oid 465 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.BRESP}
load port {twiddle:rsc.BID} input -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-468 -attr oid 466 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.BID}
load port {twiddle:rsc.WREADY} input -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-469 -attr oid 467 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WREADY}
load port {twiddle:rsc.WVALID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-470 -attr oid 468 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WVALID}
load port {twiddle:rsc.WUSER} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-471 -attr oid 469 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WUSER}
load port {twiddle:rsc.WLAST} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-472 -attr oid 470 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WLAST}
load portBus twiddle:rsc.WSTRB(7:0) input 8 {twiddle:rsc.WSTRB(7)} {twiddle:rsc.WSTRB(6)} {twiddle:rsc.WSTRB(5)} {twiddle:rsc.WSTRB(4)} {twiddle:rsc.WSTRB(3)} {twiddle:rsc.WSTRB(2)} {twiddle:rsc.WSTRB(1)} {twiddle:rsc.WSTRB(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-473 -attr oid 471 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WSTRB}
load portBus twiddle:rsc.WDATA(63:0) input 64 {twiddle:rsc.WDATA(63)} {twiddle:rsc.WDATA(62)} {twiddle:rsc.WDATA(61)} {twiddle:rsc.WDATA(60)} {twiddle:rsc.WDATA(59)} {twiddle:rsc.WDATA(58)} {twiddle:rsc.WDATA(57)} {twiddle:rsc.WDATA(56)} {twiddle:rsc.WDATA(55)} {twiddle:rsc.WDATA(54)} {twiddle:rsc.WDATA(53)} {twiddle:rsc.WDATA(52)} {twiddle:rsc.WDATA(51)} {twiddle:rsc.WDATA(50)} {twiddle:rsc.WDATA(49)} {twiddle:rsc.WDATA(48)} {twiddle:rsc.WDATA(47)} {twiddle:rsc.WDATA(46)} {twiddle:rsc.WDATA(45)} {twiddle:rsc.WDATA(44)} {twiddle:rsc.WDATA(43)} {twiddle:rsc.WDATA(42)} {twiddle:rsc.WDATA(41)} {twiddle:rsc.WDATA(40)} {twiddle:rsc.WDATA(39)} {twiddle:rsc.WDATA(38)} {twiddle:rsc.WDATA(37)} {twiddle:rsc.WDATA(36)} {twiddle:rsc.WDATA(35)} {twiddle:rsc.WDATA(34)} {twiddle:rsc.WDATA(33)} {twiddle:rsc.WDATA(32)} {twiddle:rsc.WDATA(31)} {twiddle:rsc.WDATA(30)} {twiddle:rsc.WDATA(29)} {twiddle:rsc.WDATA(28)} {twiddle:rsc.WDATA(27)} {twiddle:rsc.WDATA(26)} {twiddle:rsc.WDATA(25)} {twiddle:rsc.WDATA(24)} {twiddle:rsc.WDATA(23)} {twiddle:rsc.WDATA(22)} {twiddle:rsc.WDATA(21)} {twiddle:rsc.WDATA(20)} {twiddle:rsc.WDATA(19)} {twiddle:rsc.WDATA(18)} {twiddle:rsc.WDATA(17)} {twiddle:rsc.WDATA(16)} {twiddle:rsc.WDATA(15)} {twiddle:rsc.WDATA(14)} {twiddle:rsc.WDATA(13)} {twiddle:rsc.WDATA(12)} {twiddle:rsc.WDATA(11)} {twiddle:rsc.WDATA(10)} {twiddle:rsc.WDATA(9)} {twiddle:rsc.WDATA(8)} {twiddle:rsc.WDATA(7)} {twiddle:rsc.WDATA(6)} {twiddle:rsc.WDATA(5)} {twiddle:rsc.WDATA(4)} {twiddle:rsc.WDATA(3)} {twiddle:rsc.WDATA(2)} {twiddle:rsc.WDATA(1)} {twiddle:rsc.WDATA(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-474 -attr oid 472 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load port {twiddle:rsc.AWREADY} input -symbol left_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-475 -attr oid 473 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWREADY}
load port {twiddle:rsc.AWVALID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-476 -attr oid 474 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWVALID}
load port {twiddle:rsc.AWUSER} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-477 -attr oid 475 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWUSER}
load portBus twiddle:rsc.AWREGION(3:0) input 4 {twiddle:rsc.AWREGION(3)} {twiddle:rsc.AWREGION(2)} {twiddle:rsc.AWREGION(1)} {twiddle:rsc.AWREGION(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-478 -attr oid 476 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWREGION}
load portBus twiddle:rsc.AWQOS(3:0) input 4 {twiddle:rsc.AWQOS(3)} {twiddle:rsc.AWQOS(2)} {twiddle:rsc.AWQOS(1)} {twiddle:rsc.AWQOS(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-479 -attr oid 477 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWQOS}
load portBus twiddle:rsc.AWPROT(2:0) input 3 {twiddle:rsc.AWPROT(2)} {twiddle:rsc.AWPROT(1)} {twiddle:rsc.AWPROT(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-480 -attr oid 478 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWPROT}
load portBus twiddle:rsc.AWCACHE(3:0) input 4 {twiddle:rsc.AWCACHE(3)} {twiddle:rsc.AWCACHE(2)} {twiddle:rsc.AWCACHE(1)} {twiddle:rsc.AWCACHE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-481 -attr oid 479 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWCACHE}
load port {twiddle:rsc.AWLOCK} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-482 -attr oid 480 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWLOCK}
load portBus twiddle:rsc.AWBURST(1:0) input 2 {twiddle:rsc.AWBURST(1)} {twiddle:rsc.AWBURST(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-483 -attr oid 481 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWBURST}
load portBus twiddle:rsc.AWSIZE(2:0) input 3 {twiddle:rsc.AWSIZE(2)} {twiddle:rsc.AWSIZE(1)} {twiddle:rsc.AWSIZE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-484 -attr oid 482 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWSIZE}
load portBus twiddle:rsc.AWLEN(7:0) input 8 {twiddle:rsc.AWLEN(7)} {twiddle:rsc.AWLEN(6)} {twiddle:rsc.AWLEN(5)} {twiddle:rsc.AWLEN(4)} {twiddle:rsc.AWLEN(3)} {twiddle:rsc.AWLEN(2)} {twiddle:rsc.AWLEN(1)} {twiddle:rsc.AWLEN(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-485 -attr oid 483 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWLEN}
load portBus twiddle:rsc.AWADDR(11:0) input 12 {twiddle:rsc.AWADDR(11)} {twiddle:rsc.AWADDR(10)} {twiddle:rsc.AWADDR(9)} {twiddle:rsc.AWADDR(8)} {twiddle:rsc.AWADDR(7)} {twiddle:rsc.AWADDR(6)} {twiddle:rsc.AWADDR(5)} {twiddle:rsc.AWADDR(4)} {twiddle:rsc.AWADDR(3)} {twiddle:rsc.AWADDR(2)} {twiddle:rsc.AWADDR(1)} {twiddle:rsc.AWADDR(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-486 -attr oid 484 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWADDR}
load port {twiddle:rsc.AWID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-487 -attr oid 485 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWID}
load port {core.wen} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-488 -attr oid 486 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/core.wen}
load port {twiddle:rsci.oswt} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-489 -attr oid 487 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.oswt}
load port {twiddle:rsci.wen_comp} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-490 -attr oid 488 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.wen_comp}
load portBus twiddle:rsci.s_raddr.core(9:0) input 10 {twiddle:rsci.s_raddr.core(9)} {twiddle:rsci.s_raddr.core(8)} {twiddle:rsci.s_raddr.core(7)} {twiddle:rsci.s_raddr.core(6)} {twiddle:rsci.s_raddr.core(5)} {twiddle:rsci.s_raddr.core(4)} {twiddle:rsci.s_raddr.core(3)} {twiddle:rsci.s_raddr.core(2)} {twiddle:rsci.s_raddr.core(1)} {twiddle:rsci.s_raddr.core(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-491 -attr oid 489 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load portBus twiddle:rsci.s_din.mxwt(63:0) output 64 {twiddle:rsci.s_din.mxwt(63)} {twiddle:rsci.s_din.mxwt(62)} {twiddle:rsci.s_din.mxwt(61)} {twiddle:rsci.s_din.mxwt(60)} {twiddle:rsci.s_din.mxwt(59)} {twiddle:rsci.s_din.mxwt(58)} {twiddle:rsci.s_din.mxwt(57)} {twiddle:rsci.s_din.mxwt(56)} {twiddle:rsci.s_din.mxwt(55)} {twiddle:rsci.s_din.mxwt(54)} {twiddle:rsci.s_din.mxwt(53)} {twiddle:rsci.s_din.mxwt(52)} {twiddle:rsci.s_din.mxwt(51)} {twiddle:rsci.s_din.mxwt(50)} {twiddle:rsci.s_din.mxwt(49)} {twiddle:rsci.s_din.mxwt(48)} {twiddle:rsci.s_din.mxwt(47)} {twiddle:rsci.s_din.mxwt(46)} {twiddle:rsci.s_din.mxwt(45)} {twiddle:rsci.s_din.mxwt(44)} {twiddle:rsci.s_din.mxwt(43)} {twiddle:rsci.s_din.mxwt(42)} {twiddle:rsci.s_din.mxwt(41)} {twiddle:rsci.s_din.mxwt(40)} {twiddle:rsci.s_din.mxwt(39)} {twiddle:rsci.s_din.mxwt(38)} {twiddle:rsci.s_din.mxwt(37)} {twiddle:rsci.s_din.mxwt(36)} {twiddle:rsci.s_din.mxwt(35)} {twiddle:rsci.s_din.mxwt(34)} {twiddle:rsci.s_din.mxwt(33)} {twiddle:rsci.s_din.mxwt(32)} {twiddle:rsci.s_din.mxwt(31)} {twiddle:rsci.s_din.mxwt(30)} {twiddle:rsci.s_din.mxwt(29)} {twiddle:rsci.s_din.mxwt(28)} {twiddle:rsci.s_din.mxwt(27)} {twiddle:rsci.s_din.mxwt(26)} {twiddle:rsci.s_din.mxwt(25)} {twiddle:rsci.s_din.mxwt(24)} {twiddle:rsci.s_din.mxwt(23)} {twiddle:rsci.s_din.mxwt(22)} {twiddle:rsci.s_din.mxwt(21)} {twiddle:rsci.s_din.mxwt(20)} {twiddle:rsci.s_din.mxwt(19)} {twiddle:rsci.s_din.mxwt(18)} {twiddle:rsci.s_din.mxwt(17)} {twiddle:rsci.s_din.mxwt(16)} {twiddle:rsci.s_din.mxwt(15)} {twiddle:rsci.s_din.mxwt(14)} {twiddle:rsci.s_din.mxwt(13)} {twiddle:rsci.s_din.mxwt(12)} {twiddle:rsci.s_din.mxwt(11)} {twiddle:rsci.s_din.mxwt(10)} {twiddle:rsci.s_din.mxwt(9)} {twiddle:rsci.s_din.mxwt(8)} {twiddle:rsci.s_din.mxwt(7)} {twiddle:rsci.s_din.mxwt(6)} {twiddle:rsci.s_din.mxwt(5)} {twiddle:rsci.s_din.mxwt(4)} {twiddle:rsci.s_din.mxwt(3)} {twiddle:rsci.s_din.mxwt(2)} {twiddle:rsci.s_din.mxwt(1)} {twiddle:rsci.s_din.mxwt(0)} -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-492 -attr oid 490 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load symbol "amba.ccs_axi4_slave_mem" "amba.ccs_axi4_slave_mem(4,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)" EXT boxcolor 0 \
     port {ACLK} input \
     port {ARESETn} input \
     portBus AWID input 1 {AWID(0)} \
     portBus AWADDR input 12 {AWADDR(11)} {AWADDR(10)} {AWADDR(9)} {AWADDR(8)} {AWADDR(7)} {AWADDR(6)} {AWADDR(5)} {AWADDR(4)} {AWADDR(3)} {AWADDR(2)} {AWADDR(1)} {AWADDR(0)} \
     portBus AWLEN input 8 {AWLEN(7)} {AWLEN(6)} {AWLEN(5)} {AWLEN(4)} {AWLEN(3)} {AWLEN(2)} {AWLEN(1)} {AWLEN(0)} \
     portBus AWSIZE input 3 {AWSIZE(2)} {AWSIZE(1)} {AWSIZE(0)} \
     portBus AWBURST input 2 {AWBURST(1)} {AWBURST(0)} \
     port {AWLOCK} input \
     portBus AWCACHE input 4 {AWCACHE(3)} {AWCACHE(2)} {AWCACHE(1)} {AWCACHE(0)} \
     portBus AWPROT input 3 {AWPROT(2)} {AWPROT(1)} {AWPROT(0)} \
     portBus AWQOS input 4 {AWQOS(3)} {AWQOS(2)} {AWQOS(1)} {AWQOS(0)} \
     portBus AWREGION input 4 {AWREGION(3)} {AWREGION(2)} {AWREGION(1)} {AWREGION(0)} \
     portBus AWUSER input 1 {AWUSER(0)} \
     port {AWVALID} input \
     port {AWREADY} output \
     portBus WDATA input 64 {WDATA(63)} {WDATA(62)} {WDATA(61)} {WDATA(60)} {WDATA(59)} {WDATA(58)} {WDATA(57)} {WDATA(56)} {WDATA(55)} {WDATA(54)} {WDATA(53)} {WDATA(52)} {WDATA(51)} {WDATA(50)} {WDATA(49)} {WDATA(48)} {WDATA(47)} {WDATA(46)} {WDATA(45)} {WDATA(44)} {WDATA(43)} {WDATA(42)} {WDATA(41)} {WDATA(40)} {WDATA(39)} {WDATA(38)} {WDATA(37)} {WDATA(36)} {WDATA(35)} {WDATA(34)} {WDATA(33)} {WDATA(32)} {WDATA(31)} {WDATA(30)} {WDATA(29)} {WDATA(28)} {WDATA(27)} {WDATA(26)} {WDATA(25)} {WDATA(24)} {WDATA(23)} {WDATA(22)} {WDATA(21)} {WDATA(20)} {WDATA(19)} {WDATA(18)} {WDATA(17)} {WDATA(16)} {WDATA(15)} {WDATA(14)} {WDATA(13)} {WDATA(12)} {WDATA(11)} {WDATA(10)} {WDATA(9)} {WDATA(8)} {WDATA(7)} {WDATA(6)} {WDATA(5)} {WDATA(4)} {WDATA(3)} {WDATA(2)} {WDATA(1)} {WDATA(0)} \
     portBus WSTRB input 8 {WSTRB(7)} {WSTRB(6)} {WSTRB(5)} {WSTRB(4)} {WSTRB(3)} {WSTRB(2)} {WSTRB(1)} {WSTRB(0)} \
     port {WLAST} input \
     portBus WUSER input 1 {WUSER(0)} \
     port {WVALID} input \
     port {WREADY} output \
     portBus BID output 1 {BID(0)} \
     portBus BRESP output 2 {BRESP(1)} {BRESP(0)} \
     portBus BUSER output 1 {BUSER(0)} \
     port {BVALID} output \
     port {BREADY} input \
     portBus ARID input 1 {ARID(0)} \
     portBus ARADDR input 12 {ARADDR(11)} {ARADDR(10)} {ARADDR(9)} {ARADDR(8)} {ARADDR(7)} {ARADDR(6)} {ARADDR(5)} {ARADDR(4)} {ARADDR(3)} {ARADDR(2)} {ARADDR(1)} {ARADDR(0)} \
     portBus ARLEN input 8 {ARLEN(7)} {ARLEN(6)} {ARLEN(5)} {ARLEN(4)} {ARLEN(3)} {ARLEN(2)} {ARLEN(1)} {ARLEN(0)} \
     portBus ARSIZE input 3 {ARSIZE(2)} {ARSIZE(1)} {ARSIZE(0)} \
     portBus ARBURST input 2 {ARBURST(1)} {ARBURST(0)} \
     port {ARLOCK} input \
     portBus ARCACHE input 4 {ARCACHE(3)} {ARCACHE(2)} {ARCACHE(1)} {ARCACHE(0)} \
     portBus ARPROT input 3 {ARPROT(2)} {ARPROT(1)} {ARPROT(0)} \
     portBus ARQOS input 4 {ARQOS(3)} {ARQOS(2)} {ARQOS(1)} {ARQOS(0)} \
     portBus ARREGION input 4 {ARREGION(3)} {ARREGION(2)} {ARREGION(1)} {ARREGION(0)} \
     portBus ARUSER input 1 {ARUSER(0)} \
     port {ARVALID} input \
     port {ARREADY} output \
     portBus RID output 1 {RID(0)} \
     portBus RDATA output 64 {RDATA(63)} {RDATA(62)} {RDATA(61)} {RDATA(60)} {RDATA(59)} {RDATA(58)} {RDATA(57)} {RDATA(56)} {RDATA(55)} {RDATA(54)} {RDATA(53)} {RDATA(52)} {RDATA(51)} {RDATA(50)} {RDATA(49)} {RDATA(48)} {RDATA(47)} {RDATA(46)} {RDATA(45)} {RDATA(44)} {RDATA(43)} {RDATA(42)} {RDATA(41)} {RDATA(40)} {RDATA(39)} {RDATA(38)} {RDATA(37)} {RDATA(36)} {RDATA(35)} {RDATA(34)} {RDATA(33)} {RDATA(32)} {RDATA(31)} {RDATA(30)} {RDATA(29)} {RDATA(28)} {RDATA(27)} {RDATA(26)} {RDATA(25)} {RDATA(24)} {RDATA(23)} {RDATA(22)} {RDATA(21)} {RDATA(20)} {RDATA(19)} {RDATA(18)} {RDATA(17)} {RDATA(16)} {RDATA(15)} {RDATA(14)} {RDATA(13)} {RDATA(12)} {RDATA(11)} {RDATA(10)} {RDATA(9)} {RDATA(8)} {RDATA(7)} {RDATA(6)} {RDATA(5)} {RDATA(4)} {RDATA(3)} {RDATA(2)} {RDATA(1)} {RDATA(0)} \
     portBus RRESP output 2 {RRESP(1)} {RRESP(0)} \
     port {RLAST} output \
     portBus RUSER output 1 {RUSER(0)} \
     port {RVALID} output \
     port {RREADY} input \
     port {s_re} input \
     port {s_we} input \
     portBus s_raddr input 10 {s_raddr(9)} {s_raddr(8)} {s_raddr(7)} {s_raddr(6)} {s_raddr(5)} {s_raddr(4)} {s_raddr(3)} {s_raddr(2)} {s_raddr(1)} {s_raddr(0)} \
     portBus s_waddr input 10 {s_waddr(9)} {s_waddr(8)} {s_waddr(7)} {s_waddr(6)} {s_waddr(5)} {s_waddr(4)} {s_waddr(3)} {s_waddr(2)} {s_waddr(1)} {s_waddr(0)} \
     portBus s_din output 64 {s_din(63)} {s_din(62)} {s_din(61)} {s_din(60)} {s_din(59)} {s_din(58)} {s_din(57)} {s_din(56)} {s_din(55)} {s_din(54)} {s_din(53)} {s_din(52)} {s_din(51)} {s_din(50)} {s_din(49)} {s_din(48)} {s_din(47)} {s_din(46)} {s_din(45)} {s_din(44)} {s_din(43)} {s_din(42)} {s_din(41)} {s_din(40)} {s_din(39)} {s_din(38)} {s_din(37)} {s_din(36)} {s_din(35)} {s_din(34)} {s_din(33)} {s_din(32)} {s_din(31)} {s_din(30)} {s_din(29)} {s_din(28)} {s_din(27)} {s_din(26)} {s_din(25)} {s_din(24)} {s_din(23)} {s_din(22)} {s_din(21)} {s_din(20)} {s_din(19)} {s_din(18)} {s_din(17)} {s_din(16)} {s_din(15)} {s_din(14)} {s_din(13)} {s_din(12)} {s_din(11)} {s_din(10)} {s_din(9)} {s_din(8)} {s_din(7)} {s_din(6)} {s_din(5)} {s_din(4)} {s_din(3)} {s_din(2)} {s_din(1)} {s_din(0)} \
     portBus s_dout input 64 {s_dout(63)} {s_dout(62)} {s_dout(61)} {s_dout(60)} {s_dout(59)} {s_dout(58)} {s_dout(57)} {s_dout(56)} {s_dout(55)} {s_dout(54)} {s_dout(53)} {s_dout(52)} {s_dout(51)} {s_dout(50)} {s_dout(49)} {s_dout(48)} {s_dout(47)} {s_dout(46)} {s_dout(45)} {s_dout(44)} {s_dout(43)} {s_dout(42)} {s_dout(41)} {s_dout(40)} {s_dout(39)} {s_dout(38)} {s_dout(37)} {s_dout(36)} {s_dout(35)} {s_dout(34)} {s_dout(33)} {s_dout(32)} {s_dout(31)} {s_dout(30)} {s_dout(29)} {s_dout(28)} {s_dout(27)} {s_dout(26)} {s_dout(25)} {s_dout(24)} {s_dout(23)} {s_dout(22)} {s_dout(21)} {s_dout(20)} {s_dout(19)} {s_dout(18)} {s_dout(17)} {s_dout(16)} {s_dout(15)} {s_dout(14)} {s_dout(13)} {s_dout(12)} {s_dout(11)} {s_dout(10)} {s_dout(9)} {s_dout(8)} {s_dout(7)} {s_dout(6)} {s_dout(5)} {s_dout(4)} {s_dout(3)} {s_dout(2)} {s_dout(1)} {s_dout(0)} \
     port {s_rrdy} output \
     port {s_wrdy} output \
     port {is_idle} output \
     port {tr_write_done} input \
     port {s_tdone} input \

load symbol "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {twiddle:rsci.oswt} input \
     port {twiddle:rsci.biwt} output \
     port {twiddle:rsci.bdwt} output \
     port {twiddle:rsci.bcwt} input \
     port {twiddle:rsci.s_re.core.sct} output \
     port {twiddle:rsci.s_rrdy} input \

load symbol "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {twiddle:rsci.oswt} input \
     port {twiddle:rsci.wen_comp} output \
     portBus twiddle:rsci.s_raddr.core input 10 {twiddle:rsci.s_raddr.core(9)} {twiddle:rsci.s_raddr.core(8)} {twiddle:rsci.s_raddr.core(7)} {twiddle:rsci.s_raddr.core(6)} {twiddle:rsci.s_raddr.core(5)} {twiddle:rsci.s_raddr.core(4)} {twiddle:rsci.s_raddr.core(3)} {twiddle:rsci.s_raddr.core(2)} {twiddle:rsci.s_raddr.core(1)} {twiddle:rsci.s_raddr.core(0)} \
     portBus twiddle:rsci.s_din.mxwt output 64 {twiddle:rsci.s_din.mxwt(63)} {twiddle:rsci.s_din.mxwt(62)} {twiddle:rsci.s_din.mxwt(61)} {twiddle:rsci.s_din.mxwt(60)} {twiddle:rsci.s_din.mxwt(59)} {twiddle:rsci.s_din.mxwt(58)} {twiddle:rsci.s_din.mxwt(57)} {twiddle:rsci.s_din.mxwt(56)} {twiddle:rsci.s_din.mxwt(55)} {twiddle:rsci.s_din.mxwt(54)} {twiddle:rsci.s_din.mxwt(53)} {twiddle:rsci.s_din.mxwt(52)} {twiddle:rsci.s_din.mxwt(51)} {twiddle:rsci.s_din.mxwt(50)} {twiddle:rsci.s_din.mxwt(49)} {twiddle:rsci.s_din.mxwt(48)} {twiddle:rsci.s_din.mxwt(47)} {twiddle:rsci.s_din.mxwt(46)} {twiddle:rsci.s_din.mxwt(45)} {twiddle:rsci.s_din.mxwt(44)} {twiddle:rsci.s_din.mxwt(43)} {twiddle:rsci.s_din.mxwt(42)} {twiddle:rsci.s_din.mxwt(41)} {twiddle:rsci.s_din.mxwt(40)} {twiddle:rsci.s_din.mxwt(39)} {twiddle:rsci.s_din.mxwt(38)} {twiddle:rsci.s_din.mxwt(37)} {twiddle:rsci.s_din.mxwt(36)} {twiddle:rsci.s_din.mxwt(35)} {twiddle:rsci.s_din.mxwt(34)} {twiddle:rsci.s_din.mxwt(33)} {twiddle:rsci.s_din.mxwt(32)} {twiddle:rsci.s_din.mxwt(31)} {twiddle:rsci.s_din.mxwt(30)} {twiddle:rsci.s_din.mxwt(29)} {twiddle:rsci.s_din.mxwt(28)} {twiddle:rsci.s_din.mxwt(27)} {twiddle:rsci.s_din.mxwt(26)} {twiddle:rsci.s_din.mxwt(25)} {twiddle:rsci.s_din.mxwt(24)} {twiddle:rsci.s_din.mxwt(23)} {twiddle:rsci.s_din.mxwt(22)} {twiddle:rsci.s_din.mxwt(21)} {twiddle:rsci.s_din.mxwt(20)} {twiddle:rsci.s_din.mxwt(19)} {twiddle:rsci.s_din.mxwt(18)} {twiddle:rsci.s_din.mxwt(17)} {twiddle:rsci.s_din.mxwt(16)} {twiddle:rsci.s_din.mxwt(15)} {twiddle:rsci.s_din.mxwt(14)} {twiddle:rsci.s_din.mxwt(13)} {twiddle:rsci.s_din.mxwt(12)} {twiddle:rsci.s_din.mxwt(11)} {twiddle:rsci.s_din.mxwt(10)} {twiddle:rsci.s_din.mxwt(9)} {twiddle:rsci.s_din.mxwt(8)} {twiddle:rsci.s_din.mxwt(7)} {twiddle:rsci.s_din.mxwt(6)} {twiddle:rsci.s_din.mxwt(5)} {twiddle:rsci.s_din.mxwt(4)} {twiddle:rsci.s_din.mxwt(3)} {twiddle:rsci.s_din.mxwt(2)} {twiddle:rsci.s_din.mxwt(1)} {twiddle:rsci.s_din.mxwt(0)} \
     port {twiddle:rsci.biwt} input \
     port {twiddle:rsci.bdwt} input \
     port {twiddle:rsci.bcwt} output \
     portBus twiddle:rsci.s_raddr output 10 {twiddle:rsci.s_raddr(9)} {twiddle:rsci.s_raddr(8)} {twiddle:rsci.s_raddr(7)} {twiddle:rsci.s_raddr(6)} {twiddle:rsci.s_raddr(5)} {twiddle:rsci.s_raddr(4)} {twiddle:rsci.s_raddr(3)} {twiddle:rsci.s_raddr(2)} {twiddle:rsci.s_raddr(1)} {twiddle:rsci.s_raddr(0)} \
     port {twiddle:rsci.s_raddr.core.sct} input \
     portBus twiddle:rsci.s_din input 64 {twiddle:rsci.s_din(63)} {twiddle:rsci.s_din(62)} {twiddle:rsci.s_din(61)} {twiddle:rsci.s_din(60)} {twiddle:rsci.s_din(59)} {twiddle:rsci.s_din(58)} {twiddle:rsci.s_din(57)} {twiddle:rsci.s_din(56)} {twiddle:rsci.s_din(55)} {twiddle:rsci.s_din(54)} {twiddle:rsci.s_din(53)} {twiddle:rsci.s_din(52)} {twiddle:rsci.s_din(51)} {twiddle:rsci.s_din(50)} {twiddle:rsci.s_din(49)} {twiddle:rsci.s_din(48)} {twiddle:rsci.s_din(47)} {twiddle:rsci.s_din(46)} {twiddle:rsci.s_din(45)} {twiddle:rsci.s_din(44)} {twiddle:rsci.s_din(43)} {twiddle:rsci.s_din(42)} {twiddle:rsci.s_din(41)} {twiddle:rsci.s_din(40)} {twiddle:rsci.s_din(39)} {twiddle:rsci.s_din(38)} {twiddle:rsci.s_din(37)} {twiddle:rsci.s_din(36)} {twiddle:rsci.s_din(35)} {twiddle:rsci.s_din(34)} {twiddle:rsci.s_din(33)} {twiddle:rsci.s_din(32)} {twiddle:rsci.s_din(31)} {twiddle:rsci.s_din(30)} {twiddle:rsci.s_din(29)} {twiddle:rsci.s_din(28)} {twiddle:rsci.s_din(27)} {twiddle:rsci.s_din(26)} {twiddle:rsci.s_din(25)} {twiddle:rsci.s_din(24)} {twiddle:rsci.s_din(23)} {twiddle:rsci.s_din(22)} {twiddle:rsci.s_din(21)} {twiddle:rsci.s_din(20)} {twiddle:rsci.s_din(19)} {twiddle:rsci.s_din(18)} {twiddle:rsci.s_din(17)} {twiddle:rsci.s_din(16)} {twiddle:rsci.s_din(15)} {twiddle:rsci.s_din(14)} {twiddle:rsci.s_din(13)} {twiddle:rsci.s_din(12)} {twiddle:rsci.s_din(11)} {twiddle:rsci.s_din(10)} {twiddle:rsci.s_din(9)} {twiddle:rsci.s_din(8)} {twiddle:rsci.s_din(7)} {twiddle:rsci.s_din(6)} {twiddle:rsci.s_din(5)} {twiddle:rsci.s_din(4)} {twiddle:rsci.s_din(3)} {twiddle:rsci.s_din(2)} {twiddle:rsci.s_din(1)} {twiddle:rsci.s_din(0)} \

load net {twiddle:rsci.biwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-493 -attr oid 491 -attr vt d
load net {twiddle:rsci.bdwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-494 -attr oid 492 -attr vt d
load net {twiddle:rsci.bcwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-495 -attr oid 493 -attr vt d
load net {twiddle:rsci.s_re.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-496 -attr oid 494 -attr vt d
load net {twiddle:rsci.s_raddr(0)} -attr vt d
load net {twiddle:rsci.s_raddr(1)} -attr vt d
load net {twiddle:rsci.s_raddr(2)} -attr vt d
load net {twiddle:rsci.s_raddr(3)} -attr vt d
load net {twiddle:rsci.s_raddr(4)} -attr vt d
load net {twiddle:rsci.s_raddr(5)} -attr vt d
load net {twiddle:rsci.s_raddr(6)} -attr vt d
load net {twiddle:rsci.s_raddr(7)} -attr vt d
load net {twiddle:rsci.s_raddr(8)} -attr vt d
load net {twiddle:rsci.s_raddr(9)} -attr vt d
load netBundle {twiddle:rsci.s_raddr} 10 {twiddle:rsci.s_raddr(0)} {twiddle:rsci.s_raddr(1)} {twiddle:rsci.s_raddr(2)} {twiddle:rsci.s_raddr(3)} {twiddle:rsci.s_raddr(4)} {twiddle:rsci.s_raddr(5)} {twiddle:rsci.s_raddr(6)} {twiddle:rsci.s_raddr(7)} {twiddle:rsci.s_raddr(8)} {twiddle:rsci.s_raddr(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-497 -attr oid 495 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_din(0)} -attr vt d
load net {twiddle:rsci.s_din(1)} -attr vt d
load net {twiddle:rsci.s_din(2)} -attr vt d
load net {twiddle:rsci.s_din(3)} -attr vt d
load net {twiddle:rsci.s_din(4)} -attr vt d
load net {twiddle:rsci.s_din(5)} -attr vt d
load net {twiddle:rsci.s_din(6)} -attr vt d
load net {twiddle:rsci.s_din(7)} -attr vt d
load net {twiddle:rsci.s_din(8)} -attr vt d
load net {twiddle:rsci.s_din(9)} -attr vt d
load net {twiddle:rsci.s_din(10)} -attr vt d
load net {twiddle:rsci.s_din(11)} -attr vt d
load net {twiddle:rsci.s_din(12)} -attr vt d
load net {twiddle:rsci.s_din(13)} -attr vt d
load net {twiddle:rsci.s_din(14)} -attr vt d
load net {twiddle:rsci.s_din(15)} -attr vt d
load net {twiddle:rsci.s_din(16)} -attr vt d
load net {twiddle:rsci.s_din(17)} -attr vt d
load net {twiddle:rsci.s_din(18)} -attr vt d
load net {twiddle:rsci.s_din(19)} -attr vt d
load net {twiddle:rsci.s_din(20)} -attr vt d
load net {twiddle:rsci.s_din(21)} -attr vt d
load net {twiddle:rsci.s_din(22)} -attr vt d
load net {twiddle:rsci.s_din(23)} -attr vt d
load net {twiddle:rsci.s_din(24)} -attr vt d
load net {twiddle:rsci.s_din(25)} -attr vt d
load net {twiddle:rsci.s_din(26)} -attr vt d
load net {twiddle:rsci.s_din(27)} -attr vt d
load net {twiddle:rsci.s_din(28)} -attr vt d
load net {twiddle:rsci.s_din(29)} -attr vt d
load net {twiddle:rsci.s_din(30)} -attr vt d
load net {twiddle:rsci.s_din(31)} -attr vt d
load net {twiddle:rsci.s_din(32)} -attr vt d
load net {twiddle:rsci.s_din(33)} -attr vt d
load net {twiddle:rsci.s_din(34)} -attr vt d
load net {twiddle:rsci.s_din(35)} -attr vt d
load net {twiddle:rsci.s_din(36)} -attr vt d
load net {twiddle:rsci.s_din(37)} -attr vt d
load net {twiddle:rsci.s_din(38)} -attr vt d
load net {twiddle:rsci.s_din(39)} -attr vt d
load net {twiddle:rsci.s_din(40)} -attr vt d
load net {twiddle:rsci.s_din(41)} -attr vt d
load net {twiddle:rsci.s_din(42)} -attr vt d
load net {twiddle:rsci.s_din(43)} -attr vt d
load net {twiddle:rsci.s_din(44)} -attr vt d
load net {twiddle:rsci.s_din(45)} -attr vt d
load net {twiddle:rsci.s_din(46)} -attr vt d
load net {twiddle:rsci.s_din(47)} -attr vt d
load net {twiddle:rsci.s_din(48)} -attr vt d
load net {twiddle:rsci.s_din(49)} -attr vt d
load net {twiddle:rsci.s_din(50)} -attr vt d
load net {twiddle:rsci.s_din(51)} -attr vt d
load net {twiddle:rsci.s_din(52)} -attr vt d
load net {twiddle:rsci.s_din(53)} -attr vt d
load net {twiddle:rsci.s_din(54)} -attr vt d
load net {twiddle:rsci.s_din(55)} -attr vt d
load net {twiddle:rsci.s_din(56)} -attr vt d
load net {twiddle:rsci.s_din(57)} -attr vt d
load net {twiddle:rsci.s_din(58)} -attr vt d
load net {twiddle:rsci.s_din(59)} -attr vt d
load net {twiddle:rsci.s_din(60)} -attr vt d
load net {twiddle:rsci.s_din(61)} -attr vt d
load net {twiddle:rsci.s_din(62)} -attr vt d
load net {twiddle:rsci.s_din(63)} -attr vt d
load netBundle {twiddle:rsci.s_din} 64 {twiddle:rsci.s_din(0)} {twiddle:rsci.s_din(1)} {twiddle:rsci.s_din(2)} {twiddle:rsci.s_din(3)} {twiddle:rsci.s_din(4)} {twiddle:rsci.s_din(5)} {twiddle:rsci.s_din(6)} {twiddle:rsci.s_din(7)} {twiddle:rsci.s_din(8)} {twiddle:rsci.s_din(9)} {twiddle:rsci.s_din(10)} {twiddle:rsci.s_din(11)} {twiddle:rsci.s_din(12)} {twiddle:rsci.s_din(13)} {twiddle:rsci.s_din(14)} {twiddle:rsci.s_din(15)} {twiddle:rsci.s_din(16)} {twiddle:rsci.s_din(17)} {twiddle:rsci.s_din(18)} {twiddle:rsci.s_din(19)} {twiddle:rsci.s_din(20)} {twiddle:rsci.s_din(21)} {twiddle:rsci.s_din(22)} {twiddle:rsci.s_din(23)} {twiddle:rsci.s_din(24)} {twiddle:rsci.s_din(25)} {twiddle:rsci.s_din(26)} {twiddle:rsci.s_din(27)} {twiddle:rsci.s_din(28)} {twiddle:rsci.s_din(29)} {twiddle:rsci.s_din(30)} {twiddle:rsci.s_din(31)} {twiddle:rsci.s_din(32)} {twiddle:rsci.s_din(33)} {twiddle:rsci.s_din(34)} {twiddle:rsci.s_din(35)} {twiddle:rsci.s_din(36)} {twiddle:rsci.s_din(37)} {twiddle:rsci.s_din(38)} {twiddle:rsci.s_din(39)} {twiddle:rsci.s_din(40)} {twiddle:rsci.s_din(41)} {twiddle:rsci.s_din(42)} {twiddle:rsci.s_din(43)} {twiddle:rsci.s_din(44)} {twiddle:rsci.s_din(45)} {twiddle:rsci.s_din(46)} {twiddle:rsci.s_din(47)} {twiddle:rsci.s_din(48)} {twiddle:rsci.s_din(49)} {twiddle:rsci.s_din(50)} {twiddle:rsci.s_din(51)} {twiddle:rsci.s_din(52)} {twiddle:rsci.s_din(53)} {twiddle:rsci.s_din(54)} {twiddle:rsci.s_din(55)} {twiddle:rsci.s_din(56)} {twiddle:rsci.s_din(57)} {twiddle:rsci.s_din(58)} {twiddle:rsci.s_din(59)} {twiddle:rsci.s_din(60)} {twiddle:rsci.s_din(61)} {twiddle:rsci.s_din(62)} {twiddle:rsci.s_din(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-498 -attr oid 496 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_rrdy} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-499 -attr oid 497 -attr vt d
load net {twiddle:rsci.s_wrdy} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-500 -attr oid 498
load net {twiddle:rsc.is_idle} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-501 -attr oid 499
load net {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-502 -attr oid 500 -attr vt d
load net {clk} -port {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-503 -attr oid 501 -attr vt d
load net {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-504 -attr oid 502 -attr vt d
load net {rst} -port {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-505 -attr oid 503 -attr vt d
load net {twiddle:rsc.s_tdone} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-506 -attr oid 504 -attr vt d
load net {twiddle:rsc.s_tdone} -port {twiddle:rsc.s_tdone} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-507 -attr oid 505 -attr vt d
load net {twiddle:rsc.tr_write_done} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-508 -attr oid 506 -attr vt d
load net {twiddle:rsc.tr_write_done} -port {twiddle:rsc.tr_write_done} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-509 -attr oid 507 -attr vt d
load net {twiddle:rsc.RREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-510 -attr oid 508 -attr vt d
load net {twiddle:rsc.RREADY} -port {twiddle:rsc.RREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-511 -attr oid 509 -attr vt d
load net {twiddle:rsc.RVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-512 -attr oid 510 -attr vt d
load net {twiddle:rsc.RVALID} -port {twiddle:rsc.RVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-513 -attr oid 511 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RVALID}
load net {twiddle:rsc.RUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-514 -attr oid 512 -attr vt d
load net {twiddle:rsc.RUSER} -port {twiddle:rsc.RUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-515 -attr oid 513 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RUSER}
load net {twiddle:rsc.RLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-516 -attr oid 514 -attr vt d
load net {twiddle:rsc.RLAST} -port {twiddle:rsc.RLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-517 -attr oid 515 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RLAST}
load net {twiddle:rsc.RRESP(0)} -attr vt d
load net {twiddle:rsc.RRESP(1)} -attr vt d
load netBundle {twiddle:rsc.RRESP} 2 {twiddle:rsc.RRESP(0)} {twiddle:rsc.RRESP(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-518 -attr oid 516 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RRESP}
load net {twiddle:rsc.RRESP(0)} -port {twiddle:rsc.RRESP(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RRESP}
load net {twiddle:rsc.RRESP(1)} -port {twiddle:rsc.RRESP(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RRESP}
load net {twiddle:rsc.RDATA(0)} -attr vt d
load net {twiddle:rsc.RDATA(1)} -attr vt d
load net {twiddle:rsc.RDATA(2)} -attr vt d
load net {twiddle:rsc.RDATA(3)} -attr vt d
load net {twiddle:rsc.RDATA(4)} -attr vt d
load net {twiddle:rsc.RDATA(5)} -attr vt d
load net {twiddle:rsc.RDATA(6)} -attr vt d
load net {twiddle:rsc.RDATA(7)} -attr vt d
load net {twiddle:rsc.RDATA(8)} -attr vt d
load net {twiddle:rsc.RDATA(9)} -attr vt d
load net {twiddle:rsc.RDATA(10)} -attr vt d
load net {twiddle:rsc.RDATA(11)} -attr vt d
load net {twiddle:rsc.RDATA(12)} -attr vt d
load net {twiddle:rsc.RDATA(13)} -attr vt d
load net {twiddle:rsc.RDATA(14)} -attr vt d
load net {twiddle:rsc.RDATA(15)} -attr vt d
load net {twiddle:rsc.RDATA(16)} -attr vt d
load net {twiddle:rsc.RDATA(17)} -attr vt d
load net {twiddle:rsc.RDATA(18)} -attr vt d
load net {twiddle:rsc.RDATA(19)} -attr vt d
load net {twiddle:rsc.RDATA(20)} -attr vt d
load net {twiddle:rsc.RDATA(21)} -attr vt d
load net {twiddle:rsc.RDATA(22)} -attr vt d
load net {twiddle:rsc.RDATA(23)} -attr vt d
load net {twiddle:rsc.RDATA(24)} -attr vt d
load net {twiddle:rsc.RDATA(25)} -attr vt d
load net {twiddle:rsc.RDATA(26)} -attr vt d
load net {twiddle:rsc.RDATA(27)} -attr vt d
load net {twiddle:rsc.RDATA(28)} -attr vt d
load net {twiddle:rsc.RDATA(29)} -attr vt d
load net {twiddle:rsc.RDATA(30)} -attr vt d
load net {twiddle:rsc.RDATA(31)} -attr vt d
load net {twiddle:rsc.RDATA(32)} -attr vt d
load net {twiddle:rsc.RDATA(33)} -attr vt d
load net {twiddle:rsc.RDATA(34)} -attr vt d
load net {twiddle:rsc.RDATA(35)} -attr vt d
load net {twiddle:rsc.RDATA(36)} -attr vt d
load net {twiddle:rsc.RDATA(37)} -attr vt d
load net {twiddle:rsc.RDATA(38)} -attr vt d
load net {twiddle:rsc.RDATA(39)} -attr vt d
load net {twiddle:rsc.RDATA(40)} -attr vt d
load net {twiddle:rsc.RDATA(41)} -attr vt d
load net {twiddle:rsc.RDATA(42)} -attr vt d
load net {twiddle:rsc.RDATA(43)} -attr vt d
load net {twiddle:rsc.RDATA(44)} -attr vt d
load net {twiddle:rsc.RDATA(45)} -attr vt d
load net {twiddle:rsc.RDATA(46)} -attr vt d
load net {twiddle:rsc.RDATA(47)} -attr vt d
load net {twiddle:rsc.RDATA(48)} -attr vt d
load net {twiddle:rsc.RDATA(49)} -attr vt d
load net {twiddle:rsc.RDATA(50)} -attr vt d
load net {twiddle:rsc.RDATA(51)} -attr vt d
load net {twiddle:rsc.RDATA(52)} -attr vt d
load net {twiddle:rsc.RDATA(53)} -attr vt d
load net {twiddle:rsc.RDATA(54)} -attr vt d
load net {twiddle:rsc.RDATA(55)} -attr vt d
load net {twiddle:rsc.RDATA(56)} -attr vt d
load net {twiddle:rsc.RDATA(57)} -attr vt d
load net {twiddle:rsc.RDATA(58)} -attr vt d
load net {twiddle:rsc.RDATA(59)} -attr vt d
load net {twiddle:rsc.RDATA(60)} -attr vt d
load net {twiddle:rsc.RDATA(61)} -attr vt d
load net {twiddle:rsc.RDATA(62)} -attr vt d
load net {twiddle:rsc.RDATA(63)} -attr vt d
load netBundle {twiddle:rsc.RDATA} 64 {twiddle:rsc.RDATA(0)} {twiddle:rsc.RDATA(1)} {twiddle:rsc.RDATA(2)} {twiddle:rsc.RDATA(3)} {twiddle:rsc.RDATA(4)} {twiddle:rsc.RDATA(5)} {twiddle:rsc.RDATA(6)} {twiddle:rsc.RDATA(7)} {twiddle:rsc.RDATA(8)} {twiddle:rsc.RDATA(9)} {twiddle:rsc.RDATA(10)} {twiddle:rsc.RDATA(11)} {twiddle:rsc.RDATA(12)} {twiddle:rsc.RDATA(13)} {twiddle:rsc.RDATA(14)} {twiddle:rsc.RDATA(15)} {twiddle:rsc.RDATA(16)} {twiddle:rsc.RDATA(17)} {twiddle:rsc.RDATA(18)} {twiddle:rsc.RDATA(19)} {twiddle:rsc.RDATA(20)} {twiddle:rsc.RDATA(21)} {twiddle:rsc.RDATA(22)} {twiddle:rsc.RDATA(23)} {twiddle:rsc.RDATA(24)} {twiddle:rsc.RDATA(25)} {twiddle:rsc.RDATA(26)} {twiddle:rsc.RDATA(27)} {twiddle:rsc.RDATA(28)} {twiddle:rsc.RDATA(29)} {twiddle:rsc.RDATA(30)} {twiddle:rsc.RDATA(31)} {twiddle:rsc.RDATA(32)} {twiddle:rsc.RDATA(33)} {twiddle:rsc.RDATA(34)} {twiddle:rsc.RDATA(35)} {twiddle:rsc.RDATA(36)} {twiddle:rsc.RDATA(37)} {twiddle:rsc.RDATA(38)} {twiddle:rsc.RDATA(39)} {twiddle:rsc.RDATA(40)} {twiddle:rsc.RDATA(41)} {twiddle:rsc.RDATA(42)} {twiddle:rsc.RDATA(43)} {twiddle:rsc.RDATA(44)} {twiddle:rsc.RDATA(45)} {twiddle:rsc.RDATA(46)} {twiddle:rsc.RDATA(47)} {twiddle:rsc.RDATA(48)} {twiddle:rsc.RDATA(49)} {twiddle:rsc.RDATA(50)} {twiddle:rsc.RDATA(51)} {twiddle:rsc.RDATA(52)} {twiddle:rsc.RDATA(53)} {twiddle:rsc.RDATA(54)} {twiddle:rsc.RDATA(55)} {twiddle:rsc.RDATA(56)} {twiddle:rsc.RDATA(57)} {twiddle:rsc.RDATA(58)} {twiddle:rsc.RDATA(59)} {twiddle:rsc.RDATA(60)} {twiddle:rsc.RDATA(61)} {twiddle:rsc.RDATA(62)} {twiddle:rsc.RDATA(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-519 -attr oid 517 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(0)} -port {twiddle:rsc.RDATA(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(1)} -port {twiddle:rsc.RDATA(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(2)} -port {twiddle:rsc.RDATA(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(3)} -port {twiddle:rsc.RDATA(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(4)} -port {twiddle:rsc.RDATA(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(5)} -port {twiddle:rsc.RDATA(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(6)} -port {twiddle:rsc.RDATA(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(7)} -port {twiddle:rsc.RDATA(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(8)} -port {twiddle:rsc.RDATA(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(9)} -port {twiddle:rsc.RDATA(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(10)} -port {twiddle:rsc.RDATA(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(11)} -port {twiddle:rsc.RDATA(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(12)} -port {twiddle:rsc.RDATA(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(13)} -port {twiddle:rsc.RDATA(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(14)} -port {twiddle:rsc.RDATA(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(15)} -port {twiddle:rsc.RDATA(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(16)} -port {twiddle:rsc.RDATA(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(17)} -port {twiddle:rsc.RDATA(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(18)} -port {twiddle:rsc.RDATA(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(19)} -port {twiddle:rsc.RDATA(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(20)} -port {twiddle:rsc.RDATA(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(21)} -port {twiddle:rsc.RDATA(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(22)} -port {twiddle:rsc.RDATA(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(23)} -port {twiddle:rsc.RDATA(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(24)} -port {twiddle:rsc.RDATA(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(25)} -port {twiddle:rsc.RDATA(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(26)} -port {twiddle:rsc.RDATA(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(27)} -port {twiddle:rsc.RDATA(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(28)} -port {twiddle:rsc.RDATA(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(29)} -port {twiddle:rsc.RDATA(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(30)} -port {twiddle:rsc.RDATA(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(31)} -port {twiddle:rsc.RDATA(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(32)} -port {twiddle:rsc.RDATA(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(33)} -port {twiddle:rsc.RDATA(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(34)} -port {twiddle:rsc.RDATA(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(35)} -port {twiddle:rsc.RDATA(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(36)} -port {twiddle:rsc.RDATA(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(37)} -port {twiddle:rsc.RDATA(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(38)} -port {twiddle:rsc.RDATA(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(39)} -port {twiddle:rsc.RDATA(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(40)} -port {twiddle:rsc.RDATA(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(41)} -port {twiddle:rsc.RDATA(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(42)} -port {twiddle:rsc.RDATA(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(43)} -port {twiddle:rsc.RDATA(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(44)} -port {twiddle:rsc.RDATA(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(45)} -port {twiddle:rsc.RDATA(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(46)} -port {twiddle:rsc.RDATA(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(47)} -port {twiddle:rsc.RDATA(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(48)} -port {twiddle:rsc.RDATA(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(49)} -port {twiddle:rsc.RDATA(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(50)} -port {twiddle:rsc.RDATA(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(51)} -port {twiddle:rsc.RDATA(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(52)} -port {twiddle:rsc.RDATA(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(53)} -port {twiddle:rsc.RDATA(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(54)} -port {twiddle:rsc.RDATA(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(55)} -port {twiddle:rsc.RDATA(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(56)} -port {twiddle:rsc.RDATA(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(57)} -port {twiddle:rsc.RDATA(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(58)} -port {twiddle:rsc.RDATA(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(59)} -port {twiddle:rsc.RDATA(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(60)} -port {twiddle:rsc.RDATA(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(61)} -port {twiddle:rsc.RDATA(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(62)} -port {twiddle:rsc.RDATA(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(63)} -port {twiddle:rsc.RDATA(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-520 -attr oid 518 -attr vt d
load net {twiddle:rsc.RID} -port {twiddle:rsc.RID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-521 -attr oid 519 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RID}
load net {twiddle:rsc.ARREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-522 -attr oid 520 -attr vt d
load net {twiddle:rsc.ARREADY} -port {twiddle:rsc.ARREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-523 -attr oid 521 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARREADY}
load net {twiddle:rsc.ARVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-524 -attr oid 522 -attr vt d
load net {twiddle:rsc.ARVALID} -port {twiddle:rsc.ARVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-525 -attr oid 523 -attr vt d
load net {twiddle:rsc.ARUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-526 -attr oid 524 -attr vt d
load net {twiddle:rsc.ARUSER} -port {twiddle:rsc.ARUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-527 -attr oid 525 -attr vt d
load net {twiddle:rsc.ARREGION(0)} -attr vt d
load net {twiddle:rsc.ARREGION(1)} -attr vt d
load net {twiddle:rsc.ARREGION(2)} -attr vt d
load net {twiddle:rsc.ARREGION(3)} -attr vt d
load netBundle {twiddle:rsc.ARREGION} 4 {twiddle:rsc.ARREGION(0)} {twiddle:rsc.ARREGION(1)} {twiddle:rsc.ARREGION(2)} {twiddle:rsc.ARREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-528 -attr oid 526 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(0)} -port {twiddle:rsc.ARREGION(0)} -attr vt d
load net {twiddle:rsc.ARREGION(1)} -port {twiddle:rsc.ARREGION(1)} -attr vt d
load net {twiddle:rsc.ARREGION(2)} -port {twiddle:rsc.ARREGION(2)} -attr vt d
load net {twiddle:rsc.ARREGION(3)} -port {twiddle:rsc.ARREGION(3)} -attr vt d
load netBundle {twiddle:rsc.ARREGION} 4 {twiddle:rsc.ARREGION(0)} {twiddle:rsc.ARREGION(1)} {twiddle:rsc.ARREGION(2)} {twiddle:rsc.ARREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-529 -attr oid 527 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARQOS(0)} -attr vt d
load net {twiddle:rsc.ARQOS(1)} -attr vt d
load net {twiddle:rsc.ARQOS(2)} -attr vt d
load net {twiddle:rsc.ARQOS(3)} -attr vt d
load netBundle {twiddle:rsc.ARQOS} 4 {twiddle:rsc.ARQOS(0)} {twiddle:rsc.ARQOS(1)} {twiddle:rsc.ARQOS(2)} {twiddle:rsc.ARQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-530 -attr oid 528 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(0)} -port {twiddle:rsc.ARQOS(0)} -attr vt d
load net {twiddle:rsc.ARQOS(1)} -port {twiddle:rsc.ARQOS(1)} -attr vt d
load net {twiddle:rsc.ARQOS(2)} -port {twiddle:rsc.ARQOS(2)} -attr vt d
load net {twiddle:rsc.ARQOS(3)} -port {twiddle:rsc.ARQOS(3)} -attr vt d
load netBundle {twiddle:rsc.ARQOS} 4 {twiddle:rsc.ARQOS(0)} {twiddle:rsc.ARQOS(1)} {twiddle:rsc.ARQOS(2)} {twiddle:rsc.ARQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-531 -attr oid 529 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARPROT(0)} -attr vt d
load net {twiddle:rsc.ARPROT(1)} -attr vt d
load net {twiddle:rsc.ARPROT(2)} -attr vt d
load netBundle {twiddle:rsc.ARPROT} 3 {twiddle:rsc.ARPROT(0)} {twiddle:rsc.ARPROT(1)} {twiddle:rsc.ARPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-532 -attr oid 530 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARPROT(0)} -port {twiddle:rsc.ARPROT(0)} -attr vt d
load net {twiddle:rsc.ARPROT(1)} -port {twiddle:rsc.ARPROT(1)} -attr vt d
load net {twiddle:rsc.ARPROT(2)} -port {twiddle:rsc.ARPROT(2)} -attr vt d
load netBundle {twiddle:rsc.ARPROT} 3 {twiddle:rsc.ARPROT(0)} {twiddle:rsc.ARPROT(1)} {twiddle:rsc.ARPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-533 -attr oid 531 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARCACHE(0)} -attr vt d
load net {twiddle:rsc.ARCACHE(1)} -attr vt d
load net {twiddle:rsc.ARCACHE(2)} -attr vt d
load net {twiddle:rsc.ARCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.ARCACHE} 4 {twiddle:rsc.ARCACHE(0)} {twiddle:rsc.ARCACHE(1)} {twiddle:rsc.ARCACHE(2)} {twiddle:rsc.ARCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-534 -attr oid 532 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(0)} -port {twiddle:rsc.ARCACHE(0)} -attr vt d
load net {twiddle:rsc.ARCACHE(1)} -port {twiddle:rsc.ARCACHE(1)} -attr vt d
load net {twiddle:rsc.ARCACHE(2)} -port {twiddle:rsc.ARCACHE(2)} -attr vt d
load net {twiddle:rsc.ARCACHE(3)} -port {twiddle:rsc.ARCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.ARCACHE} 4 {twiddle:rsc.ARCACHE(0)} {twiddle:rsc.ARCACHE(1)} {twiddle:rsc.ARCACHE(2)} {twiddle:rsc.ARCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-535 -attr oid 533 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-536 -attr oid 534 -attr vt d
load net {twiddle:rsc.ARLOCK} -port {twiddle:rsc.ARLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-537 -attr oid 535 -attr vt d
load net {twiddle:rsc.ARBURST(0)} -attr vt d
load net {twiddle:rsc.ARBURST(1)} -attr vt d
load netBundle {twiddle:rsc.ARBURST} 2 {twiddle:rsc.ARBURST(0)} {twiddle:rsc.ARBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-538 -attr oid 536 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARBURST(0)} -port {twiddle:rsc.ARBURST(0)} -attr vt d
load net {twiddle:rsc.ARBURST(1)} -port {twiddle:rsc.ARBURST(1)} -attr vt d
load netBundle {twiddle:rsc.ARBURST} 2 {twiddle:rsc.ARBURST(0)} {twiddle:rsc.ARBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-539 -attr oid 537 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARSIZE(0)} -attr vt d
load net {twiddle:rsc.ARSIZE(1)} -attr vt d
load net {twiddle:rsc.ARSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.ARSIZE} 3 {twiddle:rsc.ARSIZE(0)} {twiddle:rsc.ARSIZE(1)} {twiddle:rsc.ARSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-540 -attr oid 538 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARSIZE(0)} -port {twiddle:rsc.ARSIZE(0)} -attr vt d
load net {twiddle:rsc.ARSIZE(1)} -port {twiddle:rsc.ARSIZE(1)} -attr vt d
load net {twiddle:rsc.ARSIZE(2)} -port {twiddle:rsc.ARSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.ARSIZE} 3 {twiddle:rsc.ARSIZE(0)} {twiddle:rsc.ARSIZE(1)} {twiddle:rsc.ARSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-541 -attr oid 539 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARLEN(0)} -attr vt d
load net {twiddle:rsc.ARLEN(1)} -attr vt d
load net {twiddle:rsc.ARLEN(2)} -attr vt d
load net {twiddle:rsc.ARLEN(3)} -attr vt d
load net {twiddle:rsc.ARLEN(4)} -attr vt d
load net {twiddle:rsc.ARLEN(5)} -attr vt d
load net {twiddle:rsc.ARLEN(6)} -attr vt d
load net {twiddle:rsc.ARLEN(7)} -attr vt d
load netBundle {twiddle:rsc.ARLEN} 8 {twiddle:rsc.ARLEN(0)} {twiddle:rsc.ARLEN(1)} {twiddle:rsc.ARLEN(2)} {twiddle:rsc.ARLEN(3)} {twiddle:rsc.ARLEN(4)} {twiddle:rsc.ARLEN(5)} {twiddle:rsc.ARLEN(6)} {twiddle:rsc.ARLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-542 -attr oid 540 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(0)} -port {twiddle:rsc.ARLEN(0)} -attr vt d
load net {twiddle:rsc.ARLEN(1)} -port {twiddle:rsc.ARLEN(1)} -attr vt d
load net {twiddle:rsc.ARLEN(2)} -port {twiddle:rsc.ARLEN(2)} -attr vt d
load net {twiddle:rsc.ARLEN(3)} -port {twiddle:rsc.ARLEN(3)} -attr vt d
load net {twiddle:rsc.ARLEN(4)} -port {twiddle:rsc.ARLEN(4)} -attr vt d
load net {twiddle:rsc.ARLEN(5)} -port {twiddle:rsc.ARLEN(5)} -attr vt d
load net {twiddle:rsc.ARLEN(6)} -port {twiddle:rsc.ARLEN(6)} -attr vt d
load net {twiddle:rsc.ARLEN(7)} -port {twiddle:rsc.ARLEN(7)} -attr vt d
load netBundle {twiddle:rsc.ARLEN} 8 {twiddle:rsc.ARLEN(0)} {twiddle:rsc.ARLEN(1)} {twiddle:rsc.ARLEN(2)} {twiddle:rsc.ARLEN(3)} {twiddle:rsc.ARLEN(4)} {twiddle:rsc.ARLEN(5)} {twiddle:rsc.ARLEN(6)} {twiddle:rsc.ARLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-543 -attr oid 541 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARADDR(0)} -attr vt d
load net {twiddle:rsc.ARADDR(1)} -attr vt d
load net {twiddle:rsc.ARADDR(2)} -attr vt d
load net {twiddle:rsc.ARADDR(3)} -attr vt d
load net {twiddle:rsc.ARADDR(4)} -attr vt d
load net {twiddle:rsc.ARADDR(5)} -attr vt d
load net {twiddle:rsc.ARADDR(6)} -attr vt d
load net {twiddle:rsc.ARADDR(7)} -attr vt d
load net {twiddle:rsc.ARADDR(8)} -attr vt d
load net {twiddle:rsc.ARADDR(9)} -attr vt d
load net {twiddle:rsc.ARADDR(10)} -attr vt d
load net {twiddle:rsc.ARADDR(11)} -attr vt d
load netBundle {twiddle:rsc.ARADDR} 12 {twiddle:rsc.ARADDR(0)} {twiddle:rsc.ARADDR(1)} {twiddle:rsc.ARADDR(2)} {twiddle:rsc.ARADDR(3)} {twiddle:rsc.ARADDR(4)} {twiddle:rsc.ARADDR(5)} {twiddle:rsc.ARADDR(6)} {twiddle:rsc.ARADDR(7)} {twiddle:rsc.ARADDR(8)} {twiddle:rsc.ARADDR(9)} {twiddle:rsc.ARADDR(10)} {twiddle:rsc.ARADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-544 -attr oid 542 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(0)} -port {twiddle:rsc.ARADDR(0)} -attr vt d
load net {twiddle:rsc.ARADDR(1)} -port {twiddle:rsc.ARADDR(1)} -attr vt d
load net {twiddle:rsc.ARADDR(2)} -port {twiddle:rsc.ARADDR(2)} -attr vt d
load net {twiddle:rsc.ARADDR(3)} -port {twiddle:rsc.ARADDR(3)} -attr vt d
load net {twiddle:rsc.ARADDR(4)} -port {twiddle:rsc.ARADDR(4)} -attr vt d
load net {twiddle:rsc.ARADDR(5)} -port {twiddle:rsc.ARADDR(5)} -attr vt d
load net {twiddle:rsc.ARADDR(6)} -port {twiddle:rsc.ARADDR(6)} -attr vt d
load net {twiddle:rsc.ARADDR(7)} -port {twiddle:rsc.ARADDR(7)} -attr vt d
load net {twiddle:rsc.ARADDR(8)} -port {twiddle:rsc.ARADDR(8)} -attr vt d
load net {twiddle:rsc.ARADDR(9)} -port {twiddle:rsc.ARADDR(9)} -attr vt d
load net {twiddle:rsc.ARADDR(10)} -port {twiddle:rsc.ARADDR(10)} -attr vt d
load net {twiddle:rsc.ARADDR(11)} -port {twiddle:rsc.ARADDR(11)} -attr vt d
load netBundle {twiddle:rsc.ARADDR} 12 {twiddle:rsc.ARADDR(0)} {twiddle:rsc.ARADDR(1)} {twiddle:rsc.ARADDR(2)} {twiddle:rsc.ARADDR(3)} {twiddle:rsc.ARADDR(4)} {twiddle:rsc.ARADDR(5)} {twiddle:rsc.ARADDR(6)} {twiddle:rsc.ARADDR(7)} {twiddle:rsc.ARADDR(8)} {twiddle:rsc.ARADDR(9)} {twiddle:rsc.ARADDR(10)} {twiddle:rsc.ARADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-545 -attr oid 543 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-546 -attr oid 544 -attr vt d
load net {twiddle:rsc.ARID} -port {twiddle:rsc.ARID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-547 -attr oid 545 -attr vt d
load net {twiddle:rsc.BREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-548 -attr oid 546 -attr vt d
load net {twiddle:rsc.BREADY} -port {twiddle:rsc.BREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-549 -attr oid 547 -attr vt d
load net {twiddle:rsc.BVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-550 -attr oid 548 -attr vt d
load net {twiddle:rsc.BVALID} -port {twiddle:rsc.BVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-551 -attr oid 549 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.BVALID}
load net {twiddle:rsc.BUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-552 -attr oid 550 -attr vt d
load net {twiddle:rsc.BUSER} -port {twiddle:rsc.BUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-553 -attr oid 551 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.BUSER}
load net {twiddle:rsc.BRESP(0)} -attr vt d
load net {twiddle:rsc.BRESP(1)} -attr vt d
load netBundle {twiddle:rsc.BRESP} 2 {twiddle:rsc.BRESP(0)} {twiddle:rsc.BRESP(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-554 -attr oid 552 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.BRESP}
load net {twiddle:rsc.BRESP(0)} -port {twiddle:rsc.BRESP(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.BRESP}
load net {twiddle:rsc.BRESP(1)} -port {twiddle:rsc.BRESP(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.BRESP}
load net {twiddle:rsc.BID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-555 -attr oid 553 -attr vt d
load net {twiddle:rsc.BID} -port {twiddle:rsc.BID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-556 -attr oid 554 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.BID}
load net {twiddle:rsc.WREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-557 -attr oid 555 -attr vt d
load net {twiddle:rsc.WREADY} -port {twiddle:rsc.WREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-558 -attr oid 556 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WREADY}
load net {twiddle:rsc.WVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-559 -attr oid 557 -attr vt d
load net {twiddle:rsc.WVALID} -port {twiddle:rsc.WVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-560 -attr oid 558 -attr vt d
load net {twiddle:rsc.WUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-561 -attr oid 559 -attr vt d
load net {twiddle:rsc.WUSER} -port {twiddle:rsc.WUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-562 -attr oid 560 -attr vt d
load net {twiddle:rsc.WLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-563 -attr oid 561 -attr vt d
load net {twiddle:rsc.WLAST} -port {twiddle:rsc.WLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-564 -attr oid 562 -attr vt d
load net {twiddle:rsc.WSTRB(0)} -attr vt d
load net {twiddle:rsc.WSTRB(1)} -attr vt d
load net {twiddle:rsc.WSTRB(2)} -attr vt d
load net {twiddle:rsc.WSTRB(3)} -attr vt d
load net {twiddle:rsc.WSTRB(4)} -attr vt d
load net {twiddle:rsc.WSTRB(5)} -attr vt d
load net {twiddle:rsc.WSTRB(6)} -attr vt d
load net {twiddle:rsc.WSTRB(7)} -attr vt d
load netBundle {twiddle:rsc.WSTRB} 8 {twiddle:rsc.WSTRB(0)} {twiddle:rsc.WSTRB(1)} {twiddle:rsc.WSTRB(2)} {twiddle:rsc.WSTRB(3)} {twiddle:rsc.WSTRB(4)} {twiddle:rsc.WSTRB(5)} {twiddle:rsc.WSTRB(6)} {twiddle:rsc.WSTRB(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-565 -attr oid 563 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(0)} -port {twiddle:rsc.WSTRB(0)} -attr vt d
load net {twiddle:rsc.WSTRB(1)} -port {twiddle:rsc.WSTRB(1)} -attr vt d
load net {twiddle:rsc.WSTRB(2)} -port {twiddle:rsc.WSTRB(2)} -attr vt d
load net {twiddle:rsc.WSTRB(3)} -port {twiddle:rsc.WSTRB(3)} -attr vt d
load net {twiddle:rsc.WSTRB(4)} -port {twiddle:rsc.WSTRB(4)} -attr vt d
load net {twiddle:rsc.WSTRB(5)} -port {twiddle:rsc.WSTRB(5)} -attr vt d
load net {twiddle:rsc.WSTRB(6)} -port {twiddle:rsc.WSTRB(6)} -attr vt d
load net {twiddle:rsc.WSTRB(7)} -port {twiddle:rsc.WSTRB(7)} -attr vt d
load netBundle {twiddle:rsc.WSTRB} 8 {twiddle:rsc.WSTRB(0)} {twiddle:rsc.WSTRB(1)} {twiddle:rsc.WSTRB(2)} {twiddle:rsc.WSTRB(3)} {twiddle:rsc.WSTRB(4)} {twiddle:rsc.WSTRB(5)} {twiddle:rsc.WSTRB(6)} {twiddle:rsc.WSTRB(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-566 -attr oid 564 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WDATA(0)} -attr vt d
load net {twiddle:rsc.WDATA(1)} -attr vt d
load net {twiddle:rsc.WDATA(2)} -attr vt d
load net {twiddle:rsc.WDATA(3)} -attr vt d
load net {twiddle:rsc.WDATA(4)} -attr vt d
load net {twiddle:rsc.WDATA(5)} -attr vt d
load net {twiddle:rsc.WDATA(6)} -attr vt d
load net {twiddle:rsc.WDATA(7)} -attr vt d
load net {twiddle:rsc.WDATA(8)} -attr vt d
load net {twiddle:rsc.WDATA(9)} -attr vt d
load net {twiddle:rsc.WDATA(10)} -attr vt d
load net {twiddle:rsc.WDATA(11)} -attr vt d
load net {twiddle:rsc.WDATA(12)} -attr vt d
load net {twiddle:rsc.WDATA(13)} -attr vt d
load net {twiddle:rsc.WDATA(14)} -attr vt d
load net {twiddle:rsc.WDATA(15)} -attr vt d
load net {twiddle:rsc.WDATA(16)} -attr vt d
load net {twiddle:rsc.WDATA(17)} -attr vt d
load net {twiddle:rsc.WDATA(18)} -attr vt d
load net {twiddle:rsc.WDATA(19)} -attr vt d
load net {twiddle:rsc.WDATA(20)} -attr vt d
load net {twiddle:rsc.WDATA(21)} -attr vt d
load net {twiddle:rsc.WDATA(22)} -attr vt d
load net {twiddle:rsc.WDATA(23)} -attr vt d
load net {twiddle:rsc.WDATA(24)} -attr vt d
load net {twiddle:rsc.WDATA(25)} -attr vt d
load net {twiddle:rsc.WDATA(26)} -attr vt d
load net {twiddle:rsc.WDATA(27)} -attr vt d
load net {twiddle:rsc.WDATA(28)} -attr vt d
load net {twiddle:rsc.WDATA(29)} -attr vt d
load net {twiddle:rsc.WDATA(30)} -attr vt d
load net {twiddle:rsc.WDATA(31)} -attr vt d
load net {twiddle:rsc.WDATA(32)} -attr vt d
load net {twiddle:rsc.WDATA(33)} -attr vt d
load net {twiddle:rsc.WDATA(34)} -attr vt d
load net {twiddle:rsc.WDATA(35)} -attr vt d
load net {twiddle:rsc.WDATA(36)} -attr vt d
load net {twiddle:rsc.WDATA(37)} -attr vt d
load net {twiddle:rsc.WDATA(38)} -attr vt d
load net {twiddle:rsc.WDATA(39)} -attr vt d
load net {twiddle:rsc.WDATA(40)} -attr vt d
load net {twiddle:rsc.WDATA(41)} -attr vt d
load net {twiddle:rsc.WDATA(42)} -attr vt d
load net {twiddle:rsc.WDATA(43)} -attr vt d
load net {twiddle:rsc.WDATA(44)} -attr vt d
load net {twiddle:rsc.WDATA(45)} -attr vt d
load net {twiddle:rsc.WDATA(46)} -attr vt d
load net {twiddle:rsc.WDATA(47)} -attr vt d
load net {twiddle:rsc.WDATA(48)} -attr vt d
load net {twiddle:rsc.WDATA(49)} -attr vt d
load net {twiddle:rsc.WDATA(50)} -attr vt d
load net {twiddle:rsc.WDATA(51)} -attr vt d
load net {twiddle:rsc.WDATA(52)} -attr vt d
load net {twiddle:rsc.WDATA(53)} -attr vt d
load net {twiddle:rsc.WDATA(54)} -attr vt d
load net {twiddle:rsc.WDATA(55)} -attr vt d
load net {twiddle:rsc.WDATA(56)} -attr vt d
load net {twiddle:rsc.WDATA(57)} -attr vt d
load net {twiddle:rsc.WDATA(58)} -attr vt d
load net {twiddle:rsc.WDATA(59)} -attr vt d
load net {twiddle:rsc.WDATA(60)} -attr vt d
load net {twiddle:rsc.WDATA(61)} -attr vt d
load net {twiddle:rsc.WDATA(62)} -attr vt d
load net {twiddle:rsc.WDATA(63)} -attr vt d
load netBundle {twiddle:rsc.WDATA} 64 {twiddle:rsc.WDATA(0)} {twiddle:rsc.WDATA(1)} {twiddle:rsc.WDATA(2)} {twiddle:rsc.WDATA(3)} {twiddle:rsc.WDATA(4)} {twiddle:rsc.WDATA(5)} {twiddle:rsc.WDATA(6)} {twiddle:rsc.WDATA(7)} {twiddle:rsc.WDATA(8)} {twiddle:rsc.WDATA(9)} {twiddle:rsc.WDATA(10)} {twiddle:rsc.WDATA(11)} {twiddle:rsc.WDATA(12)} {twiddle:rsc.WDATA(13)} {twiddle:rsc.WDATA(14)} {twiddle:rsc.WDATA(15)} {twiddle:rsc.WDATA(16)} {twiddle:rsc.WDATA(17)} {twiddle:rsc.WDATA(18)} {twiddle:rsc.WDATA(19)} {twiddle:rsc.WDATA(20)} {twiddle:rsc.WDATA(21)} {twiddle:rsc.WDATA(22)} {twiddle:rsc.WDATA(23)} {twiddle:rsc.WDATA(24)} {twiddle:rsc.WDATA(25)} {twiddle:rsc.WDATA(26)} {twiddle:rsc.WDATA(27)} {twiddle:rsc.WDATA(28)} {twiddle:rsc.WDATA(29)} {twiddle:rsc.WDATA(30)} {twiddle:rsc.WDATA(31)} {twiddle:rsc.WDATA(32)} {twiddle:rsc.WDATA(33)} {twiddle:rsc.WDATA(34)} {twiddle:rsc.WDATA(35)} {twiddle:rsc.WDATA(36)} {twiddle:rsc.WDATA(37)} {twiddle:rsc.WDATA(38)} {twiddle:rsc.WDATA(39)} {twiddle:rsc.WDATA(40)} {twiddle:rsc.WDATA(41)} {twiddle:rsc.WDATA(42)} {twiddle:rsc.WDATA(43)} {twiddle:rsc.WDATA(44)} {twiddle:rsc.WDATA(45)} {twiddle:rsc.WDATA(46)} {twiddle:rsc.WDATA(47)} {twiddle:rsc.WDATA(48)} {twiddle:rsc.WDATA(49)} {twiddle:rsc.WDATA(50)} {twiddle:rsc.WDATA(51)} {twiddle:rsc.WDATA(52)} {twiddle:rsc.WDATA(53)} {twiddle:rsc.WDATA(54)} {twiddle:rsc.WDATA(55)} {twiddle:rsc.WDATA(56)} {twiddle:rsc.WDATA(57)} {twiddle:rsc.WDATA(58)} {twiddle:rsc.WDATA(59)} {twiddle:rsc.WDATA(60)} {twiddle:rsc.WDATA(61)} {twiddle:rsc.WDATA(62)} {twiddle:rsc.WDATA(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-567 -attr oid 565 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(0)} -port {twiddle:rsc.WDATA(0)} -attr vt d
load net {twiddle:rsc.WDATA(1)} -port {twiddle:rsc.WDATA(1)} -attr vt d
load net {twiddle:rsc.WDATA(2)} -port {twiddle:rsc.WDATA(2)} -attr vt d
load net {twiddle:rsc.WDATA(3)} -port {twiddle:rsc.WDATA(3)} -attr vt d
load net {twiddle:rsc.WDATA(4)} -port {twiddle:rsc.WDATA(4)} -attr vt d
load net {twiddle:rsc.WDATA(5)} -port {twiddle:rsc.WDATA(5)} -attr vt d
load net {twiddle:rsc.WDATA(6)} -port {twiddle:rsc.WDATA(6)} -attr vt d
load net {twiddle:rsc.WDATA(7)} -port {twiddle:rsc.WDATA(7)} -attr vt d
load net {twiddle:rsc.WDATA(8)} -port {twiddle:rsc.WDATA(8)} -attr vt d
load net {twiddle:rsc.WDATA(9)} -port {twiddle:rsc.WDATA(9)} -attr vt d
load net {twiddle:rsc.WDATA(10)} -port {twiddle:rsc.WDATA(10)} -attr vt d
load net {twiddle:rsc.WDATA(11)} -port {twiddle:rsc.WDATA(11)} -attr vt d
load net {twiddle:rsc.WDATA(12)} -port {twiddle:rsc.WDATA(12)} -attr vt d
load net {twiddle:rsc.WDATA(13)} -port {twiddle:rsc.WDATA(13)} -attr vt d
load net {twiddle:rsc.WDATA(14)} -port {twiddle:rsc.WDATA(14)} -attr vt d
load net {twiddle:rsc.WDATA(15)} -port {twiddle:rsc.WDATA(15)} -attr vt d
load net {twiddle:rsc.WDATA(16)} -port {twiddle:rsc.WDATA(16)} -attr vt d
load net {twiddle:rsc.WDATA(17)} -port {twiddle:rsc.WDATA(17)} -attr vt d
load net {twiddle:rsc.WDATA(18)} -port {twiddle:rsc.WDATA(18)} -attr vt d
load net {twiddle:rsc.WDATA(19)} -port {twiddle:rsc.WDATA(19)} -attr vt d
load net {twiddle:rsc.WDATA(20)} -port {twiddle:rsc.WDATA(20)} -attr vt d
load net {twiddle:rsc.WDATA(21)} -port {twiddle:rsc.WDATA(21)} -attr vt d
load net {twiddle:rsc.WDATA(22)} -port {twiddle:rsc.WDATA(22)} -attr vt d
load net {twiddle:rsc.WDATA(23)} -port {twiddle:rsc.WDATA(23)} -attr vt d
load net {twiddle:rsc.WDATA(24)} -port {twiddle:rsc.WDATA(24)} -attr vt d
load net {twiddle:rsc.WDATA(25)} -port {twiddle:rsc.WDATA(25)} -attr vt d
load net {twiddle:rsc.WDATA(26)} -port {twiddle:rsc.WDATA(26)} -attr vt d
load net {twiddle:rsc.WDATA(27)} -port {twiddle:rsc.WDATA(27)} -attr vt d
load net {twiddle:rsc.WDATA(28)} -port {twiddle:rsc.WDATA(28)} -attr vt d
load net {twiddle:rsc.WDATA(29)} -port {twiddle:rsc.WDATA(29)} -attr vt d
load net {twiddle:rsc.WDATA(30)} -port {twiddle:rsc.WDATA(30)} -attr vt d
load net {twiddle:rsc.WDATA(31)} -port {twiddle:rsc.WDATA(31)} -attr vt d
load net {twiddle:rsc.WDATA(32)} -port {twiddle:rsc.WDATA(32)} -attr vt d
load net {twiddle:rsc.WDATA(33)} -port {twiddle:rsc.WDATA(33)} -attr vt d
load net {twiddle:rsc.WDATA(34)} -port {twiddle:rsc.WDATA(34)} -attr vt d
load net {twiddle:rsc.WDATA(35)} -port {twiddle:rsc.WDATA(35)} -attr vt d
load net {twiddle:rsc.WDATA(36)} -port {twiddle:rsc.WDATA(36)} -attr vt d
load net {twiddle:rsc.WDATA(37)} -port {twiddle:rsc.WDATA(37)} -attr vt d
load net {twiddle:rsc.WDATA(38)} -port {twiddle:rsc.WDATA(38)} -attr vt d
load net {twiddle:rsc.WDATA(39)} -port {twiddle:rsc.WDATA(39)} -attr vt d
load net {twiddle:rsc.WDATA(40)} -port {twiddle:rsc.WDATA(40)} -attr vt d
load net {twiddle:rsc.WDATA(41)} -port {twiddle:rsc.WDATA(41)} -attr vt d
load net {twiddle:rsc.WDATA(42)} -port {twiddle:rsc.WDATA(42)} -attr vt d
load net {twiddle:rsc.WDATA(43)} -port {twiddle:rsc.WDATA(43)} -attr vt d
load net {twiddle:rsc.WDATA(44)} -port {twiddle:rsc.WDATA(44)} -attr vt d
load net {twiddle:rsc.WDATA(45)} -port {twiddle:rsc.WDATA(45)} -attr vt d
load net {twiddle:rsc.WDATA(46)} -port {twiddle:rsc.WDATA(46)} -attr vt d
load net {twiddle:rsc.WDATA(47)} -port {twiddle:rsc.WDATA(47)} -attr vt d
load net {twiddle:rsc.WDATA(48)} -port {twiddle:rsc.WDATA(48)} -attr vt d
load net {twiddle:rsc.WDATA(49)} -port {twiddle:rsc.WDATA(49)} -attr vt d
load net {twiddle:rsc.WDATA(50)} -port {twiddle:rsc.WDATA(50)} -attr vt d
load net {twiddle:rsc.WDATA(51)} -port {twiddle:rsc.WDATA(51)} -attr vt d
load net {twiddle:rsc.WDATA(52)} -port {twiddle:rsc.WDATA(52)} -attr vt d
load net {twiddle:rsc.WDATA(53)} -port {twiddle:rsc.WDATA(53)} -attr vt d
load net {twiddle:rsc.WDATA(54)} -port {twiddle:rsc.WDATA(54)} -attr vt d
load net {twiddle:rsc.WDATA(55)} -port {twiddle:rsc.WDATA(55)} -attr vt d
load net {twiddle:rsc.WDATA(56)} -port {twiddle:rsc.WDATA(56)} -attr vt d
load net {twiddle:rsc.WDATA(57)} -port {twiddle:rsc.WDATA(57)} -attr vt d
load net {twiddle:rsc.WDATA(58)} -port {twiddle:rsc.WDATA(58)} -attr vt d
load net {twiddle:rsc.WDATA(59)} -port {twiddle:rsc.WDATA(59)} -attr vt d
load net {twiddle:rsc.WDATA(60)} -port {twiddle:rsc.WDATA(60)} -attr vt d
load net {twiddle:rsc.WDATA(61)} -port {twiddle:rsc.WDATA(61)} -attr vt d
load net {twiddle:rsc.WDATA(62)} -port {twiddle:rsc.WDATA(62)} -attr vt d
load net {twiddle:rsc.WDATA(63)} -port {twiddle:rsc.WDATA(63)} -attr vt d
load netBundle {twiddle:rsc.WDATA} 64 {twiddle:rsc.WDATA(0)} {twiddle:rsc.WDATA(1)} {twiddle:rsc.WDATA(2)} {twiddle:rsc.WDATA(3)} {twiddle:rsc.WDATA(4)} {twiddle:rsc.WDATA(5)} {twiddle:rsc.WDATA(6)} {twiddle:rsc.WDATA(7)} {twiddle:rsc.WDATA(8)} {twiddle:rsc.WDATA(9)} {twiddle:rsc.WDATA(10)} {twiddle:rsc.WDATA(11)} {twiddle:rsc.WDATA(12)} {twiddle:rsc.WDATA(13)} {twiddle:rsc.WDATA(14)} {twiddle:rsc.WDATA(15)} {twiddle:rsc.WDATA(16)} {twiddle:rsc.WDATA(17)} {twiddle:rsc.WDATA(18)} {twiddle:rsc.WDATA(19)} {twiddle:rsc.WDATA(20)} {twiddle:rsc.WDATA(21)} {twiddle:rsc.WDATA(22)} {twiddle:rsc.WDATA(23)} {twiddle:rsc.WDATA(24)} {twiddle:rsc.WDATA(25)} {twiddle:rsc.WDATA(26)} {twiddle:rsc.WDATA(27)} {twiddle:rsc.WDATA(28)} {twiddle:rsc.WDATA(29)} {twiddle:rsc.WDATA(30)} {twiddle:rsc.WDATA(31)} {twiddle:rsc.WDATA(32)} {twiddle:rsc.WDATA(33)} {twiddle:rsc.WDATA(34)} {twiddle:rsc.WDATA(35)} {twiddle:rsc.WDATA(36)} {twiddle:rsc.WDATA(37)} {twiddle:rsc.WDATA(38)} {twiddle:rsc.WDATA(39)} {twiddle:rsc.WDATA(40)} {twiddle:rsc.WDATA(41)} {twiddle:rsc.WDATA(42)} {twiddle:rsc.WDATA(43)} {twiddle:rsc.WDATA(44)} {twiddle:rsc.WDATA(45)} {twiddle:rsc.WDATA(46)} {twiddle:rsc.WDATA(47)} {twiddle:rsc.WDATA(48)} {twiddle:rsc.WDATA(49)} {twiddle:rsc.WDATA(50)} {twiddle:rsc.WDATA(51)} {twiddle:rsc.WDATA(52)} {twiddle:rsc.WDATA(53)} {twiddle:rsc.WDATA(54)} {twiddle:rsc.WDATA(55)} {twiddle:rsc.WDATA(56)} {twiddle:rsc.WDATA(57)} {twiddle:rsc.WDATA(58)} {twiddle:rsc.WDATA(59)} {twiddle:rsc.WDATA(60)} {twiddle:rsc.WDATA(61)} {twiddle:rsc.WDATA(62)} {twiddle:rsc.WDATA(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-568 -attr oid 566 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.AWREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-569 -attr oid 567 -attr vt d
load net {twiddle:rsc.AWREADY} -port {twiddle:rsc.AWREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-570 -attr oid 568 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWREADY}
load net {twiddle:rsc.AWVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-571 -attr oid 569 -attr vt d
load net {twiddle:rsc.AWVALID} -port {twiddle:rsc.AWVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-572 -attr oid 570 -attr vt d
load net {twiddle:rsc.AWUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-573 -attr oid 571 -attr vt d
load net {twiddle:rsc.AWUSER} -port {twiddle:rsc.AWUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-574 -attr oid 572 -attr vt d
load net {twiddle:rsc.AWREGION(0)} -attr vt d
load net {twiddle:rsc.AWREGION(1)} -attr vt d
load net {twiddle:rsc.AWREGION(2)} -attr vt d
load net {twiddle:rsc.AWREGION(3)} -attr vt d
load netBundle {twiddle:rsc.AWREGION} 4 {twiddle:rsc.AWREGION(0)} {twiddle:rsc.AWREGION(1)} {twiddle:rsc.AWREGION(2)} {twiddle:rsc.AWREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-575 -attr oid 573 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(0)} -port {twiddle:rsc.AWREGION(0)} -attr vt d
load net {twiddle:rsc.AWREGION(1)} -port {twiddle:rsc.AWREGION(1)} -attr vt d
load net {twiddle:rsc.AWREGION(2)} -port {twiddle:rsc.AWREGION(2)} -attr vt d
load net {twiddle:rsc.AWREGION(3)} -port {twiddle:rsc.AWREGION(3)} -attr vt d
load netBundle {twiddle:rsc.AWREGION} 4 {twiddle:rsc.AWREGION(0)} {twiddle:rsc.AWREGION(1)} {twiddle:rsc.AWREGION(2)} {twiddle:rsc.AWREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-576 -attr oid 574 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWQOS(0)} -attr vt d
load net {twiddle:rsc.AWQOS(1)} -attr vt d
load net {twiddle:rsc.AWQOS(2)} -attr vt d
load net {twiddle:rsc.AWQOS(3)} -attr vt d
load netBundle {twiddle:rsc.AWQOS} 4 {twiddle:rsc.AWQOS(0)} {twiddle:rsc.AWQOS(1)} {twiddle:rsc.AWQOS(2)} {twiddle:rsc.AWQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-577 -attr oid 575 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(0)} -port {twiddle:rsc.AWQOS(0)} -attr vt d
load net {twiddle:rsc.AWQOS(1)} -port {twiddle:rsc.AWQOS(1)} -attr vt d
load net {twiddle:rsc.AWQOS(2)} -port {twiddle:rsc.AWQOS(2)} -attr vt d
load net {twiddle:rsc.AWQOS(3)} -port {twiddle:rsc.AWQOS(3)} -attr vt d
load netBundle {twiddle:rsc.AWQOS} 4 {twiddle:rsc.AWQOS(0)} {twiddle:rsc.AWQOS(1)} {twiddle:rsc.AWQOS(2)} {twiddle:rsc.AWQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-578 -attr oid 576 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWPROT(0)} -attr vt d
load net {twiddle:rsc.AWPROT(1)} -attr vt d
load net {twiddle:rsc.AWPROT(2)} -attr vt d
load netBundle {twiddle:rsc.AWPROT} 3 {twiddle:rsc.AWPROT(0)} {twiddle:rsc.AWPROT(1)} {twiddle:rsc.AWPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-579 -attr oid 577 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWPROT(0)} -port {twiddle:rsc.AWPROT(0)} -attr vt d
load net {twiddle:rsc.AWPROT(1)} -port {twiddle:rsc.AWPROT(1)} -attr vt d
load net {twiddle:rsc.AWPROT(2)} -port {twiddle:rsc.AWPROT(2)} -attr vt d
load netBundle {twiddle:rsc.AWPROT} 3 {twiddle:rsc.AWPROT(0)} {twiddle:rsc.AWPROT(1)} {twiddle:rsc.AWPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-580 -attr oid 578 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWCACHE(0)} -attr vt d
load net {twiddle:rsc.AWCACHE(1)} -attr vt d
load net {twiddle:rsc.AWCACHE(2)} -attr vt d
load net {twiddle:rsc.AWCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.AWCACHE} 4 {twiddle:rsc.AWCACHE(0)} {twiddle:rsc.AWCACHE(1)} {twiddle:rsc.AWCACHE(2)} {twiddle:rsc.AWCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-581 -attr oid 579 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(0)} -port {twiddle:rsc.AWCACHE(0)} -attr vt d
load net {twiddle:rsc.AWCACHE(1)} -port {twiddle:rsc.AWCACHE(1)} -attr vt d
load net {twiddle:rsc.AWCACHE(2)} -port {twiddle:rsc.AWCACHE(2)} -attr vt d
load net {twiddle:rsc.AWCACHE(3)} -port {twiddle:rsc.AWCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.AWCACHE} 4 {twiddle:rsc.AWCACHE(0)} {twiddle:rsc.AWCACHE(1)} {twiddle:rsc.AWCACHE(2)} {twiddle:rsc.AWCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-582 -attr oid 580 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-583 -attr oid 581 -attr vt d
load net {twiddle:rsc.AWLOCK} -port {twiddle:rsc.AWLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-584 -attr oid 582 -attr vt d
load net {twiddle:rsc.AWBURST(0)} -attr vt d
load net {twiddle:rsc.AWBURST(1)} -attr vt d
load netBundle {twiddle:rsc.AWBURST} 2 {twiddle:rsc.AWBURST(0)} {twiddle:rsc.AWBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-585 -attr oid 583 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWBURST(0)} -port {twiddle:rsc.AWBURST(0)} -attr vt d
load net {twiddle:rsc.AWBURST(1)} -port {twiddle:rsc.AWBURST(1)} -attr vt d
load netBundle {twiddle:rsc.AWBURST} 2 {twiddle:rsc.AWBURST(0)} {twiddle:rsc.AWBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-586 -attr oid 584 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWSIZE(0)} -attr vt d
load net {twiddle:rsc.AWSIZE(1)} -attr vt d
load net {twiddle:rsc.AWSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.AWSIZE} 3 {twiddle:rsc.AWSIZE(0)} {twiddle:rsc.AWSIZE(1)} {twiddle:rsc.AWSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-587 -attr oid 585 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWSIZE(0)} -port {twiddle:rsc.AWSIZE(0)} -attr vt d
load net {twiddle:rsc.AWSIZE(1)} -port {twiddle:rsc.AWSIZE(1)} -attr vt d
load net {twiddle:rsc.AWSIZE(2)} -port {twiddle:rsc.AWSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.AWSIZE} 3 {twiddle:rsc.AWSIZE(0)} {twiddle:rsc.AWSIZE(1)} {twiddle:rsc.AWSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-588 -attr oid 586 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWLEN(0)} -attr vt d
load net {twiddle:rsc.AWLEN(1)} -attr vt d
load net {twiddle:rsc.AWLEN(2)} -attr vt d
load net {twiddle:rsc.AWLEN(3)} -attr vt d
load net {twiddle:rsc.AWLEN(4)} -attr vt d
load net {twiddle:rsc.AWLEN(5)} -attr vt d
load net {twiddle:rsc.AWLEN(6)} -attr vt d
load net {twiddle:rsc.AWLEN(7)} -attr vt d
load netBundle {twiddle:rsc.AWLEN} 8 {twiddle:rsc.AWLEN(0)} {twiddle:rsc.AWLEN(1)} {twiddle:rsc.AWLEN(2)} {twiddle:rsc.AWLEN(3)} {twiddle:rsc.AWLEN(4)} {twiddle:rsc.AWLEN(5)} {twiddle:rsc.AWLEN(6)} {twiddle:rsc.AWLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-589 -attr oid 587 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(0)} -port {twiddle:rsc.AWLEN(0)} -attr vt d
load net {twiddle:rsc.AWLEN(1)} -port {twiddle:rsc.AWLEN(1)} -attr vt d
load net {twiddle:rsc.AWLEN(2)} -port {twiddle:rsc.AWLEN(2)} -attr vt d
load net {twiddle:rsc.AWLEN(3)} -port {twiddle:rsc.AWLEN(3)} -attr vt d
load net {twiddle:rsc.AWLEN(4)} -port {twiddle:rsc.AWLEN(4)} -attr vt d
load net {twiddle:rsc.AWLEN(5)} -port {twiddle:rsc.AWLEN(5)} -attr vt d
load net {twiddle:rsc.AWLEN(6)} -port {twiddle:rsc.AWLEN(6)} -attr vt d
load net {twiddle:rsc.AWLEN(7)} -port {twiddle:rsc.AWLEN(7)} -attr vt d
load netBundle {twiddle:rsc.AWLEN} 8 {twiddle:rsc.AWLEN(0)} {twiddle:rsc.AWLEN(1)} {twiddle:rsc.AWLEN(2)} {twiddle:rsc.AWLEN(3)} {twiddle:rsc.AWLEN(4)} {twiddle:rsc.AWLEN(5)} {twiddle:rsc.AWLEN(6)} {twiddle:rsc.AWLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-590 -attr oid 588 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWADDR(0)} -attr vt d
load net {twiddle:rsc.AWADDR(1)} -attr vt d
load net {twiddle:rsc.AWADDR(2)} -attr vt d
load net {twiddle:rsc.AWADDR(3)} -attr vt d
load net {twiddle:rsc.AWADDR(4)} -attr vt d
load net {twiddle:rsc.AWADDR(5)} -attr vt d
load net {twiddle:rsc.AWADDR(6)} -attr vt d
load net {twiddle:rsc.AWADDR(7)} -attr vt d
load net {twiddle:rsc.AWADDR(8)} -attr vt d
load net {twiddle:rsc.AWADDR(9)} -attr vt d
load net {twiddle:rsc.AWADDR(10)} -attr vt d
load net {twiddle:rsc.AWADDR(11)} -attr vt d
load netBundle {twiddle:rsc.AWADDR} 12 {twiddle:rsc.AWADDR(0)} {twiddle:rsc.AWADDR(1)} {twiddle:rsc.AWADDR(2)} {twiddle:rsc.AWADDR(3)} {twiddle:rsc.AWADDR(4)} {twiddle:rsc.AWADDR(5)} {twiddle:rsc.AWADDR(6)} {twiddle:rsc.AWADDR(7)} {twiddle:rsc.AWADDR(8)} {twiddle:rsc.AWADDR(9)} {twiddle:rsc.AWADDR(10)} {twiddle:rsc.AWADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-591 -attr oid 589 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(0)} -port {twiddle:rsc.AWADDR(0)} -attr vt d
load net {twiddle:rsc.AWADDR(1)} -port {twiddle:rsc.AWADDR(1)} -attr vt d
load net {twiddle:rsc.AWADDR(2)} -port {twiddle:rsc.AWADDR(2)} -attr vt d
load net {twiddle:rsc.AWADDR(3)} -port {twiddle:rsc.AWADDR(3)} -attr vt d
load net {twiddle:rsc.AWADDR(4)} -port {twiddle:rsc.AWADDR(4)} -attr vt d
load net {twiddle:rsc.AWADDR(5)} -port {twiddle:rsc.AWADDR(5)} -attr vt d
load net {twiddle:rsc.AWADDR(6)} -port {twiddle:rsc.AWADDR(6)} -attr vt d
load net {twiddle:rsc.AWADDR(7)} -port {twiddle:rsc.AWADDR(7)} -attr vt d
load net {twiddle:rsc.AWADDR(8)} -port {twiddle:rsc.AWADDR(8)} -attr vt d
load net {twiddle:rsc.AWADDR(9)} -port {twiddle:rsc.AWADDR(9)} -attr vt d
load net {twiddle:rsc.AWADDR(10)} -port {twiddle:rsc.AWADDR(10)} -attr vt d
load net {twiddle:rsc.AWADDR(11)} -port {twiddle:rsc.AWADDR(11)} -attr vt d
load netBundle {twiddle:rsc.AWADDR} 12 {twiddle:rsc.AWADDR(0)} {twiddle:rsc.AWADDR(1)} {twiddle:rsc.AWADDR(2)} {twiddle:rsc.AWADDR(3)} {twiddle:rsc.AWADDR(4)} {twiddle:rsc.AWADDR(5)} {twiddle:rsc.AWADDR(6)} {twiddle:rsc.AWADDR(7)} {twiddle:rsc.AWADDR(8)} {twiddle:rsc.AWADDR(9)} {twiddle:rsc.AWADDR(10)} {twiddle:rsc.AWADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-592 -attr oid 590 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-593 -attr oid 591 -attr vt d
load net {twiddle:rsc.AWID} -port {twiddle:rsc.AWID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-594 -attr oid 592 -attr vt d
load net {core.wen} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-595 -attr oid 593 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-596 -attr oid 594 -attr vt d
load net {twiddle:rsci.oswt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-597 -attr oid 595 -attr vt d
load net {twiddle:rsci.oswt} -port {twiddle:rsci.oswt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-598 -attr oid 596 -attr vt d
load net {twiddle:rsci.wen_comp} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-599 -attr oid 597 -attr vt d
load net {twiddle:rsci.wen_comp} -port {twiddle:rsci.wen_comp} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-600 -attr oid 598 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.wen_comp}
load net {twiddle:rsci.s_raddr.core(0)} -attr vt d
load net {twiddle:rsci.s_raddr.core(1)} -attr vt d
load net {twiddle:rsci.s_raddr.core(2)} -attr vt d
load net {twiddle:rsci.s_raddr.core(3)} -attr vt d
load net {twiddle:rsci.s_raddr.core(4)} -attr vt d
load net {twiddle:rsci.s_raddr.core(5)} -attr vt d
load net {twiddle:rsci.s_raddr.core(6)} -attr vt d
load net {twiddle:rsci.s_raddr.core(7)} -attr vt d
load net {twiddle:rsci.s_raddr.core(8)} -attr vt d
load net {twiddle:rsci.s_raddr.core(9)} -attr vt d
load netBundle {twiddle:rsci.s_raddr.core} 10 {twiddle:rsci.s_raddr.core(0)} {twiddle:rsci.s_raddr.core(1)} {twiddle:rsci.s_raddr.core(2)} {twiddle:rsci.s_raddr.core(3)} {twiddle:rsci.s_raddr.core(4)} {twiddle:rsci.s_raddr.core(5)} {twiddle:rsci.s_raddr.core(6)} {twiddle:rsci.s_raddr.core(7)} {twiddle:rsci.s_raddr.core(8)} {twiddle:rsci.s_raddr.core(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-601 -attr oid 599 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(0)} -port {twiddle:rsci.s_raddr.core(0)} -attr vt d
load net {twiddle:rsci.s_raddr.core(1)} -port {twiddle:rsci.s_raddr.core(1)} -attr vt d
load net {twiddle:rsci.s_raddr.core(2)} -port {twiddle:rsci.s_raddr.core(2)} -attr vt d
load net {twiddle:rsci.s_raddr.core(3)} -port {twiddle:rsci.s_raddr.core(3)} -attr vt d
load net {twiddle:rsci.s_raddr.core(4)} -port {twiddle:rsci.s_raddr.core(4)} -attr vt d
load net {twiddle:rsci.s_raddr.core(5)} -port {twiddle:rsci.s_raddr.core(5)} -attr vt d
load net {twiddle:rsci.s_raddr.core(6)} -port {twiddle:rsci.s_raddr.core(6)} -attr vt d
load net {twiddle:rsci.s_raddr.core(7)} -port {twiddle:rsci.s_raddr.core(7)} -attr vt d
load net {twiddle:rsci.s_raddr.core(8)} -port {twiddle:rsci.s_raddr.core(8)} -attr vt d
load net {twiddle:rsci.s_raddr.core(9)} -port {twiddle:rsci.s_raddr.core(9)} -attr vt d
load netBundle {twiddle:rsci.s_raddr.core} 10 {twiddle:rsci.s_raddr.core(0)} {twiddle:rsci.s_raddr.core(1)} {twiddle:rsci.s_raddr.core(2)} {twiddle:rsci.s_raddr.core(3)} {twiddle:rsci.s_raddr.core(4)} {twiddle:rsci.s_raddr.core(5)} {twiddle:rsci.s_raddr.core(6)} {twiddle:rsci.s_raddr.core(7)} {twiddle:rsci.s_raddr.core(8)} {twiddle:rsci.s_raddr.core(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-602 -attr oid 600 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_din.mxwt(0)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(1)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(2)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(3)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(4)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(5)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(6)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(7)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(8)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(9)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(10)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(11)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(12)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(13)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(14)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(15)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(16)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(17)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(18)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(19)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(20)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(21)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(22)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(23)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(24)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(25)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(26)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(27)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(28)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(29)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(30)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(31)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(32)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(33)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(34)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(35)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(36)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(37)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(38)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(39)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(40)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(41)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(42)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(43)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(44)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(45)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(46)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(47)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(48)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(49)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(50)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(51)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(52)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(53)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(54)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(55)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(56)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(57)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(58)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(59)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(60)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(61)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(62)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(63)} -attr vt d
load netBundle {twiddle:rsci.s_din.mxwt} 64 {twiddle:rsci.s_din.mxwt(0)} {twiddle:rsci.s_din.mxwt(1)} {twiddle:rsci.s_din.mxwt(2)} {twiddle:rsci.s_din.mxwt(3)} {twiddle:rsci.s_din.mxwt(4)} {twiddle:rsci.s_din.mxwt(5)} {twiddle:rsci.s_din.mxwt(6)} {twiddle:rsci.s_din.mxwt(7)} {twiddle:rsci.s_din.mxwt(8)} {twiddle:rsci.s_din.mxwt(9)} {twiddle:rsci.s_din.mxwt(10)} {twiddle:rsci.s_din.mxwt(11)} {twiddle:rsci.s_din.mxwt(12)} {twiddle:rsci.s_din.mxwt(13)} {twiddle:rsci.s_din.mxwt(14)} {twiddle:rsci.s_din.mxwt(15)} {twiddle:rsci.s_din.mxwt(16)} {twiddle:rsci.s_din.mxwt(17)} {twiddle:rsci.s_din.mxwt(18)} {twiddle:rsci.s_din.mxwt(19)} {twiddle:rsci.s_din.mxwt(20)} {twiddle:rsci.s_din.mxwt(21)} {twiddle:rsci.s_din.mxwt(22)} {twiddle:rsci.s_din.mxwt(23)} {twiddle:rsci.s_din.mxwt(24)} {twiddle:rsci.s_din.mxwt(25)} {twiddle:rsci.s_din.mxwt(26)} {twiddle:rsci.s_din.mxwt(27)} {twiddle:rsci.s_din.mxwt(28)} {twiddle:rsci.s_din.mxwt(29)} {twiddle:rsci.s_din.mxwt(30)} {twiddle:rsci.s_din.mxwt(31)} {twiddle:rsci.s_din.mxwt(32)} {twiddle:rsci.s_din.mxwt(33)} {twiddle:rsci.s_din.mxwt(34)} {twiddle:rsci.s_din.mxwt(35)} {twiddle:rsci.s_din.mxwt(36)} {twiddle:rsci.s_din.mxwt(37)} {twiddle:rsci.s_din.mxwt(38)} {twiddle:rsci.s_din.mxwt(39)} {twiddle:rsci.s_din.mxwt(40)} {twiddle:rsci.s_din.mxwt(41)} {twiddle:rsci.s_din.mxwt(42)} {twiddle:rsci.s_din.mxwt(43)} {twiddle:rsci.s_din.mxwt(44)} {twiddle:rsci.s_din.mxwt(45)} {twiddle:rsci.s_din.mxwt(46)} {twiddle:rsci.s_din.mxwt(47)} {twiddle:rsci.s_din.mxwt(48)} {twiddle:rsci.s_din.mxwt(49)} {twiddle:rsci.s_din.mxwt(50)} {twiddle:rsci.s_din.mxwt(51)} {twiddle:rsci.s_din.mxwt(52)} {twiddle:rsci.s_din.mxwt(53)} {twiddle:rsci.s_din.mxwt(54)} {twiddle:rsci.s_din.mxwt(55)} {twiddle:rsci.s_din.mxwt(56)} {twiddle:rsci.s_din.mxwt(57)} {twiddle:rsci.s_din.mxwt(58)} {twiddle:rsci.s_din.mxwt(59)} {twiddle:rsci.s_din.mxwt(60)} {twiddle:rsci.s_din.mxwt(61)} {twiddle:rsci.s_din.mxwt(62)} {twiddle:rsci.s_din.mxwt(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-603 -attr oid 601 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(0)} -port {twiddle:rsci.s_din.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(1)} -port {twiddle:rsci.s_din.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(2)} -port {twiddle:rsci.s_din.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(3)} -port {twiddle:rsci.s_din.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(4)} -port {twiddle:rsci.s_din.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(5)} -port {twiddle:rsci.s_din.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(6)} -port {twiddle:rsci.s_din.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(7)} -port {twiddle:rsci.s_din.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(8)} -port {twiddle:rsci.s_din.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(9)} -port {twiddle:rsci.s_din.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(10)} -port {twiddle:rsci.s_din.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(11)} -port {twiddle:rsci.s_din.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(12)} -port {twiddle:rsci.s_din.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(13)} -port {twiddle:rsci.s_din.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(14)} -port {twiddle:rsci.s_din.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(15)} -port {twiddle:rsci.s_din.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(16)} -port {twiddle:rsci.s_din.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(17)} -port {twiddle:rsci.s_din.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(18)} -port {twiddle:rsci.s_din.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(19)} -port {twiddle:rsci.s_din.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(20)} -port {twiddle:rsci.s_din.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(21)} -port {twiddle:rsci.s_din.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(22)} -port {twiddle:rsci.s_din.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(23)} -port {twiddle:rsci.s_din.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(24)} -port {twiddle:rsci.s_din.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(25)} -port {twiddle:rsci.s_din.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(26)} -port {twiddle:rsci.s_din.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(27)} -port {twiddle:rsci.s_din.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(28)} -port {twiddle:rsci.s_din.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(29)} -port {twiddle:rsci.s_din.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(30)} -port {twiddle:rsci.s_din.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(31)} -port {twiddle:rsci.s_din.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(32)} -port {twiddle:rsci.s_din.mxwt(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(33)} -port {twiddle:rsci.s_din.mxwt(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(34)} -port {twiddle:rsci.s_din.mxwt(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(35)} -port {twiddle:rsci.s_din.mxwt(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(36)} -port {twiddle:rsci.s_din.mxwt(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(37)} -port {twiddle:rsci.s_din.mxwt(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(38)} -port {twiddle:rsci.s_din.mxwt(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(39)} -port {twiddle:rsci.s_din.mxwt(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(40)} -port {twiddle:rsci.s_din.mxwt(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(41)} -port {twiddle:rsci.s_din.mxwt(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(42)} -port {twiddle:rsci.s_din.mxwt(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(43)} -port {twiddle:rsci.s_din.mxwt(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(44)} -port {twiddle:rsci.s_din.mxwt(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(45)} -port {twiddle:rsci.s_din.mxwt(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(46)} -port {twiddle:rsci.s_din.mxwt(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(47)} -port {twiddle:rsci.s_din.mxwt(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(48)} -port {twiddle:rsci.s_din.mxwt(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(49)} -port {twiddle:rsci.s_din.mxwt(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(50)} -port {twiddle:rsci.s_din.mxwt(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(51)} -port {twiddle:rsci.s_din.mxwt(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(52)} -port {twiddle:rsci.s_din.mxwt(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(53)} -port {twiddle:rsci.s_din.mxwt(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(54)} -port {twiddle:rsci.s_din.mxwt(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(55)} -port {twiddle:rsci.s_din.mxwt(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(56)} -port {twiddle:rsci.s_din.mxwt(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(57)} -port {twiddle:rsci.s_din.mxwt(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(58)} -port {twiddle:rsci.s_din.mxwt(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(59)} -port {twiddle:rsci.s_din.mxwt(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(60)} -port {twiddle:rsci.s_din.mxwt(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(61)} -port {twiddle:rsci.s_din.mxwt(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(62)} -port {twiddle:rsci.s_din.mxwt(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(63)} -port {twiddle:rsci.s_din.mxwt(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load inst "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl" "orig" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-604 -attr oid 602 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl:inst} -attr area 3.000000 -attr delay 0.532052 -attr hier "/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-605 -attr oid 603 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/core.wen}
load net {twiddle:rsci.oswt} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.oswt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-606 -attr oid 604 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.oswt}
load net {twiddle:rsci.biwt} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.biwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-607 -attr oid 605 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.bdwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-608 -attr oid 606 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.bdwt}
load net {twiddle:rsci.bcwt} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.bcwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-609 -attr oid 607 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.bcwt}
load net {twiddle:rsci.s_re.core.sct} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.s_re.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-610 -attr oid 608 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_re.core.sct}
load net {twiddle:rsci.s_rrdy} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.s_rrdy} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-611 -attr oid 609 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_rrdy}
load inst "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp" "orig" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-612 -attr oid 610 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst} -attr area 77.003000 -attr delay 0.634615 -attr hier "/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-613 -attr oid 611 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/clk}
load net {rst} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-614 -attr oid 612 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/rst}
load net {twiddle:rsci.oswt} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.oswt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-615 -attr oid 613 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.oswt}
load net {twiddle:rsci.wen_comp} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.wen_comp} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-616 -attr oid 614 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.wen_comp}
load net {twiddle:rsci.s_raddr.core(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(3)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(4)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(5)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(6)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(7)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(8)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(9)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_din.mxwt(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(3)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(4)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(5)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(6)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(7)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(8)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(9)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(10)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(11)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(12)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(13)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(14)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(15)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(16)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(17)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(18)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(19)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(20)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(21)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(22)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(23)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(24)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(25)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(26)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(27)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(28)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(29)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(30)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(31)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(32)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(33)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(34)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(35)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(36)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(37)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(38)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(39)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(40)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(41)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(42)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(43)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(44)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(45)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(46)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(47)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(48)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(49)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(50)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(51)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(52)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(53)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(54)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(55)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(56)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(57)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(58)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(59)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(60)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(61)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(62)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(63)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.biwt} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.biwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-617 -attr oid 615 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.bdwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-618 -attr oid 616 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.bdwt}
load net {twiddle:rsci.bcwt} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.bcwt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-619 -attr oid 617 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.bcwt}
load net {twiddle:rsci.s_raddr(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(3)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(4)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(5)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(6)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(7)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(8)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(9)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_re.core.sct} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-620 -attr oid 618 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_re.core.sct}
load net {twiddle:rsci.s_din(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(3)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(4)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(5)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(6)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(7)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(8)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(9)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(10)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(11)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(12)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(13)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(14)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(15)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(16)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(17)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(18)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(19)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(20)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(21)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(22)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(23)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(24)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(25)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(26)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(27)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(28)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(29)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(30)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(31)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(32)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(33)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(34)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(35)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(36)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(37)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(38)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(39)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(40)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(41)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(42)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(43)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(44)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(45)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(46)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(47)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(48)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(49)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(50)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(51)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(52)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(53)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(54)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(55)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(56)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(57)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(58)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(59)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(60)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(61)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(62)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(63)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load inst "twiddle:rsci" "amba.ccs_axi4_slave_mem" "amba.ccs_axi4_slave_mem(4,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-621 -attr oid 619 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci} -attr area 1920.000000 -attr delay 0.634615 -attr qmod "amba.ccs_axi4_slave_mem(4,0,1024,64,64,10,0,0,12,64,1,1,1,0,0)"
load net {clk} -pin  "twiddle:rsci" {ACLK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-622 -attr oid 620 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/clk}
load net {PWR} -pin  "twiddle:rsci" {ARESETn} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-623 -attr oid 621 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/1}
load net {twiddle:rsc.AWID} -pin  "twiddle:rsci" {AWID(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWID}
load net {twiddle:rsc.AWADDR(0)} -pin  "twiddle:rsci" {AWADDR(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(1)} -pin  "twiddle:rsci" {AWADDR(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(2)} -pin  "twiddle:rsci" {AWADDR(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(3)} -pin  "twiddle:rsci" {AWADDR(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(4)} -pin  "twiddle:rsci" {AWADDR(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(5)} -pin  "twiddle:rsci" {AWADDR(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(6)} -pin  "twiddle:rsci" {AWADDR(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(7)} -pin  "twiddle:rsci" {AWADDR(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(8)} -pin  "twiddle:rsci" {AWADDR(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(9)} -pin  "twiddle:rsci" {AWADDR(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(10)} -pin  "twiddle:rsci" {AWADDR(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(11)} -pin  "twiddle:rsci" {AWADDR(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWLEN(0)} -pin  "twiddle:rsci" {AWLEN(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(1)} -pin  "twiddle:rsci" {AWLEN(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(2)} -pin  "twiddle:rsci" {AWLEN(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(3)} -pin  "twiddle:rsci" {AWLEN(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(4)} -pin  "twiddle:rsci" {AWLEN(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(5)} -pin  "twiddle:rsci" {AWLEN(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(6)} -pin  "twiddle:rsci" {AWLEN(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(7)} -pin  "twiddle:rsci" {AWLEN(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWSIZE(0)} -pin  "twiddle:rsci" {AWSIZE(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWSIZE(1)} -pin  "twiddle:rsci" {AWSIZE(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWSIZE(2)} -pin  "twiddle:rsci" {AWSIZE(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWBURST(0)} -pin  "twiddle:rsci" {AWBURST(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWBURST(1)} -pin  "twiddle:rsci" {AWBURST(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWLOCK} -pin  "twiddle:rsci" {AWLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-624 -attr oid 622 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWLOCK}
load net {twiddle:rsc.AWCACHE(0)} -pin  "twiddle:rsci" {AWCACHE(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(1)} -pin  "twiddle:rsci" {AWCACHE(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(2)} -pin  "twiddle:rsci" {AWCACHE(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(3)} -pin  "twiddle:rsci" {AWCACHE(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWPROT(0)} -pin  "twiddle:rsci" {AWPROT(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWPROT(1)} -pin  "twiddle:rsci" {AWPROT(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWPROT(2)} -pin  "twiddle:rsci" {AWPROT(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWQOS(0)} -pin  "twiddle:rsci" {AWQOS(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(1)} -pin  "twiddle:rsci" {AWQOS(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(2)} -pin  "twiddle:rsci" {AWQOS(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(3)} -pin  "twiddle:rsci" {AWQOS(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWREGION(0)} -pin  "twiddle:rsci" {AWREGION(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(1)} -pin  "twiddle:rsci" {AWREGION(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(2)} -pin  "twiddle:rsci" {AWREGION(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(3)} -pin  "twiddle:rsci" {AWREGION(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWUSER} -pin  "twiddle:rsci" {AWUSER(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWUSER}
load net {twiddle:rsc.AWVALID} -pin  "twiddle:rsci" {AWVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-625 -attr oid 623 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWVALID}
load net {twiddle:rsc.AWREADY} -pin  "twiddle:rsci" {AWREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-626 -attr oid 624 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.AWREADY}
load net {twiddle:rsc.WDATA(0)} -pin  "twiddle:rsci" {WDATA(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(1)} -pin  "twiddle:rsci" {WDATA(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(2)} -pin  "twiddle:rsci" {WDATA(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(3)} -pin  "twiddle:rsci" {WDATA(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(4)} -pin  "twiddle:rsci" {WDATA(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(5)} -pin  "twiddle:rsci" {WDATA(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(6)} -pin  "twiddle:rsci" {WDATA(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(7)} -pin  "twiddle:rsci" {WDATA(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(8)} -pin  "twiddle:rsci" {WDATA(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(9)} -pin  "twiddle:rsci" {WDATA(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(10)} -pin  "twiddle:rsci" {WDATA(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(11)} -pin  "twiddle:rsci" {WDATA(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(12)} -pin  "twiddle:rsci" {WDATA(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(13)} -pin  "twiddle:rsci" {WDATA(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(14)} -pin  "twiddle:rsci" {WDATA(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(15)} -pin  "twiddle:rsci" {WDATA(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(16)} -pin  "twiddle:rsci" {WDATA(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(17)} -pin  "twiddle:rsci" {WDATA(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(18)} -pin  "twiddle:rsci" {WDATA(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(19)} -pin  "twiddle:rsci" {WDATA(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(20)} -pin  "twiddle:rsci" {WDATA(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(21)} -pin  "twiddle:rsci" {WDATA(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(22)} -pin  "twiddle:rsci" {WDATA(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(23)} -pin  "twiddle:rsci" {WDATA(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(24)} -pin  "twiddle:rsci" {WDATA(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(25)} -pin  "twiddle:rsci" {WDATA(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(26)} -pin  "twiddle:rsci" {WDATA(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(27)} -pin  "twiddle:rsci" {WDATA(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(28)} -pin  "twiddle:rsci" {WDATA(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(29)} -pin  "twiddle:rsci" {WDATA(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(30)} -pin  "twiddle:rsci" {WDATA(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(31)} -pin  "twiddle:rsci" {WDATA(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(32)} -pin  "twiddle:rsci" {WDATA(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(33)} -pin  "twiddle:rsci" {WDATA(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(34)} -pin  "twiddle:rsci" {WDATA(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(35)} -pin  "twiddle:rsci" {WDATA(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(36)} -pin  "twiddle:rsci" {WDATA(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(37)} -pin  "twiddle:rsci" {WDATA(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(38)} -pin  "twiddle:rsci" {WDATA(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(39)} -pin  "twiddle:rsci" {WDATA(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(40)} -pin  "twiddle:rsci" {WDATA(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(41)} -pin  "twiddle:rsci" {WDATA(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(42)} -pin  "twiddle:rsci" {WDATA(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(43)} -pin  "twiddle:rsci" {WDATA(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(44)} -pin  "twiddle:rsci" {WDATA(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(45)} -pin  "twiddle:rsci" {WDATA(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(46)} -pin  "twiddle:rsci" {WDATA(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(47)} -pin  "twiddle:rsci" {WDATA(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(48)} -pin  "twiddle:rsci" {WDATA(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(49)} -pin  "twiddle:rsci" {WDATA(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(50)} -pin  "twiddle:rsci" {WDATA(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(51)} -pin  "twiddle:rsci" {WDATA(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(52)} -pin  "twiddle:rsci" {WDATA(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(53)} -pin  "twiddle:rsci" {WDATA(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(54)} -pin  "twiddle:rsci" {WDATA(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(55)} -pin  "twiddle:rsci" {WDATA(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(56)} -pin  "twiddle:rsci" {WDATA(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(57)} -pin  "twiddle:rsci" {WDATA(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(58)} -pin  "twiddle:rsci" {WDATA(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(59)} -pin  "twiddle:rsci" {WDATA(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(60)} -pin  "twiddle:rsci" {WDATA(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(61)} -pin  "twiddle:rsci" {WDATA(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(62)} -pin  "twiddle:rsci" {WDATA(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(63)} -pin  "twiddle:rsci" {WDATA(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WSTRB(0)} -pin  "twiddle:rsci" {WSTRB(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(1)} -pin  "twiddle:rsci" {WSTRB(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(2)} -pin  "twiddle:rsci" {WSTRB(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(3)} -pin  "twiddle:rsci" {WSTRB(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(4)} -pin  "twiddle:rsci" {WSTRB(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(5)} -pin  "twiddle:rsci" {WSTRB(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(6)} -pin  "twiddle:rsci" {WSTRB(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(7)} -pin  "twiddle:rsci" {WSTRB(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WLAST} -pin  "twiddle:rsci" {WLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-627 -attr oid 625 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WLAST}
load net {twiddle:rsc.WUSER} -pin  "twiddle:rsci" {WUSER(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WUSER}
load net {twiddle:rsc.WVALID} -pin  "twiddle:rsci" {WVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-628 -attr oid 626 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WVALID}
load net {twiddle:rsc.WREADY} -pin  "twiddle:rsci" {WREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-629 -attr oid 627 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.WREADY}
load net {twiddle:rsc.BID} -pin  "twiddle:rsci" {BID(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.BID}
load net {twiddle:rsc.BRESP(0)} -pin  "twiddle:rsci" {BRESP(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.BRESP}
load net {twiddle:rsc.BRESP(1)} -pin  "twiddle:rsci" {BRESP(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.BRESP}
load net {twiddle:rsc.BUSER} -pin  "twiddle:rsci" {BUSER(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.BUSER}
load net {twiddle:rsc.BVALID} -pin  "twiddle:rsci" {BVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-630 -attr oid 628 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.BVALID}
load net {twiddle:rsc.BREADY} -pin  "twiddle:rsci" {BREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-631 -attr oid 629 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.BREADY}
load net {twiddle:rsc.ARID} -pin  "twiddle:rsci" {ARID(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARID}
load net {twiddle:rsc.ARADDR(0)} -pin  "twiddle:rsci" {ARADDR(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(1)} -pin  "twiddle:rsci" {ARADDR(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(2)} -pin  "twiddle:rsci" {ARADDR(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(3)} -pin  "twiddle:rsci" {ARADDR(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(4)} -pin  "twiddle:rsci" {ARADDR(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(5)} -pin  "twiddle:rsci" {ARADDR(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(6)} -pin  "twiddle:rsci" {ARADDR(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(7)} -pin  "twiddle:rsci" {ARADDR(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(8)} -pin  "twiddle:rsci" {ARADDR(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(9)} -pin  "twiddle:rsci" {ARADDR(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(10)} -pin  "twiddle:rsci" {ARADDR(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(11)} -pin  "twiddle:rsci" {ARADDR(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARLEN(0)} -pin  "twiddle:rsci" {ARLEN(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(1)} -pin  "twiddle:rsci" {ARLEN(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(2)} -pin  "twiddle:rsci" {ARLEN(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(3)} -pin  "twiddle:rsci" {ARLEN(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(4)} -pin  "twiddle:rsci" {ARLEN(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(5)} -pin  "twiddle:rsci" {ARLEN(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(6)} -pin  "twiddle:rsci" {ARLEN(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(7)} -pin  "twiddle:rsci" {ARLEN(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARSIZE(0)} -pin  "twiddle:rsci" {ARSIZE(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARSIZE(1)} -pin  "twiddle:rsci" {ARSIZE(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARSIZE(2)} -pin  "twiddle:rsci" {ARSIZE(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARBURST(0)} -pin  "twiddle:rsci" {ARBURST(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARBURST(1)} -pin  "twiddle:rsci" {ARBURST(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARLOCK} -pin  "twiddle:rsci" {ARLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-632 -attr oid 630 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARLOCK}
load net {twiddle:rsc.ARCACHE(0)} -pin  "twiddle:rsci" {ARCACHE(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(1)} -pin  "twiddle:rsci" {ARCACHE(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(2)} -pin  "twiddle:rsci" {ARCACHE(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(3)} -pin  "twiddle:rsci" {ARCACHE(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARPROT(0)} -pin  "twiddle:rsci" {ARPROT(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARPROT(1)} -pin  "twiddle:rsci" {ARPROT(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARPROT(2)} -pin  "twiddle:rsci" {ARPROT(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARQOS(0)} -pin  "twiddle:rsci" {ARQOS(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(1)} -pin  "twiddle:rsci" {ARQOS(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(2)} -pin  "twiddle:rsci" {ARQOS(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(3)} -pin  "twiddle:rsci" {ARQOS(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARREGION(0)} -pin  "twiddle:rsci" {ARREGION(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(1)} -pin  "twiddle:rsci" {ARREGION(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(2)} -pin  "twiddle:rsci" {ARREGION(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(3)} -pin  "twiddle:rsci" {ARREGION(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARUSER} -pin  "twiddle:rsci" {ARUSER(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARUSER}
load net {twiddle:rsc.ARVALID} -pin  "twiddle:rsci" {ARVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-633 -attr oid 631 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARVALID}
load net {twiddle:rsc.ARREADY} -pin  "twiddle:rsci" {ARREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-634 -attr oid 632 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.ARREADY}
load net {twiddle:rsc.RID} -pin  "twiddle:rsci" {RID(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RID}
load net {twiddle:rsc.RDATA(0)} -pin  "twiddle:rsci" {RDATA(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(1)} -pin  "twiddle:rsci" {RDATA(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(2)} -pin  "twiddle:rsci" {RDATA(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(3)} -pin  "twiddle:rsci" {RDATA(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(4)} -pin  "twiddle:rsci" {RDATA(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(5)} -pin  "twiddle:rsci" {RDATA(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(6)} -pin  "twiddle:rsci" {RDATA(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(7)} -pin  "twiddle:rsci" {RDATA(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(8)} -pin  "twiddle:rsci" {RDATA(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(9)} -pin  "twiddle:rsci" {RDATA(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(10)} -pin  "twiddle:rsci" {RDATA(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(11)} -pin  "twiddle:rsci" {RDATA(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(12)} -pin  "twiddle:rsci" {RDATA(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(13)} -pin  "twiddle:rsci" {RDATA(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(14)} -pin  "twiddle:rsci" {RDATA(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(15)} -pin  "twiddle:rsci" {RDATA(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(16)} -pin  "twiddle:rsci" {RDATA(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(17)} -pin  "twiddle:rsci" {RDATA(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(18)} -pin  "twiddle:rsci" {RDATA(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(19)} -pin  "twiddle:rsci" {RDATA(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(20)} -pin  "twiddle:rsci" {RDATA(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(21)} -pin  "twiddle:rsci" {RDATA(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(22)} -pin  "twiddle:rsci" {RDATA(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(23)} -pin  "twiddle:rsci" {RDATA(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(24)} -pin  "twiddle:rsci" {RDATA(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(25)} -pin  "twiddle:rsci" {RDATA(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(26)} -pin  "twiddle:rsci" {RDATA(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(27)} -pin  "twiddle:rsci" {RDATA(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(28)} -pin  "twiddle:rsci" {RDATA(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(29)} -pin  "twiddle:rsci" {RDATA(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(30)} -pin  "twiddle:rsci" {RDATA(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(31)} -pin  "twiddle:rsci" {RDATA(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(32)} -pin  "twiddle:rsci" {RDATA(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(33)} -pin  "twiddle:rsci" {RDATA(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(34)} -pin  "twiddle:rsci" {RDATA(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(35)} -pin  "twiddle:rsci" {RDATA(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(36)} -pin  "twiddle:rsci" {RDATA(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(37)} -pin  "twiddle:rsci" {RDATA(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(38)} -pin  "twiddle:rsci" {RDATA(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(39)} -pin  "twiddle:rsci" {RDATA(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(40)} -pin  "twiddle:rsci" {RDATA(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(41)} -pin  "twiddle:rsci" {RDATA(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(42)} -pin  "twiddle:rsci" {RDATA(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(43)} -pin  "twiddle:rsci" {RDATA(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(44)} -pin  "twiddle:rsci" {RDATA(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(45)} -pin  "twiddle:rsci" {RDATA(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(46)} -pin  "twiddle:rsci" {RDATA(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(47)} -pin  "twiddle:rsci" {RDATA(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(48)} -pin  "twiddle:rsci" {RDATA(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(49)} -pin  "twiddle:rsci" {RDATA(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(50)} -pin  "twiddle:rsci" {RDATA(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(51)} -pin  "twiddle:rsci" {RDATA(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(52)} -pin  "twiddle:rsci" {RDATA(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(53)} -pin  "twiddle:rsci" {RDATA(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(54)} -pin  "twiddle:rsci" {RDATA(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(55)} -pin  "twiddle:rsci" {RDATA(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(56)} -pin  "twiddle:rsci" {RDATA(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(57)} -pin  "twiddle:rsci" {RDATA(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(58)} -pin  "twiddle:rsci" {RDATA(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(59)} -pin  "twiddle:rsci" {RDATA(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(60)} -pin  "twiddle:rsci" {RDATA(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(61)} -pin  "twiddle:rsci" {RDATA(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(62)} -pin  "twiddle:rsci" {RDATA(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(63)} -pin  "twiddle:rsci" {RDATA(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RRESP(0)} -pin  "twiddle:rsci" {RRESP(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RRESP}
load net {twiddle:rsc.RRESP(1)} -pin  "twiddle:rsci" {RRESP(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RRESP}
load net {twiddle:rsc.RLAST} -pin  "twiddle:rsci" {RLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-635 -attr oid 633 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RLAST}
load net {twiddle:rsc.RUSER} -pin  "twiddle:rsci" {RUSER(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RUSER}
load net {twiddle:rsc.RVALID} -pin  "twiddle:rsci" {RVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-636 -attr oid 634 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RVALID}
load net {twiddle:rsc.RREADY} -pin  "twiddle:rsci" {RREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-637 -attr oid 635 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.RREADY}
load net {twiddle:rsci.s_re.core.sct} -pin  "twiddle:rsci" {s_re} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-638 -attr oid 636 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_re.core.sct}
load net {GND} -pin  "twiddle:rsci" {s_we} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-639 -attr oid 637 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0}
load net {twiddle:rsci.s_raddr(0)} -pin  "twiddle:rsci" {s_raddr(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(1)} -pin  "twiddle:rsci" {s_raddr(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(2)} -pin  "twiddle:rsci" {s_raddr(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(3)} -pin  "twiddle:rsci" {s_raddr(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(4)} -pin  "twiddle:rsci" {s_raddr(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(5)} -pin  "twiddle:rsci" {s_raddr(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(6)} -pin  "twiddle:rsci" {s_raddr(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(7)} -pin  "twiddle:rsci" {s_raddr(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(8)} -pin  "twiddle:rsci" {s_raddr(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(9)} -pin  "twiddle:rsci" {s_raddr(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {GND} -pin  "twiddle:rsci" {s_waddr(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#20}
load net {GND} -pin  "twiddle:rsci" {s_waddr(1)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#20}
load net {GND} -pin  "twiddle:rsci" {s_waddr(2)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#20}
load net {GND} -pin  "twiddle:rsci" {s_waddr(3)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#20}
load net {GND} -pin  "twiddle:rsci" {s_waddr(4)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#20}
load net {GND} -pin  "twiddle:rsci" {s_waddr(5)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#20}
load net {GND} -pin  "twiddle:rsci" {s_waddr(6)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#20}
load net {GND} -pin  "twiddle:rsci" {s_waddr(7)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#20}
load net {GND} -pin  "twiddle:rsci" {s_waddr(8)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#20}
load net {GND} -pin  "twiddle:rsci" {s_waddr(9)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#20}
load net {twiddle:rsci.s_din(0)} -pin  "twiddle:rsci" {s_din(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(1)} -pin  "twiddle:rsci" {s_din(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(2)} -pin  "twiddle:rsci" {s_din(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(3)} -pin  "twiddle:rsci" {s_din(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(4)} -pin  "twiddle:rsci" {s_din(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(5)} -pin  "twiddle:rsci" {s_din(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(6)} -pin  "twiddle:rsci" {s_din(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(7)} -pin  "twiddle:rsci" {s_din(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(8)} -pin  "twiddle:rsci" {s_din(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(9)} -pin  "twiddle:rsci" {s_din(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(10)} -pin  "twiddle:rsci" {s_din(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(11)} -pin  "twiddle:rsci" {s_din(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(12)} -pin  "twiddle:rsci" {s_din(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(13)} -pin  "twiddle:rsci" {s_din(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(14)} -pin  "twiddle:rsci" {s_din(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(15)} -pin  "twiddle:rsci" {s_din(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(16)} -pin  "twiddle:rsci" {s_din(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(17)} -pin  "twiddle:rsci" {s_din(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(18)} -pin  "twiddle:rsci" {s_din(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(19)} -pin  "twiddle:rsci" {s_din(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(20)} -pin  "twiddle:rsci" {s_din(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(21)} -pin  "twiddle:rsci" {s_din(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(22)} -pin  "twiddle:rsci" {s_din(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(23)} -pin  "twiddle:rsci" {s_din(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(24)} -pin  "twiddle:rsci" {s_din(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(25)} -pin  "twiddle:rsci" {s_din(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(26)} -pin  "twiddle:rsci" {s_din(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(27)} -pin  "twiddle:rsci" {s_din(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(28)} -pin  "twiddle:rsci" {s_din(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(29)} -pin  "twiddle:rsci" {s_din(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(30)} -pin  "twiddle:rsci" {s_din(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(31)} -pin  "twiddle:rsci" {s_din(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(32)} -pin  "twiddle:rsci" {s_din(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(33)} -pin  "twiddle:rsci" {s_din(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(34)} -pin  "twiddle:rsci" {s_din(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(35)} -pin  "twiddle:rsci" {s_din(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(36)} -pin  "twiddle:rsci" {s_din(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(37)} -pin  "twiddle:rsci" {s_din(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(38)} -pin  "twiddle:rsci" {s_din(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(39)} -pin  "twiddle:rsci" {s_din(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(40)} -pin  "twiddle:rsci" {s_din(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(41)} -pin  "twiddle:rsci" {s_din(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(42)} -pin  "twiddle:rsci" {s_din(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(43)} -pin  "twiddle:rsci" {s_din(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(44)} -pin  "twiddle:rsci" {s_din(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(45)} -pin  "twiddle:rsci" {s_din(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(46)} -pin  "twiddle:rsci" {s_din(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(47)} -pin  "twiddle:rsci" {s_din(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(48)} -pin  "twiddle:rsci" {s_din(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(49)} -pin  "twiddle:rsci" {s_din(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(50)} -pin  "twiddle:rsci" {s_din(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(51)} -pin  "twiddle:rsci" {s_din(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(52)} -pin  "twiddle:rsci" {s_din(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(53)} -pin  "twiddle:rsci" {s_din(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(54)} -pin  "twiddle:rsci" {s_din(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(55)} -pin  "twiddle:rsci" {s_din(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(56)} -pin  "twiddle:rsci" {s_din(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(57)} -pin  "twiddle:rsci" {s_din(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(58)} -pin  "twiddle:rsci" {s_din(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(59)} -pin  "twiddle:rsci" {s_din(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(60)} -pin  "twiddle:rsci" {s_din(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(61)} -pin  "twiddle:rsci" {s_din(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(62)} -pin  "twiddle:rsci" {s_din(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(63)} -pin  "twiddle:rsci" {s_din(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_din}
load net {GND} -pin  "twiddle:rsci" {s_dout(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(1)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(2)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(3)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(4)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(5)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(6)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(7)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(8)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(9)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(10)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(11)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(12)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(13)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(14)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(15)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(16)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(17)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(18)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(19)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(20)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(21)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(22)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(23)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(24)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(25)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(26)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(27)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(28)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(29)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(30)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(31)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(32)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(33)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(34)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(35)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(36)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(37)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(38)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(39)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(40)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(41)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(42)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(43)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(44)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(45)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(46)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(47)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(48)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(49)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(50)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(51)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(52)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(53)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(54)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(55)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(56)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(57)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(58)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(59)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(60)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(61)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(62)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {GND} -pin  "twiddle:rsci" {s_dout(63)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/0#21}
load net {twiddle:rsci.s_rrdy} -pin  "twiddle:rsci" {s_rrdy} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-640 -attr oid 638 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_rrdy}
load net {twiddle:rsci.s_wrdy} -pin  "twiddle:rsci" {s_wrdy} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-641 -attr oid 639 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsci.s_wrdy}
load net {twiddle:rsc.is_idle} -pin  "twiddle:rsci" {is_idle} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-642 -attr oid 640 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.is_idle}
load net {twiddle:rsc.tr_write_done} -pin  "twiddle:rsci" {tr_write_done} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-643 -attr oid 641 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.tr_write_done}
load net {twiddle:rsc.s_tdone} -pin  "twiddle:rsci" {s_tdone} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-644 -attr oid 642 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci/twiddle:rsc.s_tdone}
### END MODULE 

module new "inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-645 -attr oid 643 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/core.wten}
load port {vec:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-646 -attr oid 644 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.iswt0}
load port {vec:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-647 -attr oid 645 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-648 -attr oid 646 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-649 -attr oid 647 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-650 -attr oid 648 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -port {vec:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-651 -attr oid 649 -attr vt d
load net {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-652 -attr oid 650 -attr vt d
load net {vec:rsc.triosy:obj.ld.core.sct} -port {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-653 -attr oid 651 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
load inst "vec:not" "not(1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-654 -attr oid 652 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {core.wten} -pin  "vec:not" {A(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/core.wten}
load net {vec:not.itm} -pin  "vec:not" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not.itm}
load inst "vec:and#3" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-655 -attr oid 653 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:and#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {vec:rsc.triosy:obj.iswt0} -pin  "vec:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.iswt0}
load net {vec:not.itm} -pin  "vec:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not.itm}
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "vec:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj" "orig" \
 -symlib {4a69cb40-248a-4012-8769-aa1873e8ab98-13 __CPR98__inPlaceNTT_DIT_precomp__FP32ac_int__tm__18_XCiL_2_64XCbL_1_032ac_int__tm__J40JT2T1 v2} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-657 -attr oid 654 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-658 -attr oid 655 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/core.wten}
load port {vec:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-659 -attr oid 656 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {vec:rsc.triosy:obj.iswt0} input \
     port {vec:rsc.triosy:obj.ld.core.sct} output \

load net {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-660 -attr oid 657 -attr vt d
load net {vec:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-661 -attr oid 658 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-662 -attr oid 659 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
load net {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-663 -attr oid 660 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-664 -attr oid 661 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-665 -attr oid 662 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -port {vec:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-666 -attr oid 663 -attr vt d
load inst "inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-667 -attr oid 664 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-668 -attr oid 665 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/core.wten}
load net {vec:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {vec:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-669 -attr oid 666 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.iswt0}
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-670 -attr oid 667 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.ld.core.sct}
load inst "vec:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-671 -attr oid 668 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "vec:rsc.triosy:obj" {ld} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-672 -attr oid 669 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.ld.core.sct}
load net {vec:rsc.triosy.lz} -pin  "vec:rsc.triosy:obj" {lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-673 -attr oid 670 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-674 -attr oid 671 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/core.wten}
load port {p:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-675 -attr oid 672 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.iswt0}
load port {p:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-676 -attr oid 673 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-677 -attr oid 674 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-678 -attr oid 675 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-679 -attr oid 676 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -port {p:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-680 -attr oid 677 -attr vt d
load net {p:rsc.triosy:obj.ld.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-681 -attr oid 678 -attr vt d
load net {p:rsc.triosy:obj.ld.core.sct} -port {p:rsc.triosy:obj.ld.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-682 -attr oid 679 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
load inst "p:not" "not(1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-683 -attr oid 680 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {core.wten} -pin  "p:not" {A(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/core.wten}
load net {p:not.itm} -pin  "p:not" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not.itm}
load inst "p:and#3" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-684 -attr oid 681 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:and#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {p:rsc.triosy:obj.iswt0} -pin  "p:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.iswt0}
load net {p:not.itm} -pin  "p:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not.itm}
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "p:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj" "orig" \
 -symlib {4a69cb40-248a-4012-8769-aa1873e8ab98-13 __CPR98__inPlaceNTT_DIT_precomp__FP32ac_int__tm__18_XCiL_2_64XCbL_1_032ac_int__tm__J40JT2T1 v2} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-685 -attr oid 682 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-686 -attr oid 683 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/core.wten}
load port {p:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-687 -attr oid 684 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {p:rsc.triosy:obj.iswt0} input \
     port {p:rsc.triosy:obj.ld.core.sct} output \

load net {p:rsc.triosy:obj.ld.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-688 -attr oid 685 -attr vt d
load net {p:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-689 -attr oid 686 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-690 -attr oid 687 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
load net {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-691 -attr oid 688 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-692 -attr oid 689 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-693 -attr oid 690 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -port {p:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-694 -attr oid 691 -attr vt d
load inst "inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-695 -attr oid 692 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-696 -attr oid 693 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/core.wten}
load net {p:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {p:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-697 -attr oid 694 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.iswt0}
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {p:rsc.triosy:obj.ld.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-698 -attr oid 695 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.ld.core.sct}
load inst "p:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-699 -attr oid 696 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "p:rsc.triosy:obj" {ld} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-700 -attr oid 697 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.ld.core.sct}
load net {p:rsc.triosy.lz} -pin  "p:rsc.triosy:obj" {lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-701 -attr oid 698 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-702 -attr oid 699 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/core.wten}
load port {r:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-703 -attr oid 700 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.iswt0}
load port {r:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-704 -attr oid 701 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-705 -attr oid 702 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-706 -attr oid 703 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-707 -attr oid 704 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -port {r:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-708 -attr oid 705 -attr vt d
load net {r:rsc.triosy:obj.ld.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-709 -attr oid 706 -attr vt d
load net {r:rsc.triosy:obj.ld.core.sct} -port {r:rsc.triosy:obj.ld.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-710 -attr oid 707 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
load inst "r:not" "not(1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-711 -attr oid 708 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {core.wten} -pin  "r:not" {A(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/core.wten}
load net {r:not.itm} -pin  "r:not" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not.itm}
load inst "r:and#3" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-712 -attr oid 709 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:and#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {r:rsc.triosy:obj.iswt0} -pin  "r:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.iswt0}
load net {r:not.itm} -pin  "r:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not.itm}
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "r:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj" "orig" \
 -symlib {4a69cb40-248a-4012-8769-aa1873e8ab98-13 __CPR98__inPlaceNTT_DIT_precomp__FP32ac_int__tm__18_XCiL_2_64XCbL_1_032ac_int__tm__J40JT2T1 v2} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-713 -attr oid 710 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-714 -attr oid 711 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/core.wten}
load port {r:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-715 -attr oid 712 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {r:rsc.triosy:obj.iswt0} input \
     port {r:rsc.triosy:obj.ld.core.sct} output \

load net {r:rsc.triosy:obj.ld.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-716 -attr oid 713 -attr vt d
load net {r:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-717 -attr oid 714 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-718 -attr oid 715 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
load net {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-719 -attr oid 716 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-720 -attr oid 717 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-721 -attr oid 718 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -port {r:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-722 -attr oid 719 -attr vt d
load inst "inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-723 -attr oid 720 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-724 -attr oid 721 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/core.wten}
load net {r:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {r:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-725 -attr oid 722 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.iswt0}
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {r:rsc.triosy:obj.ld.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-726 -attr oid 723 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.ld.core.sct}
load inst "r:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-727 -attr oid 724 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "r:rsc.triosy:obj" {ld} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-728 -attr oid 725 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.ld.core.sct}
load net {r:rsc.triosy.lz} -pin  "r:rsc.triosy:obj" {lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-729 -attr oid 726 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-730 -attr oid 727 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/core.wten}
load port {twiddle:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-731 -attr oid 728 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.iswt0}
load port {twiddle:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-732 -attr oid 729 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-733 -attr oid 730 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-734 -attr oid 731 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-735 -attr oid 732 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -port {twiddle:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-736 -attr oid 733 -attr vt d
load net {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-737 -attr oid 734 -attr vt d
load net {twiddle:rsc.triosy:obj.ld.core.sct} -port {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-738 -attr oid 735 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
load inst "twiddle:not" "not(1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-739 -attr oid 736 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {core.wten} -pin  "twiddle:not" {A(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/core.wten}
load net {twiddle:not.itm} -pin  "twiddle:not" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not.itm}
load inst "twiddle:and#3" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-740 -attr oid 737 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:and#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {twiddle:rsc.triosy:obj.iswt0} -pin  "twiddle:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.iswt0}
load net {twiddle:not.itm} -pin  "twiddle:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not.itm}
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "twiddle:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj" "orig" \
 -symlib {4a69cb40-248a-4012-8769-aa1873e8ab98-13 __CPR98__inPlaceNTT_DIT_precomp__FP32ac_int__tm__18_XCiL_2_64XCbL_1_032ac_int__tm__J40JT2T1 v2} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-741 -attr oid 738 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-742 -attr oid 739 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/core.wten}
load port {twiddle:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-743 -attr oid 740 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {twiddle:rsc.triosy:obj.iswt0} input \
     port {twiddle:rsc.triosy:obj.ld.core.sct} output \

load net {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-744 -attr oid 741 -attr vt d
load net {twiddle:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-745 -attr oid 742 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-746 -attr oid 743 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
load net {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-747 -attr oid 744 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-748 -attr oid 745 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-749 -attr oid 746 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -port {twiddle:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-750 -attr oid 747 -attr vt d
load inst "inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-751 -attr oid 748 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-752 -attr oid 749 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/core.wten}
load net {twiddle:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {twiddle:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-753 -attr oid 750 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.iswt0}
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-754 -attr oid 751 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.ld.core.sct}
load inst "twiddle:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-755 -attr oid 752 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "twiddle:rsc.triosy:obj" {ld} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-756 -attr oid 753 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.ld.core.sct}
load net {twiddle:rsc.triosy.lz} -pin  "twiddle:rsc.triosy:obj" {lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-757 -attr oid 754 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIT_precomp:core:staller" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-758 -attr oid 755 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/clk}
load port {rst} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-759 -attr oid 756 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/rst}
load port {core.wen} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-760 -attr oid 757 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/core.wen}
load port {core.wten} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-761 -attr oid 758 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/core.wten}
load port {vec:rsci.wen_comp} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-762 -attr oid 759 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/vec:rsci.wen_comp}
load port {vec:rsci.wen_comp#1} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-763 -attr oid 760 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/vec:rsci.wen_comp#1}
load port {twiddle:rsci.wen_comp} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-764 -attr oid 761 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/twiddle:rsci.wen_comp}
load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-765 -attr oid 762 -attr vt d
load net {clk} -port {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-766 -attr oid 763 -attr vt d
load net {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-767 -attr oid 764 -attr vt d
load net {rst} -port {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-768 -attr oid 765 -attr vt d
load net {core.wen} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-769 -attr oid 766 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-770 -attr oid 767 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/core.wen}
load net {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-771 -attr oid 768 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-772 -attr oid 769 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/core.wten}
load net {vec:rsci.wen_comp} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-773 -attr oid 770 -attr vt d
load net {vec:rsci.wen_comp} -port {vec:rsci.wen_comp} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-774 -attr oid 771 -attr vt d
load net {vec:rsci.wen_comp#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-775 -attr oid 772 -attr vt d
load net {vec:rsci.wen_comp#1} -port {vec:rsci.wen_comp#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-776 -attr oid 773 -attr vt d
load net {twiddle:rsci.wen_comp} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-777 -attr oid 774 -attr vt d
load net {twiddle:rsci.wen_comp} -port {twiddle:rsci.wen_comp} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-778 -attr oid 775 -attr vt d
load inst "and" "and(3,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-779 -attr oid 776 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/and} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,3)"
load net {vec:rsci.wen_comp} -pin  "and" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/vec:rsci.wen_comp}
load net {vec:rsci.wen_comp#1} -pin  "and" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/vec:rsci.wen_comp#1}
load net {twiddle:rsci.wen_comp} -pin  "and" {A2(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/twiddle:rsci.wen_comp}
load net {core.wen} -pin  "and" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/core.wen}
load inst "not" "not(1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-780 -attr oid 777 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {core.wen} -pin  "not" {A(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/core.wen}
load net {not.itm} -pin  "not" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/not.itm}
load inst "reg(core.wten)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-781 -attr oid 778 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/reg(core.wten)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {not.itm} -pin  "reg(core.wten)" {D(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/not.itm}
load net {GND} -pin  "reg(core.wten)" {DRs(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/0#17}
load net {clk} -pin  "reg(core.wten)" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-782 -attr oid 779 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/clk}
load net {rst} -pin  "reg(core.wten)" {Rs(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/rst}
load net {core.wten} -pin  "reg(core.wten)" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller/core.wten}
### END MODULE 

module new "inPlaceNTT_DIT_precomp:core_core:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-783 -attr oid 780 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-784 -attr oid 781 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/rst}
load port {core.wen} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-785 -attr oid 782 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/core.wen}
load portBus fsm_output(43:0) output 44 {fsm_output(43)} {fsm_output(42)} {fsm_output(41)} {fsm_output(40)} {fsm_output(39)} {fsm_output(38)} {fsm_output(37)} {fsm_output(36)} {fsm_output(35)} {fsm_output(34)} {fsm_output(33)} {fsm_output(32)} {fsm_output(31)} {fsm_output(30)} {fsm_output(29)} {fsm_output(28)} {fsm_output(27)} {fsm_output(26)} {fsm_output(25)} {fsm_output(24)} {fsm_output(23)} {fsm_output(22)} {fsm_output(21)} {fsm_output(20)} {fsm_output(19)} {fsm_output(18)} {fsm_output(17)} {fsm_output(16)} {fsm_output(15)} {fsm_output(14)} {fsm_output(13)} {fsm_output(12)} {fsm_output(11)} {fsm_output(10)} {fsm_output(9)} {fsm_output(8)} {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-786 -attr oid 783 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load port {COMP_LOOP.C#38_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/COMP_LOOP.C#38_tr0}
load port {VEC_LOOP.C#0_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/VEC_LOOP.C#0_tr0}
load port {STAGE_LOOP.C#1_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/STAGE_LOOP.C#1_tr0}
load net {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-787 -attr oid 784 -attr vt d
load net {clk} -port {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-788 -attr oid 785
load net {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-789 -attr oid 786 -attr vt d
load net {rst} -port {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-790 -attr oid 787
load net {core.wen} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-791 -attr oid 788 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-792 -attr oid 789
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load net {fsm_output(4)} -attr vt d
load net {fsm_output(5)} -attr vt d
load net {fsm_output(6)} -attr vt d
load net {fsm_output(7)} -attr vt d
load net {fsm_output(8)} -attr vt d
load net {fsm_output(9)} -attr vt d
load net {fsm_output(10)} -attr vt d
load net {fsm_output(11)} -attr vt d
load net {fsm_output(12)} -attr vt d
load net {fsm_output(13)} -attr vt d
load net {fsm_output(14)} -attr vt d
load net {fsm_output(15)} -attr vt d
load net {fsm_output(16)} -attr vt d
load net {fsm_output(17)} -attr vt d
load net {fsm_output(18)} -attr vt d
load net {fsm_output(19)} -attr vt d
load net {fsm_output(20)} -attr vt d
load net {fsm_output(21)} -attr vt d
load net {fsm_output(22)} -attr vt d
load net {fsm_output(23)} -attr vt d
load net {fsm_output(24)} -attr vt d
load net {fsm_output(25)} -attr vt d
load net {fsm_output(26)} -attr vt d
load net {fsm_output(27)} -attr vt d
load net {fsm_output(28)} -attr vt d
load net {fsm_output(29)} -attr vt d
load net {fsm_output(30)} -attr vt d
load net {fsm_output(31)} -attr vt d
load net {fsm_output(32)} -attr vt d
load net {fsm_output(33)} -attr vt d
load net {fsm_output(34)} -attr vt d
load net {fsm_output(35)} -attr vt d
load net {fsm_output(36)} -attr vt d
load net {fsm_output(37)} -attr vt d
load net {fsm_output(38)} -attr vt d
load net {fsm_output(39)} -attr vt d
load net {fsm_output(40)} -attr vt d
load net {fsm_output(41)} -attr vt d
load net {fsm_output(42)} -attr vt d
load net {fsm_output(43)} -attr vt d
load netBundle {fsm_output} 44 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} {fsm_output(4)} {fsm_output(5)} {fsm_output(6)} {fsm_output(7)} {fsm_output(8)} {fsm_output(9)} {fsm_output(10)} {fsm_output(11)} {fsm_output(12)} {fsm_output(13)} {fsm_output(14)} {fsm_output(15)} {fsm_output(16)} {fsm_output(17)} {fsm_output(18)} {fsm_output(19)} {fsm_output(20)} {fsm_output(21)} {fsm_output(22)} {fsm_output(23)} {fsm_output(24)} {fsm_output(25)} {fsm_output(26)} {fsm_output(27)} {fsm_output(28)} {fsm_output(29)} {fsm_output(30)} {fsm_output(31)} {fsm_output(32)} {fsm_output(33)} {fsm_output(34)} {fsm_output(35)} {fsm_output(36)} {fsm_output(37)} {fsm_output(38)} {fsm_output(39)} {fsm_output(40)} {fsm_output(41)} {fsm_output(42)} {fsm_output(43)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-793 -attr oid 790 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(4)} -port {fsm_output(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(5)} -port {fsm_output(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(6)} -port {fsm_output(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(7)} -port {fsm_output(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(8)} -port {fsm_output(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(9)} -port {fsm_output(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(10)} -port {fsm_output(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(11)} -port {fsm_output(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(12)} -port {fsm_output(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(13)} -port {fsm_output(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(14)} -port {fsm_output(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(15)} -port {fsm_output(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(16)} -port {fsm_output(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(17)} -port {fsm_output(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(18)} -port {fsm_output(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(19)} -port {fsm_output(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(20)} -port {fsm_output(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(21)} -port {fsm_output(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(22)} -port {fsm_output(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(23)} -port {fsm_output(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(24)} -port {fsm_output(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(25)} -port {fsm_output(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(26)} -port {fsm_output(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(27)} -port {fsm_output(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(28)} -port {fsm_output(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(29)} -port {fsm_output(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(30)} -port {fsm_output(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(31)} -port {fsm_output(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(32)} -port {fsm_output(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(33)} -port {fsm_output(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(34)} -port {fsm_output(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(35)} -port {fsm_output(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(36)} -port {fsm_output(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(37)} -port {fsm_output(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(38)} -port {fsm_output(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(39)} -port {fsm_output(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(40)} -port {fsm_output(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(41)} -port {fsm_output(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(42)} -port {fsm_output(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {fsm_output(43)} -port {fsm_output(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm/fsm_output}
load net {COMP_LOOP.C#38_tr0} -attr vt d
load net {COMP_LOOP.C#38_tr0} -port {COMP_LOOP.C#38_tr0}
load net {VEC_LOOP.C#0_tr0} -attr vt d
load net {VEC_LOOP.C#0_tr0} -port {VEC_LOOP.C#0_tr0}
load net {STAGE_LOOP.C#1_tr0} -attr vt d
load net {STAGE_LOOP.C#1_tr0} -port {STAGE_LOOP.C#1_tr0}
### END MODULE 

module new "inPlaceNTT_DIT_precomp:core" "orig" \
 -symlib {4a69cb40-248a-4012-8769-aa1873e8ab98-14 __CPR98__inPlaceNTT_DIT_precomp__FP32ac_int__tm__18_XCiL_2_64XCbL_1_032ac_int__tm__J40JT2T1 v2} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-795 -attr oid 791 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load port {rst} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-796 -attr oid 792 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/rst}
load port {vec:rsc.s_tdone} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-797 -attr oid 793 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.s_tdone}
load port {vec:rsc.tr_write_done} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-798 -attr oid 794 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.tr_write_done}
load port {vec:rsc.RREADY} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-799 -attr oid 795 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RREADY}
load port {vec:rsc.RVALID} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-800 -attr oid 796 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RVALID}
load port {vec:rsc.RUSER} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-801 -attr oid 797 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RUSER}
load port {vec:rsc.RLAST} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-802 -attr oid 798 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RLAST}
load portBus vec:rsc.RRESP(1:0) output 2 {vec:rsc.RRESP(1)} {vec:rsc.RRESP(0)} -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-803 -attr oid 799 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RRESP}
load portBus vec:rsc.RDATA(63:0) output 64 {vec:rsc.RDATA(63)} {vec:rsc.RDATA(62)} {vec:rsc.RDATA(61)} {vec:rsc.RDATA(60)} {vec:rsc.RDATA(59)} {vec:rsc.RDATA(58)} {vec:rsc.RDATA(57)} {vec:rsc.RDATA(56)} {vec:rsc.RDATA(55)} {vec:rsc.RDATA(54)} {vec:rsc.RDATA(53)} {vec:rsc.RDATA(52)} {vec:rsc.RDATA(51)} {vec:rsc.RDATA(50)} {vec:rsc.RDATA(49)} {vec:rsc.RDATA(48)} {vec:rsc.RDATA(47)} {vec:rsc.RDATA(46)} {vec:rsc.RDATA(45)} {vec:rsc.RDATA(44)} {vec:rsc.RDATA(43)} {vec:rsc.RDATA(42)} {vec:rsc.RDATA(41)} {vec:rsc.RDATA(40)} {vec:rsc.RDATA(39)} {vec:rsc.RDATA(38)} {vec:rsc.RDATA(37)} {vec:rsc.RDATA(36)} {vec:rsc.RDATA(35)} {vec:rsc.RDATA(34)} {vec:rsc.RDATA(33)} {vec:rsc.RDATA(32)} {vec:rsc.RDATA(31)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(0)} -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-804 -attr oid 800 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load port {vec:rsc.RID} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-805 -attr oid 801 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RID}
load port {vec:rsc.ARREADY} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-806 -attr oid 802 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARREADY}
load port {vec:rsc.ARVALID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-807 -attr oid 803 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARVALID}
load port {vec:rsc.ARUSER} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-808 -attr oid 804 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARUSER}
load portBus vec:rsc.ARREGION(3:0) input 4 {vec:rsc.ARREGION(3)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-809 -attr oid 805 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARREGION}
load portBus vec:rsc.ARQOS(3:0) input 4 {vec:rsc.ARQOS(3)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-810 -attr oid 806 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARQOS}
load portBus vec:rsc.ARPROT(2:0) input 3 {vec:rsc.ARPROT(2)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-811 -attr oid 807 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARPROT}
load portBus vec:rsc.ARCACHE(3:0) input 4 {vec:rsc.ARCACHE(3)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-812 -attr oid 808 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARCACHE}
load port {vec:rsc.ARLOCK} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-813 -attr oid 809 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARLOCK}
load portBus vec:rsc.ARBURST(1:0) input 2 {vec:rsc.ARBURST(1)} {vec:rsc.ARBURST(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-814 -attr oid 810 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARBURST}
load portBus vec:rsc.ARSIZE(2:0) input 3 {vec:rsc.ARSIZE(2)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-815 -attr oid 811 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARSIZE}
load portBus vec:rsc.ARLEN(7:0) input 8 {vec:rsc.ARLEN(7)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-816 -attr oid 812 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARLEN}
load portBus vec:rsc.ARADDR(11:0) input 12 {vec:rsc.ARADDR(11)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-817 -attr oid 813 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARADDR}
load port {vec:rsc.ARID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-818 -attr oid 814 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARID}
load port {vec:rsc.BREADY} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-819 -attr oid 815 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.BREADY}
load port {vec:rsc.BVALID} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-820 -attr oid 816 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.BVALID}
load port {vec:rsc.BUSER} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-821 -attr oid 817 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.BUSER}
load portBus vec:rsc.BRESP(1:0) output 2 {vec:rsc.BRESP(1)} {vec:rsc.BRESP(0)} -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-822 -attr oid 818 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.BRESP}
load port {vec:rsc.BID} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-823 -attr oid 819 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.BID}
load port {vec:rsc.WREADY} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-824 -attr oid 820 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WREADY}
load port {vec:rsc.WVALID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-825 -attr oid 821 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WVALID}
load port {vec:rsc.WUSER} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-826 -attr oid 822 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WUSER}
load port {vec:rsc.WLAST} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-827 -attr oid 823 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WLAST}
load portBus vec:rsc.WSTRB(7:0) input 8 {vec:rsc.WSTRB(7)} {vec:rsc.WSTRB(6)} {vec:rsc.WSTRB(5)} {vec:rsc.WSTRB(4)} {vec:rsc.WSTRB(3)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-828 -attr oid 824 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WSTRB}
load portBus vec:rsc.WDATA(63:0) input 64 {vec:rsc.WDATA(63)} {vec:rsc.WDATA(62)} {vec:rsc.WDATA(61)} {vec:rsc.WDATA(60)} {vec:rsc.WDATA(59)} {vec:rsc.WDATA(58)} {vec:rsc.WDATA(57)} {vec:rsc.WDATA(56)} {vec:rsc.WDATA(55)} {vec:rsc.WDATA(54)} {vec:rsc.WDATA(53)} {vec:rsc.WDATA(52)} {vec:rsc.WDATA(51)} {vec:rsc.WDATA(50)} {vec:rsc.WDATA(49)} {vec:rsc.WDATA(48)} {vec:rsc.WDATA(47)} {vec:rsc.WDATA(46)} {vec:rsc.WDATA(45)} {vec:rsc.WDATA(44)} {vec:rsc.WDATA(43)} {vec:rsc.WDATA(42)} {vec:rsc.WDATA(41)} {vec:rsc.WDATA(40)} {vec:rsc.WDATA(39)} {vec:rsc.WDATA(38)} {vec:rsc.WDATA(37)} {vec:rsc.WDATA(36)} {vec:rsc.WDATA(35)} {vec:rsc.WDATA(34)} {vec:rsc.WDATA(33)} {vec:rsc.WDATA(32)} {vec:rsc.WDATA(31)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-829 -attr oid 825 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load port {vec:rsc.AWREADY} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-830 -attr oid 826 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWREADY}
load port {vec:rsc.AWVALID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-831 -attr oid 827 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWVALID}
load port {vec:rsc.AWUSER} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-832 -attr oid 828 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWUSER}
load portBus vec:rsc.AWREGION(3:0) input 4 {vec:rsc.AWREGION(3)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-833 -attr oid 829 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWREGION}
load portBus vec:rsc.AWQOS(3:0) input 4 {vec:rsc.AWQOS(3)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-834 -attr oid 830 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWQOS}
load portBus vec:rsc.AWPROT(2:0) input 3 {vec:rsc.AWPROT(2)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-835 -attr oid 831 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWPROT}
load portBus vec:rsc.AWCACHE(3:0) input 4 {vec:rsc.AWCACHE(3)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-836 -attr oid 832 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWCACHE}
load port {vec:rsc.AWLOCK} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-837 -attr oid 833 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWLOCK}
load portBus vec:rsc.AWBURST(1:0) input 2 {vec:rsc.AWBURST(1)} {vec:rsc.AWBURST(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-838 -attr oid 834 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWBURST}
load portBus vec:rsc.AWSIZE(2:0) input 3 {vec:rsc.AWSIZE(2)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-839 -attr oid 835 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWSIZE}
load portBus vec:rsc.AWLEN(7:0) input 8 {vec:rsc.AWLEN(7)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-840 -attr oid 836 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWLEN}
load portBus vec:rsc.AWADDR(11:0) input 12 {vec:rsc.AWADDR(11)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-841 -attr oid 837 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWADDR}
load port {vec:rsc.AWID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-842 -attr oid 838 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWID}
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-843 -attr oid 839 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.triosy.lz}
load portBus p:rsc.dat(63:0) input 64 {p:rsc.dat(63)} {p:rsc.dat(62)} {p:rsc.dat(61)} {p:rsc.dat(60)} {p:rsc.dat(59)} {p:rsc.dat(58)} {p:rsc.dat(57)} {p:rsc.dat(56)} {p:rsc.dat(55)} {p:rsc.dat(54)} {p:rsc.dat(53)} {p:rsc.dat(52)} {p:rsc.dat(51)} {p:rsc.dat(50)} {p:rsc.dat(49)} {p:rsc.dat(48)} {p:rsc.dat(47)} {p:rsc.dat(46)} {p:rsc.dat(45)} {p:rsc.dat(44)} {p:rsc.dat(43)} {p:rsc.dat(42)} {p:rsc.dat(41)} {p:rsc.dat(40)} {p:rsc.dat(39)} {p:rsc.dat(38)} {p:rsc.dat(37)} {p:rsc.dat(36)} {p:rsc.dat(35)} {p:rsc.dat(34)} {p:rsc.dat(33)} {p:rsc.dat(32)} {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-844 -attr oid 840 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-845 -attr oid 841 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.triosy.lz}
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-846 -attr oid 842 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/r:rsc.triosy.lz}
load port {twiddle:rsc.s_tdone} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-847 -attr oid 843 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.s_tdone}
load port {twiddle:rsc.tr_write_done} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-848 -attr oid 844 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.tr_write_done}
load port {twiddle:rsc.RREADY} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-849 -attr oid 845 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RREADY}
load port {twiddle:rsc.RVALID} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-850 -attr oid 846 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RVALID}
load port {twiddle:rsc.RUSER} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-851 -attr oid 847 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RUSER}
load port {twiddle:rsc.RLAST} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-852 -attr oid 848 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RLAST}
load portBus twiddle:rsc.RRESP(1:0) output 2 {twiddle:rsc.RRESP(1)} {twiddle:rsc.RRESP(0)} -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-853 -attr oid 849 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RRESP}
load portBus twiddle:rsc.RDATA(63:0) output 64 {twiddle:rsc.RDATA(63)} {twiddle:rsc.RDATA(62)} {twiddle:rsc.RDATA(61)} {twiddle:rsc.RDATA(60)} {twiddle:rsc.RDATA(59)} {twiddle:rsc.RDATA(58)} {twiddle:rsc.RDATA(57)} {twiddle:rsc.RDATA(56)} {twiddle:rsc.RDATA(55)} {twiddle:rsc.RDATA(54)} {twiddle:rsc.RDATA(53)} {twiddle:rsc.RDATA(52)} {twiddle:rsc.RDATA(51)} {twiddle:rsc.RDATA(50)} {twiddle:rsc.RDATA(49)} {twiddle:rsc.RDATA(48)} {twiddle:rsc.RDATA(47)} {twiddle:rsc.RDATA(46)} {twiddle:rsc.RDATA(45)} {twiddle:rsc.RDATA(44)} {twiddle:rsc.RDATA(43)} {twiddle:rsc.RDATA(42)} {twiddle:rsc.RDATA(41)} {twiddle:rsc.RDATA(40)} {twiddle:rsc.RDATA(39)} {twiddle:rsc.RDATA(38)} {twiddle:rsc.RDATA(37)} {twiddle:rsc.RDATA(36)} {twiddle:rsc.RDATA(35)} {twiddle:rsc.RDATA(34)} {twiddle:rsc.RDATA(33)} {twiddle:rsc.RDATA(32)} {twiddle:rsc.RDATA(31)} {twiddle:rsc.RDATA(30)} {twiddle:rsc.RDATA(29)} {twiddle:rsc.RDATA(28)} {twiddle:rsc.RDATA(27)} {twiddle:rsc.RDATA(26)} {twiddle:rsc.RDATA(25)} {twiddle:rsc.RDATA(24)} {twiddle:rsc.RDATA(23)} {twiddle:rsc.RDATA(22)} {twiddle:rsc.RDATA(21)} {twiddle:rsc.RDATA(20)} {twiddle:rsc.RDATA(19)} {twiddle:rsc.RDATA(18)} {twiddle:rsc.RDATA(17)} {twiddle:rsc.RDATA(16)} {twiddle:rsc.RDATA(15)} {twiddle:rsc.RDATA(14)} {twiddle:rsc.RDATA(13)} {twiddle:rsc.RDATA(12)} {twiddle:rsc.RDATA(11)} {twiddle:rsc.RDATA(10)} {twiddle:rsc.RDATA(9)} {twiddle:rsc.RDATA(8)} {twiddle:rsc.RDATA(7)} {twiddle:rsc.RDATA(6)} {twiddle:rsc.RDATA(5)} {twiddle:rsc.RDATA(4)} {twiddle:rsc.RDATA(3)} {twiddle:rsc.RDATA(2)} {twiddle:rsc.RDATA(1)} {twiddle:rsc.RDATA(0)} -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-854 -attr oid 850 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load port {twiddle:rsc.RID} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-855 -attr oid 851 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RID}
load port {twiddle:rsc.ARREADY} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-856 -attr oid 852 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARREADY}
load port {twiddle:rsc.ARVALID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-857 -attr oid 853 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARVALID}
load port {twiddle:rsc.ARUSER} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-858 -attr oid 854 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARUSER}
load portBus twiddle:rsc.ARREGION(3:0) input 4 {twiddle:rsc.ARREGION(3)} {twiddle:rsc.ARREGION(2)} {twiddle:rsc.ARREGION(1)} {twiddle:rsc.ARREGION(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-859 -attr oid 855 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARREGION}
load portBus twiddle:rsc.ARQOS(3:0) input 4 {twiddle:rsc.ARQOS(3)} {twiddle:rsc.ARQOS(2)} {twiddle:rsc.ARQOS(1)} {twiddle:rsc.ARQOS(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-860 -attr oid 856 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARQOS}
load portBus twiddle:rsc.ARPROT(2:0) input 3 {twiddle:rsc.ARPROT(2)} {twiddle:rsc.ARPROT(1)} {twiddle:rsc.ARPROT(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-861 -attr oid 857 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARPROT}
load portBus twiddle:rsc.ARCACHE(3:0) input 4 {twiddle:rsc.ARCACHE(3)} {twiddle:rsc.ARCACHE(2)} {twiddle:rsc.ARCACHE(1)} {twiddle:rsc.ARCACHE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-862 -attr oid 858 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARCACHE}
load port {twiddle:rsc.ARLOCK} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-863 -attr oid 859 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARLOCK}
load portBus twiddle:rsc.ARBURST(1:0) input 2 {twiddle:rsc.ARBURST(1)} {twiddle:rsc.ARBURST(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-864 -attr oid 860 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARBURST}
load portBus twiddle:rsc.ARSIZE(2:0) input 3 {twiddle:rsc.ARSIZE(2)} {twiddle:rsc.ARSIZE(1)} {twiddle:rsc.ARSIZE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-865 -attr oid 861 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARSIZE}
load portBus twiddle:rsc.ARLEN(7:0) input 8 {twiddle:rsc.ARLEN(7)} {twiddle:rsc.ARLEN(6)} {twiddle:rsc.ARLEN(5)} {twiddle:rsc.ARLEN(4)} {twiddle:rsc.ARLEN(3)} {twiddle:rsc.ARLEN(2)} {twiddle:rsc.ARLEN(1)} {twiddle:rsc.ARLEN(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-866 -attr oid 862 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARLEN}
load portBus twiddle:rsc.ARADDR(11:0) input 12 {twiddle:rsc.ARADDR(11)} {twiddle:rsc.ARADDR(10)} {twiddle:rsc.ARADDR(9)} {twiddle:rsc.ARADDR(8)} {twiddle:rsc.ARADDR(7)} {twiddle:rsc.ARADDR(6)} {twiddle:rsc.ARADDR(5)} {twiddle:rsc.ARADDR(4)} {twiddle:rsc.ARADDR(3)} {twiddle:rsc.ARADDR(2)} {twiddle:rsc.ARADDR(1)} {twiddle:rsc.ARADDR(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-867 -attr oid 863 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARADDR}
load port {twiddle:rsc.ARID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-868 -attr oid 864 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARID}
load port {twiddle:rsc.BREADY} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-869 -attr oid 865 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.BREADY}
load port {twiddle:rsc.BVALID} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-870 -attr oid 866 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.BVALID}
load port {twiddle:rsc.BUSER} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-871 -attr oid 867 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.BUSER}
load portBus twiddle:rsc.BRESP(1:0) output 2 {twiddle:rsc.BRESP(1)} {twiddle:rsc.BRESP(0)} -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-872 -attr oid 868 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.BRESP}
load port {twiddle:rsc.BID} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-873 -attr oid 869 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.BID}
load port {twiddle:rsc.WREADY} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-874 -attr oid 870 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WREADY}
load port {twiddle:rsc.WVALID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-875 -attr oid 871 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WVALID}
load port {twiddle:rsc.WUSER} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-876 -attr oid 872 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WUSER}
load port {twiddle:rsc.WLAST} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-877 -attr oid 873 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WLAST}
load portBus twiddle:rsc.WSTRB(7:0) input 8 {twiddle:rsc.WSTRB(7)} {twiddle:rsc.WSTRB(6)} {twiddle:rsc.WSTRB(5)} {twiddle:rsc.WSTRB(4)} {twiddle:rsc.WSTRB(3)} {twiddle:rsc.WSTRB(2)} {twiddle:rsc.WSTRB(1)} {twiddle:rsc.WSTRB(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-878 -attr oid 874 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WSTRB}
load portBus twiddle:rsc.WDATA(63:0) input 64 {twiddle:rsc.WDATA(63)} {twiddle:rsc.WDATA(62)} {twiddle:rsc.WDATA(61)} {twiddle:rsc.WDATA(60)} {twiddle:rsc.WDATA(59)} {twiddle:rsc.WDATA(58)} {twiddle:rsc.WDATA(57)} {twiddle:rsc.WDATA(56)} {twiddle:rsc.WDATA(55)} {twiddle:rsc.WDATA(54)} {twiddle:rsc.WDATA(53)} {twiddle:rsc.WDATA(52)} {twiddle:rsc.WDATA(51)} {twiddle:rsc.WDATA(50)} {twiddle:rsc.WDATA(49)} {twiddle:rsc.WDATA(48)} {twiddle:rsc.WDATA(47)} {twiddle:rsc.WDATA(46)} {twiddle:rsc.WDATA(45)} {twiddle:rsc.WDATA(44)} {twiddle:rsc.WDATA(43)} {twiddle:rsc.WDATA(42)} {twiddle:rsc.WDATA(41)} {twiddle:rsc.WDATA(40)} {twiddle:rsc.WDATA(39)} {twiddle:rsc.WDATA(38)} {twiddle:rsc.WDATA(37)} {twiddle:rsc.WDATA(36)} {twiddle:rsc.WDATA(35)} {twiddle:rsc.WDATA(34)} {twiddle:rsc.WDATA(33)} {twiddle:rsc.WDATA(32)} {twiddle:rsc.WDATA(31)} {twiddle:rsc.WDATA(30)} {twiddle:rsc.WDATA(29)} {twiddle:rsc.WDATA(28)} {twiddle:rsc.WDATA(27)} {twiddle:rsc.WDATA(26)} {twiddle:rsc.WDATA(25)} {twiddle:rsc.WDATA(24)} {twiddle:rsc.WDATA(23)} {twiddle:rsc.WDATA(22)} {twiddle:rsc.WDATA(21)} {twiddle:rsc.WDATA(20)} {twiddle:rsc.WDATA(19)} {twiddle:rsc.WDATA(18)} {twiddle:rsc.WDATA(17)} {twiddle:rsc.WDATA(16)} {twiddle:rsc.WDATA(15)} {twiddle:rsc.WDATA(14)} {twiddle:rsc.WDATA(13)} {twiddle:rsc.WDATA(12)} {twiddle:rsc.WDATA(11)} {twiddle:rsc.WDATA(10)} {twiddle:rsc.WDATA(9)} {twiddle:rsc.WDATA(8)} {twiddle:rsc.WDATA(7)} {twiddle:rsc.WDATA(6)} {twiddle:rsc.WDATA(5)} {twiddle:rsc.WDATA(4)} {twiddle:rsc.WDATA(3)} {twiddle:rsc.WDATA(2)} {twiddle:rsc.WDATA(1)} {twiddle:rsc.WDATA(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-879 -attr oid 875 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load port {twiddle:rsc.AWREADY} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-880 -attr oid 876 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWREADY}
load port {twiddle:rsc.AWVALID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-881 -attr oid 877 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWVALID}
load port {twiddle:rsc.AWUSER} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-882 -attr oid 878 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWUSER}
load portBus twiddle:rsc.AWREGION(3:0) input 4 {twiddle:rsc.AWREGION(3)} {twiddle:rsc.AWREGION(2)} {twiddle:rsc.AWREGION(1)} {twiddle:rsc.AWREGION(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-883 -attr oid 879 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWREGION}
load portBus twiddle:rsc.AWQOS(3:0) input 4 {twiddle:rsc.AWQOS(3)} {twiddle:rsc.AWQOS(2)} {twiddle:rsc.AWQOS(1)} {twiddle:rsc.AWQOS(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-884 -attr oid 880 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWQOS}
load portBus twiddle:rsc.AWPROT(2:0) input 3 {twiddle:rsc.AWPROT(2)} {twiddle:rsc.AWPROT(1)} {twiddle:rsc.AWPROT(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-885 -attr oid 881 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWPROT}
load portBus twiddle:rsc.AWCACHE(3:0) input 4 {twiddle:rsc.AWCACHE(3)} {twiddle:rsc.AWCACHE(2)} {twiddle:rsc.AWCACHE(1)} {twiddle:rsc.AWCACHE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-886 -attr oid 882 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWCACHE}
load port {twiddle:rsc.AWLOCK} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-887 -attr oid 883 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWLOCK}
load portBus twiddle:rsc.AWBURST(1:0) input 2 {twiddle:rsc.AWBURST(1)} {twiddle:rsc.AWBURST(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-888 -attr oid 884 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWBURST}
load portBus twiddle:rsc.AWSIZE(2:0) input 3 {twiddle:rsc.AWSIZE(2)} {twiddle:rsc.AWSIZE(1)} {twiddle:rsc.AWSIZE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-889 -attr oid 885 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWSIZE}
load portBus twiddle:rsc.AWLEN(7:0) input 8 {twiddle:rsc.AWLEN(7)} {twiddle:rsc.AWLEN(6)} {twiddle:rsc.AWLEN(5)} {twiddle:rsc.AWLEN(4)} {twiddle:rsc.AWLEN(3)} {twiddle:rsc.AWLEN(2)} {twiddle:rsc.AWLEN(1)} {twiddle:rsc.AWLEN(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-890 -attr oid 886 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWLEN}
load portBus twiddle:rsc.AWADDR(11:0) input 12 {twiddle:rsc.AWADDR(11)} {twiddle:rsc.AWADDR(10)} {twiddle:rsc.AWADDR(9)} {twiddle:rsc.AWADDR(8)} {twiddle:rsc.AWADDR(7)} {twiddle:rsc.AWADDR(6)} {twiddle:rsc.AWADDR(5)} {twiddle:rsc.AWADDR(4)} {twiddle:rsc.AWADDR(3)} {twiddle:rsc.AWADDR(2)} {twiddle:rsc.AWADDR(1)} {twiddle:rsc.AWADDR(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-891 -attr oid 887 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWADDR}
load port {twiddle:rsc.AWID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-892 -attr oid 888 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWID}
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-893 -attr oid 889 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.triosy.lz}
load symbol "ccs_ioport.ccs_in" "ccs_ioport.ccs_in(2,64)" EXT boxcolor 0 \
     portBus dat input 64 {dat(63)} {dat(62)} {dat(61)} {dat(60)} {dat(59)} {dat(58)} {dat(57)} {dat(56)} {dat(55)} {dat(54)} {dat(53)} {dat(52)} {dat(51)} {dat(50)} {dat(49)} {dat(48)} {dat(47)} {dat(46)} {dat(45)} {dat(44)} {dat(43)} {dat(42)} {dat(41)} {dat(40)} {dat(39)} {dat(38)} {dat(37)} {dat(36)} {dat(35)} {dat(34)} {dat(33)} {dat(32)} {dat(31)} {dat(30)} {dat(29)} {dat(28)} {dat(27)} {dat(26)} {dat(25)} {dat(24)} {dat(23)} {dat(22)} {dat(21)} {dat(20)} {dat(19)} {dat(18)} {dat(17)} {dat(16)} {dat(15)} {dat(14)} {dat(13)} {dat(12)} {dat(11)} {dat(10)} {dat(9)} {dat(8)} {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \
     portBus idat output 64 {idat(63)} {idat(62)} {idat(61)} {idat(60)} {idat(59)} {idat(58)} {idat(57)} {idat(56)} {idat(55)} {idat(54)} {idat(53)} {idat(52)} {idat(51)} {idat(50)} {idat(49)} {idat(48)} {idat(47)} {idat(46)} {idat(45)} {idat(44)} {idat(43)} {idat(42)} {idat(41)} {idat(40)} {idat(39)} {idat(38)} {idat(37)} {idat(36)} {idat(35)} {idat(34)} {idat(33)} {idat(32)} {idat(31)} {idat(30)} {idat(29)} {idat(28)} {idat(27)} {idat(26)} {idat(25)} {idat(24)} {idat(23)} {idat(22)} {idat(21)} {idat(20)} {idat(19)} {idat(18)} {idat(17)} {idat(16)} {idat(15)} {idat(14)} {idat(13)} {idat(12)} {idat(11)} {idat(10)} {idat(9)} {idat(8)} {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \

load symbol "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_rem(65,65,1)" "INTERFACE" RTL(rem) boxcolor 0 \
     portBus a(64:0) input 65 {a(64)} {a(63)} {a(62)} {a(61)} {a(60)} {a(59)} {a(58)} {a(57)} {a(56)} {a(55)} {a(54)} {a(53)} {a(52)} {a(51)} {a(50)} {a(49)} {a(48)} {a(47)} {a(46)} {a(45)} {a(44)} {a(43)} {a(42)} {a(41)} {a(40)} {a(39)} {a(38)} {a(37)} {a(36)} {a(35)} {a(34)} {a(33)} {a(32)} {a(31)} {a(30)} {a(29)} {a(28)} {a(27)} {a(26)} {a(25)} {a(24)} {a(23)} {a(22)} {a(21)} {a(20)} {a(19)} {a(18)} {a(17)} {a(16)} {a(15)} {a(14)} {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(64:0) input 65 {b(64)} {b(63)} {b(62)} {b(61)} {b(60)} {b(59)} {b(58)} {b(57)} {b(56)} {b(55)} {b(54)} {b(53)} {b(52)} {b(51)} {b(50)} {b(49)} {b(48)} {b(47)} {b(46)} {b(45)} {b(44)} {b(43)} {b(42)} {b(41)} {b(40)} {b(39)} {b(38)} {b(37)} {b(36)} {b(35)} {b(34)} {b(33)} {b(32)} {b(31)} {b(30)} {b(29)} {b(28)} {b(27)} {b(26)} {b(25)} {b(24)} {b(23)} {b(22)} {b(21)} {b(20)} {b(19)} {b(18)} {b(17)} {b(16)} {b(15)} {b(14)} {b(13)} {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus z(64:0) output 65 {z(64)} {z(63)} {z(62)} {z(61)} {z(60)} {z(59)} {z(58)} {z(57)} {z(56)} {z(55)} {z(54)} {z(53)} {z(52)} {z(51)} {z(50)} {z(49)} {z(48)} {z(47)} {z(46)} {z(45)} {z(44)} {z(43)} {z(42)} {z(41)} {z(40)} {z(39)} {z(38)} {z(37)} {z(36)} {z(35)} {z(34)} {z(33)} {z(32)} {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(9,0,1,0,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(8:0) input 9 {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(0:0) input 1 {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(9:0) output 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_shift_l(1,0,4,10)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(0:0) input 1 {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(9:0) output 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus a(63:0) input 64 {a(63)} {a(62)} {a(61)} {a(60)} {a(59)} {a(58)} {a(57)} {a(56)} {a(55)} {a(54)} {a(53)} {a(52)} {a(51)} {a(50)} {a(49)} {a(48)} {a(47)} {a(46)} {a(45)} {a(44)} {a(43)} {a(42)} {a(41)} {a(40)} {a(39)} {a(38)} {a(37)} {a(36)} {a(35)} {a(34)} {a(33)} {a(32)} {a(31)} {a(30)} {a(29)} {a(28)} {a(27)} {a(26)} {a(25)} {a(24)} {a(23)} {a(22)} {a(21)} {a(20)} {a(19)} {a(18)} {a(17)} {a(16)} {a(15)} {a(14)} {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(63:0) input 64 {b(63)} {b(62)} {b(61)} {b(60)} {b(59)} {b(58)} {b(57)} {b(56)} {b(55)} {b(54)} {b(53)} {b(52)} {b(51)} {b(50)} {b(49)} {b(48)} {b(47)} {b(46)} {b(45)} {b(44)} {b(43)} {b(42)} {b(41)} {b(40)} {b(39)} {b(38)} {b(37)} {b(36)} {b(35)} {b(34)} {b(33)} {b(32)} {b(31)} {b(30)} {b(29)} {b(28)} {b(27)} {b(26)} {b(25)} {b(24)} {b(23)} {b(22)} {b(21)} {b(20)} {b(19)} {b(18)} {b(17)} {b(16)} {b(15)} {b(14)} {b(13)} {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus z(63:0) output 64 {z(63)} {z(62)} {z(61)} {z(60)} {z(59)} {z(58)} {z(57)} {z(56)} {z(55)} {z(54)} {z(53)} {z(52)} {z(51)} {z(50)} {z(49)} {z(48)} {z(47)} {z(46)} {z(45)} {z(44)} {z(43)} {z(42)} {z(41)} {z(40)} {z(39)} {z(38)} {z(37)} {z(36)} {z(35)} {z(34)} {z(33)} {z(32)} {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "inPlaceNTT_DIT_precomp:core:vec:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {vec:rsc.s_tdone} output.right \
     port {vec:rsc.tr_write_done} output.right \
     port {vec:rsc.RREADY} input.left \
     port {vec:rsc.RVALID} input.left \
     port {vec:rsc.RUSER} input.left \
     port {vec:rsc.RLAST} input.left \
     portBus vec:rsc.RRESP(1:0) input 2 {vec:rsc.RRESP(1)} {vec:rsc.RRESP(0)} \
     portBus vec:rsc.RDATA(63:0) input 64 {vec:rsc.RDATA(63)} {vec:rsc.RDATA(62)} {vec:rsc.RDATA(61)} {vec:rsc.RDATA(60)} {vec:rsc.RDATA(59)} {vec:rsc.RDATA(58)} {vec:rsc.RDATA(57)} {vec:rsc.RDATA(56)} {vec:rsc.RDATA(55)} {vec:rsc.RDATA(54)} {vec:rsc.RDATA(53)} {vec:rsc.RDATA(52)} {vec:rsc.RDATA(51)} {vec:rsc.RDATA(50)} {vec:rsc.RDATA(49)} {vec:rsc.RDATA(48)} {vec:rsc.RDATA(47)} {vec:rsc.RDATA(46)} {vec:rsc.RDATA(45)} {vec:rsc.RDATA(44)} {vec:rsc.RDATA(43)} {vec:rsc.RDATA(42)} {vec:rsc.RDATA(41)} {vec:rsc.RDATA(40)} {vec:rsc.RDATA(39)} {vec:rsc.RDATA(38)} {vec:rsc.RDATA(37)} {vec:rsc.RDATA(36)} {vec:rsc.RDATA(35)} {vec:rsc.RDATA(34)} {vec:rsc.RDATA(33)} {vec:rsc.RDATA(32)} {vec:rsc.RDATA(31)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(0)} \
     port {vec:rsc.RID} input.left \
     port {vec:rsc.ARREADY} input.left \
     port {vec:rsc.ARVALID} input.left \
     port {vec:rsc.ARUSER} input.left \
     portBus vec:rsc.ARREGION(3:0) input 4 {vec:rsc.ARREGION(3)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(0)} \
     portBus vec:rsc.ARQOS(3:0) input 4 {vec:rsc.ARQOS(3)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(0)} \
     portBus vec:rsc.ARPROT(2:0) input 3 {vec:rsc.ARPROT(2)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(0)} \
     portBus vec:rsc.ARCACHE(3:0) input 4 {vec:rsc.ARCACHE(3)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(0)} \
     port {vec:rsc.ARLOCK} input.left \
     portBus vec:rsc.ARBURST(1:0) input 2 {vec:rsc.ARBURST(1)} {vec:rsc.ARBURST(0)} \
     portBus vec:rsc.ARSIZE(2:0) input 3 {vec:rsc.ARSIZE(2)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(0)} \
     portBus vec:rsc.ARLEN(7:0) input 8 {vec:rsc.ARLEN(7)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(0)} \
     portBus vec:rsc.ARADDR(11:0) input 12 {vec:rsc.ARADDR(11)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(0)} \
     port {vec:rsc.ARID} input.left \
     port {vec:rsc.BREADY} input.left \
     port {vec:rsc.BVALID} input.left \
     port {vec:rsc.BUSER} input.left \
     portBus vec:rsc.BRESP(1:0) input 2 {vec:rsc.BRESP(1)} {vec:rsc.BRESP(0)} \
     port {vec:rsc.BID} input.left \
     port {vec:rsc.WREADY} input.left \
     port {vec:rsc.WVALID} input.left \
     port {vec:rsc.WUSER} input.left \
     port {vec:rsc.WLAST} input.left \
     portBus vec:rsc.WSTRB(7:0) input 8 {vec:rsc.WSTRB(7)} {vec:rsc.WSTRB(6)} {vec:rsc.WSTRB(5)} {vec:rsc.WSTRB(4)} {vec:rsc.WSTRB(3)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(0)} \
     portBus vec:rsc.WDATA(63:0) input 64 {vec:rsc.WDATA(63)} {vec:rsc.WDATA(62)} {vec:rsc.WDATA(61)} {vec:rsc.WDATA(60)} {vec:rsc.WDATA(59)} {vec:rsc.WDATA(58)} {vec:rsc.WDATA(57)} {vec:rsc.WDATA(56)} {vec:rsc.WDATA(55)} {vec:rsc.WDATA(54)} {vec:rsc.WDATA(53)} {vec:rsc.WDATA(52)} {vec:rsc.WDATA(51)} {vec:rsc.WDATA(50)} {vec:rsc.WDATA(49)} {vec:rsc.WDATA(48)} {vec:rsc.WDATA(47)} {vec:rsc.WDATA(46)} {vec:rsc.WDATA(45)} {vec:rsc.WDATA(44)} {vec:rsc.WDATA(43)} {vec:rsc.WDATA(42)} {vec:rsc.WDATA(41)} {vec:rsc.WDATA(40)} {vec:rsc.WDATA(39)} {vec:rsc.WDATA(38)} {vec:rsc.WDATA(37)} {vec:rsc.WDATA(36)} {vec:rsc.WDATA(35)} {vec:rsc.WDATA(34)} {vec:rsc.WDATA(33)} {vec:rsc.WDATA(32)} {vec:rsc.WDATA(31)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(0)} \
     port {vec:rsc.AWREADY} input.left \
     port {vec:rsc.AWVALID} input.left \
     port {vec:rsc.AWUSER} input.left \
     portBus vec:rsc.AWREGION(3:0) input 4 {vec:rsc.AWREGION(3)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(0)} \
     portBus vec:rsc.AWQOS(3:0) input 4 {vec:rsc.AWQOS(3)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(0)} \
     portBus vec:rsc.AWPROT(2:0) input 3 {vec:rsc.AWPROT(2)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(0)} \
     portBus vec:rsc.AWCACHE(3:0) input 4 {vec:rsc.AWCACHE(3)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(0)} \
     port {vec:rsc.AWLOCK} input.left \
     portBus vec:rsc.AWBURST(1:0) input 2 {vec:rsc.AWBURST(1)} {vec:rsc.AWBURST(0)} \
     portBus vec:rsc.AWSIZE(2:0) input 3 {vec:rsc.AWSIZE(2)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(0)} \
     portBus vec:rsc.AWLEN(7:0) input 8 {vec:rsc.AWLEN(7)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(0)} \
     portBus vec:rsc.AWADDR(11:0) input 12 {vec:rsc.AWADDR(11)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(0)} \
     port {vec:rsc.AWID} input.left \
     port {core.wen} input \
     port {vec:rsci.oswt} input \
     port {vec:rsci.wen_comp} output \
     port {vec:rsci.oswt#1} input \
     port {vec:rsci.wen_comp#1} output \
     portBus vec:rsci.s_raddr.core(9:0) input 10 {vec:rsci.s_raddr.core(9)} {vec:rsci.s_raddr.core(8)} {vec:rsci.s_raddr.core(7)} {vec:rsci.s_raddr.core(6)} {vec:rsci.s_raddr.core(5)} {vec:rsci.s_raddr.core(4)} {vec:rsci.s_raddr.core(3)} {vec:rsci.s_raddr.core(2)} {vec:rsci.s_raddr.core(1)} {vec:rsci.s_raddr.core(0)} \
     portBus vec:rsci.s_waddr.core(9:0) input 10 {vec:rsci.s_waddr.core(9)} {vec:rsci.s_waddr.core(8)} {vec:rsci.s_waddr.core(7)} {vec:rsci.s_waddr.core(6)} {vec:rsci.s_waddr.core(5)} {vec:rsci.s_waddr.core(4)} {vec:rsci.s_waddr.core(3)} {vec:rsci.s_waddr.core(2)} {vec:rsci.s_waddr.core(1)} {vec:rsci.s_waddr.core(0)} \
     portBus vec:rsci.s_din.mxwt(63:0) output 64 {vec:rsci.s_din.mxwt(63)} {vec:rsci.s_din.mxwt(62)} {vec:rsci.s_din.mxwt(61)} {vec:rsci.s_din.mxwt(60)} {vec:rsci.s_din.mxwt(59)} {vec:rsci.s_din.mxwt(58)} {vec:rsci.s_din.mxwt(57)} {vec:rsci.s_din.mxwt(56)} {vec:rsci.s_din.mxwt(55)} {vec:rsci.s_din.mxwt(54)} {vec:rsci.s_din.mxwt(53)} {vec:rsci.s_din.mxwt(52)} {vec:rsci.s_din.mxwt(51)} {vec:rsci.s_din.mxwt(50)} {vec:rsci.s_din.mxwt(49)} {vec:rsci.s_din.mxwt(48)} {vec:rsci.s_din.mxwt(47)} {vec:rsci.s_din.mxwt(46)} {vec:rsci.s_din.mxwt(45)} {vec:rsci.s_din.mxwt(44)} {vec:rsci.s_din.mxwt(43)} {vec:rsci.s_din.mxwt(42)} {vec:rsci.s_din.mxwt(41)} {vec:rsci.s_din.mxwt(40)} {vec:rsci.s_din.mxwt(39)} {vec:rsci.s_din.mxwt(38)} {vec:rsci.s_din.mxwt(37)} {vec:rsci.s_din.mxwt(36)} {vec:rsci.s_din.mxwt(35)} {vec:rsci.s_din.mxwt(34)} {vec:rsci.s_din.mxwt(33)} {vec:rsci.s_din.mxwt(32)} {vec:rsci.s_din.mxwt(31)} {vec:rsci.s_din.mxwt(30)} {vec:rsci.s_din.mxwt(29)} {vec:rsci.s_din.mxwt(28)} {vec:rsci.s_din.mxwt(27)} {vec:rsci.s_din.mxwt(26)} {vec:rsci.s_din.mxwt(25)} {vec:rsci.s_din.mxwt(24)} {vec:rsci.s_din.mxwt(23)} {vec:rsci.s_din.mxwt(22)} {vec:rsci.s_din.mxwt(21)} {vec:rsci.s_din.mxwt(20)} {vec:rsci.s_din.mxwt(19)} {vec:rsci.s_din.mxwt(18)} {vec:rsci.s_din.mxwt(17)} {vec:rsci.s_din.mxwt(16)} {vec:rsci.s_din.mxwt(15)} {vec:rsci.s_din.mxwt(14)} {vec:rsci.s_din.mxwt(13)} {vec:rsci.s_din.mxwt(12)} {vec:rsci.s_din.mxwt(11)} {vec:rsci.s_din.mxwt(10)} {vec:rsci.s_din.mxwt(9)} {vec:rsci.s_din.mxwt(8)} {vec:rsci.s_din.mxwt(7)} {vec:rsci.s_din.mxwt(6)} {vec:rsci.s_din.mxwt(5)} {vec:rsci.s_din.mxwt(4)} {vec:rsci.s_din.mxwt(3)} {vec:rsci.s_din.mxwt(2)} {vec:rsci.s_din.mxwt(1)} {vec:rsci.s_din.mxwt(0)} \
     portBus vec:rsci.s_dout.core(63:0) input 64 {vec:rsci.s_dout.core(63)} {vec:rsci.s_dout.core(62)} {vec:rsci.s_dout.core(61)} {vec:rsci.s_dout.core(60)} {vec:rsci.s_dout.core(59)} {vec:rsci.s_dout.core(58)} {vec:rsci.s_dout.core(57)} {vec:rsci.s_dout.core(56)} {vec:rsci.s_dout.core(55)} {vec:rsci.s_dout.core(54)} {vec:rsci.s_dout.core(53)} {vec:rsci.s_dout.core(52)} {vec:rsci.s_dout.core(51)} {vec:rsci.s_dout.core(50)} {vec:rsci.s_dout.core(49)} {vec:rsci.s_dout.core(48)} {vec:rsci.s_dout.core(47)} {vec:rsci.s_dout.core(46)} {vec:rsci.s_dout.core(45)} {vec:rsci.s_dout.core(44)} {vec:rsci.s_dout.core(43)} {vec:rsci.s_dout.core(42)} {vec:rsci.s_dout.core(41)} {vec:rsci.s_dout.core(40)} {vec:rsci.s_dout.core(39)} {vec:rsci.s_dout.core(38)} {vec:rsci.s_dout.core(37)} {vec:rsci.s_dout.core(36)} {vec:rsci.s_dout.core(35)} {vec:rsci.s_dout.core(34)} {vec:rsci.s_dout.core(33)} {vec:rsci.s_dout.core(32)} {vec:rsci.s_dout.core(31)} {vec:rsci.s_dout.core(30)} {vec:rsci.s_dout.core(29)} {vec:rsci.s_dout.core(28)} {vec:rsci.s_dout.core(27)} {vec:rsci.s_dout.core(26)} {vec:rsci.s_dout.core(25)} {vec:rsci.s_dout.core(24)} {vec:rsci.s_dout.core(23)} {vec:rsci.s_dout.core(22)} {vec:rsci.s_dout.core(21)} {vec:rsci.s_dout.core(20)} {vec:rsci.s_dout.core(19)} {vec:rsci.s_dout.core(18)} {vec:rsci.s_dout.core(17)} {vec:rsci.s_dout.core(16)} {vec:rsci.s_dout.core(15)} {vec:rsci.s_dout.core(14)} {vec:rsci.s_dout.core(13)} {vec:rsci.s_dout.core(12)} {vec:rsci.s_dout.core(11)} {vec:rsci.s_dout.core(10)} {vec:rsci.s_dout.core(9)} {vec:rsci.s_dout.core(8)} {vec:rsci.s_dout.core(7)} {vec:rsci.s_dout.core(6)} {vec:rsci.s_dout.core(5)} {vec:rsci.s_dout.core(4)} {vec:rsci.s_dout.core(3)} {vec:rsci.s_dout.core(2)} {vec:rsci.s_dout.core(1)} {vec:rsci.s_dout.core(0)} \

load symbol "inPlaceNTT_DIT_precomp:core:twiddle:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {twiddle:rsc.s_tdone} output.right \
     port {twiddle:rsc.tr_write_done} output.right \
     port {twiddle:rsc.RREADY} input.left \
     port {twiddle:rsc.RVALID} input.left \
     port {twiddle:rsc.RUSER} input.left \
     port {twiddle:rsc.RLAST} input.left \
     portBus twiddle:rsc.RRESP(1:0) input 2 {twiddle:rsc.RRESP(1)} {twiddle:rsc.RRESP(0)} \
     portBus twiddle:rsc.RDATA(63:0) input 64 {twiddle:rsc.RDATA(63)} {twiddle:rsc.RDATA(62)} {twiddle:rsc.RDATA(61)} {twiddle:rsc.RDATA(60)} {twiddle:rsc.RDATA(59)} {twiddle:rsc.RDATA(58)} {twiddle:rsc.RDATA(57)} {twiddle:rsc.RDATA(56)} {twiddle:rsc.RDATA(55)} {twiddle:rsc.RDATA(54)} {twiddle:rsc.RDATA(53)} {twiddle:rsc.RDATA(52)} {twiddle:rsc.RDATA(51)} {twiddle:rsc.RDATA(50)} {twiddle:rsc.RDATA(49)} {twiddle:rsc.RDATA(48)} {twiddle:rsc.RDATA(47)} {twiddle:rsc.RDATA(46)} {twiddle:rsc.RDATA(45)} {twiddle:rsc.RDATA(44)} {twiddle:rsc.RDATA(43)} {twiddle:rsc.RDATA(42)} {twiddle:rsc.RDATA(41)} {twiddle:rsc.RDATA(40)} {twiddle:rsc.RDATA(39)} {twiddle:rsc.RDATA(38)} {twiddle:rsc.RDATA(37)} {twiddle:rsc.RDATA(36)} {twiddle:rsc.RDATA(35)} {twiddle:rsc.RDATA(34)} {twiddle:rsc.RDATA(33)} {twiddle:rsc.RDATA(32)} {twiddle:rsc.RDATA(31)} {twiddle:rsc.RDATA(30)} {twiddle:rsc.RDATA(29)} {twiddle:rsc.RDATA(28)} {twiddle:rsc.RDATA(27)} {twiddle:rsc.RDATA(26)} {twiddle:rsc.RDATA(25)} {twiddle:rsc.RDATA(24)} {twiddle:rsc.RDATA(23)} {twiddle:rsc.RDATA(22)} {twiddle:rsc.RDATA(21)} {twiddle:rsc.RDATA(20)} {twiddle:rsc.RDATA(19)} {twiddle:rsc.RDATA(18)} {twiddle:rsc.RDATA(17)} {twiddle:rsc.RDATA(16)} {twiddle:rsc.RDATA(15)} {twiddle:rsc.RDATA(14)} {twiddle:rsc.RDATA(13)} {twiddle:rsc.RDATA(12)} {twiddle:rsc.RDATA(11)} {twiddle:rsc.RDATA(10)} {twiddle:rsc.RDATA(9)} {twiddle:rsc.RDATA(8)} {twiddle:rsc.RDATA(7)} {twiddle:rsc.RDATA(6)} {twiddle:rsc.RDATA(5)} {twiddle:rsc.RDATA(4)} {twiddle:rsc.RDATA(3)} {twiddle:rsc.RDATA(2)} {twiddle:rsc.RDATA(1)} {twiddle:rsc.RDATA(0)} \
     port {twiddle:rsc.RID} input.left \
     port {twiddle:rsc.ARREADY} input.left \
     port {twiddle:rsc.ARVALID} input.left \
     port {twiddle:rsc.ARUSER} input.left \
     portBus twiddle:rsc.ARREGION(3:0) input 4 {twiddle:rsc.ARREGION(3)} {twiddle:rsc.ARREGION(2)} {twiddle:rsc.ARREGION(1)} {twiddle:rsc.ARREGION(0)} \
     portBus twiddle:rsc.ARQOS(3:0) input 4 {twiddle:rsc.ARQOS(3)} {twiddle:rsc.ARQOS(2)} {twiddle:rsc.ARQOS(1)} {twiddle:rsc.ARQOS(0)} \
     portBus twiddle:rsc.ARPROT(2:0) input 3 {twiddle:rsc.ARPROT(2)} {twiddle:rsc.ARPROT(1)} {twiddle:rsc.ARPROT(0)} \
     portBus twiddle:rsc.ARCACHE(3:0) input 4 {twiddle:rsc.ARCACHE(3)} {twiddle:rsc.ARCACHE(2)} {twiddle:rsc.ARCACHE(1)} {twiddle:rsc.ARCACHE(0)} \
     port {twiddle:rsc.ARLOCK} input.left \
     portBus twiddle:rsc.ARBURST(1:0) input 2 {twiddle:rsc.ARBURST(1)} {twiddle:rsc.ARBURST(0)} \
     portBus twiddle:rsc.ARSIZE(2:0) input 3 {twiddle:rsc.ARSIZE(2)} {twiddle:rsc.ARSIZE(1)} {twiddle:rsc.ARSIZE(0)} \
     portBus twiddle:rsc.ARLEN(7:0) input 8 {twiddle:rsc.ARLEN(7)} {twiddle:rsc.ARLEN(6)} {twiddle:rsc.ARLEN(5)} {twiddle:rsc.ARLEN(4)} {twiddle:rsc.ARLEN(3)} {twiddle:rsc.ARLEN(2)} {twiddle:rsc.ARLEN(1)} {twiddle:rsc.ARLEN(0)} \
     portBus twiddle:rsc.ARADDR(11:0) input 12 {twiddle:rsc.ARADDR(11)} {twiddle:rsc.ARADDR(10)} {twiddle:rsc.ARADDR(9)} {twiddle:rsc.ARADDR(8)} {twiddle:rsc.ARADDR(7)} {twiddle:rsc.ARADDR(6)} {twiddle:rsc.ARADDR(5)} {twiddle:rsc.ARADDR(4)} {twiddle:rsc.ARADDR(3)} {twiddle:rsc.ARADDR(2)} {twiddle:rsc.ARADDR(1)} {twiddle:rsc.ARADDR(0)} \
     port {twiddle:rsc.ARID} input.left \
     port {twiddle:rsc.BREADY} input.left \
     port {twiddle:rsc.BVALID} input.left \
     port {twiddle:rsc.BUSER} input.left \
     portBus twiddle:rsc.BRESP(1:0) input 2 {twiddle:rsc.BRESP(1)} {twiddle:rsc.BRESP(0)} \
     port {twiddle:rsc.BID} input.left \
     port {twiddle:rsc.WREADY} input.left \
     port {twiddle:rsc.WVALID} input.left \
     port {twiddle:rsc.WUSER} input.left \
     port {twiddle:rsc.WLAST} input.left \
     portBus twiddle:rsc.WSTRB(7:0) input 8 {twiddle:rsc.WSTRB(7)} {twiddle:rsc.WSTRB(6)} {twiddle:rsc.WSTRB(5)} {twiddle:rsc.WSTRB(4)} {twiddle:rsc.WSTRB(3)} {twiddle:rsc.WSTRB(2)} {twiddle:rsc.WSTRB(1)} {twiddle:rsc.WSTRB(0)} \
     portBus twiddle:rsc.WDATA(63:0) input 64 {twiddle:rsc.WDATA(63)} {twiddle:rsc.WDATA(62)} {twiddle:rsc.WDATA(61)} {twiddle:rsc.WDATA(60)} {twiddle:rsc.WDATA(59)} {twiddle:rsc.WDATA(58)} {twiddle:rsc.WDATA(57)} {twiddle:rsc.WDATA(56)} {twiddle:rsc.WDATA(55)} {twiddle:rsc.WDATA(54)} {twiddle:rsc.WDATA(53)} {twiddle:rsc.WDATA(52)} {twiddle:rsc.WDATA(51)} {twiddle:rsc.WDATA(50)} {twiddle:rsc.WDATA(49)} {twiddle:rsc.WDATA(48)} {twiddle:rsc.WDATA(47)} {twiddle:rsc.WDATA(46)} {twiddle:rsc.WDATA(45)} {twiddle:rsc.WDATA(44)} {twiddle:rsc.WDATA(43)} {twiddle:rsc.WDATA(42)} {twiddle:rsc.WDATA(41)} {twiddle:rsc.WDATA(40)} {twiddle:rsc.WDATA(39)} {twiddle:rsc.WDATA(38)} {twiddle:rsc.WDATA(37)} {twiddle:rsc.WDATA(36)} {twiddle:rsc.WDATA(35)} {twiddle:rsc.WDATA(34)} {twiddle:rsc.WDATA(33)} {twiddle:rsc.WDATA(32)} {twiddle:rsc.WDATA(31)} {twiddle:rsc.WDATA(30)} {twiddle:rsc.WDATA(29)} {twiddle:rsc.WDATA(28)} {twiddle:rsc.WDATA(27)} {twiddle:rsc.WDATA(26)} {twiddle:rsc.WDATA(25)} {twiddle:rsc.WDATA(24)} {twiddle:rsc.WDATA(23)} {twiddle:rsc.WDATA(22)} {twiddle:rsc.WDATA(21)} {twiddle:rsc.WDATA(20)} {twiddle:rsc.WDATA(19)} {twiddle:rsc.WDATA(18)} {twiddle:rsc.WDATA(17)} {twiddle:rsc.WDATA(16)} {twiddle:rsc.WDATA(15)} {twiddle:rsc.WDATA(14)} {twiddle:rsc.WDATA(13)} {twiddle:rsc.WDATA(12)} {twiddle:rsc.WDATA(11)} {twiddle:rsc.WDATA(10)} {twiddle:rsc.WDATA(9)} {twiddle:rsc.WDATA(8)} {twiddle:rsc.WDATA(7)} {twiddle:rsc.WDATA(6)} {twiddle:rsc.WDATA(5)} {twiddle:rsc.WDATA(4)} {twiddle:rsc.WDATA(3)} {twiddle:rsc.WDATA(2)} {twiddle:rsc.WDATA(1)} {twiddle:rsc.WDATA(0)} \
     port {twiddle:rsc.AWREADY} input.left \
     port {twiddle:rsc.AWVALID} input.left \
     port {twiddle:rsc.AWUSER} input.left \
     portBus twiddle:rsc.AWREGION(3:0) input 4 {twiddle:rsc.AWREGION(3)} {twiddle:rsc.AWREGION(2)} {twiddle:rsc.AWREGION(1)} {twiddle:rsc.AWREGION(0)} \
     portBus twiddle:rsc.AWQOS(3:0) input 4 {twiddle:rsc.AWQOS(3)} {twiddle:rsc.AWQOS(2)} {twiddle:rsc.AWQOS(1)} {twiddle:rsc.AWQOS(0)} \
     portBus twiddle:rsc.AWPROT(2:0) input 3 {twiddle:rsc.AWPROT(2)} {twiddle:rsc.AWPROT(1)} {twiddle:rsc.AWPROT(0)} \
     portBus twiddle:rsc.AWCACHE(3:0) input 4 {twiddle:rsc.AWCACHE(3)} {twiddle:rsc.AWCACHE(2)} {twiddle:rsc.AWCACHE(1)} {twiddle:rsc.AWCACHE(0)} \
     port {twiddle:rsc.AWLOCK} input.left \
     portBus twiddle:rsc.AWBURST(1:0) input 2 {twiddle:rsc.AWBURST(1)} {twiddle:rsc.AWBURST(0)} \
     portBus twiddle:rsc.AWSIZE(2:0) input 3 {twiddle:rsc.AWSIZE(2)} {twiddle:rsc.AWSIZE(1)} {twiddle:rsc.AWSIZE(0)} \
     portBus twiddle:rsc.AWLEN(7:0) input 8 {twiddle:rsc.AWLEN(7)} {twiddle:rsc.AWLEN(6)} {twiddle:rsc.AWLEN(5)} {twiddle:rsc.AWLEN(4)} {twiddle:rsc.AWLEN(3)} {twiddle:rsc.AWLEN(2)} {twiddle:rsc.AWLEN(1)} {twiddle:rsc.AWLEN(0)} \
     portBus twiddle:rsc.AWADDR(11:0) input 12 {twiddle:rsc.AWADDR(11)} {twiddle:rsc.AWADDR(10)} {twiddle:rsc.AWADDR(9)} {twiddle:rsc.AWADDR(8)} {twiddle:rsc.AWADDR(7)} {twiddle:rsc.AWADDR(6)} {twiddle:rsc.AWADDR(5)} {twiddle:rsc.AWADDR(4)} {twiddle:rsc.AWADDR(3)} {twiddle:rsc.AWADDR(2)} {twiddle:rsc.AWADDR(1)} {twiddle:rsc.AWADDR(0)} \
     port {twiddle:rsc.AWID} input.left \
     port {core.wen} input \
     port {twiddle:rsci.oswt} input \
     port {twiddle:rsci.wen_comp} output \
     portBus twiddle:rsci.s_raddr.core(9:0) input 10 {twiddle:rsci.s_raddr.core(9)} {twiddle:rsci.s_raddr.core(8)} {twiddle:rsci.s_raddr.core(7)} {twiddle:rsci.s_raddr.core(6)} {twiddle:rsci.s_raddr.core(5)} {twiddle:rsci.s_raddr.core(4)} {twiddle:rsci.s_raddr.core(3)} {twiddle:rsci.s_raddr.core(2)} {twiddle:rsci.s_raddr.core(1)} {twiddle:rsci.s_raddr.core(0)} \
     portBus twiddle:rsci.s_din.mxwt(63:0) output 64 {twiddle:rsci.s_din.mxwt(63)} {twiddle:rsci.s_din.mxwt(62)} {twiddle:rsci.s_din.mxwt(61)} {twiddle:rsci.s_din.mxwt(60)} {twiddle:rsci.s_din.mxwt(59)} {twiddle:rsci.s_din.mxwt(58)} {twiddle:rsci.s_din.mxwt(57)} {twiddle:rsci.s_din.mxwt(56)} {twiddle:rsci.s_din.mxwt(55)} {twiddle:rsci.s_din.mxwt(54)} {twiddle:rsci.s_din.mxwt(53)} {twiddle:rsci.s_din.mxwt(52)} {twiddle:rsci.s_din.mxwt(51)} {twiddle:rsci.s_din.mxwt(50)} {twiddle:rsci.s_din.mxwt(49)} {twiddle:rsci.s_din.mxwt(48)} {twiddle:rsci.s_din.mxwt(47)} {twiddle:rsci.s_din.mxwt(46)} {twiddle:rsci.s_din.mxwt(45)} {twiddle:rsci.s_din.mxwt(44)} {twiddle:rsci.s_din.mxwt(43)} {twiddle:rsci.s_din.mxwt(42)} {twiddle:rsci.s_din.mxwt(41)} {twiddle:rsci.s_din.mxwt(40)} {twiddle:rsci.s_din.mxwt(39)} {twiddle:rsci.s_din.mxwt(38)} {twiddle:rsci.s_din.mxwt(37)} {twiddle:rsci.s_din.mxwt(36)} {twiddle:rsci.s_din.mxwt(35)} {twiddle:rsci.s_din.mxwt(34)} {twiddle:rsci.s_din.mxwt(33)} {twiddle:rsci.s_din.mxwt(32)} {twiddle:rsci.s_din.mxwt(31)} {twiddle:rsci.s_din.mxwt(30)} {twiddle:rsci.s_din.mxwt(29)} {twiddle:rsci.s_din.mxwt(28)} {twiddle:rsci.s_din.mxwt(27)} {twiddle:rsci.s_din.mxwt(26)} {twiddle:rsci.s_din.mxwt(25)} {twiddle:rsci.s_din.mxwt(24)} {twiddle:rsci.s_din.mxwt(23)} {twiddle:rsci.s_din.mxwt(22)} {twiddle:rsci.s_din.mxwt(21)} {twiddle:rsci.s_din.mxwt(20)} {twiddle:rsci.s_din.mxwt(19)} {twiddle:rsci.s_din.mxwt(18)} {twiddle:rsci.s_din.mxwt(17)} {twiddle:rsci.s_din.mxwt(16)} {twiddle:rsci.s_din.mxwt(15)} {twiddle:rsci.s_din.mxwt(14)} {twiddle:rsci.s_din.mxwt(13)} {twiddle:rsci.s_din.mxwt(12)} {twiddle:rsci.s_din.mxwt(11)} {twiddle:rsci.s_din.mxwt(10)} {twiddle:rsci.s_din.mxwt(9)} {twiddle:rsci.s_din.mxwt(8)} {twiddle:rsci.s_din.mxwt(7)} {twiddle:rsci.s_din.mxwt(6)} {twiddle:rsci.s_din.mxwt(5)} {twiddle:rsci.s_din.mxwt(4)} {twiddle:rsci.s_din.mxwt(3)} {twiddle:rsci.s_din.mxwt(2)} {twiddle:rsci.s_din.mxwt(1)} {twiddle:rsci.s_din.mxwt(0)} \

load symbol "inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {vec:rsc.triosy.lz} output \
     port {core.wten} input \
     port {vec:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {p:rsc.triosy.lz} output \
     port {core.wten} input \
     port {p:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {r:rsc.triosy.lz} output \
     port {core.wten} input \
     port {r:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {twiddle:rsc.triosy.lz} output \
     port {core.wten} input \
     port {twiddle:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIT_precomp:core:staller" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {core.wen} output \
     port {core.wten} output \
     port {vec:rsci.wen_comp} input \
     port {vec:rsci.wen_comp#1} input \
     port {twiddle:rsci.wen_comp} input \

load symbol "inPlaceNTT_DIT_precomp:core_core:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {core.wen} input \
     portBus fsm_output(43:0) output 44 {fsm_output(43)} {fsm_output(42)} {fsm_output(41)} {fsm_output(40)} {fsm_output(39)} {fsm_output(38)} {fsm_output(37)} {fsm_output(36)} {fsm_output(35)} {fsm_output(34)} {fsm_output(33)} {fsm_output(32)} {fsm_output(31)} {fsm_output(30)} {fsm_output(29)} {fsm_output(28)} {fsm_output(27)} {fsm_output(26)} {fsm_output(25)} {fsm_output(24)} {fsm_output(23)} {fsm_output(22)} {fsm_output(21)} {fsm_output(20)} {fsm_output(19)} {fsm_output(18)} {fsm_output(17)} {fsm_output(16)} {fsm_output(15)} {fsm_output(14)} {fsm_output(13)} {fsm_output(12)} {fsm_output(11)} {fsm_output(10)} {fsm_output(9)} {fsm_output(8)} {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} \
     port {COMP_LOOP.C#38_tr0} input \
     port {VEC_LOOP.C#0_tr0} input \
     port {STAGE_LOOP.C#1_tr0} input \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(64,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(63:0) input 64 {D(63)} {D(62)} {D(61)} {D(60)} {D(59)} {D(58)} {D(57)} {D(56)} {D(55)} {D(54)} {D(53)} {D(52)} {D(51)} {D(50)} {D(49)} {D(48)} {D(47)} {D(46)} {D(45)} {D(44)} {D(43)} {D(42)} {D(41)} {D(40)} {D(39)} {D(38)} {D(37)} {D(36)} {D(35)} {D(34)} {D(33)} {D(32)} {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(63:0) output 64 {Z(63)} {Z(62)} {Z(61)} {Z(60)} {Z(59)} {Z(58)} {Z(57)} {Z(56)} {Z(55)} {Z(54)} {Z(53)} {Z(52)} {Z(51)} {Z(50)} {Z(49)} {Z(48)} {Z(47)} {Z(46)} {Z(45)} {Z(44)} {Z(43)} {Z(42)} {Z(41)} {Z(40)} {Z(39)} {Z(38)} {Z(37)} {Z(36)} {Z(35)} {Z(34)} {Z(33)} {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,4)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(4,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(3:0) input 4 {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "add3(10,-1,9,0,9,0,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(8:0) input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus C(8:0) input 9 {C(8)} {C(7)} {C(6)} {C(5)} {C(4)} {C(3)} {C(2)} {C(1)} {C(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,10)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(10,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(9:0) input 10 {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(64,-1,64,-1,64)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(63:0) input 64 {A(63)} {A(62)} {A(61)} {A(60)} {A(59)} {A(58)} {A(57)} {A(56)} {A(55)} {A(54)} {A(53)} {A(52)} {A(51)} {A(50)} {A(49)} {A(48)} {A(47)} {A(46)} {A(45)} {A(44)} {A(43)} {A(42)} {A(41)} {A(40)} {A(39)} {A(38)} {A(37)} {A(36)} {A(35)} {A(34)} {A(33)} {A(32)} {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(63:0) input 64 {B(63)} {B(62)} {B(61)} {B(60)} {B(59)} {B(58)} {B(57)} {B(56)} {B(55)} {B(54)} {B(53)} {B(52)} {B(51)} {B(50)} {B(49)} {B(48)} {B(47)} {B(46)} {B(45)} {B(44)} {B(43)} {B(42)} {B(41)} {B(40)} {B(39)} {B(38)} {B(37)} {B(36)} {B(35)} {B(34)} {B(33)} {B(32)} {B(31)} {B(30)} {B(29)} {B(28)} {B(27)} {B(26)} {B(25)} {B(24)} {B(23)} {B(22)} {B(21)} {B(20)} {B(19)} {B(18)} {B(17)} {B(16)} {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(63:0) output 64 {Z(63)} {Z(62)} {Z(61)} {Z(60)} {Z(59)} {Z(58)} {Z(57)} {Z(56)} {Z(55)} {Z(54)} {Z(53)} {Z(52)} {Z(51)} {Z(50)} {Z(49)} {Z(48)} {Z(47)} {Z(46)} {Z(45)} {Z(44)} {Z(43)} {Z(42)} {Z(41)} {Z(40)} {Z(39)} {Z(38)} {Z(37)} {Z(36)} {Z(35)} {Z(34)} {Z(33)} {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,64)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(63:0) input 64 {A0(63)} {A0(62)} {A0(61)} {A0(60)} {A0(59)} {A0(58)} {A0(57)} {A0(56)} {A0(55)} {A0(54)} {A0(53)} {A0(52)} {A0(51)} {A0(50)} {A0(49)} {A0(48)} {A0(47)} {A0(46)} {A0(45)} {A0(44)} {A0(43)} {A0(42)} {A0(41)} {A0(40)} {A0(39)} {A0(38)} {A0(37)} {A0(36)} {A0(35)} {A0(34)} {A0(33)} {A0(32)} {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(63:0) input 64 {A1(63)} {A1(62)} {A1(61)} {A1(60)} {A1(59)} {A1(58)} {A1(57)} {A1(56)} {A1(55)} {A1(54)} {A1(53)} {A1(52)} {A1(51)} {A1(50)} {A1(49)} {A1(48)} {A1(47)} {A1(46)} {A1(45)} {A1(44)} {A1(43)} {A1(42)} {A1(41)} {A1(40)} {A1(39)} {A1(38)} {A1(37)} {A1(36)} {A1(35)} {A1(34)} {A1(33)} {A1(32)} {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(63:0) output 64 {Z(63)} {Z(62)} {Z(61)} {Z(60)} {Z(59)} {Z(58)} {Z(57)} {Z(56)} {Z(55)} {Z(54)} {Z(53)} {Z(52)} {Z(51)} {Z(50)} {Z(49)} {Z(48)} {Z(47)} {Z(46)} {Z(45)} {Z(44)} {Z(43)} {Z(42)} {Z(41)} {Z(40)} {Z(39)} {Z(38)} {Z(37)} {Z(36)} {Z(35)} {Z(34)} {Z(33)} {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(11,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(12,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(5,64)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(63:0) input 64 {A0(63)} {A0(62)} {A0(61)} {A0(60)} {A0(59)} {A0(58)} {A0(57)} {A0(56)} {A0(55)} {A0(54)} {A0(53)} {A0(52)} {A0(51)} {A0(50)} {A0(49)} {A0(48)} {A0(47)} {A0(46)} {A0(45)} {A0(44)} {A0(43)} {A0(42)} {A0(41)} {A0(40)} {A0(39)} {A0(38)} {A0(37)} {A0(36)} {A0(35)} {A0(34)} {A0(33)} {A0(32)} {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(63:0) input 64 {A1(63)} {A1(62)} {A1(61)} {A1(60)} {A1(59)} {A1(58)} {A1(57)} {A1(56)} {A1(55)} {A1(54)} {A1(53)} {A1(52)} {A1(51)} {A1(50)} {A1(49)} {A1(48)} {A1(47)} {A1(46)} {A1(45)} {A1(44)} {A1(43)} {A1(42)} {A1(41)} {A1(40)} {A1(39)} {A1(38)} {A1(37)} {A1(36)} {A1(35)} {A1(34)} {A1(33)} {A1(32)} {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(63:0) input 64 {A2(63)} {A2(62)} {A2(61)} {A2(60)} {A2(59)} {A2(58)} {A2(57)} {A2(56)} {A2(55)} {A2(54)} {A2(53)} {A2(52)} {A2(51)} {A2(50)} {A2(49)} {A2(48)} {A2(47)} {A2(46)} {A2(45)} {A2(44)} {A2(43)} {A2(42)} {A2(41)} {A2(40)} {A2(39)} {A2(38)} {A2(37)} {A2(36)} {A2(35)} {A2(34)} {A2(33)} {A2(32)} {A2(31)} {A2(30)} {A2(29)} {A2(28)} {A2(27)} {A2(26)} {A2(25)} {A2(24)} {A2(23)} {A2(22)} {A2(21)} {A2(20)} {A2(19)} {A2(18)} {A2(17)} {A2(16)} {A2(15)} {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(63:0) input 64 {A3(63)} {A3(62)} {A3(61)} {A3(60)} {A3(59)} {A3(58)} {A3(57)} {A3(56)} {A3(55)} {A3(54)} {A3(53)} {A3(52)} {A3(51)} {A3(50)} {A3(49)} {A3(48)} {A3(47)} {A3(46)} {A3(45)} {A3(44)} {A3(43)} {A3(42)} {A3(41)} {A3(40)} {A3(39)} {A3(38)} {A3(37)} {A3(36)} {A3(35)} {A3(34)} {A3(33)} {A3(32)} {A3(31)} {A3(30)} {A3(29)} {A3(28)} {A3(27)} {A3(26)} {A3(25)} {A3(24)} {A3(23)} {A3(22)} {A3(21)} {A3(20)} {A3(19)} {A3(18)} {A3(17)} {A3(16)} {A3(15)} {A3(14)} {A3(13)} {A3(12)} {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(63:0) input 64 {A4(63)} {A4(62)} {A4(61)} {A4(60)} {A4(59)} {A4(58)} {A4(57)} {A4(56)} {A4(55)} {A4(54)} {A4(53)} {A4(52)} {A4(51)} {A4(50)} {A4(49)} {A4(48)} {A4(47)} {A4(46)} {A4(45)} {A4(44)} {A4(43)} {A4(42)} {A4(41)} {A4(40)} {A4(39)} {A4(38)} {A4(37)} {A4(36)} {A4(35)} {A4(34)} {A4(33)} {A4(32)} {A4(31)} {A4(30)} {A4(29)} {A4(28)} {A4(27)} {A4(26)} {A4(25)} {A4(24)} {A4(23)} {A4(22)} {A4(21)} {A4(20)} {A4(19)} {A4(18)} {A4(17)} {A4(16)} {A4(15)} {A4(14)} {A4(13)} {A4(12)} {A4(11)} {A4(10)} {A4(9)} {A4(8)} {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     portBus Z(63:0) output 64 {Z(63)} {Z(62)} {Z(61)} {Z(60)} {Z(59)} {Z(58)} {Z(57)} {Z(56)} {Z(55)} {Z(54)} {Z(53)} {Z(52)} {Z(51)} {Z(50)} {Z(49)} {Z(48)} {Z(47)} {Z(46)} {Z(45)} {Z(44)} {Z(43)} {Z(42)} {Z(41)} {Z(40)} {Z(39)} {Z(38)} {Z(37)} {Z(36)} {Z(35)} {Z(34)} {Z(33)} {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,10)" "INTERFACE" AND boxcolor 0 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nand(3,1)" "INTERFACE" NAND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,9)" "INTERFACE" AND boxcolor 0 \
     portBus A0(8:0) input 9 {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(8:0) input 9 {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(6,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(9,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(8:0) input 9 {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(9)" "INTERFACE" INV boxcolor 0 \
     portBus A(8:0) input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add_ci(10,-1,10,-1,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(9:0) input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus C(0:0) input 1 {C(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add3(10,0,9,0,10,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(8:0) input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus C(9:0) input 10 {C(9)} {C(8)} {C(7)} {C(6)} {C(5)} {C(4)} {C(3)} {C(2)} {C(1)} {C(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,-1,9,0,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(8:0) input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(64)" "INTERFACE" INV boxcolor 0 \
     portBus A(63:0) input 64 {A(63)} {A(62)} {A(61)} {A(60)} {A(59)} {A(58)} {A(57)} {A(56)} {A(55)} {A(54)} {A(53)} {A(52)} {A(51)} {A(50)} {A(49)} {A(48)} {A(47)} {A(46)} {A(45)} {A(44)} {A(43)} {A(42)} {A(41)} {A(40)} {A(39)} {A(38)} {A(37)} {A(36)} {A(35)} {A(34)} {A(33)} {A(32)} {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(63:0) output 64 {Z(63)} {Z(62)} {Z(61)} {Z(60)} {Z(59)} {Z(58)} {Z(57)} {Z(56)} {Z(55)} {Z(54)} {Z(53)} {Z(52)} {Z(51)} {Z(50)} {Z(49)} {Z(48)} {Z(47)} {Z(46)} {Z(45)} {Z(44)} {Z(43)} {Z(42)} {Z(41)} {Z(40)} {Z(39)} {Z(38)} {Z(37)} {Z(36)} {Z(35)} {Z(34)} {Z(33)} {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add_ci(64,-1,64,-1,64)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(63:0) input 64 {A(63)} {A(62)} {A(61)} {A(60)} {A(59)} {A(58)} {A(57)} {A(56)} {A(55)} {A(54)} {A(53)} {A(52)} {A(51)} {A(50)} {A(49)} {A(48)} {A(47)} {A(46)} {A(45)} {A(44)} {A(43)} {A(42)} {A(41)} {A(40)} {A(39)} {A(38)} {A(37)} {A(36)} {A(35)} {A(34)} {A(33)} {A(32)} {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(63:0) input 64 {B(63)} {B(62)} {B(61)} {B(60)} {B(59)} {B(58)} {B(57)} {B(56)} {B(55)} {B(54)} {B(53)} {B(52)} {B(51)} {B(50)} {B(49)} {B(48)} {B(47)} {B(46)} {B(45)} {B(44)} {B(43)} {B(42)} {B(41)} {B(40)} {B(39)} {B(38)} {B(37)} {B(36)} {B(35)} {B(34)} {B(33)} {B(32)} {B(31)} {B(30)} {B(29)} {B(28)} {B(27)} {B(26)} {B(25)} {B(24)} {B(23)} {B(22)} {B(21)} {B(20)} {B(19)} {B(18)} {B(17)} {B(16)} {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus C(0:0) input 1 {C(0)} \
     portBus Z(63:0) output 64 {Z(63)} {Z(62)} {Z(61)} {Z(60)} {Z(59)} {Z(58)} {Z(57)} {Z(56)} {Z(55)} {Z(54)} {Z(53)} {Z(52)} {Z(51)} {Z(50)} {Z(49)} {Z(48)} {Z(47)} {Z(46)} {Z(45)} {Z(44)} {Z(43)} {Z(42)} {Z(41)} {Z(40)} {Z(39)} {Z(38)} {Z(37)} {Z(36)} {Z(35)} {Z(34)} {Z(33)} {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,0,10,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(9:0) input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "add(3,-1,2,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(2:0) input 3 {A(2)} {A(1)} {A(0)} \
     portBus B(1:0) input 2 {B(1)} {B(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,9)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(8:0) input 9 {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(8:0) input 9 {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(4)" "INTERFACE" INV boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,-1,4,-1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(3:0) input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {core.wen} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-894 -attr oid 890 -attr vt d
load net {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-895 -attr oid 891 -attr vt d
load net {vec:rsci.wen_comp} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-896 -attr oid 892 -attr vt d
load net {vec:rsci.wen_comp#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-897 -attr oid 893 -attr vt d
load net {vec:rsci.s_raddr.core(0)} -attr vt d
load net {vec:rsci.s_raddr.core(1)} -attr vt d
load net {vec:rsci.s_raddr.core(2)} -attr vt d
load net {vec:rsci.s_raddr.core(3)} -attr vt d
load net {vec:rsci.s_raddr.core(4)} -attr vt d
load net {vec:rsci.s_raddr.core(5)} -attr vt d
load net {vec:rsci.s_raddr.core(6)} -attr vt d
load net {vec:rsci.s_raddr.core(7)} -attr vt d
load net {vec:rsci.s_raddr.core(8)} -attr vt d
load net {vec:rsci.s_raddr.core(9)} -attr vt d
load netBundle {vec:rsci.s_raddr.core} 10 {vec:rsci.s_raddr.core(0)} {vec:rsci.s_raddr.core(1)} {vec:rsci.s_raddr.core(2)} {vec:rsci.s_raddr.core(3)} {vec:rsci.s_raddr.core(4)} {vec:rsci.s_raddr.core(5)} {vec:rsci.s_raddr.core(6)} {vec:rsci.s_raddr.core(7)} {vec:rsci.s_raddr.core(8)} {vec:rsci.s_raddr.core(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-898 -attr oid 894 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_waddr.core(0)} -attr vt d
load net {vec:rsci.s_waddr.core(1)} -attr vt d
load net {vec:rsci.s_waddr.core(2)} -attr vt d
load net {vec:rsci.s_waddr.core(3)} -attr vt d
load net {vec:rsci.s_waddr.core(4)} -attr vt d
load net {vec:rsci.s_waddr.core(5)} -attr vt d
load net {vec:rsci.s_waddr.core(6)} -attr vt d
load net {vec:rsci.s_waddr.core(7)} -attr vt d
load net {vec:rsci.s_waddr.core(8)} -attr vt d
load net {vec:rsci.s_waddr.core(9)} -attr vt d
load netBundle {vec:rsci.s_waddr.core} 10 {vec:rsci.s_waddr.core(0)} {vec:rsci.s_waddr.core(1)} {vec:rsci.s_waddr.core(2)} {vec:rsci.s_waddr.core(3)} {vec:rsci.s_waddr.core(4)} {vec:rsci.s_waddr.core(5)} {vec:rsci.s_waddr.core(6)} {vec:rsci.s_waddr.core(7)} {vec:rsci.s_waddr.core(8)} {vec:rsci.s_waddr.core(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-899 -attr oid 895 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_waddr.core}
load net {vec:rsci.s_din.mxwt(0)} -attr vt d
load net {vec:rsci.s_din.mxwt(1)} -attr vt d
load net {vec:rsci.s_din.mxwt(2)} -attr vt d
load net {vec:rsci.s_din.mxwt(3)} -attr vt d
load net {vec:rsci.s_din.mxwt(4)} -attr vt d
load net {vec:rsci.s_din.mxwt(5)} -attr vt d
load net {vec:rsci.s_din.mxwt(6)} -attr vt d
load net {vec:rsci.s_din.mxwt(7)} -attr vt d
load net {vec:rsci.s_din.mxwt(8)} -attr vt d
load net {vec:rsci.s_din.mxwt(9)} -attr vt d
load net {vec:rsci.s_din.mxwt(10)} -attr vt d
load net {vec:rsci.s_din.mxwt(11)} -attr vt d
load net {vec:rsci.s_din.mxwt(12)} -attr vt d
load net {vec:rsci.s_din.mxwt(13)} -attr vt d
load net {vec:rsci.s_din.mxwt(14)} -attr vt d
load net {vec:rsci.s_din.mxwt(15)} -attr vt d
load net {vec:rsci.s_din.mxwt(16)} -attr vt d
load net {vec:rsci.s_din.mxwt(17)} -attr vt d
load net {vec:rsci.s_din.mxwt(18)} -attr vt d
load net {vec:rsci.s_din.mxwt(19)} -attr vt d
load net {vec:rsci.s_din.mxwt(20)} -attr vt d
load net {vec:rsci.s_din.mxwt(21)} -attr vt d
load net {vec:rsci.s_din.mxwt(22)} -attr vt d
load net {vec:rsci.s_din.mxwt(23)} -attr vt d
load net {vec:rsci.s_din.mxwt(24)} -attr vt d
load net {vec:rsci.s_din.mxwt(25)} -attr vt d
load net {vec:rsci.s_din.mxwt(26)} -attr vt d
load net {vec:rsci.s_din.mxwt(27)} -attr vt d
load net {vec:rsci.s_din.mxwt(28)} -attr vt d
load net {vec:rsci.s_din.mxwt(29)} -attr vt d
load net {vec:rsci.s_din.mxwt(30)} -attr vt d
load net {vec:rsci.s_din.mxwt(31)} -attr vt d
load net {vec:rsci.s_din.mxwt(32)} -attr vt d
load net {vec:rsci.s_din.mxwt(33)} -attr vt d
load net {vec:rsci.s_din.mxwt(34)} -attr vt d
load net {vec:rsci.s_din.mxwt(35)} -attr vt d
load net {vec:rsci.s_din.mxwt(36)} -attr vt d
load net {vec:rsci.s_din.mxwt(37)} -attr vt d
load net {vec:rsci.s_din.mxwt(38)} -attr vt d
load net {vec:rsci.s_din.mxwt(39)} -attr vt d
load net {vec:rsci.s_din.mxwt(40)} -attr vt d
load net {vec:rsci.s_din.mxwt(41)} -attr vt d
load net {vec:rsci.s_din.mxwt(42)} -attr vt d
load net {vec:rsci.s_din.mxwt(43)} -attr vt d
load net {vec:rsci.s_din.mxwt(44)} -attr vt d
load net {vec:rsci.s_din.mxwt(45)} -attr vt d
load net {vec:rsci.s_din.mxwt(46)} -attr vt d
load net {vec:rsci.s_din.mxwt(47)} -attr vt d
load net {vec:rsci.s_din.mxwt(48)} -attr vt d
load net {vec:rsci.s_din.mxwt(49)} -attr vt d
load net {vec:rsci.s_din.mxwt(50)} -attr vt d
load net {vec:rsci.s_din.mxwt(51)} -attr vt d
load net {vec:rsci.s_din.mxwt(52)} -attr vt d
load net {vec:rsci.s_din.mxwt(53)} -attr vt d
load net {vec:rsci.s_din.mxwt(54)} -attr vt d
load net {vec:rsci.s_din.mxwt(55)} -attr vt d
load net {vec:rsci.s_din.mxwt(56)} -attr vt d
load net {vec:rsci.s_din.mxwt(57)} -attr vt d
load net {vec:rsci.s_din.mxwt(58)} -attr vt d
load net {vec:rsci.s_din.mxwt(59)} -attr vt d
load net {vec:rsci.s_din.mxwt(60)} -attr vt d
load net {vec:rsci.s_din.mxwt(61)} -attr vt d
load net {vec:rsci.s_din.mxwt(62)} -attr vt d
load net {vec:rsci.s_din.mxwt(63)} -attr vt d
load netBundle {vec:rsci.s_din.mxwt} 64 {vec:rsci.s_din.mxwt(0)} {vec:rsci.s_din.mxwt(1)} {vec:rsci.s_din.mxwt(2)} {vec:rsci.s_din.mxwt(3)} {vec:rsci.s_din.mxwt(4)} {vec:rsci.s_din.mxwt(5)} {vec:rsci.s_din.mxwt(6)} {vec:rsci.s_din.mxwt(7)} {vec:rsci.s_din.mxwt(8)} {vec:rsci.s_din.mxwt(9)} {vec:rsci.s_din.mxwt(10)} {vec:rsci.s_din.mxwt(11)} {vec:rsci.s_din.mxwt(12)} {vec:rsci.s_din.mxwt(13)} {vec:rsci.s_din.mxwt(14)} {vec:rsci.s_din.mxwt(15)} {vec:rsci.s_din.mxwt(16)} {vec:rsci.s_din.mxwt(17)} {vec:rsci.s_din.mxwt(18)} {vec:rsci.s_din.mxwt(19)} {vec:rsci.s_din.mxwt(20)} {vec:rsci.s_din.mxwt(21)} {vec:rsci.s_din.mxwt(22)} {vec:rsci.s_din.mxwt(23)} {vec:rsci.s_din.mxwt(24)} {vec:rsci.s_din.mxwt(25)} {vec:rsci.s_din.mxwt(26)} {vec:rsci.s_din.mxwt(27)} {vec:rsci.s_din.mxwt(28)} {vec:rsci.s_din.mxwt(29)} {vec:rsci.s_din.mxwt(30)} {vec:rsci.s_din.mxwt(31)} {vec:rsci.s_din.mxwt(32)} {vec:rsci.s_din.mxwt(33)} {vec:rsci.s_din.mxwt(34)} {vec:rsci.s_din.mxwt(35)} {vec:rsci.s_din.mxwt(36)} {vec:rsci.s_din.mxwt(37)} {vec:rsci.s_din.mxwt(38)} {vec:rsci.s_din.mxwt(39)} {vec:rsci.s_din.mxwt(40)} {vec:rsci.s_din.mxwt(41)} {vec:rsci.s_din.mxwt(42)} {vec:rsci.s_din.mxwt(43)} {vec:rsci.s_din.mxwt(44)} {vec:rsci.s_din.mxwt(45)} {vec:rsci.s_din.mxwt(46)} {vec:rsci.s_din.mxwt(47)} {vec:rsci.s_din.mxwt(48)} {vec:rsci.s_din.mxwt(49)} {vec:rsci.s_din.mxwt(50)} {vec:rsci.s_din.mxwt(51)} {vec:rsci.s_din.mxwt(52)} {vec:rsci.s_din.mxwt(53)} {vec:rsci.s_din.mxwt(54)} {vec:rsci.s_din.mxwt(55)} {vec:rsci.s_din.mxwt(56)} {vec:rsci.s_din.mxwt(57)} {vec:rsci.s_din.mxwt(58)} {vec:rsci.s_din.mxwt(59)} {vec:rsci.s_din.mxwt(60)} {vec:rsci.s_din.mxwt(61)} {vec:rsci.s_din.mxwt(62)} {vec:rsci.s_din.mxwt(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-900 -attr oid 896 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_dout.core(0)} -attr vt d
load net {vec:rsci.s_dout.core(1)} -attr vt d
load net {vec:rsci.s_dout.core(2)} -attr vt d
load net {vec:rsci.s_dout.core(3)} -attr vt d
load net {vec:rsci.s_dout.core(4)} -attr vt d
load net {vec:rsci.s_dout.core(5)} -attr vt d
load net {vec:rsci.s_dout.core(6)} -attr vt d
load net {vec:rsci.s_dout.core(7)} -attr vt d
load net {vec:rsci.s_dout.core(8)} -attr vt d
load net {vec:rsci.s_dout.core(9)} -attr vt d
load net {vec:rsci.s_dout.core(10)} -attr vt d
load net {vec:rsci.s_dout.core(11)} -attr vt d
load net {vec:rsci.s_dout.core(12)} -attr vt d
load net {vec:rsci.s_dout.core(13)} -attr vt d
load net {vec:rsci.s_dout.core(14)} -attr vt d
load net {vec:rsci.s_dout.core(15)} -attr vt d
load net {vec:rsci.s_dout.core(16)} -attr vt d
load net {vec:rsci.s_dout.core(17)} -attr vt d
load net {vec:rsci.s_dout.core(18)} -attr vt d
load net {vec:rsci.s_dout.core(19)} -attr vt d
load net {vec:rsci.s_dout.core(20)} -attr vt d
load net {vec:rsci.s_dout.core(21)} -attr vt d
load net {vec:rsci.s_dout.core(22)} -attr vt d
load net {vec:rsci.s_dout.core(23)} -attr vt d
load net {vec:rsci.s_dout.core(24)} -attr vt d
load net {vec:rsci.s_dout.core(25)} -attr vt d
load net {vec:rsci.s_dout.core(26)} -attr vt d
load net {vec:rsci.s_dout.core(27)} -attr vt d
load net {vec:rsci.s_dout.core(28)} -attr vt d
load net {vec:rsci.s_dout.core(29)} -attr vt d
load net {vec:rsci.s_dout.core(30)} -attr vt d
load net {vec:rsci.s_dout.core(31)} -attr vt d
load net {vec:rsci.s_dout.core(32)} -attr vt d
load net {vec:rsci.s_dout.core(33)} -attr vt d
load net {vec:rsci.s_dout.core(34)} -attr vt d
load net {vec:rsci.s_dout.core(35)} -attr vt d
load net {vec:rsci.s_dout.core(36)} -attr vt d
load net {vec:rsci.s_dout.core(37)} -attr vt d
load net {vec:rsci.s_dout.core(38)} -attr vt d
load net {vec:rsci.s_dout.core(39)} -attr vt d
load net {vec:rsci.s_dout.core(40)} -attr vt d
load net {vec:rsci.s_dout.core(41)} -attr vt d
load net {vec:rsci.s_dout.core(42)} -attr vt d
load net {vec:rsci.s_dout.core(43)} -attr vt d
load net {vec:rsci.s_dout.core(44)} -attr vt d
load net {vec:rsci.s_dout.core(45)} -attr vt d
load net {vec:rsci.s_dout.core(46)} -attr vt d
load net {vec:rsci.s_dout.core(47)} -attr vt d
load net {vec:rsci.s_dout.core(48)} -attr vt d
load net {vec:rsci.s_dout.core(49)} -attr vt d
load net {vec:rsci.s_dout.core(50)} -attr vt d
load net {vec:rsci.s_dout.core(51)} -attr vt d
load net {vec:rsci.s_dout.core(52)} -attr vt d
load net {vec:rsci.s_dout.core(53)} -attr vt d
load net {vec:rsci.s_dout.core(54)} -attr vt d
load net {vec:rsci.s_dout.core(55)} -attr vt d
load net {vec:rsci.s_dout.core(56)} -attr vt d
load net {vec:rsci.s_dout.core(57)} -attr vt d
load net {vec:rsci.s_dout.core(58)} -attr vt d
load net {vec:rsci.s_dout.core(59)} -attr vt d
load net {vec:rsci.s_dout.core(60)} -attr vt d
load net {vec:rsci.s_dout.core(61)} -attr vt d
load net {vec:rsci.s_dout.core(62)} -attr vt d
load net {vec:rsci.s_dout.core(63)} -attr vt d
load netBundle {vec:rsci.s_dout.core} 64 {vec:rsci.s_dout.core(0)} {vec:rsci.s_dout.core(1)} {vec:rsci.s_dout.core(2)} {vec:rsci.s_dout.core(3)} {vec:rsci.s_dout.core(4)} {vec:rsci.s_dout.core(5)} {vec:rsci.s_dout.core(6)} {vec:rsci.s_dout.core(7)} {vec:rsci.s_dout.core(8)} {vec:rsci.s_dout.core(9)} {vec:rsci.s_dout.core(10)} {vec:rsci.s_dout.core(11)} {vec:rsci.s_dout.core(12)} {vec:rsci.s_dout.core(13)} {vec:rsci.s_dout.core(14)} {vec:rsci.s_dout.core(15)} {vec:rsci.s_dout.core(16)} {vec:rsci.s_dout.core(17)} {vec:rsci.s_dout.core(18)} {vec:rsci.s_dout.core(19)} {vec:rsci.s_dout.core(20)} {vec:rsci.s_dout.core(21)} {vec:rsci.s_dout.core(22)} {vec:rsci.s_dout.core(23)} {vec:rsci.s_dout.core(24)} {vec:rsci.s_dout.core(25)} {vec:rsci.s_dout.core(26)} {vec:rsci.s_dout.core(27)} {vec:rsci.s_dout.core(28)} {vec:rsci.s_dout.core(29)} {vec:rsci.s_dout.core(30)} {vec:rsci.s_dout.core(31)} {vec:rsci.s_dout.core(32)} {vec:rsci.s_dout.core(33)} {vec:rsci.s_dout.core(34)} {vec:rsci.s_dout.core(35)} {vec:rsci.s_dout.core(36)} {vec:rsci.s_dout.core(37)} {vec:rsci.s_dout.core(38)} {vec:rsci.s_dout.core(39)} {vec:rsci.s_dout.core(40)} {vec:rsci.s_dout.core(41)} {vec:rsci.s_dout.core(42)} {vec:rsci.s_dout.core(43)} {vec:rsci.s_dout.core(44)} {vec:rsci.s_dout.core(45)} {vec:rsci.s_dout.core(46)} {vec:rsci.s_dout.core(47)} {vec:rsci.s_dout.core(48)} {vec:rsci.s_dout.core(49)} {vec:rsci.s_dout.core(50)} {vec:rsci.s_dout.core(51)} {vec:rsci.s_dout.core(52)} {vec:rsci.s_dout.core(53)} {vec:rsci.s_dout.core(54)} {vec:rsci.s_dout.core(55)} {vec:rsci.s_dout.core(56)} {vec:rsci.s_dout.core(57)} {vec:rsci.s_dout.core(58)} {vec:rsci.s_dout.core(59)} {vec:rsci.s_dout.core(60)} {vec:rsci.s_dout.core(61)} {vec:rsci.s_dout.core(62)} {vec:rsci.s_dout.core(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-901 -attr oid 897 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {p:rsci.idat(0)} -attr vt d
load net {p:rsci.idat(1)} -attr vt d
load net {p:rsci.idat(2)} -attr vt d
load net {p:rsci.idat(3)} -attr vt d
load net {p:rsci.idat(4)} -attr vt d
load net {p:rsci.idat(5)} -attr vt d
load net {p:rsci.idat(6)} -attr vt d
load net {p:rsci.idat(7)} -attr vt d
load net {p:rsci.idat(8)} -attr vt d
load net {p:rsci.idat(9)} -attr vt d
load net {p:rsci.idat(10)} -attr vt d
load net {p:rsci.idat(11)} -attr vt d
load net {p:rsci.idat(12)} -attr vt d
load net {p:rsci.idat(13)} -attr vt d
load net {p:rsci.idat(14)} -attr vt d
load net {p:rsci.idat(15)} -attr vt d
load net {p:rsci.idat(16)} -attr vt d
load net {p:rsci.idat(17)} -attr vt d
load net {p:rsci.idat(18)} -attr vt d
load net {p:rsci.idat(19)} -attr vt d
load net {p:rsci.idat(20)} -attr vt d
load net {p:rsci.idat(21)} -attr vt d
load net {p:rsci.idat(22)} -attr vt d
load net {p:rsci.idat(23)} -attr vt d
load net {p:rsci.idat(24)} -attr vt d
load net {p:rsci.idat(25)} -attr vt d
load net {p:rsci.idat(26)} -attr vt d
load net {p:rsci.idat(27)} -attr vt d
load net {p:rsci.idat(28)} -attr vt d
load net {p:rsci.idat(29)} -attr vt d
load net {p:rsci.idat(30)} -attr vt d
load net {p:rsci.idat(31)} -attr vt d
load net {p:rsci.idat(32)} -attr vt d
load net {p:rsci.idat(33)} -attr vt d
load net {p:rsci.idat(34)} -attr vt d
load net {p:rsci.idat(35)} -attr vt d
load net {p:rsci.idat(36)} -attr vt d
load net {p:rsci.idat(37)} -attr vt d
load net {p:rsci.idat(38)} -attr vt d
load net {p:rsci.idat(39)} -attr vt d
load net {p:rsci.idat(40)} -attr vt d
load net {p:rsci.idat(41)} -attr vt d
load net {p:rsci.idat(42)} -attr vt d
load net {p:rsci.idat(43)} -attr vt d
load net {p:rsci.idat(44)} -attr vt d
load net {p:rsci.idat(45)} -attr vt d
load net {p:rsci.idat(46)} -attr vt d
load net {p:rsci.idat(47)} -attr vt d
load net {p:rsci.idat(48)} -attr vt d
load net {p:rsci.idat(49)} -attr vt d
load net {p:rsci.idat(50)} -attr vt d
load net {p:rsci.idat(51)} -attr vt d
load net {p:rsci.idat(52)} -attr vt d
load net {p:rsci.idat(53)} -attr vt d
load net {p:rsci.idat(54)} -attr vt d
load net {p:rsci.idat(55)} -attr vt d
load net {p:rsci.idat(56)} -attr vt d
load net {p:rsci.idat(57)} -attr vt d
load net {p:rsci.idat(58)} -attr vt d
load net {p:rsci.idat(59)} -attr vt d
load net {p:rsci.idat(60)} -attr vt d
load net {p:rsci.idat(61)} -attr vt d
load net {p:rsci.idat(62)} -attr vt d
load net {p:rsci.idat(63)} -attr vt d
load netBundle {p:rsci.idat} 64 {p:rsci.idat(0)} {p:rsci.idat(1)} {p:rsci.idat(2)} {p:rsci.idat(3)} {p:rsci.idat(4)} {p:rsci.idat(5)} {p:rsci.idat(6)} {p:rsci.idat(7)} {p:rsci.idat(8)} {p:rsci.idat(9)} {p:rsci.idat(10)} {p:rsci.idat(11)} {p:rsci.idat(12)} {p:rsci.idat(13)} {p:rsci.idat(14)} {p:rsci.idat(15)} {p:rsci.idat(16)} {p:rsci.idat(17)} {p:rsci.idat(18)} {p:rsci.idat(19)} {p:rsci.idat(20)} {p:rsci.idat(21)} {p:rsci.idat(22)} {p:rsci.idat(23)} {p:rsci.idat(24)} {p:rsci.idat(25)} {p:rsci.idat(26)} {p:rsci.idat(27)} {p:rsci.idat(28)} {p:rsci.idat(29)} {p:rsci.idat(30)} {p:rsci.idat(31)} {p:rsci.idat(32)} {p:rsci.idat(33)} {p:rsci.idat(34)} {p:rsci.idat(35)} {p:rsci.idat(36)} {p:rsci.idat(37)} {p:rsci.idat(38)} {p:rsci.idat(39)} {p:rsci.idat(40)} {p:rsci.idat(41)} {p:rsci.idat(42)} {p:rsci.idat(43)} {p:rsci.idat(44)} {p:rsci.idat(45)} {p:rsci.idat(46)} {p:rsci.idat(47)} {p:rsci.idat(48)} {p:rsci.idat(49)} {p:rsci.idat(50)} {p:rsci.idat(51)} {p:rsci.idat(52)} {p:rsci.idat(53)} {p:rsci.idat(54)} {p:rsci.idat(55)} {p:rsci.idat(56)} {p:rsci.idat(57)} {p:rsci.idat(58)} {p:rsci.idat(59)} {p:rsci.idat(60)} {p:rsci.idat(61)} {p:rsci.idat(62)} {p:rsci.idat(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-902 -attr oid 898 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {twiddle:rsci.wen_comp} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-903 -attr oid 899 -attr vt d
load net {twiddle:rsci.s_raddr.core(0)} -attr vt d
load net {twiddle:rsci.s_raddr.core(1)} -attr vt d
load net {twiddle:rsci.s_raddr.core(2)} -attr vt d
load net {twiddle:rsci.s_raddr.core(3)} -attr vt d
load net {twiddle:rsci.s_raddr.core(4)} -attr vt d
load net {twiddle:rsci.s_raddr.core(5)} -attr vt d
load net {twiddle:rsci.s_raddr.core(6)} -attr vt d
load net {twiddle:rsci.s_raddr.core(7)} -attr vt d
load net {twiddle:rsci.s_raddr.core(8)} -attr vt d
load net {twiddle:rsci.s_raddr.core(9)} -attr vt d
load netBundle {twiddle:rsci.s_raddr.core} 10 {twiddle:rsci.s_raddr.core(0)} {twiddle:rsci.s_raddr.core(1)} {twiddle:rsci.s_raddr.core(2)} {twiddle:rsci.s_raddr.core(3)} {twiddle:rsci.s_raddr.core(4)} {twiddle:rsci.s_raddr.core(5)} {twiddle:rsci.s_raddr.core(6)} {twiddle:rsci.s_raddr.core(7)} {twiddle:rsci.s_raddr.core(8)} {twiddle:rsci.s_raddr.core(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-904 -attr oid 900 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_din.mxwt(0)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(1)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(2)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(3)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(4)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(5)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(6)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(7)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(8)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(9)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(10)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(11)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(12)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(13)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(14)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(15)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(16)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(17)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(18)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(19)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(20)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(21)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(22)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(23)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(24)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(25)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(26)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(27)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(28)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(29)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(30)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(31)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(32)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(33)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(34)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(35)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(36)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(37)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(38)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(39)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(40)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(41)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(42)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(43)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(44)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(45)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(46)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(47)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(48)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(49)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(50)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(51)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(52)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(53)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(54)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(55)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(56)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(57)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(58)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(59)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(60)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(61)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(62)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(63)} -attr vt d
load netBundle {twiddle:rsci.s_din.mxwt} 64 {twiddle:rsci.s_din.mxwt(0)} {twiddle:rsci.s_din.mxwt(1)} {twiddle:rsci.s_din.mxwt(2)} {twiddle:rsci.s_din.mxwt(3)} {twiddle:rsci.s_din.mxwt(4)} {twiddle:rsci.s_din.mxwt(5)} {twiddle:rsci.s_din.mxwt(6)} {twiddle:rsci.s_din.mxwt(7)} {twiddle:rsci.s_din.mxwt(8)} {twiddle:rsci.s_din.mxwt(9)} {twiddle:rsci.s_din.mxwt(10)} {twiddle:rsci.s_din.mxwt(11)} {twiddle:rsci.s_din.mxwt(12)} {twiddle:rsci.s_din.mxwt(13)} {twiddle:rsci.s_din.mxwt(14)} {twiddle:rsci.s_din.mxwt(15)} {twiddle:rsci.s_din.mxwt(16)} {twiddle:rsci.s_din.mxwt(17)} {twiddle:rsci.s_din.mxwt(18)} {twiddle:rsci.s_din.mxwt(19)} {twiddle:rsci.s_din.mxwt(20)} {twiddle:rsci.s_din.mxwt(21)} {twiddle:rsci.s_din.mxwt(22)} {twiddle:rsci.s_din.mxwt(23)} {twiddle:rsci.s_din.mxwt(24)} {twiddle:rsci.s_din.mxwt(25)} {twiddle:rsci.s_din.mxwt(26)} {twiddle:rsci.s_din.mxwt(27)} {twiddle:rsci.s_din.mxwt(28)} {twiddle:rsci.s_din.mxwt(29)} {twiddle:rsci.s_din.mxwt(30)} {twiddle:rsci.s_din.mxwt(31)} {twiddle:rsci.s_din.mxwt(32)} {twiddle:rsci.s_din.mxwt(33)} {twiddle:rsci.s_din.mxwt(34)} {twiddle:rsci.s_din.mxwt(35)} {twiddle:rsci.s_din.mxwt(36)} {twiddle:rsci.s_din.mxwt(37)} {twiddle:rsci.s_din.mxwt(38)} {twiddle:rsci.s_din.mxwt(39)} {twiddle:rsci.s_din.mxwt(40)} {twiddle:rsci.s_din.mxwt(41)} {twiddle:rsci.s_din.mxwt(42)} {twiddle:rsci.s_din.mxwt(43)} {twiddle:rsci.s_din.mxwt(44)} {twiddle:rsci.s_din.mxwt(45)} {twiddle:rsci.s_din.mxwt(46)} {twiddle:rsci.s_din.mxwt(47)} {twiddle:rsci.s_din.mxwt(48)} {twiddle:rsci.s_din.mxwt(49)} {twiddle:rsci.s_din.mxwt(50)} {twiddle:rsci.s_din.mxwt(51)} {twiddle:rsci.s_din.mxwt(52)} {twiddle:rsci.s_din.mxwt(53)} {twiddle:rsci.s_din.mxwt(54)} {twiddle:rsci.s_din.mxwt(55)} {twiddle:rsci.s_din.mxwt(56)} {twiddle:rsci.s_din.mxwt(57)} {twiddle:rsci.s_din.mxwt(58)} {twiddle:rsci.s_din.mxwt(59)} {twiddle:rsci.s_din.mxwt(60)} {twiddle:rsci.s_din.mxwt(61)} {twiddle:rsci.s_din.mxwt(62)} {twiddle:rsci.s_din.mxwt(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-905 -attr oid 901 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {modulo:result:rem:cmp.z(0)} -attr vt d
load net {modulo:result:rem:cmp.z(1)} -attr vt d
load net {modulo:result:rem:cmp.z(2)} -attr vt d
load net {modulo:result:rem:cmp.z(3)} -attr vt d
load net {modulo:result:rem:cmp.z(4)} -attr vt d
load net {modulo:result:rem:cmp.z(5)} -attr vt d
load net {modulo:result:rem:cmp.z(6)} -attr vt d
load net {modulo:result:rem:cmp.z(7)} -attr vt d
load net {modulo:result:rem:cmp.z(8)} -attr vt d
load net {modulo:result:rem:cmp.z(9)} -attr vt d
load net {modulo:result:rem:cmp.z(10)} -attr vt d
load net {modulo:result:rem:cmp.z(11)} -attr vt d
load net {modulo:result:rem:cmp.z(12)} -attr vt d
load net {modulo:result:rem:cmp.z(13)} -attr vt d
load net {modulo:result:rem:cmp.z(14)} -attr vt d
load net {modulo:result:rem:cmp.z(15)} -attr vt d
load net {modulo:result:rem:cmp.z(16)} -attr vt d
load net {modulo:result:rem:cmp.z(17)} -attr vt d
load net {modulo:result:rem:cmp.z(18)} -attr vt d
load net {modulo:result:rem:cmp.z(19)} -attr vt d
load net {modulo:result:rem:cmp.z(20)} -attr vt d
load net {modulo:result:rem:cmp.z(21)} -attr vt d
load net {modulo:result:rem:cmp.z(22)} -attr vt d
load net {modulo:result:rem:cmp.z(23)} -attr vt d
load net {modulo:result:rem:cmp.z(24)} -attr vt d
load net {modulo:result:rem:cmp.z(25)} -attr vt d
load net {modulo:result:rem:cmp.z(26)} -attr vt d
load net {modulo:result:rem:cmp.z(27)} -attr vt d
load net {modulo:result:rem:cmp.z(28)} -attr vt d
load net {modulo:result:rem:cmp.z(29)} -attr vt d
load net {modulo:result:rem:cmp.z(30)} -attr vt d
load net {modulo:result:rem:cmp.z(31)} -attr vt d
load net {modulo:result:rem:cmp.z(32)} -attr vt d
load net {modulo:result:rem:cmp.z(33)} -attr vt d
load net {modulo:result:rem:cmp.z(34)} -attr vt d
load net {modulo:result:rem:cmp.z(35)} -attr vt d
load net {modulo:result:rem:cmp.z(36)} -attr vt d
load net {modulo:result:rem:cmp.z(37)} -attr vt d
load net {modulo:result:rem:cmp.z(38)} -attr vt d
load net {modulo:result:rem:cmp.z(39)} -attr vt d
load net {modulo:result:rem:cmp.z(40)} -attr vt d
load net {modulo:result:rem:cmp.z(41)} -attr vt d
load net {modulo:result:rem:cmp.z(42)} -attr vt d
load net {modulo:result:rem:cmp.z(43)} -attr vt d
load net {modulo:result:rem:cmp.z(44)} -attr vt d
load net {modulo:result:rem:cmp.z(45)} -attr vt d
load net {modulo:result:rem:cmp.z(46)} -attr vt d
load net {modulo:result:rem:cmp.z(47)} -attr vt d
load net {modulo:result:rem:cmp.z(48)} -attr vt d
load net {modulo:result:rem:cmp.z(49)} -attr vt d
load net {modulo:result:rem:cmp.z(50)} -attr vt d
load net {modulo:result:rem:cmp.z(51)} -attr vt d
load net {modulo:result:rem:cmp.z(52)} -attr vt d
load net {modulo:result:rem:cmp.z(53)} -attr vt d
load net {modulo:result:rem:cmp.z(54)} -attr vt d
load net {modulo:result:rem:cmp.z(55)} -attr vt d
load net {modulo:result:rem:cmp.z(56)} -attr vt d
load net {modulo:result:rem:cmp.z(57)} -attr vt d
load net {modulo:result:rem:cmp.z(58)} -attr vt d
load net {modulo:result:rem:cmp.z(59)} -attr vt d
load net {modulo:result:rem:cmp.z(60)} -attr vt d
load net {modulo:result:rem:cmp.z(61)} -attr vt d
load net {modulo:result:rem:cmp.z(62)} -attr vt d
load net {modulo:result:rem:cmp.z(63)} -attr vt d
load net {modulo:result:rem:cmp.z(64)} -attr vt d
load netBundle {modulo:result:rem:cmp.z} 65 {modulo:result:rem:cmp.z(0)} {modulo:result:rem:cmp.z(1)} {modulo:result:rem:cmp.z(2)} {modulo:result:rem:cmp.z(3)} {modulo:result:rem:cmp.z(4)} {modulo:result:rem:cmp.z(5)} {modulo:result:rem:cmp.z(6)} {modulo:result:rem:cmp.z(7)} {modulo:result:rem:cmp.z(8)} {modulo:result:rem:cmp.z(9)} {modulo:result:rem:cmp.z(10)} {modulo:result:rem:cmp.z(11)} {modulo:result:rem:cmp.z(12)} {modulo:result:rem:cmp.z(13)} {modulo:result:rem:cmp.z(14)} {modulo:result:rem:cmp.z(15)} {modulo:result:rem:cmp.z(16)} {modulo:result:rem:cmp.z(17)} {modulo:result:rem:cmp.z(18)} {modulo:result:rem:cmp.z(19)} {modulo:result:rem:cmp.z(20)} {modulo:result:rem:cmp.z(21)} {modulo:result:rem:cmp.z(22)} {modulo:result:rem:cmp.z(23)} {modulo:result:rem:cmp.z(24)} {modulo:result:rem:cmp.z(25)} {modulo:result:rem:cmp.z(26)} {modulo:result:rem:cmp.z(27)} {modulo:result:rem:cmp.z(28)} {modulo:result:rem:cmp.z(29)} {modulo:result:rem:cmp.z(30)} {modulo:result:rem:cmp.z(31)} {modulo:result:rem:cmp.z(32)} {modulo:result:rem:cmp.z(33)} {modulo:result:rem:cmp.z(34)} {modulo:result:rem:cmp.z(35)} {modulo:result:rem:cmp.z(36)} {modulo:result:rem:cmp.z(37)} {modulo:result:rem:cmp.z(38)} {modulo:result:rem:cmp.z(39)} {modulo:result:rem:cmp.z(40)} {modulo:result:rem:cmp.z(41)} {modulo:result:rem:cmp.z(42)} {modulo:result:rem:cmp.z(43)} {modulo:result:rem:cmp.z(44)} {modulo:result:rem:cmp.z(45)} {modulo:result:rem:cmp.z(46)} {modulo:result:rem:cmp.z(47)} {modulo:result:rem:cmp.z(48)} {modulo:result:rem:cmp.z(49)} {modulo:result:rem:cmp.z(50)} {modulo:result:rem:cmp.z(51)} {modulo:result:rem:cmp.z(52)} {modulo:result:rem:cmp.z(53)} {modulo:result:rem:cmp.z(54)} {modulo:result:rem:cmp.z(55)} {modulo:result:rem:cmp.z(56)} {modulo:result:rem:cmp.z(57)} {modulo:result:rem:cmp.z(58)} {modulo:result:rem:cmp.z(59)} {modulo:result:rem:cmp.z(60)} {modulo:result:rem:cmp.z(61)} {modulo:result:rem:cmp.z(62)} {modulo:result:rem:cmp.z(63)} {modulo:result:rem:cmp.z(64)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-906 -attr oid 902 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.a(63:0)(0)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(1)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(2)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(3)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(4)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(5)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(6)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(7)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(8)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(9)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(10)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(11)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(12)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(13)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(14)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(15)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(16)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(17)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(18)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(19)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(20)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(21)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(22)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(23)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(24)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(25)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(26)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(27)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(28)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(29)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(30)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(31)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(32)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(33)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(34)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(35)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(36)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(37)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(38)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(39)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(40)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(41)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(42)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(43)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(44)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(45)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(46)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(47)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(48)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(49)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(50)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(51)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(52)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(53)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(54)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(55)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(56)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(57)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(58)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(59)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(60)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(61)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(62)} -attr vt d
load net {modulo:result:rem:cmp.a(63:0)(63)} -attr vt d
load netBundle {modulo:result:rem:cmp.a(63:0)} 64 {modulo:result:rem:cmp.a(63:0)(0)} {modulo:result:rem:cmp.a(63:0)(1)} {modulo:result:rem:cmp.a(63:0)(2)} {modulo:result:rem:cmp.a(63:0)(3)} {modulo:result:rem:cmp.a(63:0)(4)} {modulo:result:rem:cmp.a(63:0)(5)} {modulo:result:rem:cmp.a(63:0)(6)} {modulo:result:rem:cmp.a(63:0)(7)} {modulo:result:rem:cmp.a(63:0)(8)} {modulo:result:rem:cmp.a(63:0)(9)} {modulo:result:rem:cmp.a(63:0)(10)} {modulo:result:rem:cmp.a(63:0)(11)} {modulo:result:rem:cmp.a(63:0)(12)} {modulo:result:rem:cmp.a(63:0)(13)} {modulo:result:rem:cmp.a(63:0)(14)} {modulo:result:rem:cmp.a(63:0)(15)} {modulo:result:rem:cmp.a(63:0)(16)} {modulo:result:rem:cmp.a(63:0)(17)} {modulo:result:rem:cmp.a(63:0)(18)} {modulo:result:rem:cmp.a(63:0)(19)} {modulo:result:rem:cmp.a(63:0)(20)} {modulo:result:rem:cmp.a(63:0)(21)} {modulo:result:rem:cmp.a(63:0)(22)} {modulo:result:rem:cmp.a(63:0)(23)} {modulo:result:rem:cmp.a(63:0)(24)} {modulo:result:rem:cmp.a(63:0)(25)} {modulo:result:rem:cmp.a(63:0)(26)} {modulo:result:rem:cmp.a(63:0)(27)} {modulo:result:rem:cmp.a(63:0)(28)} {modulo:result:rem:cmp.a(63:0)(29)} {modulo:result:rem:cmp.a(63:0)(30)} {modulo:result:rem:cmp.a(63:0)(31)} {modulo:result:rem:cmp.a(63:0)(32)} {modulo:result:rem:cmp.a(63:0)(33)} {modulo:result:rem:cmp.a(63:0)(34)} {modulo:result:rem:cmp.a(63:0)(35)} {modulo:result:rem:cmp.a(63:0)(36)} {modulo:result:rem:cmp.a(63:0)(37)} {modulo:result:rem:cmp.a(63:0)(38)} {modulo:result:rem:cmp.a(63:0)(39)} {modulo:result:rem:cmp.a(63:0)(40)} {modulo:result:rem:cmp.a(63:0)(41)} {modulo:result:rem:cmp.a(63:0)(42)} {modulo:result:rem:cmp.a(63:0)(43)} {modulo:result:rem:cmp.a(63:0)(44)} {modulo:result:rem:cmp.a(63:0)(45)} {modulo:result:rem:cmp.a(63:0)(46)} {modulo:result:rem:cmp.a(63:0)(47)} {modulo:result:rem:cmp.a(63:0)(48)} {modulo:result:rem:cmp.a(63:0)(49)} {modulo:result:rem:cmp.a(63:0)(50)} {modulo:result:rem:cmp.a(63:0)(51)} {modulo:result:rem:cmp.a(63:0)(52)} {modulo:result:rem:cmp.a(63:0)(53)} {modulo:result:rem:cmp.a(63:0)(54)} {modulo:result:rem:cmp.a(63:0)(55)} {modulo:result:rem:cmp.a(63:0)(56)} {modulo:result:rem:cmp.a(63:0)(57)} {modulo:result:rem:cmp.a(63:0)(58)} {modulo:result:rem:cmp.a(63:0)(59)} {modulo:result:rem:cmp.a(63:0)(60)} {modulo:result:rem:cmp.a(63:0)(61)} {modulo:result:rem:cmp.a(63:0)(62)} {modulo:result:rem:cmp.a(63:0)(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-907 -attr oid 903 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(0)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(1)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(2)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(3)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(4)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(5)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(6)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(7)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(8)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(9)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(10)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(11)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(12)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(13)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(14)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(15)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(16)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(17)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(18)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(19)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(20)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(21)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(22)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(23)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(24)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(25)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(26)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(27)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(28)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(29)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(30)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(31)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(32)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(33)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(34)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(35)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(36)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(37)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(38)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(39)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(40)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(41)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(42)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(43)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(44)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(45)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(46)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(47)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(48)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(49)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(50)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(51)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(52)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(53)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(54)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(55)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(56)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(57)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(58)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(59)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(60)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(61)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(62)} -attr vt d
load net {modulo:result:rem:cmp.b(63:0)(63)} -attr vt d
load netBundle {modulo:result:rem:cmp.b(63:0)} 64 {modulo:result:rem:cmp.b(63:0)(0)} {modulo:result:rem:cmp.b(63:0)(1)} {modulo:result:rem:cmp.b(63:0)(2)} {modulo:result:rem:cmp.b(63:0)(3)} {modulo:result:rem:cmp.b(63:0)(4)} {modulo:result:rem:cmp.b(63:0)(5)} {modulo:result:rem:cmp.b(63:0)(6)} {modulo:result:rem:cmp.b(63:0)(7)} {modulo:result:rem:cmp.b(63:0)(8)} {modulo:result:rem:cmp.b(63:0)(9)} {modulo:result:rem:cmp.b(63:0)(10)} {modulo:result:rem:cmp.b(63:0)(11)} {modulo:result:rem:cmp.b(63:0)(12)} {modulo:result:rem:cmp.b(63:0)(13)} {modulo:result:rem:cmp.b(63:0)(14)} {modulo:result:rem:cmp.b(63:0)(15)} {modulo:result:rem:cmp.b(63:0)(16)} {modulo:result:rem:cmp.b(63:0)(17)} {modulo:result:rem:cmp.b(63:0)(18)} {modulo:result:rem:cmp.b(63:0)(19)} {modulo:result:rem:cmp.b(63:0)(20)} {modulo:result:rem:cmp.b(63:0)(21)} {modulo:result:rem:cmp.b(63:0)(22)} {modulo:result:rem:cmp.b(63:0)(23)} {modulo:result:rem:cmp.b(63:0)(24)} {modulo:result:rem:cmp.b(63:0)(25)} {modulo:result:rem:cmp.b(63:0)(26)} {modulo:result:rem:cmp.b(63:0)(27)} {modulo:result:rem:cmp.b(63:0)(28)} {modulo:result:rem:cmp.b(63:0)(29)} {modulo:result:rem:cmp.b(63:0)(30)} {modulo:result:rem:cmp.b(63:0)(31)} {modulo:result:rem:cmp.b(63:0)(32)} {modulo:result:rem:cmp.b(63:0)(33)} {modulo:result:rem:cmp.b(63:0)(34)} {modulo:result:rem:cmp.b(63:0)(35)} {modulo:result:rem:cmp.b(63:0)(36)} {modulo:result:rem:cmp.b(63:0)(37)} {modulo:result:rem:cmp.b(63:0)(38)} {modulo:result:rem:cmp.b(63:0)(39)} {modulo:result:rem:cmp.b(63:0)(40)} {modulo:result:rem:cmp.b(63:0)(41)} {modulo:result:rem:cmp.b(63:0)(42)} {modulo:result:rem:cmp.b(63:0)(43)} {modulo:result:rem:cmp.b(63:0)(44)} {modulo:result:rem:cmp.b(63:0)(45)} {modulo:result:rem:cmp.b(63:0)(46)} {modulo:result:rem:cmp.b(63:0)(47)} {modulo:result:rem:cmp.b(63:0)(48)} {modulo:result:rem:cmp.b(63:0)(49)} {modulo:result:rem:cmp.b(63:0)(50)} {modulo:result:rem:cmp.b(63:0)(51)} {modulo:result:rem:cmp.b(63:0)(52)} {modulo:result:rem:cmp.b(63:0)(53)} {modulo:result:rem:cmp.b(63:0)(54)} {modulo:result:rem:cmp.b(63:0)(55)} {modulo:result:rem:cmp.b(63:0)(56)} {modulo:result:rem:cmp.b(63:0)(57)} {modulo:result:rem:cmp.b(63:0)(58)} {modulo:result:rem:cmp.b(63:0)(59)} {modulo:result:rem:cmp.b(63:0)(60)} {modulo:result:rem:cmp.b(63:0)(61)} {modulo:result:rem:cmp.b(63:0)(62)} {modulo:result:rem:cmp.b(63:0)(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-908 -attr oid 904 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {VEC_LOOP:acc#1.psp#1(0)} -attr vt d
load net {VEC_LOOP:acc#1.psp#1(1)} -attr vt d
load net {VEC_LOOP:acc#1.psp#1(2)} -attr vt d
load net {VEC_LOOP:acc#1.psp#1(3)} -attr vt d
load net {VEC_LOOP:acc#1.psp#1(4)} -attr vt d
load net {VEC_LOOP:acc#1.psp#1(5)} -attr vt d
load net {VEC_LOOP:acc#1.psp#1(6)} -attr vt d
load net {VEC_LOOP:acc#1.psp#1(7)} -attr vt d
load net {VEC_LOOP:acc#1.psp#1(8)} -attr vt d
load net {VEC_LOOP:acc#1.psp#1(9)} -attr vt d
load net {VEC_LOOP:acc#1.psp#1(10)} -attr vt d
load netBundle {VEC_LOOP:acc#1.psp#1} 11 {VEC_LOOP:acc#1.psp#1(0)} {VEC_LOOP:acc#1.psp#1(1)} {VEC_LOOP:acc#1.psp#1(2)} {VEC_LOOP:acc#1.psp#1(3)} {VEC_LOOP:acc#1.psp#1(4)} {VEC_LOOP:acc#1.psp#1(5)} {VEC_LOOP:acc#1.psp#1(6)} {VEC_LOOP:acc#1.psp#1(7)} {VEC_LOOP:acc#1.psp#1(8)} {VEC_LOOP:acc#1.psp#1(9)} {VEC_LOOP:acc#1.psp#1(10)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-909 -attr oid 905 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:acc#1.psp#1}
load net {modulo#1:mux.cse(0)} -attr vt d
load net {modulo#1:mux.cse(1)} -attr vt d
load net {modulo#1:mux.cse(2)} -attr vt d
load net {modulo#1:mux.cse(3)} -attr vt d
load net {modulo#1:mux.cse(4)} -attr vt d
load net {modulo#1:mux.cse(5)} -attr vt d
load net {modulo#1:mux.cse(6)} -attr vt d
load net {modulo#1:mux.cse(7)} -attr vt d
load net {modulo#1:mux.cse(8)} -attr vt d
load net {modulo#1:mux.cse(9)} -attr vt d
load net {modulo#1:mux.cse(10)} -attr vt d
load net {modulo#1:mux.cse(11)} -attr vt d
load net {modulo#1:mux.cse(12)} -attr vt d
load net {modulo#1:mux.cse(13)} -attr vt d
load net {modulo#1:mux.cse(14)} -attr vt d
load net {modulo#1:mux.cse(15)} -attr vt d
load net {modulo#1:mux.cse(16)} -attr vt d
load net {modulo#1:mux.cse(17)} -attr vt d
load net {modulo#1:mux.cse(18)} -attr vt d
load net {modulo#1:mux.cse(19)} -attr vt d
load net {modulo#1:mux.cse(20)} -attr vt d
load net {modulo#1:mux.cse(21)} -attr vt d
load net {modulo#1:mux.cse(22)} -attr vt d
load net {modulo#1:mux.cse(23)} -attr vt d
load net {modulo#1:mux.cse(24)} -attr vt d
load net {modulo#1:mux.cse(25)} -attr vt d
load net {modulo#1:mux.cse(26)} -attr vt d
load net {modulo#1:mux.cse(27)} -attr vt d
load net {modulo#1:mux.cse(28)} -attr vt d
load net {modulo#1:mux.cse(29)} -attr vt d
load net {modulo#1:mux.cse(30)} -attr vt d
load net {modulo#1:mux.cse(31)} -attr vt d
load net {modulo#1:mux.cse(32)} -attr vt d
load net {modulo#1:mux.cse(33)} -attr vt d
load net {modulo#1:mux.cse(34)} -attr vt d
load net {modulo#1:mux.cse(35)} -attr vt d
load net {modulo#1:mux.cse(36)} -attr vt d
load net {modulo#1:mux.cse(37)} -attr vt d
load net {modulo#1:mux.cse(38)} -attr vt d
load net {modulo#1:mux.cse(39)} -attr vt d
load net {modulo#1:mux.cse(40)} -attr vt d
load net {modulo#1:mux.cse(41)} -attr vt d
load net {modulo#1:mux.cse(42)} -attr vt d
load net {modulo#1:mux.cse(43)} -attr vt d
load net {modulo#1:mux.cse(44)} -attr vt d
load net {modulo#1:mux.cse(45)} -attr vt d
load net {modulo#1:mux.cse(46)} -attr vt d
load net {modulo#1:mux.cse(47)} -attr vt d
load net {modulo#1:mux.cse(48)} -attr vt d
load net {modulo#1:mux.cse(49)} -attr vt d
load net {modulo#1:mux.cse(50)} -attr vt d
load net {modulo#1:mux.cse(51)} -attr vt d
load net {modulo#1:mux.cse(52)} -attr vt d
load net {modulo#1:mux.cse(53)} -attr vt d
load net {modulo#1:mux.cse(54)} -attr vt d
load net {modulo#1:mux.cse(55)} -attr vt d
load net {modulo#1:mux.cse(56)} -attr vt d
load net {modulo#1:mux.cse(57)} -attr vt d
load net {modulo#1:mux.cse(58)} -attr vt d
load net {modulo#1:mux.cse(59)} -attr vt d
load net {modulo#1:mux.cse(60)} -attr vt d
load net {modulo#1:mux.cse(61)} -attr vt d
load net {modulo#1:mux.cse(62)} -attr vt d
load net {modulo#1:mux.cse(63)} -attr vt d
load netBundle {modulo#1:mux.cse} 64 {modulo#1:mux.cse(0)} {modulo#1:mux.cse(1)} {modulo#1:mux.cse(2)} {modulo#1:mux.cse(3)} {modulo#1:mux.cse(4)} {modulo#1:mux.cse(5)} {modulo#1:mux.cse(6)} {modulo#1:mux.cse(7)} {modulo#1:mux.cse(8)} {modulo#1:mux.cse(9)} {modulo#1:mux.cse(10)} {modulo#1:mux.cse(11)} {modulo#1:mux.cse(12)} {modulo#1:mux.cse(13)} {modulo#1:mux.cse(14)} {modulo#1:mux.cse(15)} {modulo#1:mux.cse(16)} {modulo#1:mux.cse(17)} {modulo#1:mux.cse(18)} {modulo#1:mux.cse(19)} {modulo#1:mux.cse(20)} {modulo#1:mux.cse(21)} {modulo#1:mux.cse(22)} {modulo#1:mux.cse(23)} {modulo#1:mux.cse(24)} {modulo#1:mux.cse(25)} {modulo#1:mux.cse(26)} {modulo#1:mux.cse(27)} {modulo#1:mux.cse(28)} {modulo#1:mux.cse(29)} {modulo#1:mux.cse(30)} {modulo#1:mux.cse(31)} {modulo#1:mux.cse(32)} {modulo#1:mux.cse(33)} {modulo#1:mux.cse(34)} {modulo#1:mux.cse(35)} {modulo#1:mux.cse(36)} {modulo#1:mux.cse(37)} {modulo#1:mux.cse(38)} {modulo#1:mux.cse(39)} {modulo#1:mux.cse(40)} {modulo#1:mux.cse(41)} {modulo#1:mux.cse(42)} {modulo#1:mux.cse(43)} {modulo#1:mux.cse(44)} {modulo#1:mux.cse(45)} {modulo#1:mux.cse(46)} {modulo#1:mux.cse(47)} {modulo#1:mux.cse(48)} {modulo#1:mux.cse(49)} {modulo#1:mux.cse(50)} {modulo#1:mux.cse(51)} {modulo#1:mux.cse(52)} {modulo#1:mux.cse(53)} {modulo#1:mux.cse(54)} {modulo#1:mux.cse(55)} {modulo#1:mux.cse(56)} {modulo#1:mux.cse(57)} {modulo#1:mux.cse(58)} {modulo#1:mux.cse(59)} {modulo#1:mux.cse(60)} {modulo#1:mux.cse(61)} {modulo#1:mux.cse(62)} {modulo#1:mux.cse(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-910 -attr oid 906 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {z.out(0)} -attr vt d
load net {z.out(1)} -attr vt d
load net {z.out(2)} -attr vt d
load net {z.out(3)} -attr vt d
load net {z.out(4)} -attr vt d
load net {z.out(5)} -attr vt d
load net {z.out(6)} -attr vt d
load net {z.out(7)} -attr vt d
load net {z.out(8)} -attr vt d
load net {z.out(9)} -attr vt d
load netBundle {z.out} 10 {z.out(0)} {z.out(1)} {z.out(2)} {z.out(3)} {z.out(4)} {z.out(5)} {z.out(6)} {z.out(7)} {z.out(8)} {z.out(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-911 -attr oid 907 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out}
load net {z.out#1(0)} -attr vt d
load net {z.out#1(1)} -attr vt d
load net {z.out#1(2)} -attr vt d
load net {z.out#1(3)} -attr vt d
load net {z.out#1(4)} -attr vt d
load net {z.out#1(5)} -attr vt d
load net {z.out#1(6)} -attr vt d
load net {z.out#1(7)} -attr vt d
load net {z.out#1(8)} -attr vt d
load net {z.out#1(9)} -attr vt d
load netBundle {z.out#1} 10 {z.out#1(0)} {z.out#1(1)} {z.out#1(2)} {z.out#1(3)} {z.out#1(4)} {z.out#1(5)} {z.out#1(6)} {z.out#1(7)} {z.out#1(8)} {z.out#1(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-912 -attr oid 908 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#1}
load net {z.out#2(0)} -attr vt d
load net {z.out#2(1)} -attr vt d
load net {z.out#2(2)} -attr vt d
load net {z.out#2(3)} -attr vt d
load net {z.out#2(4)} -attr vt d
load net {z.out#2(5)} -attr vt d
load net {z.out#2(6)} -attr vt d
load net {z.out#2(7)} -attr vt d
load net {z.out#2(8)} -attr vt d
load net {z.out#2(9)} -attr vt d
load net {z.out#2(10)} -attr vt d
load net {z.out#2(11)} -attr vt d
load net {z.out#2(12)} -attr vt d
load net {z.out#2(13)} -attr vt d
load net {z.out#2(14)} -attr vt d
load net {z.out#2(15)} -attr vt d
load net {z.out#2(16)} -attr vt d
load net {z.out#2(17)} -attr vt d
load net {z.out#2(18)} -attr vt d
load net {z.out#2(19)} -attr vt d
load net {z.out#2(20)} -attr vt d
load net {z.out#2(21)} -attr vt d
load net {z.out#2(22)} -attr vt d
load net {z.out#2(23)} -attr vt d
load net {z.out#2(24)} -attr vt d
load net {z.out#2(25)} -attr vt d
load net {z.out#2(26)} -attr vt d
load net {z.out#2(27)} -attr vt d
load net {z.out#2(28)} -attr vt d
load net {z.out#2(29)} -attr vt d
load net {z.out#2(30)} -attr vt d
load net {z.out#2(31)} -attr vt d
load net {z.out#2(32)} -attr vt d
load net {z.out#2(33)} -attr vt d
load net {z.out#2(34)} -attr vt d
load net {z.out#2(35)} -attr vt d
load net {z.out#2(36)} -attr vt d
load net {z.out#2(37)} -attr vt d
load net {z.out#2(38)} -attr vt d
load net {z.out#2(39)} -attr vt d
load net {z.out#2(40)} -attr vt d
load net {z.out#2(41)} -attr vt d
load net {z.out#2(42)} -attr vt d
load net {z.out#2(43)} -attr vt d
load net {z.out#2(44)} -attr vt d
load net {z.out#2(45)} -attr vt d
load net {z.out#2(46)} -attr vt d
load net {z.out#2(47)} -attr vt d
load net {z.out#2(48)} -attr vt d
load net {z.out#2(49)} -attr vt d
load net {z.out#2(50)} -attr vt d
load net {z.out#2(51)} -attr vt d
load net {z.out#2(52)} -attr vt d
load net {z.out#2(53)} -attr vt d
load net {z.out#2(54)} -attr vt d
load net {z.out#2(55)} -attr vt d
load net {z.out#2(56)} -attr vt d
load net {z.out#2(57)} -attr vt d
load net {z.out#2(58)} -attr vt d
load net {z.out#2(59)} -attr vt d
load net {z.out#2(60)} -attr vt d
load net {z.out#2(61)} -attr vt d
load net {z.out#2(62)} -attr vt d
load net {z.out#2(63)} -attr vt d
load netBundle {z.out#2} 64 {z.out#2(0)} {z.out#2(1)} {z.out#2(2)} {z.out#2(3)} {z.out#2(4)} {z.out#2(5)} {z.out#2(6)} {z.out#2(7)} {z.out#2(8)} {z.out#2(9)} {z.out#2(10)} {z.out#2(11)} {z.out#2(12)} {z.out#2(13)} {z.out#2(14)} {z.out#2(15)} {z.out#2(16)} {z.out#2(17)} {z.out#2(18)} {z.out#2(19)} {z.out#2(20)} {z.out#2(21)} {z.out#2(22)} {z.out#2(23)} {z.out#2(24)} {z.out#2(25)} {z.out#2(26)} {z.out#2(27)} {z.out#2(28)} {z.out#2(29)} {z.out#2(30)} {z.out#2(31)} {z.out#2(32)} {z.out#2(33)} {z.out#2(34)} {z.out#2(35)} {z.out#2(36)} {z.out#2(37)} {z.out#2(38)} {z.out#2(39)} {z.out#2(40)} {z.out#2(41)} {z.out#2(42)} {z.out#2(43)} {z.out#2(44)} {z.out#2(45)} {z.out#2(46)} {z.out#2(47)} {z.out#2(48)} {z.out#2(49)} {z.out#2(50)} {z.out#2(51)} {z.out#2(52)} {z.out#2(53)} {z.out#2(54)} {z.out#2(55)} {z.out#2(56)} {z.out#2(57)} {z.out#2(58)} {z.out#2(59)} {z.out#2(60)} {z.out#2(61)} {z.out#2(62)} {z.out#2(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-913 -attr oid 909 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {p.sva(0)} -attr vt d
load net {p.sva(1)} -attr vt d
load net {p.sva(2)} -attr vt d
load net {p.sva(3)} -attr vt d
load net {p.sva(4)} -attr vt d
load net {p.sva(5)} -attr vt d
load net {p.sva(6)} -attr vt d
load net {p.sva(7)} -attr vt d
load net {p.sva(8)} -attr vt d
load net {p.sva(9)} -attr vt d
load net {p.sva(10)} -attr vt d
load net {p.sva(11)} -attr vt d
load net {p.sva(12)} -attr vt d
load net {p.sva(13)} -attr vt d
load net {p.sva(14)} -attr vt d
load net {p.sva(15)} -attr vt d
load net {p.sva(16)} -attr vt d
load net {p.sva(17)} -attr vt d
load net {p.sva(18)} -attr vt d
load net {p.sva(19)} -attr vt d
load net {p.sva(20)} -attr vt d
load net {p.sva(21)} -attr vt d
load net {p.sva(22)} -attr vt d
load net {p.sva(23)} -attr vt d
load net {p.sva(24)} -attr vt d
load net {p.sva(25)} -attr vt d
load net {p.sva(26)} -attr vt d
load net {p.sva(27)} -attr vt d
load net {p.sva(28)} -attr vt d
load net {p.sva(29)} -attr vt d
load net {p.sva(30)} -attr vt d
load net {p.sva(31)} -attr vt d
load net {p.sva(32)} -attr vt d
load net {p.sva(33)} -attr vt d
load net {p.sva(34)} -attr vt d
load net {p.sva(35)} -attr vt d
load net {p.sva(36)} -attr vt d
load net {p.sva(37)} -attr vt d
load net {p.sva(38)} -attr vt d
load net {p.sva(39)} -attr vt d
load net {p.sva(40)} -attr vt d
load net {p.sva(41)} -attr vt d
load net {p.sva(42)} -attr vt d
load net {p.sva(43)} -attr vt d
load net {p.sva(44)} -attr vt d
load net {p.sva(45)} -attr vt d
load net {p.sva(46)} -attr vt d
load net {p.sva(47)} -attr vt d
load net {p.sva(48)} -attr vt d
load net {p.sva(49)} -attr vt d
load net {p.sva(50)} -attr vt d
load net {p.sva(51)} -attr vt d
load net {p.sva(52)} -attr vt d
load net {p.sva(53)} -attr vt d
load net {p.sva(54)} -attr vt d
load net {p.sva(55)} -attr vt d
load net {p.sva(56)} -attr vt d
load net {p.sva(57)} -attr vt d
load net {p.sva(58)} -attr vt d
load net {p.sva(59)} -attr vt d
load net {p.sva(60)} -attr vt d
load net {p.sva(61)} -attr vt d
load net {p.sva(62)} -attr vt d
load net {p.sva(63)} -attr vt d
load netBundle {p.sva} 64 {p.sva(0)} {p.sva(1)} {p.sva(2)} {p.sva(3)} {p.sva(4)} {p.sva(5)} {p.sva(6)} {p.sva(7)} {p.sva(8)} {p.sva(9)} {p.sva(10)} {p.sva(11)} {p.sva(12)} {p.sva(13)} {p.sva(14)} {p.sva(15)} {p.sva(16)} {p.sva(17)} {p.sva(18)} {p.sva(19)} {p.sva(20)} {p.sva(21)} {p.sva(22)} {p.sva(23)} {p.sva(24)} {p.sva(25)} {p.sva(26)} {p.sva(27)} {p.sva(28)} {p.sva(29)} {p.sva(30)} {p.sva(31)} {p.sva(32)} {p.sva(33)} {p.sva(34)} {p.sva(35)} {p.sva(36)} {p.sva(37)} {p.sva(38)} {p.sva(39)} {p.sva(40)} {p.sva(41)} {p.sva(42)} {p.sva(43)} {p.sva(44)} {p.sva(45)} {p.sva(46)} {p.sva(47)} {p.sva(48)} {p.sva(49)} {p.sva(50)} {p.sva(51)} {p.sva(52)} {p.sva(53)} {p.sva(54)} {p.sva(55)} {p.sva(56)} {p.sva(57)} {p.sva(58)} {p.sva(59)} {p.sva(60)} {p.sva(61)} {p.sva(62)} {p.sva(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-914 -attr oid 910 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {STAGE_LOOP:i(3:0).sva(0)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(1)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(2)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(3)} -attr vt d
load netBundle {STAGE_LOOP:i(3:0).sva} 4 {STAGE_LOOP:i(3:0).sva(0)} {STAGE_LOOP:i(3:0).sva(1)} {STAGE_LOOP:i(3:0).sva(2)} {STAGE_LOOP:i(3:0).sva(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-915 -attr oid 911 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:lshift.psp.sva(0)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(1)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(2)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(3)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(4)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(5)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(6)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(7)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(8)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(9)} -attr vt d
load netBundle {STAGE_LOOP:lshift.psp.sva} 10 {STAGE_LOOP:lshift.psp.sva(0)} {STAGE_LOOP:lshift.psp.sva(1)} {STAGE_LOOP:lshift.psp.sva(2)} {STAGE_LOOP:lshift.psp.sva(3)} {STAGE_LOOP:lshift.psp.sva(4)} {STAGE_LOOP:lshift.psp.sva(5)} {STAGE_LOOP:lshift.psp.sva(6)} {STAGE_LOOP:lshift.psp.sva(7)} {STAGE_LOOP:lshift.psp.sva(8)} {STAGE_LOOP:lshift.psp.sva(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-916 -attr oid 912 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {COMP_LOOP:acc#1.cse.sva(0)} -attr vt d
load net {COMP_LOOP:acc#1.cse.sva(1)} -attr vt d
load net {COMP_LOOP:acc#1.cse.sva(2)} -attr vt d
load net {COMP_LOOP:acc#1.cse.sva(3)} -attr vt d
load net {COMP_LOOP:acc#1.cse.sva(4)} -attr vt d
load net {COMP_LOOP:acc#1.cse.sva(5)} -attr vt d
load net {COMP_LOOP:acc#1.cse.sva(6)} -attr vt d
load net {COMP_LOOP:acc#1.cse.sva(7)} -attr vt d
load net {COMP_LOOP:acc#1.cse.sva(8)} -attr vt d
load net {COMP_LOOP:acc#1.cse.sva(9)} -attr vt d
load netBundle {COMP_LOOP:acc#1.cse.sva} 10 {COMP_LOOP:acc#1.cse.sva(0)} {COMP_LOOP:acc#1.cse.sva(1)} {COMP_LOOP:acc#1.cse.sva(2)} {COMP_LOOP:acc#1.cse.sva(3)} {COMP_LOOP:acc#1.cse.sva(4)} {COMP_LOOP:acc#1.cse.sva(5)} {COMP_LOOP:acc#1.cse.sva(6)} {COMP_LOOP:acc#1.cse.sva(7)} {COMP_LOOP:acc#1.cse.sva(8)} {COMP_LOOP:acc#1.cse.sva(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-917 -attr oid 913 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {factor1.sva(0)} -attr vt d
load net {factor1.sva(1)} -attr vt d
load net {factor1.sva(2)} -attr vt d
load net {factor1.sva(3)} -attr vt d
load net {factor1.sva(4)} -attr vt d
load net {factor1.sva(5)} -attr vt d
load net {factor1.sva(6)} -attr vt d
load net {factor1.sva(7)} -attr vt d
load net {factor1.sva(8)} -attr vt d
load net {factor1.sva(9)} -attr vt d
load net {factor1.sva(10)} -attr vt d
load net {factor1.sva(11)} -attr vt d
load net {factor1.sva(12)} -attr vt d
load net {factor1.sva(13)} -attr vt d
load net {factor1.sva(14)} -attr vt d
load net {factor1.sva(15)} -attr vt d
load net {factor1.sva(16)} -attr vt d
load net {factor1.sva(17)} -attr vt d
load net {factor1.sva(18)} -attr vt d
load net {factor1.sva(19)} -attr vt d
load net {factor1.sva(20)} -attr vt d
load net {factor1.sva(21)} -attr vt d
load net {factor1.sva(22)} -attr vt d
load net {factor1.sva(23)} -attr vt d
load net {factor1.sva(24)} -attr vt d
load net {factor1.sva(25)} -attr vt d
load net {factor1.sva(26)} -attr vt d
load net {factor1.sva(27)} -attr vt d
load net {factor1.sva(28)} -attr vt d
load net {factor1.sva(29)} -attr vt d
load net {factor1.sva(30)} -attr vt d
load net {factor1.sva(31)} -attr vt d
load net {factor1.sva(32)} -attr vt d
load net {factor1.sva(33)} -attr vt d
load net {factor1.sva(34)} -attr vt d
load net {factor1.sva(35)} -attr vt d
load net {factor1.sva(36)} -attr vt d
load net {factor1.sva(37)} -attr vt d
load net {factor1.sva(38)} -attr vt d
load net {factor1.sva(39)} -attr vt d
load net {factor1.sva(40)} -attr vt d
load net {factor1.sva(41)} -attr vt d
load net {factor1.sva(42)} -attr vt d
load net {factor1.sva(43)} -attr vt d
load net {factor1.sva(44)} -attr vt d
load net {factor1.sva(45)} -attr vt d
load net {factor1.sva(46)} -attr vt d
load net {factor1.sva(47)} -attr vt d
load net {factor1.sva(48)} -attr vt d
load net {factor1.sva(49)} -attr vt d
load net {factor1.sva(50)} -attr vt d
load net {factor1.sva(51)} -attr vt d
load net {factor1.sva(52)} -attr vt d
load net {factor1.sva(53)} -attr vt d
load net {factor1.sva(54)} -attr vt d
load net {factor1.sva(55)} -attr vt d
load net {factor1.sva(56)} -attr vt d
load net {factor1.sva(57)} -attr vt d
load net {factor1.sva(58)} -attr vt d
load net {factor1.sva(59)} -attr vt d
load net {factor1.sva(60)} -attr vt d
load net {factor1.sva(61)} -attr vt d
load net {factor1.sva(62)} -attr vt d
load net {factor1.sva(63)} -attr vt d
load netBundle {factor1.sva} 64 {factor1.sva(0)} {factor1.sva(1)} {factor1.sva(2)} {factor1.sva(3)} {factor1.sva(4)} {factor1.sva(5)} {factor1.sva(6)} {factor1.sva(7)} {factor1.sva(8)} {factor1.sva(9)} {factor1.sva(10)} {factor1.sva(11)} {factor1.sva(12)} {factor1.sva(13)} {factor1.sva(14)} {factor1.sva(15)} {factor1.sva(16)} {factor1.sva(17)} {factor1.sva(18)} {factor1.sva(19)} {factor1.sva(20)} {factor1.sva(21)} {factor1.sva(22)} {factor1.sva(23)} {factor1.sva(24)} {factor1.sva(25)} {factor1.sva(26)} {factor1.sva(27)} {factor1.sva(28)} {factor1.sva(29)} {factor1.sva(30)} {factor1.sva(31)} {factor1.sva(32)} {factor1.sva(33)} {factor1.sva(34)} {factor1.sva(35)} {factor1.sva(36)} {factor1.sva(37)} {factor1.sva(38)} {factor1.sva(39)} {factor1.sva(40)} {factor1.sva(41)} {factor1.sva(42)} {factor1.sva(43)} {factor1.sva(44)} {factor1.sva(45)} {factor1.sva(46)} {factor1.sva(47)} {factor1.sva(48)} {factor1.sva(49)} {factor1.sva(50)} {factor1.sva(51)} {factor1.sva(52)} {factor1.sva(53)} {factor1.sva(54)} {factor1.sva(55)} {factor1.sva(56)} {factor1.sva(57)} {factor1.sva(58)} {factor1.sva(59)} {factor1.sva(60)} {factor1.sva(61)} {factor1.sva(62)} {factor1.sva(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-918 -attr oid 914 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {COMP_LOOP:acc#8.itm(0)} -attr vt d
load net {COMP_LOOP:acc#8.itm(1)} -attr vt d
load net {COMP_LOOP:acc#8.itm(2)} -attr vt d
load net {COMP_LOOP:acc#8.itm(3)} -attr vt d
load net {COMP_LOOP:acc#8.itm(4)} -attr vt d
load net {COMP_LOOP:acc#8.itm(5)} -attr vt d
load net {COMP_LOOP:acc#8.itm(6)} -attr vt d
load net {COMP_LOOP:acc#8.itm(7)} -attr vt d
load net {COMP_LOOP:acc#8.itm(8)} -attr vt d
load net {COMP_LOOP:acc#8.itm(9)} -attr vt d
load net {COMP_LOOP:acc#8.itm(10)} -attr vt d
load net {COMP_LOOP:acc#8.itm(11)} -attr vt d
load net {COMP_LOOP:acc#8.itm(12)} -attr vt d
load net {COMP_LOOP:acc#8.itm(13)} -attr vt d
load net {COMP_LOOP:acc#8.itm(14)} -attr vt d
load net {COMP_LOOP:acc#8.itm(15)} -attr vt d
load net {COMP_LOOP:acc#8.itm(16)} -attr vt d
load net {COMP_LOOP:acc#8.itm(17)} -attr vt d
load net {COMP_LOOP:acc#8.itm(18)} -attr vt d
load net {COMP_LOOP:acc#8.itm(19)} -attr vt d
load net {COMP_LOOP:acc#8.itm(20)} -attr vt d
load net {COMP_LOOP:acc#8.itm(21)} -attr vt d
load net {COMP_LOOP:acc#8.itm(22)} -attr vt d
load net {COMP_LOOP:acc#8.itm(23)} -attr vt d
load net {COMP_LOOP:acc#8.itm(24)} -attr vt d
load net {COMP_LOOP:acc#8.itm(25)} -attr vt d
load net {COMP_LOOP:acc#8.itm(26)} -attr vt d
load net {COMP_LOOP:acc#8.itm(27)} -attr vt d
load net {COMP_LOOP:acc#8.itm(28)} -attr vt d
load net {COMP_LOOP:acc#8.itm(29)} -attr vt d
load net {COMP_LOOP:acc#8.itm(30)} -attr vt d
load net {COMP_LOOP:acc#8.itm(31)} -attr vt d
load net {COMP_LOOP:acc#8.itm(32)} -attr vt d
load net {COMP_LOOP:acc#8.itm(33)} -attr vt d
load net {COMP_LOOP:acc#8.itm(34)} -attr vt d
load net {COMP_LOOP:acc#8.itm(35)} -attr vt d
load net {COMP_LOOP:acc#8.itm(36)} -attr vt d
load net {COMP_LOOP:acc#8.itm(37)} -attr vt d
load net {COMP_LOOP:acc#8.itm(38)} -attr vt d
load net {COMP_LOOP:acc#8.itm(39)} -attr vt d
load net {COMP_LOOP:acc#8.itm(40)} -attr vt d
load net {COMP_LOOP:acc#8.itm(41)} -attr vt d
load net {COMP_LOOP:acc#8.itm(42)} -attr vt d
load net {COMP_LOOP:acc#8.itm(43)} -attr vt d
load net {COMP_LOOP:acc#8.itm(44)} -attr vt d
load net {COMP_LOOP:acc#8.itm(45)} -attr vt d
load net {COMP_LOOP:acc#8.itm(46)} -attr vt d
load net {COMP_LOOP:acc#8.itm(47)} -attr vt d
load net {COMP_LOOP:acc#8.itm(48)} -attr vt d
load net {COMP_LOOP:acc#8.itm(49)} -attr vt d
load net {COMP_LOOP:acc#8.itm(50)} -attr vt d
load net {COMP_LOOP:acc#8.itm(51)} -attr vt d
load net {COMP_LOOP:acc#8.itm(52)} -attr vt d
load net {COMP_LOOP:acc#8.itm(53)} -attr vt d
load net {COMP_LOOP:acc#8.itm(54)} -attr vt d
load net {COMP_LOOP:acc#8.itm(55)} -attr vt d
load net {COMP_LOOP:acc#8.itm(56)} -attr vt d
load net {COMP_LOOP:acc#8.itm(57)} -attr vt d
load net {COMP_LOOP:acc#8.itm(58)} -attr vt d
load net {COMP_LOOP:acc#8.itm(59)} -attr vt d
load net {COMP_LOOP:acc#8.itm(60)} -attr vt d
load net {COMP_LOOP:acc#8.itm(61)} -attr vt d
load net {COMP_LOOP:acc#8.itm(62)} -attr vt d
load net {COMP_LOOP:acc#8.itm(63)} -attr vt d
load netBundle {COMP_LOOP:acc#8.itm} 64 {COMP_LOOP:acc#8.itm(0)} {COMP_LOOP:acc#8.itm(1)} {COMP_LOOP:acc#8.itm(2)} {COMP_LOOP:acc#8.itm(3)} {COMP_LOOP:acc#8.itm(4)} {COMP_LOOP:acc#8.itm(5)} {COMP_LOOP:acc#8.itm(6)} {COMP_LOOP:acc#8.itm(7)} {COMP_LOOP:acc#8.itm(8)} {COMP_LOOP:acc#8.itm(9)} {COMP_LOOP:acc#8.itm(10)} {COMP_LOOP:acc#8.itm(11)} {COMP_LOOP:acc#8.itm(12)} {COMP_LOOP:acc#8.itm(13)} {COMP_LOOP:acc#8.itm(14)} {COMP_LOOP:acc#8.itm(15)} {COMP_LOOP:acc#8.itm(16)} {COMP_LOOP:acc#8.itm(17)} {COMP_LOOP:acc#8.itm(18)} {COMP_LOOP:acc#8.itm(19)} {COMP_LOOP:acc#8.itm(20)} {COMP_LOOP:acc#8.itm(21)} {COMP_LOOP:acc#8.itm(22)} {COMP_LOOP:acc#8.itm(23)} {COMP_LOOP:acc#8.itm(24)} {COMP_LOOP:acc#8.itm(25)} {COMP_LOOP:acc#8.itm(26)} {COMP_LOOP:acc#8.itm(27)} {COMP_LOOP:acc#8.itm(28)} {COMP_LOOP:acc#8.itm(29)} {COMP_LOOP:acc#8.itm(30)} {COMP_LOOP:acc#8.itm(31)} {COMP_LOOP:acc#8.itm(32)} {COMP_LOOP:acc#8.itm(33)} {COMP_LOOP:acc#8.itm(34)} {COMP_LOOP:acc#8.itm(35)} {COMP_LOOP:acc#8.itm(36)} {COMP_LOOP:acc#8.itm(37)} {COMP_LOOP:acc#8.itm(38)} {COMP_LOOP:acc#8.itm(39)} {COMP_LOOP:acc#8.itm(40)} {COMP_LOOP:acc#8.itm(41)} {COMP_LOOP:acc#8.itm(42)} {COMP_LOOP:acc#8.itm(43)} {COMP_LOOP:acc#8.itm(44)} {COMP_LOOP:acc#8.itm(45)} {COMP_LOOP:acc#8.itm(46)} {COMP_LOOP:acc#8.itm(47)} {COMP_LOOP:acc#8.itm(48)} {COMP_LOOP:acc#8.itm(49)} {COMP_LOOP:acc#8.itm(50)} {COMP_LOOP:acc#8.itm(51)} {COMP_LOOP:acc#8.itm(52)} {COMP_LOOP:acc#8.itm(53)} {COMP_LOOP:acc#8.itm(54)} {COMP_LOOP:acc#8.itm(55)} {COMP_LOOP:acc#8.itm(56)} {COMP_LOOP:acc#8.itm(57)} {COMP_LOOP:acc#8.itm(58)} {COMP_LOOP:acc#8.itm(59)} {COMP_LOOP:acc#8.itm(60)} {COMP_LOOP:acc#8.itm(61)} {COMP_LOOP:acc#8.itm(62)} {COMP_LOOP:acc#8.itm(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-919 -attr oid 915 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:slc()(31-1).itm(0)} -attr vt d
load net {COMP_LOOP:slc()(31-1).itm(1)} -attr vt d
load net {COMP_LOOP:slc()(31-1).itm(2)} -attr vt d
load net {COMP_LOOP:slc()(31-1).itm(3)} -attr vt d
load net {COMP_LOOP:slc()(31-1).itm(4)} -attr vt d
load net {COMP_LOOP:slc()(31-1).itm(5)} -attr vt d
load net {COMP_LOOP:slc()(31-1).itm(6)} -attr vt d
load net {COMP_LOOP:slc()(31-1).itm(7)} -attr vt d
load net {COMP_LOOP:slc()(31-1).itm(8)} -attr vt d
load net {COMP_LOOP:slc()(31-1).itm(9)} -attr vt d
load netBundle {COMP_LOOP:slc()(31-1).itm} 10 {COMP_LOOP:slc()(31-1).itm(0)} {COMP_LOOP:slc()(31-1).itm(1)} {COMP_LOOP:slc()(31-1).itm(2)} {COMP_LOOP:slc()(31-1).itm(3)} {COMP_LOOP:slc()(31-1).itm(4)} {COMP_LOOP:slc()(31-1).itm(5)} {COMP_LOOP:slc()(31-1).itm(6)} {COMP_LOOP:slc()(31-1).itm(7)} {COMP_LOOP:slc()(31-1).itm(8)} {COMP_LOOP:slc()(31-1).itm(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-920 -attr oid 916 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc()(31-1).itm}
load net {COMP_LOOP:k(9:0).sva(8:0)(0)} -attr vt d
load net {COMP_LOOP:k(9:0).sva(8:0)(1)} -attr vt d
load net {COMP_LOOP:k(9:0).sva(8:0)(2)} -attr vt d
load net {COMP_LOOP:k(9:0).sva(8:0)(3)} -attr vt d
load net {COMP_LOOP:k(9:0).sva(8:0)(4)} -attr vt d
load net {COMP_LOOP:k(9:0).sva(8:0)(5)} -attr vt d
load net {COMP_LOOP:k(9:0).sva(8:0)(6)} -attr vt d
load net {COMP_LOOP:k(9:0).sva(8:0)(7)} -attr vt d
load net {COMP_LOOP:k(9:0).sva(8:0)(8)} -attr vt d
load netBundle {COMP_LOOP:k(9:0).sva(8:0)} 9 {COMP_LOOP:k(9:0).sva(8:0)(0)} {COMP_LOOP:k(9:0).sva(8:0)(1)} {COMP_LOOP:k(9:0).sva(8:0)(2)} {COMP_LOOP:k(9:0).sva(8:0)(3)} {COMP_LOOP:k(9:0).sva(8:0)(4)} {COMP_LOOP:k(9:0).sva(8:0)(5)} {COMP_LOOP:k(9:0).sva(8:0)(6)} {COMP_LOOP:k(9:0).sva(8:0)(7)} {COMP_LOOP:k(9:0).sva(8:0)(8)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-921 -attr oid 917 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:mul.psp(0)} -attr vt d
load net {COMP_LOOP:mul.psp(1)} -attr vt d
load net {COMP_LOOP:mul.psp(2)} -attr vt d
load net {COMP_LOOP:mul.psp(3)} -attr vt d
load net {COMP_LOOP:mul.psp(4)} -attr vt d
load net {COMP_LOOP:mul.psp(5)} -attr vt d
load net {COMP_LOOP:mul.psp(6)} -attr vt d
load net {COMP_LOOP:mul.psp(7)} -attr vt d
load net {COMP_LOOP:mul.psp(8)} -attr vt d
load net {COMP_LOOP:mul.psp(9)} -attr vt d
load net {COMP_LOOP:mul.psp(10)} -attr vt d
load net {COMP_LOOP:mul.psp(11)} -attr vt d
load net {COMP_LOOP:mul.psp(12)} -attr vt d
load net {COMP_LOOP:mul.psp(13)} -attr vt d
load net {COMP_LOOP:mul.psp(14)} -attr vt d
load net {COMP_LOOP:mul.psp(15)} -attr vt d
load net {COMP_LOOP:mul.psp(16)} -attr vt d
load net {COMP_LOOP:mul.psp(17)} -attr vt d
load net {COMP_LOOP:mul.psp(18)} -attr vt d
load net {COMP_LOOP:mul.psp(19)} -attr vt d
load net {COMP_LOOP:mul.psp(20)} -attr vt d
load net {COMP_LOOP:mul.psp(21)} -attr vt d
load net {COMP_LOOP:mul.psp(22)} -attr vt d
load net {COMP_LOOP:mul.psp(23)} -attr vt d
load net {COMP_LOOP:mul.psp(24)} -attr vt d
load net {COMP_LOOP:mul.psp(25)} -attr vt d
load net {COMP_LOOP:mul.psp(26)} -attr vt d
load net {COMP_LOOP:mul.psp(27)} -attr vt d
load net {COMP_LOOP:mul.psp(28)} -attr vt d
load net {COMP_LOOP:mul.psp(29)} -attr vt d
load net {COMP_LOOP:mul.psp(30)} -attr vt d
load net {COMP_LOOP:mul.psp(31)} -attr vt d
load net {COMP_LOOP:mul.psp(32)} -attr vt d
load net {COMP_LOOP:mul.psp(33)} -attr vt d
load net {COMP_LOOP:mul.psp(34)} -attr vt d
load net {COMP_LOOP:mul.psp(35)} -attr vt d
load net {COMP_LOOP:mul.psp(36)} -attr vt d
load net {COMP_LOOP:mul.psp(37)} -attr vt d
load net {COMP_LOOP:mul.psp(38)} -attr vt d
load net {COMP_LOOP:mul.psp(39)} -attr vt d
load net {COMP_LOOP:mul.psp(40)} -attr vt d
load net {COMP_LOOP:mul.psp(41)} -attr vt d
load net {COMP_LOOP:mul.psp(42)} -attr vt d
load net {COMP_LOOP:mul.psp(43)} -attr vt d
load net {COMP_LOOP:mul.psp(44)} -attr vt d
load net {COMP_LOOP:mul.psp(45)} -attr vt d
load net {COMP_LOOP:mul.psp(46)} -attr vt d
load net {COMP_LOOP:mul.psp(47)} -attr vt d
load net {COMP_LOOP:mul.psp(48)} -attr vt d
load net {COMP_LOOP:mul.psp(49)} -attr vt d
load net {COMP_LOOP:mul.psp(50)} -attr vt d
load net {COMP_LOOP:mul.psp(51)} -attr vt d
load net {COMP_LOOP:mul.psp(52)} -attr vt d
load net {COMP_LOOP:mul.psp(53)} -attr vt d
load net {COMP_LOOP:mul.psp(54)} -attr vt d
load net {COMP_LOOP:mul.psp(55)} -attr vt d
load net {COMP_LOOP:mul.psp(56)} -attr vt d
load net {COMP_LOOP:mul.psp(57)} -attr vt d
load net {COMP_LOOP:mul.psp(58)} -attr vt d
load net {COMP_LOOP:mul.psp(59)} -attr vt d
load net {COMP_LOOP:mul.psp(60)} -attr vt d
load net {COMP_LOOP:mul.psp(61)} -attr vt d
load net {COMP_LOOP:mul.psp(62)} -attr vt d
load net {COMP_LOOP:mul.psp(63)} -attr vt d
load netBundle {COMP_LOOP:mul.psp} 64 {COMP_LOOP:mul.psp(0)} {COMP_LOOP:mul.psp(1)} {COMP_LOOP:mul.psp(2)} {COMP_LOOP:mul.psp(3)} {COMP_LOOP:mul.psp(4)} {COMP_LOOP:mul.psp(5)} {COMP_LOOP:mul.psp(6)} {COMP_LOOP:mul.psp(7)} {COMP_LOOP:mul.psp(8)} {COMP_LOOP:mul.psp(9)} {COMP_LOOP:mul.psp(10)} {COMP_LOOP:mul.psp(11)} {COMP_LOOP:mul.psp(12)} {COMP_LOOP:mul.psp(13)} {COMP_LOOP:mul.psp(14)} {COMP_LOOP:mul.psp(15)} {COMP_LOOP:mul.psp(16)} {COMP_LOOP:mul.psp(17)} {COMP_LOOP:mul.psp(18)} {COMP_LOOP:mul.psp(19)} {COMP_LOOP:mul.psp(20)} {COMP_LOOP:mul.psp(21)} {COMP_LOOP:mul.psp(22)} {COMP_LOOP:mul.psp(23)} {COMP_LOOP:mul.psp(24)} {COMP_LOOP:mul.psp(25)} {COMP_LOOP:mul.psp(26)} {COMP_LOOP:mul.psp(27)} {COMP_LOOP:mul.psp(28)} {COMP_LOOP:mul.psp(29)} {COMP_LOOP:mul.psp(30)} {COMP_LOOP:mul.psp(31)} {COMP_LOOP:mul.psp(32)} {COMP_LOOP:mul.psp(33)} {COMP_LOOP:mul.psp(34)} {COMP_LOOP:mul.psp(35)} {COMP_LOOP:mul.psp(36)} {COMP_LOOP:mul.psp(37)} {COMP_LOOP:mul.psp(38)} {COMP_LOOP:mul.psp(39)} {COMP_LOOP:mul.psp(40)} {COMP_LOOP:mul.psp(41)} {COMP_LOOP:mul.psp(42)} {COMP_LOOP:mul.psp(43)} {COMP_LOOP:mul.psp(44)} {COMP_LOOP:mul.psp(45)} {COMP_LOOP:mul.psp(46)} {COMP_LOOP:mul.psp(47)} {COMP_LOOP:mul.psp(48)} {COMP_LOOP:mul.psp(49)} {COMP_LOOP:mul.psp(50)} {COMP_LOOP:mul.psp(51)} {COMP_LOOP:mul.psp(52)} {COMP_LOOP:mul.psp(53)} {COMP_LOOP:mul.psp(54)} {COMP_LOOP:mul.psp(55)} {COMP_LOOP:mul.psp(56)} {COMP_LOOP:mul.psp(57)} {COMP_LOOP:mul.psp(58)} {COMP_LOOP:mul.psp(59)} {COMP_LOOP:mul.psp(60)} {COMP_LOOP:mul.psp(61)} {COMP_LOOP:mul.psp(62)} {COMP_LOOP:mul.psp(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-922 -attr oid 918 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:acc#5.psp(0)} -attr vt d
load net {COMP_LOOP:acc#5.psp(1)} -attr vt d
load net {COMP_LOOP:acc#5.psp(2)} -attr vt d
load net {COMP_LOOP:acc#5.psp(3)} -attr vt d
load net {COMP_LOOP:acc#5.psp(4)} -attr vt d
load net {COMP_LOOP:acc#5.psp(5)} -attr vt d
load net {COMP_LOOP:acc#5.psp(6)} -attr vt d
load net {COMP_LOOP:acc#5.psp(7)} -attr vt d
load net {COMP_LOOP:acc#5.psp(8)} -attr vt d
load net {COMP_LOOP:acc#5.psp(9)} -attr vt d
load net {COMP_LOOP:acc#5.psp(10)} -attr vt d
load net {COMP_LOOP:acc#5.psp(11)} -attr vt d
load net {COMP_LOOP:acc#5.psp(12)} -attr vt d
load net {COMP_LOOP:acc#5.psp(13)} -attr vt d
load net {COMP_LOOP:acc#5.psp(14)} -attr vt d
load net {COMP_LOOP:acc#5.psp(15)} -attr vt d
load net {COMP_LOOP:acc#5.psp(16)} -attr vt d
load net {COMP_LOOP:acc#5.psp(17)} -attr vt d
load net {COMP_LOOP:acc#5.psp(18)} -attr vt d
load net {COMP_LOOP:acc#5.psp(19)} -attr vt d
load net {COMP_LOOP:acc#5.psp(20)} -attr vt d
load net {COMP_LOOP:acc#5.psp(21)} -attr vt d
load net {COMP_LOOP:acc#5.psp(22)} -attr vt d
load net {COMP_LOOP:acc#5.psp(23)} -attr vt d
load net {COMP_LOOP:acc#5.psp(24)} -attr vt d
load net {COMP_LOOP:acc#5.psp(25)} -attr vt d
load net {COMP_LOOP:acc#5.psp(26)} -attr vt d
load net {COMP_LOOP:acc#5.psp(27)} -attr vt d
load net {COMP_LOOP:acc#5.psp(28)} -attr vt d
load net {COMP_LOOP:acc#5.psp(29)} -attr vt d
load net {COMP_LOOP:acc#5.psp(30)} -attr vt d
load net {COMP_LOOP:acc#5.psp(31)} -attr vt d
load net {COMP_LOOP:acc#5.psp(32)} -attr vt d
load net {COMP_LOOP:acc#5.psp(33)} -attr vt d
load net {COMP_LOOP:acc#5.psp(34)} -attr vt d
load net {COMP_LOOP:acc#5.psp(35)} -attr vt d
load net {COMP_LOOP:acc#5.psp(36)} -attr vt d
load net {COMP_LOOP:acc#5.psp(37)} -attr vt d
load net {COMP_LOOP:acc#5.psp(38)} -attr vt d
load net {COMP_LOOP:acc#5.psp(39)} -attr vt d
load net {COMP_LOOP:acc#5.psp(40)} -attr vt d
load net {COMP_LOOP:acc#5.psp(41)} -attr vt d
load net {COMP_LOOP:acc#5.psp(42)} -attr vt d
load net {COMP_LOOP:acc#5.psp(43)} -attr vt d
load net {COMP_LOOP:acc#5.psp(44)} -attr vt d
load net {COMP_LOOP:acc#5.psp(45)} -attr vt d
load net {COMP_LOOP:acc#5.psp(46)} -attr vt d
load net {COMP_LOOP:acc#5.psp(47)} -attr vt d
load net {COMP_LOOP:acc#5.psp(48)} -attr vt d
load net {COMP_LOOP:acc#5.psp(49)} -attr vt d
load net {COMP_LOOP:acc#5.psp(50)} -attr vt d
load net {COMP_LOOP:acc#5.psp(51)} -attr vt d
load net {COMP_LOOP:acc#5.psp(52)} -attr vt d
load net {COMP_LOOP:acc#5.psp(53)} -attr vt d
load net {COMP_LOOP:acc#5.psp(54)} -attr vt d
load net {COMP_LOOP:acc#5.psp(55)} -attr vt d
load net {COMP_LOOP:acc#5.psp(56)} -attr vt d
load net {COMP_LOOP:acc#5.psp(57)} -attr vt d
load net {COMP_LOOP:acc#5.psp(58)} -attr vt d
load net {COMP_LOOP:acc#5.psp(59)} -attr vt d
load net {COMP_LOOP:acc#5.psp(60)} -attr vt d
load net {COMP_LOOP:acc#5.psp(61)} -attr vt d
load net {COMP_LOOP:acc#5.psp(62)} -attr vt d
load net {COMP_LOOP:acc#5.psp(63)} -attr vt d
load netBundle {COMP_LOOP:acc#5.psp} 64 {COMP_LOOP:acc#5.psp(0)} {COMP_LOOP:acc#5.psp(1)} {COMP_LOOP:acc#5.psp(2)} {COMP_LOOP:acc#5.psp(3)} {COMP_LOOP:acc#5.psp(4)} {COMP_LOOP:acc#5.psp(5)} {COMP_LOOP:acc#5.psp(6)} {COMP_LOOP:acc#5.psp(7)} {COMP_LOOP:acc#5.psp(8)} {COMP_LOOP:acc#5.psp(9)} {COMP_LOOP:acc#5.psp(10)} {COMP_LOOP:acc#5.psp(11)} {COMP_LOOP:acc#5.psp(12)} {COMP_LOOP:acc#5.psp(13)} {COMP_LOOP:acc#5.psp(14)} {COMP_LOOP:acc#5.psp(15)} {COMP_LOOP:acc#5.psp(16)} {COMP_LOOP:acc#5.psp(17)} {COMP_LOOP:acc#5.psp(18)} {COMP_LOOP:acc#5.psp(19)} {COMP_LOOP:acc#5.psp(20)} {COMP_LOOP:acc#5.psp(21)} {COMP_LOOP:acc#5.psp(22)} {COMP_LOOP:acc#5.psp(23)} {COMP_LOOP:acc#5.psp(24)} {COMP_LOOP:acc#5.psp(25)} {COMP_LOOP:acc#5.psp(26)} {COMP_LOOP:acc#5.psp(27)} {COMP_LOOP:acc#5.psp(28)} {COMP_LOOP:acc#5.psp(29)} {COMP_LOOP:acc#5.psp(30)} {COMP_LOOP:acc#5.psp(31)} {COMP_LOOP:acc#5.psp(32)} {COMP_LOOP:acc#5.psp(33)} {COMP_LOOP:acc#5.psp(34)} {COMP_LOOP:acc#5.psp(35)} {COMP_LOOP:acc#5.psp(36)} {COMP_LOOP:acc#5.psp(37)} {COMP_LOOP:acc#5.psp(38)} {COMP_LOOP:acc#5.psp(39)} {COMP_LOOP:acc#5.psp(40)} {COMP_LOOP:acc#5.psp(41)} {COMP_LOOP:acc#5.psp(42)} {COMP_LOOP:acc#5.psp(43)} {COMP_LOOP:acc#5.psp(44)} {COMP_LOOP:acc#5.psp(45)} {COMP_LOOP:acc#5.psp(46)} {COMP_LOOP:acc#5.psp(47)} {COMP_LOOP:acc#5.psp(48)} {COMP_LOOP:acc#5.psp(49)} {COMP_LOOP:acc#5.psp(50)} {COMP_LOOP:acc#5.psp(51)} {COMP_LOOP:acc#5.psp(52)} {COMP_LOOP:acc#5.psp(53)} {COMP_LOOP:acc#5.psp(54)} {COMP_LOOP:acc#5.psp(55)} {COMP_LOOP:acc#5.psp(56)} {COMP_LOOP:acc#5.psp(57)} {COMP_LOOP:acc#5.psp(58)} {COMP_LOOP:acc#5.psp(59)} {COMP_LOOP:acc#5.psp(60)} {COMP_LOOP:acc#5.psp(61)} {COMP_LOOP:acc#5.psp(62)} {COMP_LOOP:acc#5.psp(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-923 -attr oid 919 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {VEC_LOOP:j.sva(9:0)(0)} -attr vt d
load net {VEC_LOOP:j.sva(9:0)(1)} -attr vt d
load net {VEC_LOOP:j.sva(9:0)(2)} -attr vt d
load net {VEC_LOOP:j.sva(9:0)(3)} -attr vt d
load net {VEC_LOOP:j.sva(9:0)(4)} -attr vt d
load net {VEC_LOOP:j.sva(9:0)(5)} -attr vt d
load net {VEC_LOOP:j.sva(9:0)(6)} -attr vt d
load net {VEC_LOOP:j.sva(9:0)(7)} -attr vt d
load net {VEC_LOOP:j.sva(9:0)(8)} -attr vt d
load net {VEC_LOOP:j.sva(9:0)(9)} -attr vt d
load netBundle {VEC_LOOP:j.sva(9:0)} 10 {VEC_LOOP:j.sva(9:0)(0)} {VEC_LOOP:j.sva(9:0)(1)} {VEC_LOOP:j.sva(9:0)(2)} {VEC_LOOP:j.sva(9:0)(3)} {VEC_LOOP:j.sva(9:0)(4)} {VEC_LOOP:j.sva(9:0)(5)} {VEC_LOOP:j.sva(9:0)(6)} {VEC_LOOP:j.sva(9:0)(7)} {VEC_LOOP:j.sva(9:0)(8)} {VEC_LOOP:j.sva(9:0)(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-924 -attr oid 920 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {COMP_LOOP:acc#5.psp:mx0w2(0)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(1)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(2)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(3)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(4)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(5)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(6)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(7)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(8)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(9)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(10)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(11)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(12)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(13)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(14)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(15)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(16)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(17)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(18)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(19)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(20)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(21)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(22)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(23)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(24)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(25)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(26)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(27)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(28)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(29)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(30)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(31)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(32)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(33)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(34)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(35)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(36)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(37)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(38)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(39)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(40)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(41)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(42)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(43)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(44)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(45)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(46)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(47)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(48)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(49)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(50)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(51)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(52)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(53)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(54)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(55)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(56)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(57)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(58)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(59)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(60)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(61)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(62)} -attr vt d
load net {COMP_LOOP:acc#5.psp:mx0w2(63)} -attr vt d
load netBundle {COMP_LOOP:acc#5.psp:mx0w2} 64 {COMP_LOOP:acc#5.psp:mx0w2(0)} {COMP_LOOP:acc#5.psp:mx0w2(1)} {COMP_LOOP:acc#5.psp:mx0w2(2)} {COMP_LOOP:acc#5.psp:mx0w2(3)} {COMP_LOOP:acc#5.psp:mx0w2(4)} {COMP_LOOP:acc#5.psp:mx0w2(5)} {COMP_LOOP:acc#5.psp:mx0w2(6)} {COMP_LOOP:acc#5.psp:mx0w2(7)} {COMP_LOOP:acc#5.psp:mx0w2(8)} {COMP_LOOP:acc#5.psp:mx0w2(9)} {COMP_LOOP:acc#5.psp:mx0w2(10)} {COMP_LOOP:acc#5.psp:mx0w2(11)} {COMP_LOOP:acc#5.psp:mx0w2(12)} {COMP_LOOP:acc#5.psp:mx0w2(13)} {COMP_LOOP:acc#5.psp:mx0w2(14)} {COMP_LOOP:acc#5.psp:mx0w2(15)} {COMP_LOOP:acc#5.psp:mx0w2(16)} {COMP_LOOP:acc#5.psp:mx0w2(17)} {COMP_LOOP:acc#5.psp:mx0w2(18)} {COMP_LOOP:acc#5.psp:mx0w2(19)} {COMP_LOOP:acc#5.psp:mx0w2(20)} {COMP_LOOP:acc#5.psp:mx0w2(21)} {COMP_LOOP:acc#5.psp:mx0w2(22)} {COMP_LOOP:acc#5.psp:mx0w2(23)} {COMP_LOOP:acc#5.psp:mx0w2(24)} {COMP_LOOP:acc#5.psp:mx0w2(25)} {COMP_LOOP:acc#5.psp:mx0w2(26)} {COMP_LOOP:acc#5.psp:mx0w2(27)} {COMP_LOOP:acc#5.psp:mx0w2(28)} {COMP_LOOP:acc#5.psp:mx0w2(29)} {COMP_LOOP:acc#5.psp:mx0w2(30)} {COMP_LOOP:acc#5.psp:mx0w2(31)} {COMP_LOOP:acc#5.psp:mx0w2(32)} {COMP_LOOP:acc#5.psp:mx0w2(33)} {COMP_LOOP:acc#5.psp:mx0w2(34)} {COMP_LOOP:acc#5.psp:mx0w2(35)} {COMP_LOOP:acc#5.psp:mx0w2(36)} {COMP_LOOP:acc#5.psp:mx0w2(37)} {COMP_LOOP:acc#5.psp:mx0w2(38)} {COMP_LOOP:acc#5.psp:mx0w2(39)} {COMP_LOOP:acc#5.psp:mx0w2(40)} {COMP_LOOP:acc#5.psp:mx0w2(41)} {COMP_LOOP:acc#5.psp:mx0w2(42)} {COMP_LOOP:acc#5.psp:mx0w2(43)} {COMP_LOOP:acc#5.psp:mx0w2(44)} {COMP_LOOP:acc#5.psp:mx0w2(45)} {COMP_LOOP:acc#5.psp:mx0w2(46)} {COMP_LOOP:acc#5.psp:mx0w2(47)} {COMP_LOOP:acc#5.psp:mx0w2(48)} {COMP_LOOP:acc#5.psp:mx0w2(49)} {COMP_LOOP:acc#5.psp:mx0w2(50)} {COMP_LOOP:acc#5.psp:mx0w2(51)} {COMP_LOOP:acc#5.psp:mx0w2(52)} {COMP_LOOP:acc#5.psp:mx0w2(53)} {COMP_LOOP:acc#5.psp:mx0w2(54)} {COMP_LOOP:acc#5.psp:mx0w2(55)} {COMP_LOOP:acc#5.psp:mx0w2(56)} {COMP_LOOP:acc#5.psp:mx0w2(57)} {COMP_LOOP:acc#5.psp:mx0w2(58)} {COMP_LOOP:acc#5.psp:mx0w2(59)} {COMP_LOOP:acc#5.psp:mx0w2(60)} {COMP_LOOP:acc#5.psp:mx0w2(61)} {COMP_LOOP:acc#5.psp:mx0w2(62)} {COMP_LOOP:acc#5.psp:mx0w2(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-925 -attr oid 921 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm} 4 {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-926 -attr oid 922 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:slc(z.out)(3-0).itm(0)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(3-0).itm(1)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(3-0).itm(2)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(3-0).itm(3)} -attr vt d
load netBundle {STAGE_LOOP:slc(z.out)(3-0).itm} 4 {STAGE_LOOP:slc(z.out)(3-0).itm(0)} {STAGE_LOOP:slc(z.out)(3-0).itm(1)} {STAGE_LOOP:slc(z.out)(3-0).itm(2)} {STAGE_LOOP:slc(z.out)(3-0).itm(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-927 -attr oid 923 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(z.out)(3-0).itm}
load net {COMP_LOOP:mux#2.itm(0)} -attr vt d
load net {COMP_LOOP:mux#2.itm(1)} -attr vt d
load net {COMP_LOOP:mux#2.itm(2)} -attr vt d
load net {COMP_LOOP:mux#2.itm(3)} -attr vt d
load net {COMP_LOOP:mux#2.itm(4)} -attr vt d
load net {COMP_LOOP:mux#2.itm(5)} -attr vt d
load net {COMP_LOOP:mux#2.itm(6)} -attr vt d
load net {COMP_LOOP:mux#2.itm(7)} -attr vt d
load net {COMP_LOOP:mux#2.itm(8)} -attr vt d
load net {COMP_LOOP:mux#2.itm(9)} -attr vt d
load netBundle {COMP_LOOP:mux#2.itm} 10 {COMP_LOOP:mux#2.itm(0)} {COMP_LOOP:mux#2.itm(1)} {COMP_LOOP:mux#2.itm(2)} {COMP_LOOP:mux#2.itm(3)} {COMP_LOOP:mux#2.itm(4)} {COMP_LOOP:mux#2.itm(5)} {COMP_LOOP:mux#2.itm(6)} {COMP_LOOP:mux#2.itm(7)} {COMP_LOOP:mux#2.itm(8)} {COMP_LOOP:mux#2.itm(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-928 -attr oid 924 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#2.itm}
load net {COMP_LOOP:acc#10.itm(0)} -attr vt d
load net {COMP_LOOP:acc#10.itm(1)} -attr vt d
load net {COMP_LOOP:acc#10.itm(2)} -attr vt d
load net {COMP_LOOP:acc#10.itm(3)} -attr vt d
load net {COMP_LOOP:acc#10.itm(4)} -attr vt d
load net {COMP_LOOP:acc#10.itm(5)} -attr vt d
load net {COMP_LOOP:acc#10.itm(6)} -attr vt d
load net {COMP_LOOP:acc#10.itm(7)} -attr vt d
load net {COMP_LOOP:acc#10.itm(8)} -attr vt d
load net {COMP_LOOP:acc#10.itm(9)} -attr vt d
load netBundle {COMP_LOOP:acc#10.itm} 10 {COMP_LOOP:acc#10.itm(0)} {COMP_LOOP:acc#10.itm(1)} {COMP_LOOP:acc#10.itm(2)} {COMP_LOOP:acc#10.itm(3)} {COMP_LOOP:acc#10.itm(4)} {COMP_LOOP:acc#10.itm(5)} {COMP_LOOP:acc#10.itm(6)} {COMP_LOOP:acc#10.itm(7)} {COMP_LOOP:acc#10.itm(8)} {COMP_LOOP:acc#10.itm(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-929 -attr oid 925 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#10.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm(8)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm} 9 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm(8)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-930 -attr oid 926 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm}
load net {COMP_LOOP:mux#3.itm(0)} -attr vt d
load net {COMP_LOOP:mux#3.itm(1)} -attr vt d
load net {COMP_LOOP:mux#3.itm(2)} -attr vt d
load net {COMP_LOOP:mux#3.itm(3)} -attr vt d
load net {COMP_LOOP:mux#3.itm(4)} -attr vt d
load net {COMP_LOOP:mux#3.itm(5)} -attr vt d
load net {COMP_LOOP:mux#3.itm(6)} -attr vt d
load net {COMP_LOOP:mux#3.itm(7)} -attr vt d
load net {COMP_LOOP:mux#3.itm(8)} -attr vt d
load net {COMP_LOOP:mux#3.itm(9)} -attr vt d
load netBundle {COMP_LOOP:mux#3.itm} 10 {COMP_LOOP:mux#3.itm(0)} {COMP_LOOP:mux#3.itm(1)} {COMP_LOOP:mux#3.itm(2)} {COMP_LOOP:mux#3.itm(3)} {COMP_LOOP:mux#3.itm(4)} {COMP_LOOP:mux#3.itm(5)} {COMP_LOOP:mux#3.itm(6)} {COMP_LOOP:mux#3.itm(7)} {COMP_LOOP:mux#3.itm(8)} {COMP_LOOP:mux#3.itm(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-931 -attr oid 927 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#3.itm}
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(0)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(1)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(2)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(3)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(4)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(5)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(6)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(7)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(8)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(9)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(10)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(11)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(12)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(13)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(14)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(15)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(16)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(17)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(18)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(19)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(20)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(21)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(22)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(23)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(24)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(25)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(26)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(27)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(28)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(29)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(30)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(31)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(32)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(33)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(34)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(35)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(36)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(37)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(38)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(39)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(40)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(41)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(42)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(43)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(44)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(45)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(46)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(47)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(48)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(49)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(50)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(51)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(52)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(53)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(54)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(55)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(56)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(57)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(58)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(59)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(60)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(61)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(62)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(63)} -attr vt d
load netBundle {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm} 64 {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(0)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(1)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(2)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(3)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(4)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(5)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(6)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(7)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(8)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(9)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(10)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(11)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(12)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(13)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(14)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(15)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(16)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(17)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(18)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(19)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(20)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(21)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(22)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(23)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(24)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(25)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(26)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(27)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(28)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(29)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(30)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(31)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(32)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(33)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(34)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(35)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(36)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(37)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(38)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(39)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(40)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(41)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(42)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(43)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(44)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(45)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(46)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(47)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(48)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(49)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(50)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(51)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(52)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(53)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(54)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(55)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(56)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(57)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(58)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(59)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(60)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(61)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(62)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-932 -attr oid 928 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:qelse:acc.itm(0)} -attr vt d
load net {modulo:qelse:acc.itm(1)} -attr vt d
load net {modulo:qelse:acc.itm(2)} -attr vt d
load net {modulo:qelse:acc.itm(3)} -attr vt d
load net {modulo:qelse:acc.itm(4)} -attr vt d
load net {modulo:qelse:acc.itm(5)} -attr vt d
load net {modulo:qelse:acc.itm(6)} -attr vt d
load net {modulo:qelse:acc.itm(7)} -attr vt d
load net {modulo:qelse:acc.itm(8)} -attr vt d
load net {modulo:qelse:acc.itm(9)} -attr vt d
load net {modulo:qelse:acc.itm(10)} -attr vt d
load net {modulo:qelse:acc.itm(11)} -attr vt d
load net {modulo:qelse:acc.itm(12)} -attr vt d
load net {modulo:qelse:acc.itm(13)} -attr vt d
load net {modulo:qelse:acc.itm(14)} -attr vt d
load net {modulo:qelse:acc.itm(15)} -attr vt d
load net {modulo:qelse:acc.itm(16)} -attr vt d
load net {modulo:qelse:acc.itm(17)} -attr vt d
load net {modulo:qelse:acc.itm(18)} -attr vt d
load net {modulo:qelse:acc.itm(19)} -attr vt d
load net {modulo:qelse:acc.itm(20)} -attr vt d
load net {modulo:qelse:acc.itm(21)} -attr vt d
load net {modulo:qelse:acc.itm(22)} -attr vt d
load net {modulo:qelse:acc.itm(23)} -attr vt d
load net {modulo:qelse:acc.itm(24)} -attr vt d
load net {modulo:qelse:acc.itm(25)} -attr vt d
load net {modulo:qelse:acc.itm(26)} -attr vt d
load net {modulo:qelse:acc.itm(27)} -attr vt d
load net {modulo:qelse:acc.itm(28)} -attr vt d
load net {modulo:qelse:acc.itm(29)} -attr vt d
load net {modulo:qelse:acc.itm(30)} -attr vt d
load net {modulo:qelse:acc.itm(31)} -attr vt d
load net {modulo:qelse:acc.itm(32)} -attr vt d
load net {modulo:qelse:acc.itm(33)} -attr vt d
load net {modulo:qelse:acc.itm(34)} -attr vt d
load net {modulo:qelse:acc.itm(35)} -attr vt d
load net {modulo:qelse:acc.itm(36)} -attr vt d
load net {modulo:qelse:acc.itm(37)} -attr vt d
load net {modulo:qelse:acc.itm(38)} -attr vt d
load net {modulo:qelse:acc.itm(39)} -attr vt d
load net {modulo:qelse:acc.itm(40)} -attr vt d
load net {modulo:qelse:acc.itm(41)} -attr vt d
load net {modulo:qelse:acc.itm(42)} -attr vt d
load net {modulo:qelse:acc.itm(43)} -attr vt d
load net {modulo:qelse:acc.itm(44)} -attr vt d
load net {modulo:qelse:acc.itm(45)} -attr vt d
load net {modulo:qelse:acc.itm(46)} -attr vt d
load net {modulo:qelse:acc.itm(47)} -attr vt d
load net {modulo:qelse:acc.itm(48)} -attr vt d
load net {modulo:qelse:acc.itm(49)} -attr vt d
load net {modulo:qelse:acc.itm(50)} -attr vt d
load net {modulo:qelse:acc.itm(51)} -attr vt d
load net {modulo:qelse:acc.itm(52)} -attr vt d
load net {modulo:qelse:acc.itm(53)} -attr vt d
load net {modulo:qelse:acc.itm(54)} -attr vt d
load net {modulo:qelse:acc.itm(55)} -attr vt d
load net {modulo:qelse:acc.itm(56)} -attr vt d
load net {modulo:qelse:acc.itm(57)} -attr vt d
load net {modulo:qelse:acc.itm(58)} -attr vt d
load net {modulo:qelse:acc.itm(59)} -attr vt d
load net {modulo:qelse:acc.itm(60)} -attr vt d
load net {modulo:qelse:acc.itm(61)} -attr vt d
load net {modulo:qelse:acc.itm(62)} -attr vt d
load net {modulo:qelse:acc.itm(63)} -attr vt d
load netBundle {modulo:qelse:acc.itm} 64 {modulo:qelse:acc.itm(0)} {modulo:qelse:acc.itm(1)} {modulo:qelse:acc.itm(2)} {modulo:qelse:acc.itm(3)} {modulo:qelse:acc.itm(4)} {modulo:qelse:acc.itm(5)} {modulo:qelse:acc.itm(6)} {modulo:qelse:acc.itm(7)} {modulo:qelse:acc.itm(8)} {modulo:qelse:acc.itm(9)} {modulo:qelse:acc.itm(10)} {modulo:qelse:acc.itm(11)} {modulo:qelse:acc.itm(12)} {modulo:qelse:acc.itm(13)} {modulo:qelse:acc.itm(14)} {modulo:qelse:acc.itm(15)} {modulo:qelse:acc.itm(16)} {modulo:qelse:acc.itm(17)} {modulo:qelse:acc.itm(18)} {modulo:qelse:acc.itm(19)} {modulo:qelse:acc.itm(20)} {modulo:qelse:acc.itm(21)} {modulo:qelse:acc.itm(22)} {modulo:qelse:acc.itm(23)} {modulo:qelse:acc.itm(24)} {modulo:qelse:acc.itm(25)} {modulo:qelse:acc.itm(26)} {modulo:qelse:acc.itm(27)} {modulo:qelse:acc.itm(28)} {modulo:qelse:acc.itm(29)} {modulo:qelse:acc.itm(30)} {modulo:qelse:acc.itm(31)} {modulo:qelse:acc.itm(32)} {modulo:qelse:acc.itm(33)} {modulo:qelse:acc.itm(34)} {modulo:qelse:acc.itm(35)} {modulo:qelse:acc.itm(36)} {modulo:qelse:acc.itm(37)} {modulo:qelse:acc.itm(38)} {modulo:qelse:acc.itm(39)} {modulo:qelse:acc.itm(40)} {modulo:qelse:acc.itm(41)} {modulo:qelse:acc.itm(42)} {modulo:qelse:acc.itm(43)} {modulo:qelse:acc.itm(44)} {modulo:qelse:acc.itm(45)} {modulo:qelse:acc.itm(46)} {modulo:qelse:acc.itm(47)} {modulo:qelse:acc.itm(48)} {modulo:qelse:acc.itm(49)} {modulo:qelse:acc.itm(50)} {modulo:qelse:acc.itm(51)} {modulo:qelse:acc.itm(52)} {modulo:qelse:acc.itm(53)} {modulo:qelse:acc.itm(54)} {modulo:qelse:acc.itm(55)} {modulo:qelse:acc.itm(56)} {modulo:qelse:acc.itm(57)} {modulo:qelse:acc.itm(58)} {modulo:qelse:acc.itm(59)} {modulo:qelse:acc.itm(60)} {modulo:qelse:acc.itm(61)} {modulo:qelse:acc.itm(62)} {modulo:qelse:acc.itm(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-933 -attr oid 929 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(0)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(1)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(2)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(3)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(4)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(5)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(6)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(7)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(8)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(9)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(10)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(11)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(12)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(13)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(14)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(15)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(16)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(17)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(18)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(19)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(20)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(21)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(22)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(23)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(24)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(25)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(26)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(27)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(28)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(29)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(30)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(31)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(32)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(33)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(34)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(35)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(36)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(37)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(38)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(39)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(40)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(41)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(42)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(43)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(44)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(45)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(46)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(47)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(48)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(49)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(50)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(51)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(52)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(53)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(54)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(55)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(56)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(57)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(58)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(59)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(60)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(61)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(62)} -attr vt d
load net {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(63)} -attr vt d
load netBundle {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm} 64 {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(0)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(1)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(2)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(3)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(4)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(5)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(6)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(7)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(8)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(9)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(10)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(11)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(12)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(13)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(14)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(15)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(16)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(17)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(18)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(19)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(20)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(21)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(22)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(23)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(24)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(25)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(26)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(27)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(28)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(29)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(30)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(31)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(32)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(33)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(34)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(35)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(36)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(37)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(38)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(39)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(40)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(41)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(42)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(43)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(44)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(45)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(46)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(47)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(48)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(49)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(50)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(51)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(52)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(53)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(54)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(55)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(56)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(57)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(58)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(59)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(60)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(61)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(62)} {modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-934 -attr oid 930 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {COMP_LOOP:tmp:slc(z.out#2)(9-0).itm(0)} -attr vt d
load net {COMP_LOOP:tmp:slc(z.out#2)(9-0).itm(1)} -attr vt d
load net {COMP_LOOP:tmp:slc(z.out#2)(9-0).itm(2)} -attr vt d
load net {COMP_LOOP:tmp:slc(z.out#2)(9-0).itm(3)} -attr vt d
load net {COMP_LOOP:tmp:slc(z.out#2)(9-0).itm(4)} -attr vt d
load net {COMP_LOOP:tmp:slc(z.out#2)(9-0).itm(5)} -attr vt d
load net {COMP_LOOP:tmp:slc(z.out#2)(9-0).itm(6)} -attr vt d
load net {COMP_LOOP:tmp:slc(z.out#2)(9-0).itm(7)} -attr vt d
load net {COMP_LOOP:tmp:slc(z.out#2)(9-0).itm(8)} -attr vt d
load net {COMP_LOOP:tmp:slc(z.out#2)(9-0).itm(9)} -attr vt d
load netBundle {COMP_LOOP:tmp:slc(z.out#2)(9-0).itm} 10 {COMP_LOOP:tmp:slc(z.out#2)(9-0).itm(0)} {COMP_LOOP:tmp:slc(z.out#2)(9-0).itm(1)} {COMP_LOOP:tmp:slc(z.out#2)(9-0).itm(2)} {COMP_LOOP:tmp:slc(z.out#2)(9-0).itm(3)} {COMP_LOOP:tmp:slc(z.out#2)(9-0).itm(4)} {COMP_LOOP:tmp:slc(z.out#2)(9-0).itm(5)} {COMP_LOOP:tmp:slc(z.out#2)(9-0).itm(6)} {COMP_LOOP:tmp:slc(z.out#2)(9-0).itm(7)} {COMP_LOOP:tmp:slc(z.out#2)(9-0).itm(8)} {COMP_LOOP:tmp:slc(z.out#2)(9-0).itm(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-935 -attr oid 931 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:slc(z.out#2)(9-0).itm}
load net {COMP_LOOP:mux1h.itm(0)} -attr vt d
load net {COMP_LOOP:mux1h.itm(1)} -attr vt d
load net {COMP_LOOP:mux1h.itm(2)} -attr vt d
load net {COMP_LOOP:mux1h.itm(3)} -attr vt d
load net {COMP_LOOP:mux1h.itm(4)} -attr vt d
load net {COMP_LOOP:mux1h.itm(5)} -attr vt d
load net {COMP_LOOP:mux1h.itm(6)} -attr vt d
load net {COMP_LOOP:mux1h.itm(7)} -attr vt d
load net {COMP_LOOP:mux1h.itm(8)} -attr vt d
load net {COMP_LOOP:mux1h.itm(9)} -attr vt d
load net {COMP_LOOP:mux1h.itm(10)} -attr vt d
load net {COMP_LOOP:mux1h.itm(11)} -attr vt d
load net {COMP_LOOP:mux1h.itm(12)} -attr vt d
load net {COMP_LOOP:mux1h.itm(13)} -attr vt d
load net {COMP_LOOP:mux1h.itm(14)} -attr vt d
load net {COMP_LOOP:mux1h.itm(15)} -attr vt d
load net {COMP_LOOP:mux1h.itm(16)} -attr vt d
load net {COMP_LOOP:mux1h.itm(17)} -attr vt d
load net {COMP_LOOP:mux1h.itm(18)} -attr vt d
load net {COMP_LOOP:mux1h.itm(19)} -attr vt d
load net {COMP_LOOP:mux1h.itm(20)} -attr vt d
load net {COMP_LOOP:mux1h.itm(21)} -attr vt d
load net {COMP_LOOP:mux1h.itm(22)} -attr vt d
load net {COMP_LOOP:mux1h.itm(23)} -attr vt d
load net {COMP_LOOP:mux1h.itm(24)} -attr vt d
load net {COMP_LOOP:mux1h.itm(25)} -attr vt d
load net {COMP_LOOP:mux1h.itm(26)} -attr vt d
load net {COMP_LOOP:mux1h.itm(27)} -attr vt d
load net {COMP_LOOP:mux1h.itm(28)} -attr vt d
load net {COMP_LOOP:mux1h.itm(29)} -attr vt d
load net {COMP_LOOP:mux1h.itm(30)} -attr vt d
load net {COMP_LOOP:mux1h.itm(31)} -attr vt d
load net {COMP_LOOP:mux1h.itm(32)} -attr vt d
load net {COMP_LOOP:mux1h.itm(33)} -attr vt d
load net {COMP_LOOP:mux1h.itm(34)} -attr vt d
load net {COMP_LOOP:mux1h.itm(35)} -attr vt d
load net {COMP_LOOP:mux1h.itm(36)} -attr vt d
load net {COMP_LOOP:mux1h.itm(37)} -attr vt d
load net {COMP_LOOP:mux1h.itm(38)} -attr vt d
load net {COMP_LOOP:mux1h.itm(39)} -attr vt d
load net {COMP_LOOP:mux1h.itm(40)} -attr vt d
load net {COMP_LOOP:mux1h.itm(41)} -attr vt d
load net {COMP_LOOP:mux1h.itm(42)} -attr vt d
load net {COMP_LOOP:mux1h.itm(43)} -attr vt d
load net {COMP_LOOP:mux1h.itm(44)} -attr vt d
load net {COMP_LOOP:mux1h.itm(45)} -attr vt d
load net {COMP_LOOP:mux1h.itm(46)} -attr vt d
load net {COMP_LOOP:mux1h.itm(47)} -attr vt d
load net {COMP_LOOP:mux1h.itm(48)} -attr vt d
load net {COMP_LOOP:mux1h.itm(49)} -attr vt d
load net {COMP_LOOP:mux1h.itm(50)} -attr vt d
load net {COMP_LOOP:mux1h.itm(51)} -attr vt d
load net {COMP_LOOP:mux1h.itm(52)} -attr vt d
load net {COMP_LOOP:mux1h.itm(53)} -attr vt d
load net {COMP_LOOP:mux1h.itm(54)} -attr vt d
load net {COMP_LOOP:mux1h.itm(55)} -attr vt d
load net {COMP_LOOP:mux1h.itm(56)} -attr vt d
load net {COMP_LOOP:mux1h.itm(57)} -attr vt d
load net {COMP_LOOP:mux1h.itm(58)} -attr vt d
load net {COMP_LOOP:mux1h.itm(59)} -attr vt d
load net {COMP_LOOP:mux1h.itm(60)} -attr vt d
load net {COMP_LOOP:mux1h.itm(61)} -attr vt d
load net {COMP_LOOP:mux1h.itm(62)} -attr vt d
load net {COMP_LOOP:mux1h.itm(63)} -attr vt d
load netBundle {COMP_LOOP:mux1h.itm} 64 {COMP_LOOP:mux1h.itm(0)} {COMP_LOOP:mux1h.itm(1)} {COMP_LOOP:mux1h.itm(2)} {COMP_LOOP:mux1h.itm(3)} {COMP_LOOP:mux1h.itm(4)} {COMP_LOOP:mux1h.itm(5)} {COMP_LOOP:mux1h.itm(6)} {COMP_LOOP:mux1h.itm(7)} {COMP_LOOP:mux1h.itm(8)} {COMP_LOOP:mux1h.itm(9)} {COMP_LOOP:mux1h.itm(10)} {COMP_LOOP:mux1h.itm(11)} {COMP_LOOP:mux1h.itm(12)} {COMP_LOOP:mux1h.itm(13)} {COMP_LOOP:mux1h.itm(14)} {COMP_LOOP:mux1h.itm(15)} {COMP_LOOP:mux1h.itm(16)} {COMP_LOOP:mux1h.itm(17)} {COMP_LOOP:mux1h.itm(18)} {COMP_LOOP:mux1h.itm(19)} {COMP_LOOP:mux1h.itm(20)} {COMP_LOOP:mux1h.itm(21)} {COMP_LOOP:mux1h.itm(22)} {COMP_LOOP:mux1h.itm(23)} {COMP_LOOP:mux1h.itm(24)} {COMP_LOOP:mux1h.itm(25)} {COMP_LOOP:mux1h.itm(26)} {COMP_LOOP:mux1h.itm(27)} {COMP_LOOP:mux1h.itm(28)} {COMP_LOOP:mux1h.itm(29)} {COMP_LOOP:mux1h.itm(30)} {COMP_LOOP:mux1h.itm(31)} {COMP_LOOP:mux1h.itm(32)} {COMP_LOOP:mux1h.itm(33)} {COMP_LOOP:mux1h.itm(34)} {COMP_LOOP:mux1h.itm(35)} {COMP_LOOP:mux1h.itm(36)} {COMP_LOOP:mux1h.itm(37)} {COMP_LOOP:mux1h.itm(38)} {COMP_LOOP:mux1h.itm(39)} {COMP_LOOP:mux1h.itm(40)} {COMP_LOOP:mux1h.itm(41)} {COMP_LOOP:mux1h.itm(42)} {COMP_LOOP:mux1h.itm(43)} {COMP_LOOP:mux1h.itm(44)} {COMP_LOOP:mux1h.itm(45)} {COMP_LOOP:mux1h.itm(46)} {COMP_LOOP:mux1h.itm(47)} {COMP_LOOP:mux1h.itm(48)} {COMP_LOOP:mux1h.itm(49)} {COMP_LOOP:mux1h.itm(50)} {COMP_LOOP:mux1h.itm(51)} {COMP_LOOP:mux1h.itm(52)} {COMP_LOOP:mux1h.itm(53)} {COMP_LOOP:mux1h.itm(54)} {COMP_LOOP:mux1h.itm(55)} {COMP_LOOP:mux1h.itm(56)} {COMP_LOOP:mux1h.itm(57)} {COMP_LOOP:mux1h.itm(58)} {COMP_LOOP:mux1h.itm(59)} {COMP_LOOP:mux1h.itm(60)} {COMP_LOOP:mux1h.itm(61)} {COMP_LOOP:mux1h.itm(62)} {COMP_LOOP:mux1h.itm(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-936 -attr oid 932 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(0)} -attr vt d
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(1)} -attr vt d
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(2)} -attr vt d
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(3)} -attr vt d
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(4)} -attr vt d
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(5)} -attr vt d
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(6)} -attr vt d
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(7)} -attr vt d
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(8)} -attr vt d
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(9)} -attr vt d
load netBundle {VEC_LOOP:j:VEC_LOOP:j:and.itm} 10 {VEC_LOOP:j:VEC_LOOP:j:and.itm(0)} {VEC_LOOP:j:VEC_LOOP:j:and.itm(1)} {VEC_LOOP:j:VEC_LOOP:j:and.itm(2)} {VEC_LOOP:j:VEC_LOOP:j:and.itm(3)} {VEC_LOOP:j:VEC_LOOP:j:and.itm(4)} {VEC_LOOP:j:VEC_LOOP:j:and.itm(5)} {VEC_LOOP:j:VEC_LOOP:j:and.itm(6)} {VEC_LOOP:j:VEC_LOOP:j:and.itm(7)} {VEC_LOOP:j:VEC_LOOP:j:and.itm(8)} {VEC_LOOP:j:VEC_LOOP:j:and.itm(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-937 -attr oid 933 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:VEC_LOOP:j:and.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm(8)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm} 10 {VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm(6)} {VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm(7)} {VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm(8)} {VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-938 -attr oid 934 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm}
load net {VEC_LOOP:j:exs.itm(0)} -attr vt d
load net {VEC_LOOP:j:exs.itm(1)} -attr vt d
load net {VEC_LOOP:j:exs.itm(2)} -attr vt d
load net {VEC_LOOP:j:exs.itm(3)} -attr vt d
load net {VEC_LOOP:j:exs.itm(4)} -attr vt d
load net {VEC_LOOP:j:exs.itm(5)} -attr vt d
load net {VEC_LOOP:j:exs.itm(6)} -attr vt d
load net {VEC_LOOP:j:exs.itm(7)} -attr vt d
load net {VEC_LOOP:j:exs.itm(8)} -attr vt d
load net {VEC_LOOP:j:exs.itm(9)} -attr vt d
load netBundle {VEC_LOOP:j:exs.itm} 10 {VEC_LOOP:j:exs.itm(0)} {VEC_LOOP:j:exs.itm(1)} {VEC_LOOP:j:exs.itm(2)} {VEC_LOOP:j:exs.itm(3)} {VEC_LOOP:j:exs.itm(4)} {VEC_LOOP:j:exs.itm(5)} {VEC_LOOP:j:exs.itm(6)} {VEC_LOOP:j:exs.itm(7)} {VEC_LOOP:j:exs.itm(8)} {VEC_LOOP:j:exs.itm(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-939 -attr oid 935 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:exs.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} -attr vt d
load netBundle {COMP_LOOP:k:COMP_LOOP:k:and.itm} 9 {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-940 -attr oid 936 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm(0)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm(1)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm(2)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm(3)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm(4)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm(5)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm(6)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm(7)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm(8)} -attr vt d
load netBundle {COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm} 9 {COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm(0)} {COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm(1)} {COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm(2)} {COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm(3)} {COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm(4)} {COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm(5)} {COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm(6)} {COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm(7)} {COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm(8)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-941 -attr oid 937 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm}
load net {COMP_LOOP:k:exs.itm(0)} -attr vt d
load net {COMP_LOOP:k:exs.itm(1)} -attr vt d
load net {COMP_LOOP:k:exs.itm(2)} -attr vt d
load net {COMP_LOOP:k:exs.itm(3)} -attr vt d
load net {COMP_LOOP:k:exs.itm(4)} -attr vt d
load net {COMP_LOOP:k:exs.itm(5)} -attr vt d
load net {COMP_LOOP:k:exs.itm(6)} -attr vt d
load net {COMP_LOOP:k:exs.itm(7)} -attr vt d
load net {COMP_LOOP:k:exs.itm(8)} -attr vt d
load netBundle {COMP_LOOP:k:exs.itm} 9 {COMP_LOOP:k:exs.itm(0)} {COMP_LOOP:k:exs.itm(1)} {COMP_LOOP:k:exs.itm(2)} {COMP_LOOP:k:exs.itm(3)} {COMP_LOOP:k:exs.itm(4)} {COMP_LOOP:k:exs.itm(5)} {COMP_LOOP:k:exs.itm(6)} {COMP_LOOP:k:exs.itm(7)} {COMP_LOOP:k:exs.itm(8)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-942 -attr oid 938 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:conc.itm(0)} -attr vt d
load net {COMP_LOOP:conc.itm(1)} -attr vt d
load net {COMP_LOOP:conc.itm(2)} -attr vt d
load net {COMP_LOOP:conc.itm(3)} -attr vt d
load net {COMP_LOOP:conc.itm(4)} -attr vt d
load net {COMP_LOOP:conc.itm(5)} -attr vt d
load net {COMP_LOOP:conc.itm(6)} -attr vt d
load net {COMP_LOOP:conc.itm(7)} -attr vt d
load net {COMP_LOOP:conc.itm(8)} -attr vt d
load net {COMP_LOOP:conc.itm(9)} -attr vt d
load netBundle {COMP_LOOP:conc.itm} 10 {COMP_LOOP:conc.itm(0)} {COMP_LOOP:conc.itm(1)} {COMP_LOOP:conc.itm(2)} {COMP_LOOP:conc.itm(3)} {COMP_LOOP:conc.itm(4)} {COMP_LOOP:conc.itm(5)} {COMP_LOOP:conc.itm(6)} {COMP_LOOP:conc.itm(7)} {COMP_LOOP:conc.itm(8)} {COMP_LOOP:conc.itm(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-943 -attr oid 939 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(0)} -attr vt d
load net {COMP_LOOP:not#3.itm(1)} -attr vt d
load net {COMP_LOOP:not#3.itm(2)} -attr vt d
load net {COMP_LOOP:not#3.itm(3)} -attr vt d
load net {COMP_LOOP:not#3.itm(4)} -attr vt d
load net {COMP_LOOP:not#3.itm(5)} -attr vt d
load net {COMP_LOOP:not#3.itm(6)} -attr vt d
load net {COMP_LOOP:not#3.itm(7)} -attr vt d
load net {COMP_LOOP:not#3.itm(8)} -attr vt d
load netBundle {COMP_LOOP:not#3.itm} 9 {COMP_LOOP:not#3.itm(0)} {COMP_LOOP:not#3.itm(1)} {COMP_LOOP:not#3.itm(2)} {COMP_LOOP:not#3.itm(3)} {COMP_LOOP:not#3.itm(4)} {COMP_LOOP:not#3.itm(5)} {COMP_LOOP:not#3.itm(6)} {COMP_LOOP:not#3.itm(7)} {COMP_LOOP:not#3.itm(8)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-944 -attr oid 940 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:not#3.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm(8)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm} 9 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm(8)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-945 -attr oid 941 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm}
load net {COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm(0)} -attr vt d
load net {COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm(1)} -attr vt d
load net {COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm(2)} -attr vt d
load net {COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm(3)} -attr vt d
load net {COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm(4)} -attr vt d
load net {COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm(5)} -attr vt d
load net {COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm(6)} -attr vt d
load net {COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm(7)} -attr vt d
load net {COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm(8)} -attr vt d
load net {COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm(9)} -attr vt d
load netBundle {COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm} 10 {COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm(0)} {COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm(1)} {COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm(2)} {COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm(3)} {COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm(4)} {COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm(5)} {COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm(6)} {COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm(7)} {COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm(8)} {COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-946 -attr oid 942 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm}
load net {COMP_LOOP:acc#11.itm(0)} -attr vt d
load net {COMP_LOOP:acc#11.itm(1)} -attr vt d
load net {COMP_LOOP:acc#11.itm(2)} -attr vt d
load net {COMP_LOOP:acc#11.itm(3)} -attr vt d
load net {COMP_LOOP:acc#11.itm(4)} -attr vt d
load net {COMP_LOOP:acc#11.itm(5)} -attr vt d
load net {COMP_LOOP:acc#11.itm(6)} -attr vt d
load net {COMP_LOOP:acc#11.itm(7)} -attr vt d
load net {COMP_LOOP:acc#11.itm(8)} -attr vt d
load net {COMP_LOOP:acc#11.itm(9)} -attr vt d
load net {COMP_LOOP:acc#11.itm(10)} -attr vt d
load netBundle {COMP_LOOP:acc#11.itm} 11 {COMP_LOOP:acc#11.itm(0)} {COMP_LOOP:acc#11.itm(1)} {COMP_LOOP:acc#11.itm(2)} {COMP_LOOP:acc#11.itm(3)} {COMP_LOOP:acc#11.itm(4)} {COMP_LOOP:acc#11.itm(5)} {COMP_LOOP:acc#11.itm(6)} {COMP_LOOP:acc#11.itm(7)} {COMP_LOOP:acc#11.itm(8)} {COMP_LOOP:acc#11.itm(9)} {COMP_LOOP:acc#11.itm(10)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-947 -attr oid 943 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#11.itm}
load net {COMP_LOOP:acc#1.itm(0)} -attr vt d
load net {COMP_LOOP:acc#1.itm(1)} -attr vt d
load net {COMP_LOOP:acc#1.itm(2)} -attr vt d
load net {COMP_LOOP:acc#1.itm(3)} -attr vt d
load net {COMP_LOOP:acc#1.itm(4)} -attr vt d
load net {COMP_LOOP:acc#1.itm(5)} -attr vt d
load net {COMP_LOOP:acc#1.itm(6)} -attr vt d
load net {COMP_LOOP:acc#1.itm(7)} -attr vt d
load net {COMP_LOOP:acc#1.itm(8)} -attr vt d
load net {COMP_LOOP:acc#1.itm(9)} -attr vt d
load netBundle {COMP_LOOP:acc#1.itm} 10 {COMP_LOOP:acc#1.itm(0)} {COMP_LOOP:acc#1.itm(1)} {COMP_LOOP:acc#1.itm(2)} {COMP_LOOP:acc#1.itm(3)} {COMP_LOOP:acc#1.itm(4)} {COMP_LOOP:acc#1.itm(5)} {COMP_LOOP:acc#1.itm(6)} {COMP_LOOP:acc#1.itm(7)} {COMP_LOOP:acc#1.itm(8)} {COMP_LOOP:acc#1.itm(9)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-948 -attr oid 944 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.itm}
load net {COMP_LOOP:acc#8.itm#2(0)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(1)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(2)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(3)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(4)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(5)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(6)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(7)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(8)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(9)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(10)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(11)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(12)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(13)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(14)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(15)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(16)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(17)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(18)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(19)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(20)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(21)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(22)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(23)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(24)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(25)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(26)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(27)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(28)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(29)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(30)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(31)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(32)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(33)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(34)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(35)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(36)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(37)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(38)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(39)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(40)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(41)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(42)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(43)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(44)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(45)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(46)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(47)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(48)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(49)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(50)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(51)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(52)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(53)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(54)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(55)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(56)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(57)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(58)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(59)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(60)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(61)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(62)} -attr vt d
load net {COMP_LOOP:acc#8.itm#2(63)} -attr vt d
load netBundle {COMP_LOOP:acc#8.itm#2} 64 {COMP_LOOP:acc#8.itm#2(0)} {COMP_LOOP:acc#8.itm#2(1)} {COMP_LOOP:acc#8.itm#2(2)} {COMP_LOOP:acc#8.itm#2(3)} {COMP_LOOP:acc#8.itm#2(4)} {COMP_LOOP:acc#8.itm#2(5)} {COMP_LOOP:acc#8.itm#2(6)} {COMP_LOOP:acc#8.itm#2(7)} {COMP_LOOP:acc#8.itm#2(8)} {COMP_LOOP:acc#8.itm#2(9)} {COMP_LOOP:acc#8.itm#2(10)} {COMP_LOOP:acc#8.itm#2(11)} {COMP_LOOP:acc#8.itm#2(12)} {COMP_LOOP:acc#8.itm#2(13)} {COMP_LOOP:acc#8.itm#2(14)} {COMP_LOOP:acc#8.itm#2(15)} {COMP_LOOP:acc#8.itm#2(16)} {COMP_LOOP:acc#8.itm#2(17)} {COMP_LOOP:acc#8.itm#2(18)} {COMP_LOOP:acc#8.itm#2(19)} {COMP_LOOP:acc#8.itm#2(20)} {COMP_LOOP:acc#8.itm#2(21)} {COMP_LOOP:acc#8.itm#2(22)} {COMP_LOOP:acc#8.itm#2(23)} {COMP_LOOP:acc#8.itm#2(24)} {COMP_LOOP:acc#8.itm#2(25)} {COMP_LOOP:acc#8.itm#2(26)} {COMP_LOOP:acc#8.itm#2(27)} {COMP_LOOP:acc#8.itm#2(28)} {COMP_LOOP:acc#8.itm#2(29)} {COMP_LOOP:acc#8.itm#2(30)} {COMP_LOOP:acc#8.itm#2(31)} {COMP_LOOP:acc#8.itm#2(32)} {COMP_LOOP:acc#8.itm#2(33)} {COMP_LOOP:acc#8.itm#2(34)} {COMP_LOOP:acc#8.itm#2(35)} {COMP_LOOP:acc#8.itm#2(36)} {COMP_LOOP:acc#8.itm#2(37)} {COMP_LOOP:acc#8.itm#2(38)} {COMP_LOOP:acc#8.itm#2(39)} {COMP_LOOP:acc#8.itm#2(40)} {COMP_LOOP:acc#8.itm#2(41)} {COMP_LOOP:acc#8.itm#2(42)} {COMP_LOOP:acc#8.itm#2(43)} {COMP_LOOP:acc#8.itm#2(44)} {COMP_LOOP:acc#8.itm#2(45)} {COMP_LOOP:acc#8.itm#2(46)} {COMP_LOOP:acc#8.itm#2(47)} {COMP_LOOP:acc#8.itm#2(48)} {COMP_LOOP:acc#8.itm#2(49)} {COMP_LOOP:acc#8.itm#2(50)} {COMP_LOOP:acc#8.itm#2(51)} {COMP_LOOP:acc#8.itm#2(52)} {COMP_LOOP:acc#8.itm#2(53)} {COMP_LOOP:acc#8.itm#2(54)} {COMP_LOOP:acc#8.itm#2(55)} {COMP_LOOP:acc#8.itm#2(56)} {COMP_LOOP:acc#8.itm#2(57)} {COMP_LOOP:acc#8.itm#2(58)} {COMP_LOOP:acc#8.itm#2(59)} {COMP_LOOP:acc#8.itm#2(60)} {COMP_LOOP:acc#8.itm#2(61)} {COMP_LOOP:acc#8.itm#2(62)} {COMP_LOOP:acc#8.itm#2(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-949 -attr oid 945 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {factor2:not.itm(0)} -attr vt d
load net {factor2:not.itm(1)} -attr vt d
load net {factor2:not.itm(2)} -attr vt d
load net {factor2:not.itm(3)} -attr vt d
load net {factor2:not.itm(4)} -attr vt d
load net {factor2:not.itm(5)} -attr vt d
load net {factor2:not.itm(6)} -attr vt d
load net {factor2:not.itm(7)} -attr vt d
load net {factor2:not.itm(8)} -attr vt d
load net {factor2:not.itm(9)} -attr vt d
load net {factor2:not.itm(10)} -attr vt d
load net {factor2:not.itm(11)} -attr vt d
load net {factor2:not.itm(12)} -attr vt d
load net {factor2:not.itm(13)} -attr vt d
load net {factor2:not.itm(14)} -attr vt d
load net {factor2:not.itm(15)} -attr vt d
load net {factor2:not.itm(16)} -attr vt d
load net {factor2:not.itm(17)} -attr vt d
load net {factor2:not.itm(18)} -attr vt d
load net {factor2:not.itm(19)} -attr vt d
load net {factor2:not.itm(20)} -attr vt d
load net {factor2:not.itm(21)} -attr vt d
load net {factor2:not.itm(22)} -attr vt d
load net {factor2:not.itm(23)} -attr vt d
load net {factor2:not.itm(24)} -attr vt d
load net {factor2:not.itm(25)} -attr vt d
load net {factor2:not.itm(26)} -attr vt d
load net {factor2:not.itm(27)} -attr vt d
load net {factor2:not.itm(28)} -attr vt d
load net {factor2:not.itm(29)} -attr vt d
load net {factor2:not.itm(30)} -attr vt d
load net {factor2:not.itm(31)} -attr vt d
load net {factor2:not.itm(32)} -attr vt d
load net {factor2:not.itm(33)} -attr vt d
load net {factor2:not.itm(34)} -attr vt d
load net {factor2:not.itm(35)} -attr vt d
load net {factor2:not.itm(36)} -attr vt d
load net {factor2:not.itm(37)} -attr vt d
load net {factor2:not.itm(38)} -attr vt d
load net {factor2:not.itm(39)} -attr vt d
load net {factor2:not.itm(40)} -attr vt d
load net {factor2:not.itm(41)} -attr vt d
load net {factor2:not.itm(42)} -attr vt d
load net {factor2:not.itm(43)} -attr vt d
load net {factor2:not.itm(44)} -attr vt d
load net {factor2:not.itm(45)} -attr vt d
load net {factor2:not.itm(46)} -attr vt d
load net {factor2:not.itm(47)} -attr vt d
load net {factor2:not.itm(48)} -attr vt d
load net {factor2:not.itm(49)} -attr vt d
load net {factor2:not.itm(50)} -attr vt d
load net {factor2:not.itm(51)} -attr vt d
load net {factor2:not.itm(52)} -attr vt d
load net {factor2:not.itm(53)} -attr vt d
load net {factor2:not.itm(54)} -attr vt d
load net {factor2:not.itm(55)} -attr vt d
load net {factor2:not.itm(56)} -attr vt d
load net {factor2:not.itm(57)} -attr vt d
load net {factor2:not.itm(58)} -attr vt d
load net {factor2:not.itm(59)} -attr vt d
load net {factor2:not.itm(60)} -attr vt d
load net {factor2:not.itm(61)} -attr vt d
load net {factor2:not.itm(62)} -attr vt d
load net {factor2:not.itm(63)} -attr vt d
load netBundle {factor2:not.itm} 64 {factor2:not.itm(0)} {factor2:not.itm(1)} {factor2:not.itm(2)} {factor2:not.itm(3)} {factor2:not.itm(4)} {factor2:not.itm(5)} {factor2:not.itm(6)} {factor2:not.itm(7)} {factor2:not.itm(8)} {factor2:not.itm(9)} {factor2:not.itm(10)} {factor2:not.itm(11)} {factor2:not.itm(12)} {factor2:not.itm(13)} {factor2:not.itm(14)} {factor2:not.itm(15)} {factor2:not.itm(16)} {factor2:not.itm(17)} {factor2:not.itm(18)} {factor2:not.itm(19)} {factor2:not.itm(20)} {factor2:not.itm(21)} {factor2:not.itm(22)} {factor2:not.itm(23)} {factor2:not.itm(24)} {factor2:not.itm(25)} {factor2:not.itm(26)} {factor2:not.itm(27)} {factor2:not.itm(28)} {factor2:not.itm(29)} {factor2:not.itm(30)} {factor2:not.itm(31)} {factor2:not.itm(32)} {factor2:not.itm(33)} {factor2:not.itm(34)} {factor2:not.itm(35)} {factor2:not.itm(36)} {factor2:not.itm(37)} {factor2:not.itm(38)} {factor2:not.itm(39)} {factor2:not.itm(40)} {factor2:not.itm(41)} {factor2:not.itm(42)} {factor2:not.itm(43)} {factor2:not.itm(44)} {factor2:not.itm(45)} {factor2:not.itm(46)} {factor2:not.itm(47)} {factor2:not.itm(48)} {factor2:not.itm(49)} {factor2:not.itm(50)} {factor2:not.itm(51)} {factor2:not.itm(52)} {factor2:not.itm(53)} {factor2:not.itm(54)} {factor2:not.itm(55)} {factor2:not.itm(56)} {factor2:not.itm(57)} {factor2:not.itm(58)} {factor2:not.itm(59)} {factor2:not.itm(60)} {factor2:not.itm(61)} {factor2:not.itm(62)} {factor2:not.itm(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-950 -attr oid 946 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {STAGE_LOOP:slc(z.out)(3-0)#1.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(3-0)#1.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(3-0)#1.itm(2)} -attr vt d
load netBundle {STAGE_LOOP:slc(z.out)(3-0)#1.itm} 3 {STAGE_LOOP:slc(z.out)(3-0)#1.itm(0)} {STAGE_LOOP:slc(z.out)(3-0)#1.itm(1)} {STAGE_LOOP:slc(z.out)(3-0)#1.itm(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-951 -attr oid 947 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(z.out)(3-0)#1.itm}
load net {modulo:result:exs.itm(0)} -attr vt d
load net {modulo:result:exs.itm(1)} -attr vt d
load net {modulo:result:exs.itm(2)} -attr vt d
load net {modulo:result:exs.itm(3)} -attr vt d
load net {modulo:result:exs.itm(4)} -attr vt d
load net {modulo:result:exs.itm(5)} -attr vt d
load net {modulo:result:exs.itm(6)} -attr vt d
load net {modulo:result:exs.itm(7)} -attr vt d
load net {modulo:result:exs.itm(8)} -attr vt d
load net {modulo:result:exs.itm(9)} -attr vt d
load net {modulo:result:exs.itm(10)} -attr vt d
load net {modulo:result:exs.itm(11)} -attr vt d
load net {modulo:result:exs.itm(12)} -attr vt d
load net {modulo:result:exs.itm(13)} -attr vt d
load net {modulo:result:exs.itm(14)} -attr vt d
load net {modulo:result:exs.itm(15)} -attr vt d
load net {modulo:result:exs.itm(16)} -attr vt d
load net {modulo:result:exs.itm(17)} -attr vt d
load net {modulo:result:exs.itm(18)} -attr vt d
load net {modulo:result:exs.itm(19)} -attr vt d
load net {modulo:result:exs.itm(20)} -attr vt d
load net {modulo:result:exs.itm(21)} -attr vt d
load net {modulo:result:exs.itm(22)} -attr vt d
load net {modulo:result:exs.itm(23)} -attr vt d
load net {modulo:result:exs.itm(24)} -attr vt d
load net {modulo:result:exs.itm(25)} -attr vt d
load net {modulo:result:exs.itm(26)} -attr vt d
load net {modulo:result:exs.itm(27)} -attr vt d
load net {modulo:result:exs.itm(28)} -attr vt d
load net {modulo:result:exs.itm(29)} -attr vt d
load net {modulo:result:exs.itm(30)} -attr vt d
load net {modulo:result:exs.itm(31)} -attr vt d
load net {modulo:result:exs.itm(32)} -attr vt d
load net {modulo:result:exs.itm(33)} -attr vt d
load net {modulo:result:exs.itm(34)} -attr vt d
load net {modulo:result:exs.itm(35)} -attr vt d
load net {modulo:result:exs.itm(36)} -attr vt d
load net {modulo:result:exs.itm(37)} -attr vt d
load net {modulo:result:exs.itm(38)} -attr vt d
load net {modulo:result:exs.itm(39)} -attr vt d
load net {modulo:result:exs.itm(40)} -attr vt d
load net {modulo:result:exs.itm(41)} -attr vt d
load net {modulo:result:exs.itm(42)} -attr vt d
load net {modulo:result:exs.itm(43)} -attr vt d
load net {modulo:result:exs.itm(44)} -attr vt d
load net {modulo:result:exs.itm(45)} -attr vt d
load net {modulo:result:exs.itm(46)} -attr vt d
load net {modulo:result:exs.itm(47)} -attr vt d
load net {modulo:result:exs.itm(48)} -attr vt d
load net {modulo:result:exs.itm(49)} -attr vt d
load net {modulo:result:exs.itm(50)} -attr vt d
load net {modulo:result:exs.itm(51)} -attr vt d
load net {modulo:result:exs.itm(52)} -attr vt d
load net {modulo:result:exs.itm(53)} -attr vt d
load net {modulo:result:exs.itm(54)} -attr vt d
load net {modulo:result:exs.itm(55)} -attr vt d
load net {modulo:result:exs.itm(56)} -attr vt d
load net {modulo:result:exs.itm(57)} -attr vt d
load net {modulo:result:exs.itm(58)} -attr vt d
load net {modulo:result:exs.itm(59)} -attr vt d
load net {modulo:result:exs.itm(60)} -attr vt d
load net {modulo:result:exs.itm(61)} -attr vt d
load net {modulo:result:exs.itm(62)} -attr vt d
load net {modulo:result:exs.itm(63)} -attr vt d
load net {modulo:result:exs.itm(64)} -attr vt d
load netBundle {modulo:result:exs.itm} 65 {modulo:result:exs.itm(0)} {modulo:result:exs.itm(1)} {modulo:result:exs.itm(2)} {modulo:result:exs.itm(3)} {modulo:result:exs.itm(4)} {modulo:result:exs.itm(5)} {modulo:result:exs.itm(6)} {modulo:result:exs.itm(7)} {modulo:result:exs.itm(8)} {modulo:result:exs.itm(9)} {modulo:result:exs.itm(10)} {modulo:result:exs.itm(11)} {modulo:result:exs.itm(12)} {modulo:result:exs.itm(13)} {modulo:result:exs.itm(14)} {modulo:result:exs.itm(15)} {modulo:result:exs.itm(16)} {modulo:result:exs.itm(17)} {modulo:result:exs.itm(18)} {modulo:result:exs.itm(19)} {modulo:result:exs.itm(20)} {modulo:result:exs.itm(21)} {modulo:result:exs.itm(22)} {modulo:result:exs.itm(23)} {modulo:result:exs.itm(24)} {modulo:result:exs.itm(25)} {modulo:result:exs.itm(26)} {modulo:result:exs.itm(27)} {modulo:result:exs.itm(28)} {modulo:result:exs.itm(29)} {modulo:result:exs.itm(30)} {modulo:result:exs.itm(31)} {modulo:result:exs.itm(32)} {modulo:result:exs.itm(33)} {modulo:result:exs.itm(34)} {modulo:result:exs.itm(35)} {modulo:result:exs.itm(36)} {modulo:result:exs.itm(37)} {modulo:result:exs.itm(38)} {modulo:result:exs.itm(39)} {modulo:result:exs.itm(40)} {modulo:result:exs.itm(41)} {modulo:result:exs.itm(42)} {modulo:result:exs.itm(43)} {modulo:result:exs.itm(44)} {modulo:result:exs.itm(45)} {modulo:result:exs.itm(46)} {modulo:result:exs.itm(47)} {modulo:result:exs.itm(48)} {modulo:result:exs.itm(49)} {modulo:result:exs.itm(50)} {modulo:result:exs.itm(51)} {modulo:result:exs.itm(52)} {modulo:result:exs.itm(53)} {modulo:result:exs.itm(54)} {modulo:result:exs.itm(55)} {modulo:result:exs.itm(56)} {modulo:result:exs.itm(57)} {modulo:result:exs.itm(58)} {modulo:result:exs.itm(59)} {modulo:result:exs.itm(60)} {modulo:result:exs.itm(61)} {modulo:result:exs.itm(62)} {modulo:result:exs.itm(63)} {modulo:result:exs.itm(64)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-952 -attr oid 948 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:exu.itm(0)} -attr vt d
load net {modulo:result:exu.itm(1)} -attr vt d
load net {modulo:result:exu.itm(2)} -attr vt d
load net {modulo:result:exu.itm(3)} -attr vt d
load net {modulo:result:exu.itm(4)} -attr vt d
load net {modulo:result:exu.itm(5)} -attr vt d
load net {modulo:result:exu.itm(6)} -attr vt d
load net {modulo:result:exu.itm(7)} -attr vt d
load net {modulo:result:exu.itm(8)} -attr vt d
load net {modulo:result:exu.itm(9)} -attr vt d
load net {modulo:result:exu.itm(10)} -attr vt d
load net {modulo:result:exu.itm(11)} -attr vt d
load net {modulo:result:exu.itm(12)} -attr vt d
load net {modulo:result:exu.itm(13)} -attr vt d
load net {modulo:result:exu.itm(14)} -attr vt d
load net {modulo:result:exu.itm(15)} -attr vt d
load net {modulo:result:exu.itm(16)} -attr vt d
load net {modulo:result:exu.itm(17)} -attr vt d
load net {modulo:result:exu.itm(18)} -attr vt d
load net {modulo:result:exu.itm(19)} -attr vt d
load net {modulo:result:exu.itm(20)} -attr vt d
load net {modulo:result:exu.itm(21)} -attr vt d
load net {modulo:result:exu.itm(22)} -attr vt d
load net {modulo:result:exu.itm(23)} -attr vt d
load net {modulo:result:exu.itm(24)} -attr vt d
load net {modulo:result:exu.itm(25)} -attr vt d
load net {modulo:result:exu.itm(26)} -attr vt d
load net {modulo:result:exu.itm(27)} -attr vt d
load net {modulo:result:exu.itm(28)} -attr vt d
load net {modulo:result:exu.itm(29)} -attr vt d
load net {modulo:result:exu.itm(30)} -attr vt d
load net {modulo:result:exu.itm(31)} -attr vt d
load net {modulo:result:exu.itm(32)} -attr vt d
load net {modulo:result:exu.itm(33)} -attr vt d
load net {modulo:result:exu.itm(34)} -attr vt d
load net {modulo:result:exu.itm(35)} -attr vt d
load net {modulo:result:exu.itm(36)} -attr vt d
load net {modulo:result:exu.itm(37)} -attr vt d
load net {modulo:result:exu.itm(38)} -attr vt d
load net {modulo:result:exu.itm(39)} -attr vt d
load net {modulo:result:exu.itm(40)} -attr vt d
load net {modulo:result:exu.itm(41)} -attr vt d
load net {modulo:result:exu.itm(42)} -attr vt d
load net {modulo:result:exu.itm(43)} -attr vt d
load net {modulo:result:exu.itm(44)} -attr vt d
load net {modulo:result:exu.itm(45)} -attr vt d
load net {modulo:result:exu.itm(46)} -attr vt d
load net {modulo:result:exu.itm(47)} -attr vt d
load net {modulo:result:exu.itm(48)} -attr vt d
load net {modulo:result:exu.itm(49)} -attr vt d
load net {modulo:result:exu.itm(50)} -attr vt d
load net {modulo:result:exu.itm(51)} -attr vt d
load net {modulo:result:exu.itm(52)} -attr vt d
load net {modulo:result:exu.itm(53)} -attr vt d
load net {modulo:result:exu.itm(54)} -attr vt d
load net {modulo:result:exu.itm(55)} -attr vt d
load net {modulo:result:exu.itm(56)} -attr vt d
load net {modulo:result:exu.itm(57)} -attr vt d
load net {modulo:result:exu.itm(58)} -attr vt d
load net {modulo:result:exu.itm(59)} -attr vt d
load net {modulo:result:exu.itm(60)} -attr vt d
load net {modulo:result:exu.itm(61)} -attr vt d
load net {modulo:result:exu.itm(62)} -attr vt d
load net {modulo:result:exu.itm(63)} -attr vt d
load net {modulo:result:exu.itm(64)} -attr vt d
load netBundle {modulo:result:exu.itm} 65 {modulo:result:exu.itm(0)} {modulo:result:exu.itm(1)} {modulo:result:exu.itm(2)} {modulo:result:exu.itm(3)} {modulo:result:exu.itm(4)} {modulo:result:exu.itm(5)} {modulo:result:exu.itm(6)} {modulo:result:exu.itm(7)} {modulo:result:exu.itm(8)} {modulo:result:exu.itm(9)} {modulo:result:exu.itm(10)} {modulo:result:exu.itm(11)} {modulo:result:exu.itm(12)} {modulo:result:exu.itm(13)} {modulo:result:exu.itm(14)} {modulo:result:exu.itm(15)} {modulo:result:exu.itm(16)} {modulo:result:exu.itm(17)} {modulo:result:exu.itm(18)} {modulo:result:exu.itm(19)} {modulo:result:exu.itm(20)} {modulo:result:exu.itm(21)} {modulo:result:exu.itm(22)} {modulo:result:exu.itm(23)} {modulo:result:exu.itm(24)} {modulo:result:exu.itm(25)} {modulo:result:exu.itm(26)} {modulo:result:exu.itm(27)} {modulo:result:exu.itm(28)} {modulo:result:exu.itm(29)} {modulo:result:exu.itm(30)} {modulo:result:exu.itm(31)} {modulo:result:exu.itm(32)} {modulo:result:exu.itm(33)} {modulo:result:exu.itm(34)} {modulo:result:exu.itm(35)} {modulo:result:exu.itm(36)} {modulo:result:exu.itm(37)} {modulo:result:exu.itm(38)} {modulo:result:exu.itm(39)} {modulo:result:exu.itm(40)} {modulo:result:exu.itm(41)} {modulo:result:exu.itm(42)} {modulo:result:exu.itm(43)} {modulo:result:exu.itm(44)} {modulo:result:exu.itm(45)} {modulo:result:exu.itm(46)} {modulo:result:exu.itm(47)} {modulo:result:exu.itm(48)} {modulo:result:exu.itm(49)} {modulo:result:exu.itm(50)} {modulo:result:exu.itm(51)} {modulo:result:exu.itm(52)} {modulo:result:exu.itm(53)} {modulo:result:exu.itm(54)} {modulo:result:exu.itm(55)} {modulo:result:exu.itm(56)} {modulo:result:exu.itm(57)} {modulo:result:exu.itm(58)} {modulo:result:exu.itm(59)} {modulo:result:exu.itm(60)} {modulo:result:exu.itm(61)} {modulo:result:exu.itm(62)} {modulo:result:exu.itm(63)} {modulo:result:exu.itm(64)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-953 -attr oid 949 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {STAGE_LOOP:mux#1.itm(0)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(1)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(2)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(3)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(4)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(5)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(6)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(7)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(8)} -attr vt d
load netBundle {STAGE_LOOP:mux#1.itm} 9 {STAGE_LOOP:mux#1.itm(0)} {STAGE_LOOP:mux#1.itm(1)} {STAGE_LOOP:mux#1.itm(2)} {STAGE_LOOP:mux#1.itm(3)} {STAGE_LOOP:mux#1.itm(4)} {STAGE_LOOP:mux#1.itm(5)} {STAGE_LOOP:mux#1.itm(6)} {STAGE_LOOP:mux#1.itm(7)} {STAGE_LOOP:mux#1.itm(8)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-954 -attr oid 950 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:mux#1.itm}
load net {conc.itm(0)} -attr vt d
load net {conc.itm(1)} -attr vt d
load net {conc.itm(2)} -attr vt d
load net {conc.itm(3)} -attr vt d
load net {conc.itm(4)} -attr vt d
load net {conc.itm(5)} -attr vt d
load net {conc.itm(6)} -attr vt d
load net {conc.itm(7)} -attr vt d
load net {conc.itm(8)} -attr vt d
load netBundle {conc.itm} 9 {conc.itm(0)} {conc.itm(1)} {conc.itm(2)} {conc.itm(3)} {conc.itm(4)} {conc.itm(5)} {conc.itm(6)} {conc.itm(7)} {conc.itm(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc.itm}
load net {COMP_LOOP:tmp:mux.itm(0)} -attr vt d
load net {COMP_LOOP:tmp:mux.itm(1)} -attr vt d
load net {COMP_LOOP:tmp:mux.itm(2)} -attr vt d
load net {COMP_LOOP:tmp:mux.itm(3)} -attr vt d
load netBundle {COMP_LOOP:tmp:mux.itm} 4 {COMP_LOOP:tmp:mux.itm(0)} {COMP_LOOP:tmp:mux.itm(1)} {COMP_LOOP:tmp:mux.itm(2)} {COMP_LOOP:tmp:mux.itm(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-955 -attr oid 951 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux.itm}
load net {COMP_LOOP:tmp:acc.itm(0)} -attr vt d
load net {COMP_LOOP:tmp:acc.itm(1)} -attr vt d
load net {COMP_LOOP:tmp:acc.itm(2)} -attr vt d
load net {COMP_LOOP:tmp:acc.itm(3)} -attr vt d
load netBundle {COMP_LOOP:tmp:acc.itm} 4 {COMP_LOOP:tmp:acc.itm(0)} {COMP_LOOP:tmp:acc.itm(1)} {COMP_LOOP:tmp:acc.itm(2)} {COMP_LOOP:tmp:acc.itm(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-956 -attr oid 952 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:acc.itm}
load net {STAGE_LOOP:i:not.itm(0)} -attr vt d
load net {STAGE_LOOP:i:not.itm(1)} -attr vt d
load net {STAGE_LOOP:i:not.itm(2)} -attr vt d
load net {STAGE_LOOP:i:not.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:i:not.itm} 4 {STAGE_LOOP:i:not.itm(0)} {STAGE_LOOP:i:not.itm(1)} {STAGE_LOOP:i:not.itm(2)} {STAGE_LOOP:i:not.itm(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-957 -attr oid 953 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not.itm}
load net {COMP_LOOP:tmp:mux#1.itm(0)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(1)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(2)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(3)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(4)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(5)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(6)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(7)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(8)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(9)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(10)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(11)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(12)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(13)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(14)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(15)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(16)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(17)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(18)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(19)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(20)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(21)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(22)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(23)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(24)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(25)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(26)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(27)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(28)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(29)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(30)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(31)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(32)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(33)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(34)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(35)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(36)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(37)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(38)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(39)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(40)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(41)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(42)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(43)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(44)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(45)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(46)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(47)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(48)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(49)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(50)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(51)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(52)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(53)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(54)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(55)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(56)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(57)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(58)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(59)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(60)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(61)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(62)} -attr vt d
load net {COMP_LOOP:tmp:mux#1.itm(63)} -attr vt d
load netBundle {COMP_LOOP:tmp:mux#1.itm} 64 {COMP_LOOP:tmp:mux#1.itm(0)} {COMP_LOOP:tmp:mux#1.itm(1)} {COMP_LOOP:tmp:mux#1.itm(2)} {COMP_LOOP:tmp:mux#1.itm(3)} {COMP_LOOP:tmp:mux#1.itm(4)} {COMP_LOOP:tmp:mux#1.itm(5)} {COMP_LOOP:tmp:mux#1.itm(6)} {COMP_LOOP:tmp:mux#1.itm(7)} {COMP_LOOP:tmp:mux#1.itm(8)} {COMP_LOOP:tmp:mux#1.itm(9)} {COMP_LOOP:tmp:mux#1.itm(10)} {COMP_LOOP:tmp:mux#1.itm(11)} {COMP_LOOP:tmp:mux#1.itm(12)} {COMP_LOOP:tmp:mux#1.itm(13)} {COMP_LOOP:tmp:mux#1.itm(14)} {COMP_LOOP:tmp:mux#1.itm(15)} {COMP_LOOP:tmp:mux#1.itm(16)} {COMP_LOOP:tmp:mux#1.itm(17)} {COMP_LOOP:tmp:mux#1.itm(18)} {COMP_LOOP:tmp:mux#1.itm(19)} {COMP_LOOP:tmp:mux#1.itm(20)} {COMP_LOOP:tmp:mux#1.itm(21)} {COMP_LOOP:tmp:mux#1.itm(22)} {COMP_LOOP:tmp:mux#1.itm(23)} {COMP_LOOP:tmp:mux#1.itm(24)} {COMP_LOOP:tmp:mux#1.itm(25)} {COMP_LOOP:tmp:mux#1.itm(26)} {COMP_LOOP:tmp:mux#1.itm(27)} {COMP_LOOP:tmp:mux#1.itm(28)} {COMP_LOOP:tmp:mux#1.itm(29)} {COMP_LOOP:tmp:mux#1.itm(30)} {COMP_LOOP:tmp:mux#1.itm(31)} {COMP_LOOP:tmp:mux#1.itm(32)} {COMP_LOOP:tmp:mux#1.itm(33)} {COMP_LOOP:tmp:mux#1.itm(34)} {COMP_LOOP:tmp:mux#1.itm(35)} {COMP_LOOP:tmp:mux#1.itm(36)} {COMP_LOOP:tmp:mux#1.itm(37)} {COMP_LOOP:tmp:mux#1.itm(38)} {COMP_LOOP:tmp:mux#1.itm(39)} {COMP_LOOP:tmp:mux#1.itm(40)} {COMP_LOOP:tmp:mux#1.itm(41)} {COMP_LOOP:tmp:mux#1.itm(42)} {COMP_LOOP:tmp:mux#1.itm(43)} {COMP_LOOP:tmp:mux#1.itm(44)} {COMP_LOOP:tmp:mux#1.itm(45)} {COMP_LOOP:tmp:mux#1.itm(46)} {COMP_LOOP:tmp:mux#1.itm(47)} {COMP_LOOP:tmp:mux#1.itm(48)} {COMP_LOOP:tmp:mux#1.itm(49)} {COMP_LOOP:tmp:mux#1.itm(50)} {COMP_LOOP:tmp:mux#1.itm(51)} {COMP_LOOP:tmp:mux#1.itm(52)} {COMP_LOOP:tmp:mux#1.itm(53)} {COMP_LOOP:tmp:mux#1.itm(54)} {COMP_LOOP:tmp:mux#1.itm(55)} {COMP_LOOP:tmp:mux#1.itm(56)} {COMP_LOOP:tmp:mux#1.itm(57)} {COMP_LOOP:tmp:mux#1.itm(58)} {COMP_LOOP:tmp:mux#1.itm(59)} {COMP_LOOP:tmp:mux#1.itm(60)} {COMP_LOOP:tmp:mux#1.itm(61)} {COMP_LOOP:tmp:mux#1.itm(62)} {COMP_LOOP:tmp:mux#1.itm(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-958 -attr oid 954 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {conc#1.itm(0)} -attr vt d
load net {conc#1.itm(1)} -attr vt d
load net {conc#1.itm(2)} -attr vt d
load net {conc#1.itm(3)} -attr vt d
load net {conc#1.itm(4)} -attr vt d
load net {conc#1.itm(5)} -attr vt d
load net {conc#1.itm(6)} -attr vt d
load net {conc#1.itm(7)} -attr vt d
load net {conc#1.itm(8)} -attr vt d
load net {conc#1.itm(9)} -attr vt d
load net {conc#1.itm(10)} -attr vt d
load net {conc#1.itm(11)} -attr vt d
load net {conc#1.itm(12)} -attr vt d
load net {conc#1.itm(13)} -attr vt d
load net {conc#1.itm(14)} -attr vt d
load net {conc#1.itm(15)} -attr vt d
load net {conc#1.itm(16)} -attr vt d
load net {conc#1.itm(17)} -attr vt d
load net {conc#1.itm(18)} -attr vt d
load net {conc#1.itm(19)} -attr vt d
load net {conc#1.itm(20)} -attr vt d
load net {conc#1.itm(21)} -attr vt d
load net {conc#1.itm(22)} -attr vt d
load net {conc#1.itm(23)} -attr vt d
load net {conc#1.itm(24)} -attr vt d
load net {conc#1.itm(25)} -attr vt d
load net {conc#1.itm(26)} -attr vt d
load net {conc#1.itm(27)} -attr vt d
load net {conc#1.itm(28)} -attr vt d
load net {conc#1.itm(29)} -attr vt d
load net {conc#1.itm(30)} -attr vt d
load net {conc#1.itm(31)} -attr vt d
load net {conc#1.itm(32)} -attr vt d
load net {conc#1.itm(33)} -attr vt d
load net {conc#1.itm(34)} -attr vt d
load net {conc#1.itm(35)} -attr vt d
load net {conc#1.itm(36)} -attr vt d
load net {conc#1.itm(37)} -attr vt d
load net {conc#1.itm(38)} -attr vt d
load net {conc#1.itm(39)} -attr vt d
load net {conc#1.itm(40)} -attr vt d
load net {conc#1.itm(41)} -attr vt d
load net {conc#1.itm(42)} -attr vt d
load net {conc#1.itm(43)} -attr vt d
load net {conc#1.itm(44)} -attr vt d
load net {conc#1.itm(45)} -attr vt d
load net {conc#1.itm(46)} -attr vt d
load net {conc#1.itm(47)} -attr vt d
load net {conc#1.itm(48)} -attr vt d
load net {conc#1.itm(49)} -attr vt d
load net {conc#1.itm(50)} -attr vt d
load net {conc#1.itm(51)} -attr vt d
load net {conc#1.itm(52)} -attr vt d
load net {conc#1.itm(53)} -attr vt d
load net {conc#1.itm(54)} -attr vt d
load net {conc#1.itm(55)} -attr vt d
load net {conc#1.itm(56)} -attr vt d
load net {conc#1.itm(57)} -attr vt d
load net {conc#1.itm(58)} -attr vt d
load net {conc#1.itm(59)} -attr vt d
load net {conc#1.itm(60)} -attr vt d
load net {conc#1.itm(61)} -attr vt d
load net {conc#1.itm(62)} -attr vt d
load net {conc#1.itm(63)} -attr vt d
load netBundle {conc#1.itm} 64 {conc#1.itm(0)} {conc#1.itm(1)} {conc#1.itm(2)} {conc#1.itm(3)} {conc#1.itm(4)} {conc#1.itm(5)} {conc#1.itm(6)} {conc#1.itm(7)} {conc#1.itm(8)} {conc#1.itm(9)} {conc#1.itm(10)} {conc#1.itm(11)} {conc#1.itm(12)} {conc#1.itm(13)} {conc#1.itm(14)} {conc#1.itm(15)} {conc#1.itm(16)} {conc#1.itm(17)} {conc#1.itm(18)} {conc#1.itm(19)} {conc#1.itm(20)} {conc#1.itm(21)} {conc#1.itm(22)} {conc#1.itm(23)} {conc#1.itm(24)} {conc#1.itm(25)} {conc#1.itm(26)} {conc#1.itm(27)} {conc#1.itm(28)} {conc#1.itm(29)} {conc#1.itm(30)} {conc#1.itm(31)} {conc#1.itm(32)} {conc#1.itm(33)} {conc#1.itm(34)} {conc#1.itm(35)} {conc#1.itm(36)} {conc#1.itm(37)} {conc#1.itm(38)} {conc#1.itm(39)} {conc#1.itm(40)} {conc#1.itm(41)} {conc#1.itm(42)} {conc#1.itm(43)} {conc#1.itm(44)} {conc#1.itm(45)} {conc#1.itm(46)} {conc#1.itm(47)} {conc#1.itm(48)} {conc#1.itm(49)} {conc#1.itm(50)} {conc#1.itm(51)} {conc#1.itm(52)} {conc#1.itm(53)} {conc#1.itm(54)} {conc#1.itm(55)} {conc#1.itm(56)} {conc#1.itm(57)} {conc#1.itm(58)} {conc#1.itm(59)} {conc#1.itm(60)} {conc#1.itm(61)} {conc#1.itm(62)} {conc#1.itm(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {COMP_LOOP:tmp:mux#2.itm(0)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(1)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(2)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(3)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(4)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(5)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(6)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(7)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(8)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(9)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(10)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(11)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(12)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(13)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(14)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(15)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(16)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(17)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(18)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(19)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(20)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(21)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(22)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(23)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(24)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(25)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(26)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(27)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(28)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(29)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(30)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(31)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(32)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(33)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(34)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(35)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(36)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(37)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(38)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(39)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(40)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(41)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(42)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(43)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(44)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(45)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(46)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(47)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(48)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(49)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(50)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(51)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(52)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(53)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(54)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(55)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(56)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(57)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(58)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(59)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(60)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(61)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(62)} -attr vt d
load net {COMP_LOOP:tmp:mux#2.itm(63)} -attr vt d
load netBundle {COMP_LOOP:tmp:mux#2.itm} 64 {COMP_LOOP:tmp:mux#2.itm(0)} {COMP_LOOP:tmp:mux#2.itm(1)} {COMP_LOOP:tmp:mux#2.itm(2)} {COMP_LOOP:tmp:mux#2.itm(3)} {COMP_LOOP:tmp:mux#2.itm(4)} {COMP_LOOP:tmp:mux#2.itm(5)} {COMP_LOOP:tmp:mux#2.itm(6)} {COMP_LOOP:tmp:mux#2.itm(7)} {COMP_LOOP:tmp:mux#2.itm(8)} {COMP_LOOP:tmp:mux#2.itm(9)} {COMP_LOOP:tmp:mux#2.itm(10)} {COMP_LOOP:tmp:mux#2.itm(11)} {COMP_LOOP:tmp:mux#2.itm(12)} {COMP_LOOP:tmp:mux#2.itm(13)} {COMP_LOOP:tmp:mux#2.itm(14)} {COMP_LOOP:tmp:mux#2.itm(15)} {COMP_LOOP:tmp:mux#2.itm(16)} {COMP_LOOP:tmp:mux#2.itm(17)} {COMP_LOOP:tmp:mux#2.itm(18)} {COMP_LOOP:tmp:mux#2.itm(19)} {COMP_LOOP:tmp:mux#2.itm(20)} {COMP_LOOP:tmp:mux#2.itm(21)} {COMP_LOOP:tmp:mux#2.itm(22)} {COMP_LOOP:tmp:mux#2.itm(23)} {COMP_LOOP:tmp:mux#2.itm(24)} {COMP_LOOP:tmp:mux#2.itm(25)} {COMP_LOOP:tmp:mux#2.itm(26)} {COMP_LOOP:tmp:mux#2.itm(27)} {COMP_LOOP:tmp:mux#2.itm(28)} {COMP_LOOP:tmp:mux#2.itm(29)} {COMP_LOOP:tmp:mux#2.itm(30)} {COMP_LOOP:tmp:mux#2.itm(31)} {COMP_LOOP:tmp:mux#2.itm(32)} {COMP_LOOP:tmp:mux#2.itm(33)} {COMP_LOOP:tmp:mux#2.itm(34)} {COMP_LOOP:tmp:mux#2.itm(35)} {COMP_LOOP:tmp:mux#2.itm(36)} {COMP_LOOP:tmp:mux#2.itm(37)} {COMP_LOOP:tmp:mux#2.itm(38)} {COMP_LOOP:tmp:mux#2.itm(39)} {COMP_LOOP:tmp:mux#2.itm(40)} {COMP_LOOP:tmp:mux#2.itm(41)} {COMP_LOOP:tmp:mux#2.itm(42)} {COMP_LOOP:tmp:mux#2.itm(43)} {COMP_LOOP:tmp:mux#2.itm(44)} {COMP_LOOP:tmp:mux#2.itm(45)} {COMP_LOOP:tmp:mux#2.itm(46)} {COMP_LOOP:tmp:mux#2.itm(47)} {COMP_LOOP:tmp:mux#2.itm(48)} {COMP_LOOP:tmp:mux#2.itm(49)} {COMP_LOOP:tmp:mux#2.itm(50)} {COMP_LOOP:tmp:mux#2.itm(51)} {COMP_LOOP:tmp:mux#2.itm(52)} {COMP_LOOP:tmp:mux#2.itm(53)} {COMP_LOOP:tmp:mux#2.itm(54)} {COMP_LOOP:tmp:mux#2.itm(55)} {COMP_LOOP:tmp:mux#2.itm(56)} {COMP_LOOP:tmp:mux#2.itm(57)} {COMP_LOOP:tmp:mux#2.itm(58)} {COMP_LOOP:tmp:mux#2.itm(59)} {COMP_LOOP:tmp:mux#2.itm(60)} {COMP_LOOP:tmp:mux#2.itm(61)} {COMP_LOOP:tmp:mux#2.itm(62)} {COMP_LOOP:tmp:mux#2.itm(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-959 -attr oid 955 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {conc#2.itm(0)} -attr vt d
load net {conc#2.itm(1)} -attr vt d
load net {conc#2.itm(2)} -attr vt d
load net {conc#2.itm(3)} -attr vt d
load net {conc#2.itm(4)} -attr vt d
load net {conc#2.itm(5)} -attr vt d
load net {conc#2.itm(6)} -attr vt d
load net {conc#2.itm(7)} -attr vt d
load net {conc#2.itm(8)} -attr vt d
load net {conc#2.itm(9)} -attr vt d
load net {conc#2.itm(10)} -attr vt d
load net {conc#2.itm(11)} -attr vt d
load net {conc#2.itm(12)} -attr vt d
load net {conc#2.itm(13)} -attr vt d
load net {conc#2.itm(14)} -attr vt d
load net {conc#2.itm(15)} -attr vt d
load net {conc#2.itm(16)} -attr vt d
load net {conc#2.itm(17)} -attr vt d
load net {conc#2.itm(18)} -attr vt d
load net {conc#2.itm(19)} -attr vt d
load net {conc#2.itm(20)} -attr vt d
load net {conc#2.itm(21)} -attr vt d
load net {conc#2.itm(22)} -attr vt d
load net {conc#2.itm(23)} -attr vt d
load net {conc#2.itm(24)} -attr vt d
load net {conc#2.itm(25)} -attr vt d
load net {conc#2.itm(26)} -attr vt d
load net {conc#2.itm(27)} -attr vt d
load net {conc#2.itm(28)} -attr vt d
load net {conc#2.itm(29)} -attr vt d
load net {conc#2.itm(30)} -attr vt d
load net {conc#2.itm(31)} -attr vt d
load net {conc#2.itm(32)} -attr vt d
load net {conc#2.itm(33)} -attr vt d
load net {conc#2.itm(34)} -attr vt d
load net {conc#2.itm(35)} -attr vt d
load net {conc#2.itm(36)} -attr vt d
load net {conc#2.itm(37)} -attr vt d
load net {conc#2.itm(38)} -attr vt d
load net {conc#2.itm(39)} -attr vt d
load net {conc#2.itm(40)} -attr vt d
load net {conc#2.itm(41)} -attr vt d
load net {conc#2.itm(42)} -attr vt d
load net {conc#2.itm(43)} -attr vt d
load net {conc#2.itm(44)} -attr vt d
load net {conc#2.itm(45)} -attr vt d
load net {conc#2.itm(46)} -attr vt d
load net {conc#2.itm(47)} -attr vt d
load net {conc#2.itm(48)} -attr vt d
load net {conc#2.itm(49)} -attr vt d
load net {conc#2.itm(50)} -attr vt d
load net {conc#2.itm(51)} -attr vt d
load net {conc#2.itm(52)} -attr vt d
load net {conc#2.itm(53)} -attr vt d
load net {conc#2.itm(54)} -attr vt d
load net {conc#2.itm(55)} -attr vt d
load net {conc#2.itm(56)} -attr vt d
load net {conc#2.itm(57)} -attr vt d
load net {conc#2.itm(58)} -attr vt d
load net {conc#2.itm(59)} -attr vt d
load net {conc#2.itm(60)} -attr vt d
load net {conc#2.itm(61)} -attr vt d
load net {conc#2.itm(62)} -attr vt d
load net {conc#2.itm(63)} -attr vt d
load netBundle {conc#2.itm} 64 {conc#2.itm(0)} {conc#2.itm(1)} {conc#2.itm(2)} {conc#2.itm(3)} {conc#2.itm(4)} {conc#2.itm(5)} {conc#2.itm(6)} {conc#2.itm(7)} {conc#2.itm(8)} {conc#2.itm(9)} {conc#2.itm(10)} {conc#2.itm(11)} {conc#2.itm(12)} {conc#2.itm(13)} {conc#2.itm(14)} {conc#2.itm(15)} {conc#2.itm(16)} {conc#2.itm(17)} {conc#2.itm(18)} {conc#2.itm(19)} {conc#2.itm(20)} {conc#2.itm(21)} {conc#2.itm(22)} {conc#2.itm(23)} {conc#2.itm(24)} {conc#2.itm(25)} {conc#2.itm(26)} {conc#2.itm(27)} {conc#2.itm(28)} {conc#2.itm(29)} {conc#2.itm(30)} {conc#2.itm(31)} {conc#2.itm(32)} {conc#2.itm(33)} {conc#2.itm(34)} {conc#2.itm(35)} {conc#2.itm(36)} {conc#2.itm(37)} {conc#2.itm(38)} {conc#2.itm(39)} {conc#2.itm(40)} {conc#2.itm(41)} {conc#2.itm(42)} {conc#2.itm(43)} {conc#2.itm(44)} {conc#2.itm(45)} {conc#2.itm(46)} {conc#2.itm(47)} {conc#2.itm(48)} {conc#2.itm(49)} {conc#2.itm(50)} {conc#2.itm(51)} {conc#2.itm(52)} {conc#2.itm(53)} {conc#2.itm(54)} {conc#2.itm(55)} {conc#2.itm(56)} {conc#2.itm(57)} {conc#2.itm(58)} {conc#2.itm(59)} {conc#2.itm(60)} {conc#2.itm(61)} {conc#2.itm(62)} {conc#2.itm(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-960 -attr oid 956 -attr vt d
load net {clk} -port {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-961 -attr oid 957 -attr vt d
load net {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-962 -attr oid 958 -attr vt d
load net {rst} -port {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-963 -attr oid 959 -attr vt d
load net {vec:rsc.s_tdone} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-964 -attr oid 960 -attr vt d
load net {vec:rsc.s_tdone} -port {vec:rsc.s_tdone} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-965 -attr oid 961 -attr vt d
load net {vec:rsc.tr_write_done} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-966 -attr oid 962 -attr vt d
load net {vec:rsc.tr_write_done} -port {vec:rsc.tr_write_done} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-967 -attr oid 963 -attr vt d
load net {vec:rsc.RREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-968 -attr oid 964 -attr vt d
load net {vec:rsc.RREADY} -port {vec:rsc.RREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-969 -attr oid 965 -attr vt d
load net {vec:rsc.RVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-970 -attr oid 966 -attr vt d
load net {vec:rsc.RVALID} -port {vec:rsc.RVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-971 -attr oid 967 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RVALID}
load net {vec:rsc.RUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-972 -attr oid 968 -attr vt d
load net {vec:rsc.RUSER} -port {vec:rsc.RUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-973 -attr oid 969 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RUSER}
load net {vec:rsc.RLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-974 -attr oid 970 -attr vt d
load net {vec:rsc.RLAST} -port {vec:rsc.RLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-975 -attr oid 971 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RLAST}
load net {vec:rsc.RRESP(0)} -attr vt d
load net {vec:rsc.RRESP(1)} -attr vt d
load netBundle {vec:rsc.RRESP} 2 {vec:rsc.RRESP(0)} {vec:rsc.RRESP(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-976 -attr oid 972 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RRESP}
load net {vec:rsc.RRESP(0)} -port {vec:rsc.RRESP(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RRESP}
load net {vec:rsc.RRESP(1)} -port {vec:rsc.RRESP(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RRESP}
load net {vec:rsc.RDATA(0)} -attr vt d
load net {vec:rsc.RDATA(1)} -attr vt d
load net {vec:rsc.RDATA(2)} -attr vt d
load net {vec:rsc.RDATA(3)} -attr vt d
load net {vec:rsc.RDATA(4)} -attr vt d
load net {vec:rsc.RDATA(5)} -attr vt d
load net {vec:rsc.RDATA(6)} -attr vt d
load net {vec:rsc.RDATA(7)} -attr vt d
load net {vec:rsc.RDATA(8)} -attr vt d
load net {vec:rsc.RDATA(9)} -attr vt d
load net {vec:rsc.RDATA(10)} -attr vt d
load net {vec:rsc.RDATA(11)} -attr vt d
load net {vec:rsc.RDATA(12)} -attr vt d
load net {vec:rsc.RDATA(13)} -attr vt d
load net {vec:rsc.RDATA(14)} -attr vt d
load net {vec:rsc.RDATA(15)} -attr vt d
load net {vec:rsc.RDATA(16)} -attr vt d
load net {vec:rsc.RDATA(17)} -attr vt d
load net {vec:rsc.RDATA(18)} -attr vt d
load net {vec:rsc.RDATA(19)} -attr vt d
load net {vec:rsc.RDATA(20)} -attr vt d
load net {vec:rsc.RDATA(21)} -attr vt d
load net {vec:rsc.RDATA(22)} -attr vt d
load net {vec:rsc.RDATA(23)} -attr vt d
load net {vec:rsc.RDATA(24)} -attr vt d
load net {vec:rsc.RDATA(25)} -attr vt d
load net {vec:rsc.RDATA(26)} -attr vt d
load net {vec:rsc.RDATA(27)} -attr vt d
load net {vec:rsc.RDATA(28)} -attr vt d
load net {vec:rsc.RDATA(29)} -attr vt d
load net {vec:rsc.RDATA(30)} -attr vt d
load net {vec:rsc.RDATA(31)} -attr vt d
load net {vec:rsc.RDATA(32)} -attr vt d
load net {vec:rsc.RDATA(33)} -attr vt d
load net {vec:rsc.RDATA(34)} -attr vt d
load net {vec:rsc.RDATA(35)} -attr vt d
load net {vec:rsc.RDATA(36)} -attr vt d
load net {vec:rsc.RDATA(37)} -attr vt d
load net {vec:rsc.RDATA(38)} -attr vt d
load net {vec:rsc.RDATA(39)} -attr vt d
load net {vec:rsc.RDATA(40)} -attr vt d
load net {vec:rsc.RDATA(41)} -attr vt d
load net {vec:rsc.RDATA(42)} -attr vt d
load net {vec:rsc.RDATA(43)} -attr vt d
load net {vec:rsc.RDATA(44)} -attr vt d
load net {vec:rsc.RDATA(45)} -attr vt d
load net {vec:rsc.RDATA(46)} -attr vt d
load net {vec:rsc.RDATA(47)} -attr vt d
load net {vec:rsc.RDATA(48)} -attr vt d
load net {vec:rsc.RDATA(49)} -attr vt d
load net {vec:rsc.RDATA(50)} -attr vt d
load net {vec:rsc.RDATA(51)} -attr vt d
load net {vec:rsc.RDATA(52)} -attr vt d
load net {vec:rsc.RDATA(53)} -attr vt d
load net {vec:rsc.RDATA(54)} -attr vt d
load net {vec:rsc.RDATA(55)} -attr vt d
load net {vec:rsc.RDATA(56)} -attr vt d
load net {vec:rsc.RDATA(57)} -attr vt d
load net {vec:rsc.RDATA(58)} -attr vt d
load net {vec:rsc.RDATA(59)} -attr vt d
load net {vec:rsc.RDATA(60)} -attr vt d
load net {vec:rsc.RDATA(61)} -attr vt d
load net {vec:rsc.RDATA(62)} -attr vt d
load net {vec:rsc.RDATA(63)} -attr vt d
load netBundle {vec:rsc.RDATA} 64 {vec:rsc.RDATA(0)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(31)} {vec:rsc.RDATA(32)} {vec:rsc.RDATA(33)} {vec:rsc.RDATA(34)} {vec:rsc.RDATA(35)} {vec:rsc.RDATA(36)} {vec:rsc.RDATA(37)} {vec:rsc.RDATA(38)} {vec:rsc.RDATA(39)} {vec:rsc.RDATA(40)} {vec:rsc.RDATA(41)} {vec:rsc.RDATA(42)} {vec:rsc.RDATA(43)} {vec:rsc.RDATA(44)} {vec:rsc.RDATA(45)} {vec:rsc.RDATA(46)} {vec:rsc.RDATA(47)} {vec:rsc.RDATA(48)} {vec:rsc.RDATA(49)} {vec:rsc.RDATA(50)} {vec:rsc.RDATA(51)} {vec:rsc.RDATA(52)} {vec:rsc.RDATA(53)} {vec:rsc.RDATA(54)} {vec:rsc.RDATA(55)} {vec:rsc.RDATA(56)} {vec:rsc.RDATA(57)} {vec:rsc.RDATA(58)} {vec:rsc.RDATA(59)} {vec:rsc.RDATA(60)} {vec:rsc.RDATA(61)} {vec:rsc.RDATA(62)} {vec:rsc.RDATA(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-977 -attr oid 973 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(0)} -port {vec:rsc.RDATA(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(1)} -port {vec:rsc.RDATA(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(2)} -port {vec:rsc.RDATA(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(3)} -port {vec:rsc.RDATA(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(4)} -port {vec:rsc.RDATA(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(5)} -port {vec:rsc.RDATA(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(6)} -port {vec:rsc.RDATA(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(7)} -port {vec:rsc.RDATA(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(8)} -port {vec:rsc.RDATA(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(9)} -port {vec:rsc.RDATA(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(10)} -port {vec:rsc.RDATA(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(11)} -port {vec:rsc.RDATA(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(12)} -port {vec:rsc.RDATA(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(13)} -port {vec:rsc.RDATA(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(14)} -port {vec:rsc.RDATA(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(15)} -port {vec:rsc.RDATA(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(16)} -port {vec:rsc.RDATA(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(17)} -port {vec:rsc.RDATA(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(18)} -port {vec:rsc.RDATA(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(19)} -port {vec:rsc.RDATA(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(20)} -port {vec:rsc.RDATA(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(21)} -port {vec:rsc.RDATA(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(22)} -port {vec:rsc.RDATA(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(23)} -port {vec:rsc.RDATA(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(24)} -port {vec:rsc.RDATA(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(25)} -port {vec:rsc.RDATA(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(26)} -port {vec:rsc.RDATA(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(27)} -port {vec:rsc.RDATA(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(28)} -port {vec:rsc.RDATA(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(29)} -port {vec:rsc.RDATA(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(30)} -port {vec:rsc.RDATA(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(31)} -port {vec:rsc.RDATA(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(32)} -port {vec:rsc.RDATA(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(33)} -port {vec:rsc.RDATA(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(34)} -port {vec:rsc.RDATA(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(35)} -port {vec:rsc.RDATA(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(36)} -port {vec:rsc.RDATA(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(37)} -port {vec:rsc.RDATA(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(38)} -port {vec:rsc.RDATA(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(39)} -port {vec:rsc.RDATA(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(40)} -port {vec:rsc.RDATA(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(41)} -port {vec:rsc.RDATA(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(42)} -port {vec:rsc.RDATA(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(43)} -port {vec:rsc.RDATA(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(44)} -port {vec:rsc.RDATA(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(45)} -port {vec:rsc.RDATA(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(46)} -port {vec:rsc.RDATA(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(47)} -port {vec:rsc.RDATA(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(48)} -port {vec:rsc.RDATA(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(49)} -port {vec:rsc.RDATA(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(50)} -port {vec:rsc.RDATA(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(51)} -port {vec:rsc.RDATA(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(52)} -port {vec:rsc.RDATA(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(53)} -port {vec:rsc.RDATA(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(54)} -port {vec:rsc.RDATA(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(55)} -port {vec:rsc.RDATA(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(56)} -port {vec:rsc.RDATA(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(57)} -port {vec:rsc.RDATA(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(58)} -port {vec:rsc.RDATA(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(59)} -port {vec:rsc.RDATA(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(60)} -port {vec:rsc.RDATA(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(61)} -port {vec:rsc.RDATA(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(62)} -port {vec:rsc.RDATA(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(63)} -port {vec:rsc.RDATA(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-978 -attr oid 974 -attr vt d
load net {vec:rsc.RID} -port {vec:rsc.RID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-979 -attr oid 975 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RID}
load net {vec:rsc.ARREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-980 -attr oid 976 -attr vt d
load net {vec:rsc.ARREADY} -port {vec:rsc.ARREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-981 -attr oid 977 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARREADY}
load net {vec:rsc.ARVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-982 -attr oid 978 -attr vt d
load net {vec:rsc.ARVALID} -port {vec:rsc.ARVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-983 -attr oid 979 -attr vt d
load net {vec:rsc.ARUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-984 -attr oid 980 -attr vt d
load net {vec:rsc.ARUSER} -port {vec:rsc.ARUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-985 -attr oid 981 -attr vt d
load net {vec:rsc.ARREGION(0)} -attr vt d
load net {vec:rsc.ARREGION(1)} -attr vt d
load net {vec:rsc.ARREGION(2)} -attr vt d
load net {vec:rsc.ARREGION(3)} -attr vt d
load netBundle {vec:rsc.ARREGION} 4 {vec:rsc.ARREGION(0)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-986 -attr oid 982 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(0)} -port {vec:rsc.ARREGION(0)} -attr vt d
load net {vec:rsc.ARREGION(1)} -port {vec:rsc.ARREGION(1)} -attr vt d
load net {vec:rsc.ARREGION(2)} -port {vec:rsc.ARREGION(2)} -attr vt d
load net {vec:rsc.ARREGION(3)} -port {vec:rsc.ARREGION(3)} -attr vt d
load netBundle {vec:rsc.ARREGION} 4 {vec:rsc.ARREGION(0)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-987 -attr oid 983 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARREGION}
load net {vec:rsc.ARQOS(0)} -attr vt d
load net {vec:rsc.ARQOS(1)} -attr vt d
load net {vec:rsc.ARQOS(2)} -attr vt d
load net {vec:rsc.ARQOS(3)} -attr vt d
load netBundle {vec:rsc.ARQOS} 4 {vec:rsc.ARQOS(0)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-988 -attr oid 984 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(0)} -port {vec:rsc.ARQOS(0)} -attr vt d
load net {vec:rsc.ARQOS(1)} -port {vec:rsc.ARQOS(1)} -attr vt d
load net {vec:rsc.ARQOS(2)} -port {vec:rsc.ARQOS(2)} -attr vt d
load net {vec:rsc.ARQOS(3)} -port {vec:rsc.ARQOS(3)} -attr vt d
load netBundle {vec:rsc.ARQOS} 4 {vec:rsc.ARQOS(0)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-989 -attr oid 985 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARQOS}
load net {vec:rsc.ARPROT(0)} -attr vt d
load net {vec:rsc.ARPROT(1)} -attr vt d
load net {vec:rsc.ARPROT(2)} -attr vt d
load netBundle {vec:rsc.ARPROT} 3 {vec:rsc.ARPROT(0)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-990 -attr oid 986 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(0)} -port {vec:rsc.ARPROT(0)} -attr vt d
load net {vec:rsc.ARPROT(1)} -port {vec:rsc.ARPROT(1)} -attr vt d
load net {vec:rsc.ARPROT(2)} -port {vec:rsc.ARPROT(2)} -attr vt d
load netBundle {vec:rsc.ARPROT} 3 {vec:rsc.ARPROT(0)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-991 -attr oid 987 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARPROT}
load net {vec:rsc.ARCACHE(0)} -attr vt d
load net {vec:rsc.ARCACHE(1)} -attr vt d
load net {vec:rsc.ARCACHE(2)} -attr vt d
load net {vec:rsc.ARCACHE(3)} -attr vt d
load netBundle {vec:rsc.ARCACHE} 4 {vec:rsc.ARCACHE(0)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-992 -attr oid 988 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(0)} -port {vec:rsc.ARCACHE(0)} -attr vt d
load net {vec:rsc.ARCACHE(1)} -port {vec:rsc.ARCACHE(1)} -attr vt d
load net {vec:rsc.ARCACHE(2)} -port {vec:rsc.ARCACHE(2)} -attr vt d
load net {vec:rsc.ARCACHE(3)} -port {vec:rsc.ARCACHE(3)} -attr vt d
load netBundle {vec:rsc.ARCACHE} 4 {vec:rsc.ARCACHE(0)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-993 -attr oid 989 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARCACHE}
load net {vec:rsc.ARLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-994 -attr oid 990 -attr vt d
load net {vec:rsc.ARLOCK} -port {vec:rsc.ARLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-995 -attr oid 991 -attr vt d
load net {vec:rsc.ARBURST(0)} -attr vt d
load net {vec:rsc.ARBURST(1)} -attr vt d
load netBundle {vec:rsc.ARBURST} 2 {vec:rsc.ARBURST(0)} {vec:rsc.ARBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-996 -attr oid 992 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARBURST}
load net {vec:rsc.ARBURST(0)} -port {vec:rsc.ARBURST(0)} -attr vt d
load net {vec:rsc.ARBURST(1)} -port {vec:rsc.ARBURST(1)} -attr vt d
load netBundle {vec:rsc.ARBURST} 2 {vec:rsc.ARBURST(0)} {vec:rsc.ARBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-997 -attr oid 993 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARBURST}
load net {vec:rsc.ARSIZE(0)} -attr vt d
load net {vec:rsc.ARSIZE(1)} -attr vt d
load net {vec:rsc.ARSIZE(2)} -attr vt d
load netBundle {vec:rsc.ARSIZE} 3 {vec:rsc.ARSIZE(0)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-998 -attr oid 994 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(0)} -port {vec:rsc.ARSIZE(0)} -attr vt d
load net {vec:rsc.ARSIZE(1)} -port {vec:rsc.ARSIZE(1)} -attr vt d
load net {vec:rsc.ARSIZE(2)} -port {vec:rsc.ARSIZE(2)} -attr vt d
load netBundle {vec:rsc.ARSIZE} 3 {vec:rsc.ARSIZE(0)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-999 -attr oid 995 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARSIZE}
load net {vec:rsc.ARLEN(0)} -attr vt d
load net {vec:rsc.ARLEN(1)} -attr vt d
load net {vec:rsc.ARLEN(2)} -attr vt d
load net {vec:rsc.ARLEN(3)} -attr vt d
load net {vec:rsc.ARLEN(4)} -attr vt d
load net {vec:rsc.ARLEN(5)} -attr vt d
load net {vec:rsc.ARLEN(6)} -attr vt d
load net {vec:rsc.ARLEN(7)} -attr vt d
load netBundle {vec:rsc.ARLEN} 8 {vec:rsc.ARLEN(0)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1000 -attr oid 996 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(0)} -port {vec:rsc.ARLEN(0)} -attr vt d
load net {vec:rsc.ARLEN(1)} -port {vec:rsc.ARLEN(1)} -attr vt d
load net {vec:rsc.ARLEN(2)} -port {vec:rsc.ARLEN(2)} -attr vt d
load net {vec:rsc.ARLEN(3)} -port {vec:rsc.ARLEN(3)} -attr vt d
load net {vec:rsc.ARLEN(4)} -port {vec:rsc.ARLEN(4)} -attr vt d
load net {vec:rsc.ARLEN(5)} -port {vec:rsc.ARLEN(5)} -attr vt d
load net {vec:rsc.ARLEN(6)} -port {vec:rsc.ARLEN(6)} -attr vt d
load net {vec:rsc.ARLEN(7)} -port {vec:rsc.ARLEN(7)} -attr vt d
load netBundle {vec:rsc.ARLEN} 8 {vec:rsc.ARLEN(0)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1001 -attr oid 997 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARADDR(0)} -attr vt d
load net {vec:rsc.ARADDR(1)} -attr vt d
load net {vec:rsc.ARADDR(2)} -attr vt d
load net {vec:rsc.ARADDR(3)} -attr vt d
load net {vec:rsc.ARADDR(4)} -attr vt d
load net {vec:rsc.ARADDR(5)} -attr vt d
load net {vec:rsc.ARADDR(6)} -attr vt d
load net {vec:rsc.ARADDR(7)} -attr vt d
load net {vec:rsc.ARADDR(8)} -attr vt d
load net {vec:rsc.ARADDR(9)} -attr vt d
load net {vec:rsc.ARADDR(10)} -attr vt d
load net {vec:rsc.ARADDR(11)} -attr vt d
load netBundle {vec:rsc.ARADDR} 12 {vec:rsc.ARADDR(0)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1002 -attr oid 998 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(0)} -port {vec:rsc.ARADDR(0)} -attr vt d
load net {vec:rsc.ARADDR(1)} -port {vec:rsc.ARADDR(1)} -attr vt d
load net {vec:rsc.ARADDR(2)} -port {vec:rsc.ARADDR(2)} -attr vt d
load net {vec:rsc.ARADDR(3)} -port {vec:rsc.ARADDR(3)} -attr vt d
load net {vec:rsc.ARADDR(4)} -port {vec:rsc.ARADDR(4)} -attr vt d
load net {vec:rsc.ARADDR(5)} -port {vec:rsc.ARADDR(5)} -attr vt d
load net {vec:rsc.ARADDR(6)} -port {vec:rsc.ARADDR(6)} -attr vt d
load net {vec:rsc.ARADDR(7)} -port {vec:rsc.ARADDR(7)} -attr vt d
load net {vec:rsc.ARADDR(8)} -port {vec:rsc.ARADDR(8)} -attr vt d
load net {vec:rsc.ARADDR(9)} -port {vec:rsc.ARADDR(9)} -attr vt d
load net {vec:rsc.ARADDR(10)} -port {vec:rsc.ARADDR(10)} -attr vt d
load net {vec:rsc.ARADDR(11)} -port {vec:rsc.ARADDR(11)} -attr vt d
load netBundle {vec:rsc.ARADDR} 12 {vec:rsc.ARADDR(0)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1003 -attr oid 999 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1004 -attr oid 1000 -attr vt d
load net {vec:rsc.ARID} -port {vec:rsc.ARID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1005 -attr oid 1001 -attr vt d
load net {vec:rsc.BREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1006 -attr oid 1002 -attr vt d
load net {vec:rsc.BREADY} -port {vec:rsc.BREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1007 -attr oid 1003 -attr vt d
load net {vec:rsc.BVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1008 -attr oid 1004 -attr vt d
load net {vec:rsc.BVALID} -port {vec:rsc.BVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1009 -attr oid 1005 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.BVALID}
load net {vec:rsc.BUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1010 -attr oid 1006 -attr vt d
load net {vec:rsc.BUSER} -port {vec:rsc.BUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1011 -attr oid 1007 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.BUSER}
load net {vec:rsc.BRESP(0)} -attr vt d
load net {vec:rsc.BRESP(1)} -attr vt d
load netBundle {vec:rsc.BRESP} 2 {vec:rsc.BRESP(0)} {vec:rsc.BRESP(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1012 -attr oid 1008 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.BRESP}
load net {vec:rsc.BRESP(0)} -port {vec:rsc.BRESP(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.BRESP}
load net {vec:rsc.BRESP(1)} -port {vec:rsc.BRESP(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.BRESP}
load net {vec:rsc.BID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1013 -attr oid 1009 -attr vt d
load net {vec:rsc.BID} -port {vec:rsc.BID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1014 -attr oid 1010 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.BID}
load net {vec:rsc.WREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1015 -attr oid 1011 -attr vt d
load net {vec:rsc.WREADY} -port {vec:rsc.WREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1016 -attr oid 1012 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WREADY}
load net {vec:rsc.WVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1017 -attr oid 1013 -attr vt d
load net {vec:rsc.WVALID} -port {vec:rsc.WVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1018 -attr oid 1014 -attr vt d
load net {vec:rsc.WUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1019 -attr oid 1015 -attr vt d
load net {vec:rsc.WUSER} -port {vec:rsc.WUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1020 -attr oid 1016 -attr vt d
load net {vec:rsc.WLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1021 -attr oid 1017 -attr vt d
load net {vec:rsc.WLAST} -port {vec:rsc.WLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1022 -attr oid 1018 -attr vt d
load net {vec:rsc.WSTRB(0)} -attr vt d
load net {vec:rsc.WSTRB(1)} -attr vt d
load net {vec:rsc.WSTRB(2)} -attr vt d
load net {vec:rsc.WSTRB(3)} -attr vt d
load net {vec:rsc.WSTRB(4)} -attr vt d
load net {vec:rsc.WSTRB(5)} -attr vt d
load net {vec:rsc.WSTRB(6)} -attr vt d
load net {vec:rsc.WSTRB(7)} -attr vt d
load netBundle {vec:rsc.WSTRB} 8 {vec:rsc.WSTRB(0)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(3)} {vec:rsc.WSTRB(4)} {vec:rsc.WSTRB(5)} {vec:rsc.WSTRB(6)} {vec:rsc.WSTRB(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1023 -attr oid 1019 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(0)} -port {vec:rsc.WSTRB(0)} -attr vt d
load net {vec:rsc.WSTRB(1)} -port {vec:rsc.WSTRB(1)} -attr vt d
load net {vec:rsc.WSTRB(2)} -port {vec:rsc.WSTRB(2)} -attr vt d
load net {vec:rsc.WSTRB(3)} -port {vec:rsc.WSTRB(3)} -attr vt d
load net {vec:rsc.WSTRB(4)} -port {vec:rsc.WSTRB(4)} -attr vt d
load net {vec:rsc.WSTRB(5)} -port {vec:rsc.WSTRB(5)} -attr vt d
load net {vec:rsc.WSTRB(6)} -port {vec:rsc.WSTRB(6)} -attr vt d
load net {vec:rsc.WSTRB(7)} -port {vec:rsc.WSTRB(7)} -attr vt d
load netBundle {vec:rsc.WSTRB} 8 {vec:rsc.WSTRB(0)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(3)} {vec:rsc.WSTRB(4)} {vec:rsc.WSTRB(5)} {vec:rsc.WSTRB(6)} {vec:rsc.WSTRB(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1024 -attr oid 1020 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WSTRB}
load net {vec:rsc.WDATA(0)} -attr vt d
load net {vec:rsc.WDATA(1)} -attr vt d
load net {vec:rsc.WDATA(2)} -attr vt d
load net {vec:rsc.WDATA(3)} -attr vt d
load net {vec:rsc.WDATA(4)} -attr vt d
load net {vec:rsc.WDATA(5)} -attr vt d
load net {vec:rsc.WDATA(6)} -attr vt d
load net {vec:rsc.WDATA(7)} -attr vt d
load net {vec:rsc.WDATA(8)} -attr vt d
load net {vec:rsc.WDATA(9)} -attr vt d
load net {vec:rsc.WDATA(10)} -attr vt d
load net {vec:rsc.WDATA(11)} -attr vt d
load net {vec:rsc.WDATA(12)} -attr vt d
load net {vec:rsc.WDATA(13)} -attr vt d
load net {vec:rsc.WDATA(14)} -attr vt d
load net {vec:rsc.WDATA(15)} -attr vt d
load net {vec:rsc.WDATA(16)} -attr vt d
load net {vec:rsc.WDATA(17)} -attr vt d
load net {vec:rsc.WDATA(18)} -attr vt d
load net {vec:rsc.WDATA(19)} -attr vt d
load net {vec:rsc.WDATA(20)} -attr vt d
load net {vec:rsc.WDATA(21)} -attr vt d
load net {vec:rsc.WDATA(22)} -attr vt d
load net {vec:rsc.WDATA(23)} -attr vt d
load net {vec:rsc.WDATA(24)} -attr vt d
load net {vec:rsc.WDATA(25)} -attr vt d
load net {vec:rsc.WDATA(26)} -attr vt d
load net {vec:rsc.WDATA(27)} -attr vt d
load net {vec:rsc.WDATA(28)} -attr vt d
load net {vec:rsc.WDATA(29)} -attr vt d
load net {vec:rsc.WDATA(30)} -attr vt d
load net {vec:rsc.WDATA(31)} -attr vt d
load net {vec:rsc.WDATA(32)} -attr vt d
load net {vec:rsc.WDATA(33)} -attr vt d
load net {vec:rsc.WDATA(34)} -attr vt d
load net {vec:rsc.WDATA(35)} -attr vt d
load net {vec:rsc.WDATA(36)} -attr vt d
load net {vec:rsc.WDATA(37)} -attr vt d
load net {vec:rsc.WDATA(38)} -attr vt d
load net {vec:rsc.WDATA(39)} -attr vt d
load net {vec:rsc.WDATA(40)} -attr vt d
load net {vec:rsc.WDATA(41)} -attr vt d
load net {vec:rsc.WDATA(42)} -attr vt d
load net {vec:rsc.WDATA(43)} -attr vt d
load net {vec:rsc.WDATA(44)} -attr vt d
load net {vec:rsc.WDATA(45)} -attr vt d
load net {vec:rsc.WDATA(46)} -attr vt d
load net {vec:rsc.WDATA(47)} -attr vt d
load net {vec:rsc.WDATA(48)} -attr vt d
load net {vec:rsc.WDATA(49)} -attr vt d
load net {vec:rsc.WDATA(50)} -attr vt d
load net {vec:rsc.WDATA(51)} -attr vt d
load net {vec:rsc.WDATA(52)} -attr vt d
load net {vec:rsc.WDATA(53)} -attr vt d
load net {vec:rsc.WDATA(54)} -attr vt d
load net {vec:rsc.WDATA(55)} -attr vt d
load net {vec:rsc.WDATA(56)} -attr vt d
load net {vec:rsc.WDATA(57)} -attr vt d
load net {vec:rsc.WDATA(58)} -attr vt d
load net {vec:rsc.WDATA(59)} -attr vt d
load net {vec:rsc.WDATA(60)} -attr vt d
load net {vec:rsc.WDATA(61)} -attr vt d
load net {vec:rsc.WDATA(62)} -attr vt d
load net {vec:rsc.WDATA(63)} -attr vt d
load netBundle {vec:rsc.WDATA} 64 {vec:rsc.WDATA(0)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(31)} {vec:rsc.WDATA(32)} {vec:rsc.WDATA(33)} {vec:rsc.WDATA(34)} {vec:rsc.WDATA(35)} {vec:rsc.WDATA(36)} {vec:rsc.WDATA(37)} {vec:rsc.WDATA(38)} {vec:rsc.WDATA(39)} {vec:rsc.WDATA(40)} {vec:rsc.WDATA(41)} {vec:rsc.WDATA(42)} {vec:rsc.WDATA(43)} {vec:rsc.WDATA(44)} {vec:rsc.WDATA(45)} {vec:rsc.WDATA(46)} {vec:rsc.WDATA(47)} {vec:rsc.WDATA(48)} {vec:rsc.WDATA(49)} {vec:rsc.WDATA(50)} {vec:rsc.WDATA(51)} {vec:rsc.WDATA(52)} {vec:rsc.WDATA(53)} {vec:rsc.WDATA(54)} {vec:rsc.WDATA(55)} {vec:rsc.WDATA(56)} {vec:rsc.WDATA(57)} {vec:rsc.WDATA(58)} {vec:rsc.WDATA(59)} {vec:rsc.WDATA(60)} {vec:rsc.WDATA(61)} {vec:rsc.WDATA(62)} {vec:rsc.WDATA(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1025 -attr oid 1021 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(0)} -port {vec:rsc.WDATA(0)} -attr vt d
load net {vec:rsc.WDATA(1)} -port {vec:rsc.WDATA(1)} -attr vt d
load net {vec:rsc.WDATA(2)} -port {vec:rsc.WDATA(2)} -attr vt d
load net {vec:rsc.WDATA(3)} -port {vec:rsc.WDATA(3)} -attr vt d
load net {vec:rsc.WDATA(4)} -port {vec:rsc.WDATA(4)} -attr vt d
load net {vec:rsc.WDATA(5)} -port {vec:rsc.WDATA(5)} -attr vt d
load net {vec:rsc.WDATA(6)} -port {vec:rsc.WDATA(6)} -attr vt d
load net {vec:rsc.WDATA(7)} -port {vec:rsc.WDATA(7)} -attr vt d
load net {vec:rsc.WDATA(8)} -port {vec:rsc.WDATA(8)} -attr vt d
load net {vec:rsc.WDATA(9)} -port {vec:rsc.WDATA(9)} -attr vt d
load net {vec:rsc.WDATA(10)} -port {vec:rsc.WDATA(10)} -attr vt d
load net {vec:rsc.WDATA(11)} -port {vec:rsc.WDATA(11)} -attr vt d
load net {vec:rsc.WDATA(12)} -port {vec:rsc.WDATA(12)} -attr vt d
load net {vec:rsc.WDATA(13)} -port {vec:rsc.WDATA(13)} -attr vt d
load net {vec:rsc.WDATA(14)} -port {vec:rsc.WDATA(14)} -attr vt d
load net {vec:rsc.WDATA(15)} -port {vec:rsc.WDATA(15)} -attr vt d
load net {vec:rsc.WDATA(16)} -port {vec:rsc.WDATA(16)} -attr vt d
load net {vec:rsc.WDATA(17)} -port {vec:rsc.WDATA(17)} -attr vt d
load net {vec:rsc.WDATA(18)} -port {vec:rsc.WDATA(18)} -attr vt d
load net {vec:rsc.WDATA(19)} -port {vec:rsc.WDATA(19)} -attr vt d
load net {vec:rsc.WDATA(20)} -port {vec:rsc.WDATA(20)} -attr vt d
load net {vec:rsc.WDATA(21)} -port {vec:rsc.WDATA(21)} -attr vt d
load net {vec:rsc.WDATA(22)} -port {vec:rsc.WDATA(22)} -attr vt d
load net {vec:rsc.WDATA(23)} -port {vec:rsc.WDATA(23)} -attr vt d
load net {vec:rsc.WDATA(24)} -port {vec:rsc.WDATA(24)} -attr vt d
load net {vec:rsc.WDATA(25)} -port {vec:rsc.WDATA(25)} -attr vt d
load net {vec:rsc.WDATA(26)} -port {vec:rsc.WDATA(26)} -attr vt d
load net {vec:rsc.WDATA(27)} -port {vec:rsc.WDATA(27)} -attr vt d
load net {vec:rsc.WDATA(28)} -port {vec:rsc.WDATA(28)} -attr vt d
load net {vec:rsc.WDATA(29)} -port {vec:rsc.WDATA(29)} -attr vt d
load net {vec:rsc.WDATA(30)} -port {vec:rsc.WDATA(30)} -attr vt d
load net {vec:rsc.WDATA(31)} -port {vec:rsc.WDATA(31)} -attr vt d
load net {vec:rsc.WDATA(32)} -port {vec:rsc.WDATA(32)} -attr vt d
load net {vec:rsc.WDATA(33)} -port {vec:rsc.WDATA(33)} -attr vt d
load net {vec:rsc.WDATA(34)} -port {vec:rsc.WDATA(34)} -attr vt d
load net {vec:rsc.WDATA(35)} -port {vec:rsc.WDATA(35)} -attr vt d
load net {vec:rsc.WDATA(36)} -port {vec:rsc.WDATA(36)} -attr vt d
load net {vec:rsc.WDATA(37)} -port {vec:rsc.WDATA(37)} -attr vt d
load net {vec:rsc.WDATA(38)} -port {vec:rsc.WDATA(38)} -attr vt d
load net {vec:rsc.WDATA(39)} -port {vec:rsc.WDATA(39)} -attr vt d
load net {vec:rsc.WDATA(40)} -port {vec:rsc.WDATA(40)} -attr vt d
load net {vec:rsc.WDATA(41)} -port {vec:rsc.WDATA(41)} -attr vt d
load net {vec:rsc.WDATA(42)} -port {vec:rsc.WDATA(42)} -attr vt d
load net {vec:rsc.WDATA(43)} -port {vec:rsc.WDATA(43)} -attr vt d
load net {vec:rsc.WDATA(44)} -port {vec:rsc.WDATA(44)} -attr vt d
load net {vec:rsc.WDATA(45)} -port {vec:rsc.WDATA(45)} -attr vt d
load net {vec:rsc.WDATA(46)} -port {vec:rsc.WDATA(46)} -attr vt d
load net {vec:rsc.WDATA(47)} -port {vec:rsc.WDATA(47)} -attr vt d
load net {vec:rsc.WDATA(48)} -port {vec:rsc.WDATA(48)} -attr vt d
load net {vec:rsc.WDATA(49)} -port {vec:rsc.WDATA(49)} -attr vt d
load net {vec:rsc.WDATA(50)} -port {vec:rsc.WDATA(50)} -attr vt d
load net {vec:rsc.WDATA(51)} -port {vec:rsc.WDATA(51)} -attr vt d
load net {vec:rsc.WDATA(52)} -port {vec:rsc.WDATA(52)} -attr vt d
load net {vec:rsc.WDATA(53)} -port {vec:rsc.WDATA(53)} -attr vt d
load net {vec:rsc.WDATA(54)} -port {vec:rsc.WDATA(54)} -attr vt d
load net {vec:rsc.WDATA(55)} -port {vec:rsc.WDATA(55)} -attr vt d
load net {vec:rsc.WDATA(56)} -port {vec:rsc.WDATA(56)} -attr vt d
load net {vec:rsc.WDATA(57)} -port {vec:rsc.WDATA(57)} -attr vt d
load net {vec:rsc.WDATA(58)} -port {vec:rsc.WDATA(58)} -attr vt d
load net {vec:rsc.WDATA(59)} -port {vec:rsc.WDATA(59)} -attr vt d
load net {vec:rsc.WDATA(60)} -port {vec:rsc.WDATA(60)} -attr vt d
load net {vec:rsc.WDATA(61)} -port {vec:rsc.WDATA(61)} -attr vt d
load net {vec:rsc.WDATA(62)} -port {vec:rsc.WDATA(62)} -attr vt d
load net {vec:rsc.WDATA(63)} -port {vec:rsc.WDATA(63)} -attr vt d
load netBundle {vec:rsc.WDATA} 64 {vec:rsc.WDATA(0)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(31)} {vec:rsc.WDATA(32)} {vec:rsc.WDATA(33)} {vec:rsc.WDATA(34)} {vec:rsc.WDATA(35)} {vec:rsc.WDATA(36)} {vec:rsc.WDATA(37)} {vec:rsc.WDATA(38)} {vec:rsc.WDATA(39)} {vec:rsc.WDATA(40)} {vec:rsc.WDATA(41)} {vec:rsc.WDATA(42)} {vec:rsc.WDATA(43)} {vec:rsc.WDATA(44)} {vec:rsc.WDATA(45)} {vec:rsc.WDATA(46)} {vec:rsc.WDATA(47)} {vec:rsc.WDATA(48)} {vec:rsc.WDATA(49)} {vec:rsc.WDATA(50)} {vec:rsc.WDATA(51)} {vec:rsc.WDATA(52)} {vec:rsc.WDATA(53)} {vec:rsc.WDATA(54)} {vec:rsc.WDATA(55)} {vec:rsc.WDATA(56)} {vec:rsc.WDATA(57)} {vec:rsc.WDATA(58)} {vec:rsc.WDATA(59)} {vec:rsc.WDATA(60)} {vec:rsc.WDATA(61)} {vec:rsc.WDATA(62)} {vec:rsc.WDATA(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1026 -attr oid 1022 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.AWREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1027 -attr oid 1023 -attr vt d
load net {vec:rsc.AWREADY} -port {vec:rsc.AWREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1028 -attr oid 1024 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWREADY}
load net {vec:rsc.AWVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1029 -attr oid 1025 -attr vt d
load net {vec:rsc.AWVALID} -port {vec:rsc.AWVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1030 -attr oid 1026 -attr vt d
load net {vec:rsc.AWUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1031 -attr oid 1027 -attr vt d
load net {vec:rsc.AWUSER} -port {vec:rsc.AWUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1032 -attr oid 1028 -attr vt d
load net {vec:rsc.AWREGION(0)} -attr vt d
load net {vec:rsc.AWREGION(1)} -attr vt d
load net {vec:rsc.AWREGION(2)} -attr vt d
load net {vec:rsc.AWREGION(3)} -attr vt d
load netBundle {vec:rsc.AWREGION} 4 {vec:rsc.AWREGION(0)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1033 -attr oid 1029 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(0)} -port {vec:rsc.AWREGION(0)} -attr vt d
load net {vec:rsc.AWREGION(1)} -port {vec:rsc.AWREGION(1)} -attr vt d
load net {vec:rsc.AWREGION(2)} -port {vec:rsc.AWREGION(2)} -attr vt d
load net {vec:rsc.AWREGION(3)} -port {vec:rsc.AWREGION(3)} -attr vt d
load netBundle {vec:rsc.AWREGION} 4 {vec:rsc.AWREGION(0)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1034 -attr oid 1030 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWREGION}
load net {vec:rsc.AWQOS(0)} -attr vt d
load net {vec:rsc.AWQOS(1)} -attr vt d
load net {vec:rsc.AWQOS(2)} -attr vt d
load net {vec:rsc.AWQOS(3)} -attr vt d
load netBundle {vec:rsc.AWQOS} 4 {vec:rsc.AWQOS(0)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1035 -attr oid 1031 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(0)} -port {vec:rsc.AWQOS(0)} -attr vt d
load net {vec:rsc.AWQOS(1)} -port {vec:rsc.AWQOS(1)} -attr vt d
load net {vec:rsc.AWQOS(2)} -port {vec:rsc.AWQOS(2)} -attr vt d
load net {vec:rsc.AWQOS(3)} -port {vec:rsc.AWQOS(3)} -attr vt d
load netBundle {vec:rsc.AWQOS} 4 {vec:rsc.AWQOS(0)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1036 -attr oid 1032 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWQOS}
load net {vec:rsc.AWPROT(0)} -attr vt d
load net {vec:rsc.AWPROT(1)} -attr vt d
load net {vec:rsc.AWPROT(2)} -attr vt d
load netBundle {vec:rsc.AWPROT} 3 {vec:rsc.AWPROT(0)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1037 -attr oid 1033 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(0)} -port {vec:rsc.AWPROT(0)} -attr vt d
load net {vec:rsc.AWPROT(1)} -port {vec:rsc.AWPROT(1)} -attr vt d
load net {vec:rsc.AWPROT(2)} -port {vec:rsc.AWPROT(2)} -attr vt d
load netBundle {vec:rsc.AWPROT} 3 {vec:rsc.AWPROT(0)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1038 -attr oid 1034 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWPROT}
load net {vec:rsc.AWCACHE(0)} -attr vt d
load net {vec:rsc.AWCACHE(1)} -attr vt d
load net {vec:rsc.AWCACHE(2)} -attr vt d
load net {vec:rsc.AWCACHE(3)} -attr vt d
load netBundle {vec:rsc.AWCACHE} 4 {vec:rsc.AWCACHE(0)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1039 -attr oid 1035 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(0)} -port {vec:rsc.AWCACHE(0)} -attr vt d
load net {vec:rsc.AWCACHE(1)} -port {vec:rsc.AWCACHE(1)} -attr vt d
load net {vec:rsc.AWCACHE(2)} -port {vec:rsc.AWCACHE(2)} -attr vt d
load net {vec:rsc.AWCACHE(3)} -port {vec:rsc.AWCACHE(3)} -attr vt d
load netBundle {vec:rsc.AWCACHE} 4 {vec:rsc.AWCACHE(0)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1040 -attr oid 1036 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWCACHE}
load net {vec:rsc.AWLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1041 -attr oid 1037 -attr vt d
load net {vec:rsc.AWLOCK} -port {vec:rsc.AWLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1042 -attr oid 1038 -attr vt d
load net {vec:rsc.AWBURST(0)} -attr vt d
load net {vec:rsc.AWBURST(1)} -attr vt d
load netBundle {vec:rsc.AWBURST} 2 {vec:rsc.AWBURST(0)} {vec:rsc.AWBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1043 -attr oid 1039 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWBURST}
load net {vec:rsc.AWBURST(0)} -port {vec:rsc.AWBURST(0)} -attr vt d
load net {vec:rsc.AWBURST(1)} -port {vec:rsc.AWBURST(1)} -attr vt d
load netBundle {vec:rsc.AWBURST} 2 {vec:rsc.AWBURST(0)} {vec:rsc.AWBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1044 -attr oid 1040 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWBURST}
load net {vec:rsc.AWSIZE(0)} -attr vt d
load net {vec:rsc.AWSIZE(1)} -attr vt d
load net {vec:rsc.AWSIZE(2)} -attr vt d
load netBundle {vec:rsc.AWSIZE} 3 {vec:rsc.AWSIZE(0)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1045 -attr oid 1041 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(0)} -port {vec:rsc.AWSIZE(0)} -attr vt d
load net {vec:rsc.AWSIZE(1)} -port {vec:rsc.AWSIZE(1)} -attr vt d
load net {vec:rsc.AWSIZE(2)} -port {vec:rsc.AWSIZE(2)} -attr vt d
load netBundle {vec:rsc.AWSIZE} 3 {vec:rsc.AWSIZE(0)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1046 -attr oid 1042 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWSIZE}
load net {vec:rsc.AWLEN(0)} -attr vt d
load net {vec:rsc.AWLEN(1)} -attr vt d
load net {vec:rsc.AWLEN(2)} -attr vt d
load net {vec:rsc.AWLEN(3)} -attr vt d
load net {vec:rsc.AWLEN(4)} -attr vt d
load net {vec:rsc.AWLEN(5)} -attr vt d
load net {vec:rsc.AWLEN(6)} -attr vt d
load net {vec:rsc.AWLEN(7)} -attr vt d
load netBundle {vec:rsc.AWLEN} 8 {vec:rsc.AWLEN(0)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1047 -attr oid 1043 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(0)} -port {vec:rsc.AWLEN(0)} -attr vt d
load net {vec:rsc.AWLEN(1)} -port {vec:rsc.AWLEN(1)} -attr vt d
load net {vec:rsc.AWLEN(2)} -port {vec:rsc.AWLEN(2)} -attr vt d
load net {vec:rsc.AWLEN(3)} -port {vec:rsc.AWLEN(3)} -attr vt d
load net {vec:rsc.AWLEN(4)} -port {vec:rsc.AWLEN(4)} -attr vt d
load net {vec:rsc.AWLEN(5)} -port {vec:rsc.AWLEN(5)} -attr vt d
load net {vec:rsc.AWLEN(6)} -port {vec:rsc.AWLEN(6)} -attr vt d
load net {vec:rsc.AWLEN(7)} -port {vec:rsc.AWLEN(7)} -attr vt d
load netBundle {vec:rsc.AWLEN} 8 {vec:rsc.AWLEN(0)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1048 -attr oid 1044 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWADDR(0)} -attr vt d
load net {vec:rsc.AWADDR(1)} -attr vt d
load net {vec:rsc.AWADDR(2)} -attr vt d
load net {vec:rsc.AWADDR(3)} -attr vt d
load net {vec:rsc.AWADDR(4)} -attr vt d
load net {vec:rsc.AWADDR(5)} -attr vt d
load net {vec:rsc.AWADDR(6)} -attr vt d
load net {vec:rsc.AWADDR(7)} -attr vt d
load net {vec:rsc.AWADDR(8)} -attr vt d
load net {vec:rsc.AWADDR(9)} -attr vt d
load net {vec:rsc.AWADDR(10)} -attr vt d
load net {vec:rsc.AWADDR(11)} -attr vt d
load netBundle {vec:rsc.AWADDR} 12 {vec:rsc.AWADDR(0)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1049 -attr oid 1045 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(0)} -port {vec:rsc.AWADDR(0)} -attr vt d
load net {vec:rsc.AWADDR(1)} -port {vec:rsc.AWADDR(1)} -attr vt d
load net {vec:rsc.AWADDR(2)} -port {vec:rsc.AWADDR(2)} -attr vt d
load net {vec:rsc.AWADDR(3)} -port {vec:rsc.AWADDR(3)} -attr vt d
load net {vec:rsc.AWADDR(4)} -port {vec:rsc.AWADDR(4)} -attr vt d
load net {vec:rsc.AWADDR(5)} -port {vec:rsc.AWADDR(5)} -attr vt d
load net {vec:rsc.AWADDR(6)} -port {vec:rsc.AWADDR(6)} -attr vt d
load net {vec:rsc.AWADDR(7)} -port {vec:rsc.AWADDR(7)} -attr vt d
load net {vec:rsc.AWADDR(8)} -port {vec:rsc.AWADDR(8)} -attr vt d
load net {vec:rsc.AWADDR(9)} -port {vec:rsc.AWADDR(9)} -attr vt d
load net {vec:rsc.AWADDR(10)} -port {vec:rsc.AWADDR(10)} -attr vt d
load net {vec:rsc.AWADDR(11)} -port {vec:rsc.AWADDR(11)} -attr vt d
load netBundle {vec:rsc.AWADDR} 12 {vec:rsc.AWADDR(0)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1050 -attr oid 1046 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1051 -attr oid 1047 -attr vt d
load net {vec:rsc.AWID} -port {vec:rsc.AWID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1052 -attr oid 1048 -attr vt d
load net {vec:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1053 -attr oid 1049 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1054 -attr oid 1050 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -attr vt d
load net {p:rsc.dat(32)} -attr vt d
load net {p:rsc.dat(33)} -attr vt d
load net {p:rsc.dat(34)} -attr vt d
load net {p:rsc.dat(35)} -attr vt d
load net {p:rsc.dat(36)} -attr vt d
load net {p:rsc.dat(37)} -attr vt d
load net {p:rsc.dat(38)} -attr vt d
load net {p:rsc.dat(39)} -attr vt d
load net {p:rsc.dat(40)} -attr vt d
load net {p:rsc.dat(41)} -attr vt d
load net {p:rsc.dat(42)} -attr vt d
load net {p:rsc.dat(43)} -attr vt d
load net {p:rsc.dat(44)} -attr vt d
load net {p:rsc.dat(45)} -attr vt d
load net {p:rsc.dat(46)} -attr vt d
load net {p:rsc.dat(47)} -attr vt d
load net {p:rsc.dat(48)} -attr vt d
load net {p:rsc.dat(49)} -attr vt d
load net {p:rsc.dat(50)} -attr vt d
load net {p:rsc.dat(51)} -attr vt d
load net {p:rsc.dat(52)} -attr vt d
load net {p:rsc.dat(53)} -attr vt d
load net {p:rsc.dat(54)} -attr vt d
load net {p:rsc.dat(55)} -attr vt d
load net {p:rsc.dat(56)} -attr vt d
load net {p:rsc.dat(57)} -attr vt d
load net {p:rsc.dat(58)} -attr vt d
load net {p:rsc.dat(59)} -attr vt d
load net {p:rsc.dat(60)} -attr vt d
load net {p:rsc.dat(61)} -attr vt d
load net {p:rsc.dat(62)} -attr vt d
load net {p:rsc.dat(63)} -attr vt d
load netBundle {p:rsc.dat} 64 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} {p:rsc.dat(32)} {p:rsc.dat(33)} {p:rsc.dat(34)} {p:rsc.dat(35)} {p:rsc.dat(36)} {p:rsc.dat(37)} {p:rsc.dat(38)} {p:rsc.dat(39)} {p:rsc.dat(40)} {p:rsc.dat(41)} {p:rsc.dat(42)} {p:rsc.dat(43)} {p:rsc.dat(44)} {p:rsc.dat(45)} {p:rsc.dat(46)} {p:rsc.dat(47)} {p:rsc.dat(48)} {p:rsc.dat(49)} {p:rsc.dat(50)} {p:rsc.dat(51)} {p:rsc.dat(52)} {p:rsc.dat(53)} {p:rsc.dat(54)} {p:rsc.dat(55)} {p:rsc.dat(56)} {p:rsc.dat(57)} {p:rsc.dat(58)} {p:rsc.dat(59)} {p:rsc.dat(60)} {p:rsc.dat(61)} {p:rsc.dat(62)} {p:rsc.dat(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1055 -attr oid 1051 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(0)} -port {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -port {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -port {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -port {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -port {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -port {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -port {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -port {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -port {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -port {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -port {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -port {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -port {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -port {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -port {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -port {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -port {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -port {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -port {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -port {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -port {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -port {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -port {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -port {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -port {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -port {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -port {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -port {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -port {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -port {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -port {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -port {p:rsc.dat(31)} -attr vt d
load net {p:rsc.dat(32)} -port {p:rsc.dat(32)} -attr vt d
load net {p:rsc.dat(33)} -port {p:rsc.dat(33)} -attr vt d
load net {p:rsc.dat(34)} -port {p:rsc.dat(34)} -attr vt d
load net {p:rsc.dat(35)} -port {p:rsc.dat(35)} -attr vt d
load net {p:rsc.dat(36)} -port {p:rsc.dat(36)} -attr vt d
load net {p:rsc.dat(37)} -port {p:rsc.dat(37)} -attr vt d
load net {p:rsc.dat(38)} -port {p:rsc.dat(38)} -attr vt d
load net {p:rsc.dat(39)} -port {p:rsc.dat(39)} -attr vt d
load net {p:rsc.dat(40)} -port {p:rsc.dat(40)} -attr vt d
load net {p:rsc.dat(41)} -port {p:rsc.dat(41)} -attr vt d
load net {p:rsc.dat(42)} -port {p:rsc.dat(42)} -attr vt d
load net {p:rsc.dat(43)} -port {p:rsc.dat(43)} -attr vt d
load net {p:rsc.dat(44)} -port {p:rsc.dat(44)} -attr vt d
load net {p:rsc.dat(45)} -port {p:rsc.dat(45)} -attr vt d
load net {p:rsc.dat(46)} -port {p:rsc.dat(46)} -attr vt d
load net {p:rsc.dat(47)} -port {p:rsc.dat(47)} -attr vt d
load net {p:rsc.dat(48)} -port {p:rsc.dat(48)} -attr vt d
load net {p:rsc.dat(49)} -port {p:rsc.dat(49)} -attr vt d
load net {p:rsc.dat(50)} -port {p:rsc.dat(50)} -attr vt d
load net {p:rsc.dat(51)} -port {p:rsc.dat(51)} -attr vt d
load net {p:rsc.dat(52)} -port {p:rsc.dat(52)} -attr vt d
load net {p:rsc.dat(53)} -port {p:rsc.dat(53)} -attr vt d
load net {p:rsc.dat(54)} -port {p:rsc.dat(54)} -attr vt d
load net {p:rsc.dat(55)} -port {p:rsc.dat(55)} -attr vt d
load net {p:rsc.dat(56)} -port {p:rsc.dat(56)} -attr vt d
load net {p:rsc.dat(57)} -port {p:rsc.dat(57)} -attr vt d
load net {p:rsc.dat(58)} -port {p:rsc.dat(58)} -attr vt d
load net {p:rsc.dat(59)} -port {p:rsc.dat(59)} -attr vt d
load net {p:rsc.dat(60)} -port {p:rsc.dat(60)} -attr vt d
load net {p:rsc.dat(61)} -port {p:rsc.dat(61)} -attr vt d
load net {p:rsc.dat(62)} -port {p:rsc.dat(62)} -attr vt d
load net {p:rsc.dat(63)} -port {p:rsc.dat(63)} -attr vt d
load netBundle {p:rsc.dat} 64 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} {p:rsc.dat(32)} {p:rsc.dat(33)} {p:rsc.dat(34)} {p:rsc.dat(35)} {p:rsc.dat(36)} {p:rsc.dat(37)} {p:rsc.dat(38)} {p:rsc.dat(39)} {p:rsc.dat(40)} {p:rsc.dat(41)} {p:rsc.dat(42)} {p:rsc.dat(43)} {p:rsc.dat(44)} {p:rsc.dat(45)} {p:rsc.dat(46)} {p:rsc.dat(47)} {p:rsc.dat(48)} {p:rsc.dat(49)} {p:rsc.dat(50)} {p:rsc.dat(51)} {p:rsc.dat(52)} {p:rsc.dat(53)} {p:rsc.dat(54)} {p:rsc.dat(55)} {p:rsc.dat(56)} {p:rsc.dat(57)} {p:rsc.dat(58)} {p:rsc.dat(59)} {p:rsc.dat(60)} {p:rsc.dat(61)} {p:rsc.dat(62)} {p:rsc.dat(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1056 -attr oid 1052 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1057 -attr oid 1053 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1058 -attr oid 1054 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.triosy.lz}
load net {r:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1059 -attr oid 1055 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1060 -attr oid 1056 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/r:rsc.triosy.lz}
load net {twiddle:rsc.s_tdone} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1061 -attr oid 1057 -attr vt d
load net {twiddle:rsc.s_tdone} -port {twiddle:rsc.s_tdone} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1062 -attr oid 1058 -attr vt d
load net {twiddle:rsc.tr_write_done} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1063 -attr oid 1059 -attr vt d
load net {twiddle:rsc.tr_write_done} -port {twiddle:rsc.tr_write_done} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1064 -attr oid 1060 -attr vt d
load net {twiddle:rsc.RREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1065 -attr oid 1061 -attr vt d
load net {twiddle:rsc.RREADY} -port {twiddle:rsc.RREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1066 -attr oid 1062 -attr vt d
load net {twiddle:rsc.RVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1067 -attr oid 1063 -attr vt d
load net {twiddle:rsc.RVALID} -port {twiddle:rsc.RVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1068 -attr oid 1064 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RVALID}
load net {twiddle:rsc.RUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1069 -attr oid 1065 -attr vt d
load net {twiddle:rsc.RUSER} -port {twiddle:rsc.RUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1070 -attr oid 1066 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RUSER}
load net {twiddle:rsc.RLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1071 -attr oid 1067 -attr vt d
load net {twiddle:rsc.RLAST} -port {twiddle:rsc.RLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1072 -attr oid 1068 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RLAST}
load net {twiddle:rsc.RRESP(0)} -attr vt d
load net {twiddle:rsc.RRESP(1)} -attr vt d
load netBundle {twiddle:rsc.RRESP} 2 {twiddle:rsc.RRESP(0)} {twiddle:rsc.RRESP(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1073 -attr oid 1069 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RRESP}
load net {twiddle:rsc.RRESP(0)} -port {twiddle:rsc.RRESP(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RRESP}
load net {twiddle:rsc.RRESP(1)} -port {twiddle:rsc.RRESP(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RRESP}
load net {twiddle:rsc.RDATA(0)} -attr vt d
load net {twiddle:rsc.RDATA(1)} -attr vt d
load net {twiddle:rsc.RDATA(2)} -attr vt d
load net {twiddle:rsc.RDATA(3)} -attr vt d
load net {twiddle:rsc.RDATA(4)} -attr vt d
load net {twiddle:rsc.RDATA(5)} -attr vt d
load net {twiddle:rsc.RDATA(6)} -attr vt d
load net {twiddle:rsc.RDATA(7)} -attr vt d
load net {twiddle:rsc.RDATA(8)} -attr vt d
load net {twiddle:rsc.RDATA(9)} -attr vt d
load net {twiddle:rsc.RDATA(10)} -attr vt d
load net {twiddle:rsc.RDATA(11)} -attr vt d
load net {twiddle:rsc.RDATA(12)} -attr vt d
load net {twiddle:rsc.RDATA(13)} -attr vt d
load net {twiddle:rsc.RDATA(14)} -attr vt d
load net {twiddle:rsc.RDATA(15)} -attr vt d
load net {twiddle:rsc.RDATA(16)} -attr vt d
load net {twiddle:rsc.RDATA(17)} -attr vt d
load net {twiddle:rsc.RDATA(18)} -attr vt d
load net {twiddle:rsc.RDATA(19)} -attr vt d
load net {twiddle:rsc.RDATA(20)} -attr vt d
load net {twiddle:rsc.RDATA(21)} -attr vt d
load net {twiddle:rsc.RDATA(22)} -attr vt d
load net {twiddle:rsc.RDATA(23)} -attr vt d
load net {twiddle:rsc.RDATA(24)} -attr vt d
load net {twiddle:rsc.RDATA(25)} -attr vt d
load net {twiddle:rsc.RDATA(26)} -attr vt d
load net {twiddle:rsc.RDATA(27)} -attr vt d
load net {twiddle:rsc.RDATA(28)} -attr vt d
load net {twiddle:rsc.RDATA(29)} -attr vt d
load net {twiddle:rsc.RDATA(30)} -attr vt d
load net {twiddle:rsc.RDATA(31)} -attr vt d
load net {twiddle:rsc.RDATA(32)} -attr vt d
load net {twiddle:rsc.RDATA(33)} -attr vt d
load net {twiddle:rsc.RDATA(34)} -attr vt d
load net {twiddle:rsc.RDATA(35)} -attr vt d
load net {twiddle:rsc.RDATA(36)} -attr vt d
load net {twiddle:rsc.RDATA(37)} -attr vt d
load net {twiddle:rsc.RDATA(38)} -attr vt d
load net {twiddle:rsc.RDATA(39)} -attr vt d
load net {twiddle:rsc.RDATA(40)} -attr vt d
load net {twiddle:rsc.RDATA(41)} -attr vt d
load net {twiddle:rsc.RDATA(42)} -attr vt d
load net {twiddle:rsc.RDATA(43)} -attr vt d
load net {twiddle:rsc.RDATA(44)} -attr vt d
load net {twiddle:rsc.RDATA(45)} -attr vt d
load net {twiddle:rsc.RDATA(46)} -attr vt d
load net {twiddle:rsc.RDATA(47)} -attr vt d
load net {twiddle:rsc.RDATA(48)} -attr vt d
load net {twiddle:rsc.RDATA(49)} -attr vt d
load net {twiddle:rsc.RDATA(50)} -attr vt d
load net {twiddle:rsc.RDATA(51)} -attr vt d
load net {twiddle:rsc.RDATA(52)} -attr vt d
load net {twiddle:rsc.RDATA(53)} -attr vt d
load net {twiddle:rsc.RDATA(54)} -attr vt d
load net {twiddle:rsc.RDATA(55)} -attr vt d
load net {twiddle:rsc.RDATA(56)} -attr vt d
load net {twiddle:rsc.RDATA(57)} -attr vt d
load net {twiddle:rsc.RDATA(58)} -attr vt d
load net {twiddle:rsc.RDATA(59)} -attr vt d
load net {twiddle:rsc.RDATA(60)} -attr vt d
load net {twiddle:rsc.RDATA(61)} -attr vt d
load net {twiddle:rsc.RDATA(62)} -attr vt d
load net {twiddle:rsc.RDATA(63)} -attr vt d
load netBundle {twiddle:rsc.RDATA} 64 {twiddle:rsc.RDATA(0)} {twiddle:rsc.RDATA(1)} {twiddle:rsc.RDATA(2)} {twiddle:rsc.RDATA(3)} {twiddle:rsc.RDATA(4)} {twiddle:rsc.RDATA(5)} {twiddle:rsc.RDATA(6)} {twiddle:rsc.RDATA(7)} {twiddle:rsc.RDATA(8)} {twiddle:rsc.RDATA(9)} {twiddle:rsc.RDATA(10)} {twiddle:rsc.RDATA(11)} {twiddle:rsc.RDATA(12)} {twiddle:rsc.RDATA(13)} {twiddle:rsc.RDATA(14)} {twiddle:rsc.RDATA(15)} {twiddle:rsc.RDATA(16)} {twiddle:rsc.RDATA(17)} {twiddle:rsc.RDATA(18)} {twiddle:rsc.RDATA(19)} {twiddle:rsc.RDATA(20)} {twiddle:rsc.RDATA(21)} {twiddle:rsc.RDATA(22)} {twiddle:rsc.RDATA(23)} {twiddle:rsc.RDATA(24)} {twiddle:rsc.RDATA(25)} {twiddle:rsc.RDATA(26)} {twiddle:rsc.RDATA(27)} {twiddle:rsc.RDATA(28)} {twiddle:rsc.RDATA(29)} {twiddle:rsc.RDATA(30)} {twiddle:rsc.RDATA(31)} {twiddle:rsc.RDATA(32)} {twiddle:rsc.RDATA(33)} {twiddle:rsc.RDATA(34)} {twiddle:rsc.RDATA(35)} {twiddle:rsc.RDATA(36)} {twiddle:rsc.RDATA(37)} {twiddle:rsc.RDATA(38)} {twiddle:rsc.RDATA(39)} {twiddle:rsc.RDATA(40)} {twiddle:rsc.RDATA(41)} {twiddle:rsc.RDATA(42)} {twiddle:rsc.RDATA(43)} {twiddle:rsc.RDATA(44)} {twiddle:rsc.RDATA(45)} {twiddle:rsc.RDATA(46)} {twiddle:rsc.RDATA(47)} {twiddle:rsc.RDATA(48)} {twiddle:rsc.RDATA(49)} {twiddle:rsc.RDATA(50)} {twiddle:rsc.RDATA(51)} {twiddle:rsc.RDATA(52)} {twiddle:rsc.RDATA(53)} {twiddle:rsc.RDATA(54)} {twiddle:rsc.RDATA(55)} {twiddle:rsc.RDATA(56)} {twiddle:rsc.RDATA(57)} {twiddle:rsc.RDATA(58)} {twiddle:rsc.RDATA(59)} {twiddle:rsc.RDATA(60)} {twiddle:rsc.RDATA(61)} {twiddle:rsc.RDATA(62)} {twiddle:rsc.RDATA(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1074 -attr oid 1070 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(0)} -port {twiddle:rsc.RDATA(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(1)} -port {twiddle:rsc.RDATA(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(2)} -port {twiddle:rsc.RDATA(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(3)} -port {twiddle:rsc.RDATA(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(4)} -port {twiddle:rsc.RDATA(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(5)} -port {twiddle:rsc.RDATA(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(6)} -port {twiddle:rsc.RDATA(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(7)} -port {twiddle:rsc.RDATA(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(8)} -port {twiddle:rsc.RDATA(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(9)} -port {twiddle:rsc.RDATA(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(10)} -port {twiddle:rsc.RDATA(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(11)} -port {twiddle:rsc.RDATA(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(12)} -port {twiddle:rsc.RDATA(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(13)} -port {twiddle:rsc.RDATA(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(14)} -port {twiddle:rsc.RDATA(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(15)} -port {twiddle:rsc.RDATA(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(16)} -port {twiddle:rsc.RDATA(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(17)} -port {twiddle:rsc.RDATA(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(18)} -port {twiddle:rsc.RDATA(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(19)} -port {twiddle:rsc.RDATA(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(20)} -port {twiddle:rsc.RDATA(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(21)} -port {twiddle:rsc.RDATA(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(22)} -port {twiddle:rsc.RDATA(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(23)} -port {twiddle:rsc.RDATA(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(24)} -port {twiddle:rsc.RDATA(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(25)} -port {twiddle:rsc.RDATA(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(26)} -port {twiddle:rsc.RDATA(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(27)} -port {twiddle:rsc.RDATA(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(28)} -port {twiddle:rsc.RDATA(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(29)} -port {twiddle:rsc.RDATA(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(30)} -port {twiddle:rsc.RDATA(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(31)} -port {twiddle:rsc.RDATA(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(32)} -port {twiddle:rsc.RDATA(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(33)} -port {twiddle:rsc.RDATA(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(34)} -port {twiddle:rsc.RDATA(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(35)} -port {twiddle:rsc.RDATA(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(36)} -port {twiddle:rsc.RDATA(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(37)} -port {twiddle:rsc.RDATA(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(38)} -port {twiddle:rsc.RDATA(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(39)} -port {twiddle:rsc.RDATA(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(40)} -port {twiddle:rsc.RDATA(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(41)} -port {twiddle:rsc.RDATA(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(42)} -port {twiddle:rsc.RDATA(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(43)} -port {twiddle:rsc.RDATA(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(44)} -port {twiddle:rsc.RDATA(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(45)} -port {twiddle:rsc.RDATA(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(46)} -port {twiddle:rsc.RDATA(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(47)} -port {twiddle:rsc.RDATA(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(48)} -port {twiddle:rsc.RDATA(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(49)} -port {twiddle:rsc.RDATA(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(50)} -port {twiddle:rsc.RDATA(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(51)} -port {twiddle:rsc.RDATA(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(52)} -port {twiddle:rsc.RDATA(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(53)} -port {twiddle:rsc.RDATA(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(54)} -port {twiddle:rsc.RDATA(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(55)} -port {twiddle:rsc.RDATA(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(56)} -port {twiddle:rsc.RDATA(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(57)} -port {twiddle:rsc.RDATA(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(58)} -port {twiddle:rsc.RDATA(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(59)} -port {twiddle:rsc.RDATA(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(60)} -port {twiddle:rsc.RDATA(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(61)} -port {twiddle:rsc.RDATA(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(62)} -port {twiddle:rsc.RDATA(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(63)} -port {twiddle:rsc.RDATA(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1075 -attr oid 1071 -attr vt d
load net {twiddle:rsc.RID} -port {twiddle:rsc.RID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1076 -attr oid 1072 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RID}
load net {twiddle:rsc.ARREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1077 -attr oid 1073 -attr vt d
load net {twiddle:rsc.ARREADY} -port {twiddle:rsc.ARREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1078 -attr oid 1074 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARREADY}
load net {twiddle:rsc.ARVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1079 -attr oid 1075 -attr vt d
load net {twiddle:rsc.ARVALID} -port {twiddle:rsc.ARVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1080 -attr oid 1076 -attr vt d
load net {twiddle:rsc.ARUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1081 -attr oid 1077 -attr vt d
load net {twiddle:rsc.ARUSER} -port {twiddle:rsc.ARUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1082 -attr oid 1078 -attr vt d
load net {twiddle:rsc.ARREGION(0)} -attr vt d
load net {twiddle:rsc.ARREGION(1)} -attr vt d
load net {twiddle:rsc.ARREGION(2)} -attr vt d
load net {twiddle:rsc.ARREGION(3)} -attr vt d
load netBundle {twiddle:rsc.ARREGION} 4 {twiddle:rsc.ARREGION(0)} {twiddle:rsc.ARREGION(1)} {twiddle:rsc.ARREGION(2)} {twiddle:rsc.ARREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1083 -attr oid 1079 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(0)} -port {twiddle:rsc.ARREGION(0)} -attr vt d
load net {twiddle:rsc.ARREGION(1)} -port {twiddle:rsc.ARREGION(1)} -attr vt d
load net {twiddle:rsc.ARREGION(2)} -port {twiddle:rsc.ARREGION(2)} -attr vt d
load net {twiddle:rsc.ARREGION(3)} -port {twiddle:rsc.ARREGION(3)} -attr vt d
load netBundle {twiddle:rsc.ARREGION} 4 {twiddle:rsc.ARREGION(0)} {twiddle:rsc.ARREGION(1)} {twiddle:rsc.ARREGION(2)} {twiddle:rsc.ARREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1084 -attr oid 1080 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARQOS(0)} -attr vt d
load net {twiddle:rsc.ARQOS(1)} -attr vt d
load net {twiddle:rsc.ARQOS(2)} -attr vt d
load net {twiddle:rsc.ARQOS(3)} -attr vt d
load netBundle {twiddle:rsc.ARQOS} 4 {twiddle:rsc.ARQOS(0)} {twiddle:rsc.ARQOS(1)} {twiddle:rsc.ARQOS(2)} {twiddle:rsc.ARQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1085 -attr oid 1081 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(0)} -port {twiddle:rsc.ARQOS(0)} -attr vt d
load net {twiddle:rsc.ARQOS(1)} -port {twiddle:rsc.ARQOS(1)} -attr vt d
load net {twiddle:rsc.ARQOS(2)} -port {twiddle:rsc.ARQOS(2)} -attr vt d
load net {twiddle:rsc.ARQOS(3)} -port {twiddle:rsc.ARQOS(3)} -attr vt d
load netBundle {twiddle:rsc.ARQOS} 4 {twiddle:rsc.ARQOS(0)} {twiddle:rsc.ARQOS(1)} {twiddle:rsc.ARQOS(2)} {twiddle:rsc.ARQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1086 -attr oid 1082 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARPROT(0)} -attr vt d
load net {twiddle:rsc.ARPROT(1)} -attr vt d
load net {twiddle:rsc.ARPROT(2)} -attr vt d
load netBundle {twiddle:rsc.ARPROT} 3 {twiddle:rsc.ARPROT(0)} {twiddle:rsc.ARPROT(1)} {twiddle:rsc.ARPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1087 -attr oid 1083 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARPROT(0)} -port {twiddle:rsc.ARPROT(0)} -attr vt d
load net {twiddle:rsc.ARPROT(1)} -port {twiddle:rsc.ARPROT(1)} -attr vt d
load net {twiddle:rsc.ARPROT(2)} -port {twiddle:rsc.ARPROT(2)} -attr vt d
load netBundle {twiddle:rsc.ARPROT} 3 {twiddle:rsc.ARPROT(0)} {twiddle:rsc.ARPROT(1)} {twiddle:rsc.ARPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1088 -attr oid 1084 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARCACHE(0)} -attr vt d
load net {twiddle:rsc.ARCACHE(1)} -attr vt d
load net {twiddle:rsc.ARCACHE(2)} -attr vt d
load net {twiddle:rsc.ARCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.ARCACHE} 4 {twiddle:rsc.ARCACHE(0)} {twiddle:rsc.ARCACHE(1)} {twiddle:rsc.ARCACHE(2)} {twiddle:rsc.ARCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1089 -attr oid 1085 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(0)} -port {twiddle:rsc.ARCACHE(0)} -attr vt d
load net {twiddle:rsc.ARCACHE(1)} -port {twiddle:rsc.ARCACHE(1)} -attr vt d
load net {twiddle:rsc.ARCACHE(2)} -port {twiddle:rsc.ARCACHE(2)} -attr vt d
load net {twiddle:rsc.ARCACHE(3)} -port {twiddle:rsc.ARCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.ARCACHE} 4 {twiddle:rsc.ARCACHE(0)} {twiddle:rsc.ARCACHE(1)} {twiddle:rsc.ARCACHE(2)} {twiddle:rsc.ARCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1090 -attr oid 1086 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1091 -attr oid 1087 -attr vt d
load net {twiddle:rsc.ARLOCK} -port {twiddle:rsc.ARLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1092 -attr oid 1088 -attr vt d
load net {twiddle:rsc.ARBURST(0)} -attr vt d
load net {twiddle:rsc.ARBURST(1)} -attr vt d
load netBundle {twiddle:rsc.ARBURST} 2 {twiddle:rsc.ARBURST(0)} {twiddle:rsc.ARBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1093 -attr oid 1089 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARBURST(0)} -port {twiddle:rsc.ARBURST(0)} -attr vt d
load net {twiddle:rsc.ARBURST(1)} -port {twiddle:rsc.ARBURST(1)} -attr vt d
load netBundle {twiddle:rsc.ARBURST} 2 {twiddle:rsc.ARBURST(0)} {twiddle:rsc.ARBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1094 -attr oid 1090 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARSIZE(0)} -attr vt d
load net {twiddle:rsc.ARSIZE(1)} -attr vt d
load net {twiddle:rsc.ARSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.ARSIZE} 3 {twiddle:rsc.ARSIZE(0)} {twiddle:rsc.ARSIZE(1)} {twiddle:rsc.ARSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1095 -attr oid 1091 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARSIZE(0)} -port {twiddle:rsc.ARSIZE(0)} -attr vt d
load net {twiddle:rsc.ARSIZE(1)} -port {twiddle:rsc.ARSIZE(1)} -attr vt d
load net {twiddle:rsc.ARSIZE(2)} -port {twiddle:rsc.ARSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.ARSIZE} 3 {twiddle:rsc.ARSIZE(0)} {twiddle:rsc.ARSIZE(1)} {twiddle:rsc.ARSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1096 -attr oid 1092 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARLEN(0)} -attr vt d
load net {twiddle:rsc.ARLEN(1)} -attr vt d
load net {twiddle:rsc.ARLEN(2)} -attr vt d
load net {twiddle:rsc.ARLEN(3)} -attr vt d
load net {twiddle:rsc.ARLEN(4)} -attr vt d
load net {twiddle:rsc.ARLEN(5)} -attr vt d
load net {twiddle:rsc.ARLEN(6)} -attr vt d
load net {twiddle:rsc.ARLEN(7)} -attr vt d
load netBundle {twiddle:rsc.ARLEN} 8 {twiddle:rsc.ARLEN(0)} {twiddle:rsc.ARLEN(1)} {twiddle:rsc.ARLEN(2)} {twiddle:rsc.ARLEN(3)} {twiddle:rsc.ARLEN(4)} {twiddle:rsc.ARLEN(5)} {twiddle:rsc.ARLEN(6)} {twiddle:rsc.ARLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1097 -attr oid 1093 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(0)} -port {twiddle:rsc.ARLEN(0)} -attr vt d
load net {twiddle:rsc.ARLEN(1)} -port {twiddle:rsc.ARLEN(1)} -attr vt d
load net {twiddle:rsc.ARLEN(2)} -port {twiddle:rsc.ARLEN(2)} -attr vt d
load net {twiddle:rsc.ARLEN(3)} -port {twiddle:rsc.ARLEN(3)} -attr vt d
load net {twiddle:rsc.ARLEN(4)} -port {twiddle:rsc.ARLEN(4)} -attr vt d
load net {twiddle:rsc.ARLEN(5)} -port {twiddle:rsc.ARLEN(5)} -attr vt d
load net {twiddle:rsc.ARLEN(6)} -port {twiddle:rsc.ARLEN(6)} -attr vt d
load net {twiddle:rsc.ARLEN(7)} -port {twiddle:rsc.ARLEN(7)} -attr vt d
load netBundle {twiddle:rsc.ARLEN} 8 {twiddle:rsc.ARLEN(0)} {twiddle:rsc.ARLEN(1)} {twiddle:rsc.ARLEN(2)} {twiddle:rsc.ARLEN(3)} {twiddle:rsc.ARLEN(4)} {twiddle:rsc.ARLEN(5)} {twiddle:rsc.ARLEN(6)} {twiddle:rsc.ARLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1098 -attr oid 1094 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARADDR(0)} -attr vt d
load net {twiddle:rsc.ARADDR(1)} -attr vt d
load net {twiddle:rsc.ARADDR(2)} -attr vt d
load net {twiddle:rsc.ARADDR(3)} -attr vt d
load net {twiddle:rsc.ARADDR(4)} -attr vt d
load net {twiddle:rsc.ARADDR(5)} -attr vt d
load net {twiddle:rsc.ARADDR(6)} -attr vt d
load net {twiddle:rsc.ARADDR(7)} -attr vt d
load net {twiddle:rsc.ARADDR(8)} -attr vt d
load net {twiddle:rsc.ARADDR(9)} -attr vt d
load net {twiddle:rsc.ARADDR(10)} -attr vt d
load net {twiddle:rsc.ARADDR(11)} -attr vt d
load netBundle {twiddle:rsc.ARADDR} 12 {twiddle:rsc.ARADDR(0)} {twiddle:rsc.ARADDR(1)} {twiddle:rsc.ARADDR(2)} {twiddle:rsc.ARADDR(3)} {twiddle:rsc.ARADDR(4)} {twiddle:rsc.ARADDR(5)} {twiddle:rsc.ARADDR(6)} {twiddle:rsc.ARADDR(7)} {twiddle:rsc.ARADDR(8)} {twiddle:rsc.ARADDR(9)} {twiddle:rsc.ARADDR(10)} {twiddle:rsc.ARADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1099 -attr oid 1095 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(0)} -port {twiddle:rsc.ARADDR(0)} -attr vt d
load net {twiddle:rsc.ARADDR(1)} -port {twiddle:rsc.ARADDR(1)} -attr vt d
load net {twiddle:rsc.ARADDR(2)} -port {twiddle:rsc.ARADDR(2)} -attr vt d
load net {twiddle:rsc.ARADDR(3)} -port {twiddle:rsc.ARADDR(3)} -attr vt d
load net {twiddle:rsc.ARADDR(4)} -port {twiddle:rsc.ARADDR(4)} -attr vt d
load net {twiddle:rsc.ARADDR(5)} -port {twiddle:rsc.ARADDR(5)} -attr vt d
load net {twiddle:rsc.ARADDR(6)} -port {twiddle:rsc.ARADDR(6)} -attr vt d
load net {twiddle:rsc.ARADDR(7)} -port {twiddle:rsc.ARADDR(7)} -attr vt d
load net {twiddle:rsc.ARADDR(8)} -port {twiddle:rsc.ARADDR(8)} -attr vt d
load net {twiddle:rsc.ARADDR(9)} -port {twiddle:rsc.ARADDR(9)} -attr vt d
load net {twiddle:rsc.ARADDR(10)} -port {twiddle:rsc.ARADDR(10)} -attr vt d
load net {twiddle:rsc.ARADDR(11)} -port {twiddle:rsc.ARADDR(11)} -attr vt d
load netBundle {twiddle:rsc.ARADDR} 12 {twiddle:rsc.ARADDR(0)} {twiddle:rsc.ARADDR(1)} {twiddle:rsc.ARADDR(2)} {twiddle:rsc.ARADDR(3)} {twiddle:rsc.ARADDR(4)} {twiddle:rsc.ARADDR(5)} {twiddle:rsc.ARADDR(6)} {twiddle:rsc.ARADDR(7)} {twiddle:rsc.ARADDR(8)} {twiddle:rsc.ARADDR(9)} {twiddle:rsc.ARADDR(10)} {twiddle:rsc.ARADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1100 -attr oid 1096 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1101 -attr oid 1097 -attr vt d
load net {twiddle:rsc.ARID} -port {twiddle:rsc.ARID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1102 -attr oid 1098 -attr vt d
load net {twiddle:rsc.BREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1103 -attr oid 1099 -attr vt d
load net {twiddle:rsc.BREADY} -port {twiddle:rsc.BREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1104 -attr oid 1100 -attr vt d
load net {twiddle:rsc.BVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1105 -attr oid 1101 -attr vt d
load net {twiddle:rsc.BVALID} -port {twiddle:rsc.BVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1106 -attr oid 1102 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.BVALID}
load net {twiddle:rsc.BUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1107 -attr oid 1103 -attr vt d
load net {twiddle:rsc.BUSER} -port {twiddle:rsc.BUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1108 -attr oid 1104 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.BUSER}
load net {twiddle:rsc.BRESP(0)} -attr vt d
load net {twiddle:rsc.BRESP(1)} -attr vt d
load netBundle {twiddle:rsc.BRESP} 2 {twiddle:rsc.BRESP(0)} {twiddle:rsc.BRESP(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1109 -attr oid 1105 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.BRESP}
load net {twiddle:rsc.BRESP(0)} -port {twiddle:rsc.BRESP(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.BRESP}
load net {twiddle:rsc.BRESP(1)} -port {twiddle:rsc.BRESP(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.BRESP}
load net {twiddle:rsc.BID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1110 -attr oid 1106 -attr vt d
load net {twiddle:rsc.BID} -port {twiddle:rsc.BID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1111 -attr oid 1107 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.BID}
load net {twiddle:rsc.WREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1112 -attr oid 1108 -attr vt d
load net {twiddle:rsc.WREADY} -port {twiddle:rsc.WREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1113 -attr oid 1109 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WREADY}
load net {twiddle:rsc.WVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1114 -attr oid 1110 -attr vt d
load net {twiddle:rsc.WVALID} -port {twiddle:rsc.WVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1115 -attr oid 1111 -attr vt d
load net {twiddle:rsc.WUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1116 -attr oid 1112 -attr vt d
load net {twiddle:rsc.WUSER} -port {twiddle:rsc.WUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1117 -attr oid 1113 -attr vt d
load net {twiddle:rsc.WLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1118 -attr oid 1114 -attr vt d
load net {twiddle:rsc.WLAST} -port {twiddle:rsc.WLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1119 -attr oid 1115 -attr vt d
load net {twiddle:rsc.WSTRB(0)} -attr vt d
load net {twiddle:rsc.WSTRB(1)} -attr vt d
load net {twiddle:rsc.WSTRB(2)} -attr vt d
load net {twiddle:rsc.WSTRB(3)} -attr vt d
load net {twiddle:rsc.WSTRB(4)} -attr vt d
load net {twiddle:rsc.WSTRB(5)} -attr vt d
load net {twiddle:rsc.WSTRB(6)} -attr vt d
load net {twiddle:rsc.WSTRB(7)} -attr vt d
load netBundle {twiddle:rsc.WSTRB} 8 {twiddle:rsc.WSTRB(0)} {twiddle:rsc.WSTRB(1)} {twiddle:rsc.WSTRB(2)} {twiddle:rsc.WSTRB(3)} {twiddle:rsc.WSTRB(4)} {twiddle:rsc.WSTRB(5)} {twiddle:rsc.WSTRB(6)} {twiddle:rsc.WSTRB(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1120 -attr oid 1116 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(0)} -port {twiddle:rsc.WSTRB(0)} -attr vt d
load net {twiddle:rsc.WSTRB(1)} -port {twiddle:rsc.WSTRB(1)} -attr vt d
load net {twiddle:rsc.WSTRB(2)} -port {twiddle:rsc.WSTRB(2)} -attr vt d
load net {twiddle:rsc.WSTRB(3)} -port {twiddle:rsc.WSTRB(3)} -attr vt d
load net {twiddle:rsc.WSTRB(4)} -port {twiddle:rsc.WSTRB(4)} -attr vt d
load net {twiddle:rsc.WSTRB(5)} -port {twiddle:rsc.WSTRB(5)} -attr vt d
load net {twiddle:rsc.WSTRB(6)} -port {twiddle:rsc.WSTRB(6)} -attr vt d
load net {twiddle:rsc.WSTRB(7)} -port {twiddle:rsc.WSTRB(7)} -attr vt d
load netBundle {twiddle:rsc.WSTRB} 8 {twiddle:rsc.WSTRB(0)} {twiddle:rsc.WSTRB(1)} {twiddle:rsc.WSTRB(2)} {twiddle:rsc.WSTRB(3)} {twiddle:rsc.WSTRB(4)} {twiddle:rsc.WSTRB(5)} {twiddle:rsc.WSTRB(6)} {twiddle:rsc.WSTRB(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1121 -attr oid 1117 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WDATA(0)} -attr vt d
load net {twiddle:rsc.WDATA(1)} -attr vt d
load net {twiddle:rsc.WDATA(2)} -attr vt d
load net {twiddle:rsc.WDATA(3)} -attr vt d
load net {twiddle:rsc.WDATA(4)} -attr vt d
load net {twiddle:rsc.WDATA(5)} -attr vt d
load net {twiddle:rsc.WDATA(6)} -attr vt d
load net {twiddle:rsc.WDATA(7)} -attr vt d
load net {twiddle:rsc.WDATA(8)} -attr vt d
load net {twiddle:rsc.WDATA(9)} -attr vt d
load net {twiddle:rsc.WDATA(10)} -attr vt d
load net {twiddle:rsc.WDATA(11)} -attr vt d
load net {twiddle:rsc.WDATA(12)} -attr vt d
load net {twiddle:rsc.WDATA(13)} -attr vt d
load net {twiddle:rsc.WDATA(14)} -attr vt d
load net {twiddle:rsc.WDATA(15)} -attr vt d
load net {twiddle:rsc.WDATA(16)} -attr vt d
load net {twiddle:rsc.WDATA(17)} -attr vt d
load net {twiddle:rsc.WDATA(18)} -attr vt d
load net {twiddle:rsc.WDATA(19)} -attr vt d
load net {twiddle:rsc.WDATA(20)} -attr vt d
load net {twiddle:rsc.WDATA(21)} -attr vt d
load net {twiddle:rsc.WDATA(22)} -attr vt d
load net {twiddle:rsc.WDATA(23)} -attr vt d
load net {twiddle:rsc.WDATA(24)} -attr vt d
load net {twiddle:rsc.WDATA(25)} -attr vt d
load net {twiddle:rsc.WDATA(26)} -attr vt d
load net {twiddle:rsc.WDATA(27)} -attr vt d
load net {twiddle:rsc.WDATA(28)} -attr vt d
load net {twiddle:rsc.WDATA(29)} -attr vt d
load net {twiddle:rsc.WDATA(30)} -attr vt d
load net {twiddle:rsc.WDATA(31)} -attr vt d
load net {twiddle:rsc.WDATA(32)} -attr vt d
load net {twiddle:rsc.WDATA(33)} -attr vt d
load net {twiddle:rsc.WDATA(34)} -attr vt d
load net {twiddle:rsc.WDATA(35)} -attr vt d
load net {twiddle:rsc.WDATA(36)} -attr vt d
load net {twiddle:rsc.WDATA(37)} -attr vt d
load net {twiddle:rsc.WDATA(38)} -attr vt d
load net {twiddle:rsc.WDATA(39)} -attr vt d
load net {twiddle:rsc.WDATA(40)} -attr vt d
load net {twiddle:rsc.WDATA(41)} -attr vt d
load net {twiddle:rsc.WDATA(42)} -attr vt d
load net {twiddle:rsc.WDATA(43)} -attr vt d
load net {twiddle:rsc.WDATA(44)} -attr vt d
load net {twiddle:rsc.WDATA(45)} -attr vt d
load net {twiddle:rsc.WDATA(46)} -attr vt d
load net {twiddle:rsc.WDATA(47)} -attr vt d
load net {twiddle:rsc.WDATA(48)} -attr vt d
load net {twiddle:rsc.WDATA(49)} -attr vt d
load net {twiddle:rsc.WDATA(50)} -attr vt d
load net {twiddle:rsc.WDATA(51)} -attr vt d
load net {twiddle:rsc.WDATA(52)} -attr vt d
load net {twiddle:rsc.WDATA(53)} -attr vt d
load net {twiddle:rsc.WDATA(54)} -attr vt d
load net {twiddle:rsc.WDATA(55)} -attr vt d
load net {twiddle:rsc.WDATA(56)} -attr vt d
load net {twiddle:rsc.WDATA(57)} -attr vt d
load net {twiddle:rsc.WDATA(58)} -attr vt d
load net {twiddle:rsc.WDATA(59)} -attr vt d
load net {twiddle:rsc.WDATA(60)} -attr vt d
load net {twiddle:rsc.WDATA(61)} -attr vt d
load net {twiddle:rsc.WDATA(62)} -attr vt d
load net {twiddle:rsc.WDATA(63)} -attr vt d
load netBundle {twiddle:rsc.WDATA} 64 {twiddle:rsc.WDATA(0)} {twiddle:rsc.WDATA(1)} {twiddle:rsc.WDATA(2)} {twiddle:rsc.WDATA(3)} {twiddle:rsc.WDATA(4)} {twiddle:rsc.WDATA(5)} {twiddle:rsc.WDATA(6)} {twiddle:rsc.WDATA(7)} {twiddle:rsc.WDATA(8)} {twiddle:rsc.WDATA(9)} {twiddle:rsc.WDATA(10)} {twiddle:rsc.WDATA(11)} {twiddle:rsc.WDATA(12)} {twiddle:rsc.WDATA(13)} {twiddle:rsc.WDATA(14)} {twiddle:rsc.WDATA(15)} {twiddle:rsc.WDATA(16)} {twiddle:rsc.WDATA(17)} {twiddle:rsc.WDATA(18)} {twiddle:rsc.WDATA(19)} {twiddle:rsc.WDATA(20)} {twiddle:rsc.WDATA(21)} {twiddle:rsc.WDATA(22)} {twiddle:rsc.WDATA(23)} {twiddle:rsc.WDATA(24)} {twiddle:rsc.WDATA(25)} {twiddle:rsc.WDATA(26)} {twiddle:rsc.WDATA(27)} {twiddle:rsc.WDATA(28)} {twiddle:rsc.WDATA(29)} {twiddle:rsc.WDATA(30)} {twiddle:rsc.WDATA(31)} {twiddle:rsc.WDATA(32)} {twiddle:rsc.WDATA(33)} {twiddle:rsc.WDATA(34)} {twiddle:rsc.WDATA(35)} {twiddle:rsc.WDATA(36)} {twiddle:rsc.WDATA(37)} {twiddle:rsc.WDATA(38)} {twiddle:rsc.WDATA(39)} {twiddle:rsc.WDATA(40)} {twiddle:rsc.WDATA(41)} {twiddle:rsc.WDATA(42)} {twiddle:rsc.WDATA(43)} {twiddle:rsc.WDATA(44)} {twiddle:rsc.WDATA(45)} {twiddle:rsc.WDATA(46)} {twiddle:rsc.WDATA(47)} {twiddle:rsc.WDATA(48)} {twiddle:rsc.WDATA(49)} {twiddle:rsc.WDATA(50)} {twiddle:rsc.WDATA(51)} {twiddle:rsc.WDATA(52)} {twiddle:rsc.WDATA(53)} {twiddle:rsc.WDATA(54)} {twiddle:rsc.WDATA(55)} {twiddle:rsc.WDATA(56)} {twiddle:rsc.WDATA(57)} {twiddle:rsc.WDATA(58)} {twiddle:rsc.WDATA(59)} {twiddle:rsc.WDATA(60)} {twiddle:rsc.WDATA(61)} {twiddle:rsc.WDATA(62)} {twiddle:rsc.WDATA(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1122 -attr oid 1118 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(0)} -port {twiddle:rsc.WDATA(0)} -attr vt d
load net {twiddle:rsc.WDATA(1)} -port {twiddle:rsc.WDATA(1)} -attr vt d
load net {twiddle:rsc.WDATA(2)} -port {twiddle:rsc.WDATA(2)} -attr vt d
load net {twiddle:rsc.WDATA(3)} -port {twiddle:rsc.WDATA(3)} -attr vt d
load net {twiddle:rsc.WDATA(4)} -port {twiddle:rsc.WDATA(4)} -attr vt d
load net {twiddle:rsc.WDATA(5)} -port {twiddle:rsc.WDATA(5)} -attr vt d
load net {twiddle:rsc.WDATA(6)} -port {twiddle:rsc.WDATA(6)} -attr vt d
load net {twiddle:rsc.WDATA(7)} -port {twiddle:rsc.WDATA(7)} -attr vt d
load net {twiddle:rsc.WDATA(8)} -port {twiddle:rsc.WDATA(8)} -attr vt d
load net {twiddle:rsc.WDATA(9)} -port {twiddle:rsc.WDATA(9)} -attr vt d
load net {twiddle:rsc.WDATA(10)} -port {twiddle:rsc.WDATA(10)} -attr vt d
load net {twiddle:rsc.WDATA(11)} -port {twiddle:rsc.WDATA(11)} -attr vt d
load net {twiddle:rsc.WDATA(12)} -port {twiddle:rsc.WDATA(12)} -attr vt d
load net {twiddle:rsc.WDATA(13)} -port {twiddle:rsc.WDATA(13)} -attr vt d
load net {twiddle:rsc.WDATA(14)} -port {twiddle:rsc.WDATA(14)} -attr vt d
load net {twiddle:rsc.WDATA(15)} -port {twiddle:rsc.WDATA(15)} -attr vt d
load net {twiddle:rsc.WDATA(16)} -port {twiddle:rsc.WDATA(16)} -attr vt d
load net {twiddle:rsc.WDATA(17)} -port {twiddle:rsc.WDATA(17)} -attr vt d
load net {twiddle:rsc.WDATA(18)} -port {twiddle:rsc.WDATA(18)} -attr vt d
load net {twiddle:rsc.WDATA(19)} -port {twiddle:rsc.WDATA(19)} -attr vt d
load net {twiddle:rsc.WDATA(20)} -port {twiddle:rsc.WDATA(20)} -attr vt d
load net {twiddle:rsc.WDATA(21)} -port {twiddle:rsc.WDATA(21)} -attr vt d
load net {twiddle:rsc.WDATA(22)} -port {twiddle:rsc.WDATA(22)} -attr vt d
load net {twiddle:rsc.WDATA(23)} -port {twiddle:rsc.WDATA(23)} -attr vt d
load net {twiddle:rsc.WDATA(24)} -port {twiddle:rsc.WDATA(24)} -attr vt d
load net {twiddle:rsc.WDATA(25)} -port {twiddle:rsc.WDATA(25)} -attr vt d
load net {twiddle:rsc.WDATA(26)} -port {twiddle:rsc.WDATA(26)} -attr vt d
load net {twiddle:rsc.WDATA(27)} -port {twiddle:rsc.WDATA(27)} -attr vt d
load net {twiddle:rsc.WDATA(28)} -port {twiddle:rsc.WDATA(28)} -attr vt d
load net {twiddle:rsc.WDATA(29)} -port {twiddle:rsc.WDATA(29)} -attr vt d
load net {twiddle:rsc.WDATA(30)} -port {twiddle:rsc.WDATA(30)} -attr vt d
load net {twiddle:rsc.WDATA(31)} -port {twiddle:rsc.WDATA(31)} -attr vt d
load net {twiddle:rsc.WDATA(32)} -port {twiddle:rsc.WDATA(32)} -attr vt d
load net {twiddle:rsc.WDATA(33)} -port {twiddle:rsc.WDATA(33)} -attr vt d
load net {twiddle:rsc.WDATA(34)} -port {twiddle:rsc.WDATA(34)} -attr vt d
load net {twiddle:rsc.WDATA(35)} -port {twiddle:rsc.WDATA(35)} -attr vt d
load net {twiddle:rsc.WDATA(36)} -port {twiddle:rsc.WDATA(36)} -attr vt d
load net {twiddle:rsc.WDATA(37)} -port {twiddle:rsc.WDATA(37)} -attr vt d
load net {twiddle:rsc.WDATA(38)} -port {twiddle:rsc.WDATA(38)} -attr vt d
load net {twiddle:rsc.WDATA(39)} -port {twiddle:rsc.WDATA(39)} -attr vt d
load net {twiddle:rsc.WDATA(40)} -port {twiddle:rsc.WDATA(40)} -attr vt d
load net {twiddle:rsc.WDATA(41)} -port {twiddle:rsc.WDATA(41)} -attr vt d
load net {twiddle:rsc.WDATA(42)} -port {twiddle:rsc.WDATA(42)} -attr vt d
load net {twiddle:rsc.WDATA(43)} -port {twiddle:rsc.WDATA(43)} -attr vt d
load net {twiddle:rsc.WDATA(44)} -port {twiddle:rsc.WDATA(44)} -attr vt d
load net {twiddle:rsc.WDATA(45)} -port {twiddle:rsc.WDATA(45)} -attr vt d
load net {twiddle:rsc.WDATA(46)} -port {twiddle:rsc.WDATA(46)} -attr vt d
load net {twiddle:rsc.WDATA(47)} -port {twiddle:rsc.WDATA(47)} -attr vt d
load net {twiddle:rsc.WDATA(48)} -port {twiddle:rsc.WDATA(48)} -attr vt d
load net {twiddle:rsc.WDATA(49)} -port {twiddle:rsc.WDATA(49)} -attr vt d
load net {twiddle:rsc.WDATA(50)} -port {twiddle:rsc.WDATA(50)} -attr vt d
load net {twiddle:rsc.WDATA(51)} -port {twiddle:rsc.WDATA(51)} -attr vt d
load net {twiddle:rsc.WDATA(52)} -port {twiddle:rsc.WDATA(52)} -attr vt d
load net {twiddle:rsc.WDATA(53)} -port {twiddle:rsc.WDATA(53)} -attr vt d
load net {twiddle:rsc.WDATA(54)} -port {twiddle:rsc.WDATA(54)} -attr vt d
load net {twiddle:rsc.WDATA(55)} -port {twiddle:rsc.WDATA(55)} -attr vt d
load net {twiddle:rsc.WDATA(56)} -port {twiddle:rsc.WDATA(56)} -attr vt d
load net {twiddle:rsc.WDATA(57)} -port {twiddle:rsc.WDATA(57)} -attr vt d
load net {twiddle:rsc.WDATA(58)} -port {twiddle:rsc.WDATA(58)} -attr vt d
load net {twiddle:rsc.WDATA(59)} -port {twiddle:rsc.WDATA(59)} -attr vt d
load net {twiddle:rsc.WDATA(60)} -port {twiddle:rsc.WDATA(60)} -attr vt d
load net {twiddle:rsc.WDATA(61)} -port {twiddle:rsc.WDATA(61)} -attr vt d
load net {twiddle:rsc.WDATA(62)} -port {twiddle:rsc.WDATA(62)} -attr vt d
load net {twiddle:rsc.WDATA(63)} -port {twiddle:rsc.WDATA(63)} -attr vt d
load netBundle {twiddle:rsc.WDATA} 64 {twiddle:rsc.WDATA(0)} {twiddle:rsc.WDATA(1)} {twiddle:rsc.WDATA(2)} {twiddle:rsc.WDATA(3)} {twiddle:rsc.WDATA(4)} {twiddle:rsc.WDATA(5)} {twiddle:rsc.WDATA(6)} {twiddle:rsc.WDATA(7)} {twiddle:rsc.WDATA(8)} {twiddle:rsc.WDATA(9)} {twiddle:rsc.WDATA(10)} {twiddle:rsc.WDATA(11)} {twiddle:rsc.WDATA(12)} {twiddle:rsc.WDATA(13)} {twiddle:rsc.WDATA(14)} {twiddle:rsc.WDATA(15)} {twiddle:rsc.WDATA(16)} {twiddle:rsc.WDATA(17)} {twiddle:rsc.WDATA(18)} {twiddle:rsc.WDATA(19)} {twiddle:rsc.WDATA(20)} {twiddle:rsc.WDATA(21)} {twiddle:rsc.WDATA(22)} {twiddle:rsc.WDATA(23)} {twiddle:rsc.WDATA(24)} {twiddle:rsc.WDATA(25)} {twiddle:rsc.WDATA(26)} {twiddle:rsc.WDATA(27)} {twiddle:rsc.WDATA(28)} {twiddle:rsc.WDATA(29)} {twiddle:rsc.WDATA(30)} {twiddle:rsc.WDATA(31)} {twiddle:rsc.WDATA(32)} {twiddle:rsc.WDATA(33)} {twiddle:rsc.WDATA(34)} {twiddle:rsc.WDATA(35)} {twiddle:rsc.WDATA(36)} {twiddle:rsc.WDATA(37)} {twiddle:rsc.WDATA(38)} {twiddle:rsc.WDATA(39)} {twiddle:rsc.WDATA(40)} {twiddle:rsc.WDATA(41)} {twiddle:rsc.WDATA(42)} {twiddle:rsc.WDATA(43)} {twiddle:rsc.WDATA(44)} {twiddle:rsc.WDATA(45)} {twiddle:rsc.WDATA(46)} {twiddle:rsc.WDATA(47)} {twiddle:rsc.WDATA(48)} {twiddle:rsc.WDATA(49)} {twiddle:rsc.WDATA(50)} {twiddle:rsc.WDATA(51)} {twiddle:rsc.WDATA(52)} {twiddle:rsc.WDATA(53)} {twiddle:rsc.WDATA(54)} {twiddle:rsc.WDATA(55)} {twiddle:rsc.WDATA(56)} {twiddle:rsc.WDATA(57)} {twiddle:rsc.WDATA(58)} {twiddle:rsc.WDATA(59)} {twiddle:rsc.WDATA(60)} {twiddle:rsc.WDATA(61)} {twiddle:rsc.WDATA(62)} {twiddle:rsc.WDATA(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1123 -attr oid 1119 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.AWREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1124 -attr oid 1120 -attr vt d
load net {twiddle:rsc.AWREADY} -port {twiddle:rsc.AWREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1125 -attr oid 1121 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWREADY}
load net {twiddle:rsc.AWVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1126 -attr oid 1122 -attr vt d
load net {twiddle:rsc.AWVALID} -port {twiddle:rsc.AWVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1127 -attr oid 1123 -attr vt d
load net {twiddle:rsc.AWUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1128 -attr oid 1124 -attr vt d
load net {twiddle:rsc.AWUSER} -port {twiddle:rsc.AWUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1129 -attr oid 1125 -attr vt d
load net {twiddle:rsc.AWREGION(0)} -attr vt d
load net {twiddle:rsc.AWREGION(1)} -attr vt d
load net {twiddle:rsc.AWREGION(2)} -attr vt d
load net {twiddle:rsc.AWREGION(3)} -attr vt d
load netBundle {twiddle:rsc.AWREGION} 4 {twiddle:rsc.AWREGION(0)} {twiddle:rsc.AWREGION(1)} {twiddle:rsc.AWREGION(2)} {twiddle:rsc.AWREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1130 -attr oid 1126 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(0)} -port {twiddle:rsc.AWREGION(0)} -attr vt d
load net {twiddle:rsc.AWREGION(1)} -port {twiddle:rsc.AWREGION(1)} -attr vt d
load net {twiddle:rsc.AWREGION(2)} -port {twiddle:rsc.AWREGION(2)} -attr vt d
load net {twiddle:rsc.AWREGION(3)} -port {twiddle:rsc.AWREGION(3)} -attr vt d
load netBundle {twiddle:rsc.AWREGION} 4 {twiddle:rsc.AWREGION(0)} {twiddle:rsc.AWREGION(1)} {twiddle:rsc.AWREGION(2)} {twiddle:rsc.AWREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1131 -attr oid 1127 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWQOS(0)} -attr vt d
load net {twiddle:rsc.AWQOS(1)} -attr vt d
load net {twiddle:rsc.AWQOS(2)} -attr vt d
load net {twiddle:rsc.AWQOS(3)} -attr vt d
load netBundle {twiddle:rsc.AWQOS} 4 {twiddle:rsc.AWQOS(0)} {twiddle:rsc.AWQOS(1)} {twiddle:rsc.AWQOS(2)} {twiddle:rsc.AWQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1132 -attr oid 1128 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(0)} -port {twiddle:rsc.AWQOS(0)} -attr vt d
load net {twiddle:rsc.AWQOS(1)} -port {twiddle:rsc.AWQOS(1)} -attr vt d
load net {twiddle:rsc.AWQOS(2)} -port {twiddle:rsc.AWQOS(2)} -attr vt d
load net {twiddle:rsc.AWQOS(3)} -port {twiddle:rsc.AWQOS(3)} -attr vt d
load netBundle {twiddle:rsc.AWQOS} 4 {twiddle:rsc.AWQOS(0)} {twiddle:rsc.AWQOS(1)} {twiddle:rsc.AWQOS(2)} {twiddle:rsc.AWQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1133 -attr oid 1129 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWPROT(0)} -attr vt d
load net {twiddle:rsc.AWPROT(1)} -attr vt d
load net {twiddle:rsc.AWPROT(2)} -attr vt d
load netBundle {twiddle:rsc.AWPROT} 3 {twiddle:rsc.AWPROT(0)} {twiddle:rsc.AWPROT(1)} {twiddle:rsc.AWPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1134 -attr oid 1130 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWPROT(0)} -port {twiddle:rsc.AWPROT(0)} -attr vt d
load net {twiddle:rsc.AWPROT(1)} -port {twiddle:rsc.AWPROT(1)} -attr vt d
load net {twiddle:rsc.AWPROT(2)} -port {twiddle:rsc.AWPROT(2)} -attr vt d
load netBundle {twiddle:rsc.AWPROT} 3 {twiddle:rsc.AWPROT(0)} {twiddle:rsc.AWPROT(1)} {twiddle:rsc.AWPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1135 -attr oid 1131 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWCACHE(0)} -attr vt d
load net {twiddle:rsc.AWCACHE(1)} -attr vt d
load net {twiddle:rsc.AWCACHE(2)} -attr vt d
load net {twiddle:rsc.AWCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.AWCACHE} 4 {twiddle:rsc.AWCACHE(0)} {twiddle:rsc.AWCACHE(1)} {twiddle:rsc.AWCACHE(2)} {twiddle:rsc.AWCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1136 -attr oid 1132 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(0)} -port {twiddle:rsc.AWCACHE(0)} -attr vt d
load net {twiddle:rsc.AWCACHE(1)} -port {twiddle:rsc.AWCACHE(1)} -attr vt d
load net {twiddle:rsc.AWCACHE(2)} -port {twiddle:rsc.AWCACHE(2)} -attr vt d
load net {twiddle:rsc.AWCACHE(3)} -port {twiddle:rsc.AWCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.AWCACHE} 4 {twiddle:rsc.AWCACHE(0)} {twiddle:rsc.AWCACHE(1)} {twiddle:rsc.AWCACHE(2)} {twiddle:rsc.AWCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1137 -attr oid 1133 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1138 -attr oid 1134 -attr vt d
load net {twiddle:rsc.AWLOCK} -port {twiddle:rsc.AWLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1139 -attr oid 1135 -attr vt d
load net {twiddle:rsc.AWBURST(0)} -attr vt d
load net {twiddle:rsc.AWBURST(1)} -attr vt d
load netBundle {twiddle:rsc.AWBURST} 2 {twiddle:rsc.AWBURST(0)} {twiddle:rsc.AWBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1140 -attr oid 1136 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWBURST(0)} -port {twiddle:rsc.AWBURST(0)} -attr vt d
load net {twiddle:rsc.AWBURST(1)} -port {twiddle:rsc.AWBURST(1)} -attr vt d
load netBundle {twiddle:rsc.AWBURST} 2 {twiddle:rsc.AWBURST(0)} {twiddle:rsc.AWBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1141 -attr oid 1137 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWSIZE(0)} -attr vt d
load net {twiddle:rsc.AWSIZE(1)} -attr vt d
load net {twiddle:rsc.AWSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.AWSIZE} 3 {twiddle:rsc.AWSIZE(0)} {twiddle:rsc.AWSIZE(1)} {twiddle:rsc.AWSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1142 -attr oid 1138 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWSIZE(0)} -port {twiddle:rsc.AWSIZE(0)} -attr vt d
load net {twiddle:rsc.AWSIZE(1)} -port {twiddle:rsc.AWSIZE(1)} -attr vt d
load net {twiddle:rsc.AWSIZE(2)} -port {twiddle:rsc.AWSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.AWSIZE} 3 {twiddle:rsc.AWSIZE(0)} {twiddle:rsc.AWSIZE(1)} {twiddle:rsc.AWSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1143 -attr oid 1139 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWLEN(0)} -attr vt d
load net {twiddle:rsc.AWLEN(1)} -attr vt d
load net {twiddle:rsc.AWLEN(2)} -attr vt d
load net {twiddle:rsc.AWLEN(3)} -attr vt d
load net {twiddle:rsc.AWLEN(4)} -attr vt d
load net {twiddle:rsc.AWLEN(5)} -attr vt d
load net {twiddle:rsc.AWLEN(6)} -attr vt d
load net {twiddle:rsc.AWLEN(7)} -attr vt d
load netBundle {twiddle:rsc.AWLEN} 8 {twiddle:rsc.AWLEN(0)} {twiddle:rsc.AWLEN(1)} {twiddle:rsc.AWLEN(2)} {twiddle:rsc.AWLEN(3)} {twiddle:rsc.AWLEN(4)} {twiddle:rsc.AWLEN(5)} {twiddle:rsc.AWLEN(6)} {twiddle:rsc.AWLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1144 -attr oid 1140 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(0)} -port {twiddle:rsc.AWLEN(0)} -attr vt d
load net {twiddle:rsc.AWLEN(1)} -port {twiddle:rsc.AWLEN(1)} -attr vt d
load net {twiddle:rsc.AWLEN(2)} -port {twiddle:rsc.AWLEN(2)} -attr vt d
load net {twiddle:rsc.AWLEN(3)} -port {twiddle:rsc.AWLEN(3)} -attr vt d
load net {twiddle:rsc.AWLEN(4)} -port {twiddle:rsc.AWLEN(4)} -attr vt d
load net {twiddle:rsc.AWLEN(5)} -port {twiddle:rsc.AWLEN(5)} -attr vt d
load net {twiddle:rsc.AWLEN(6)} -port {twiddle:rsc.AWLEN(6)} -attr vt d
load net {twiddle:rsc.AWLEN(7)} -port {twiddle:rsc.AWLEN(7)} -attr vt d
load netBundle {twiddle:rsc.AWLEN} 8 {twiddle:rsc.AWLEN(0)} {twiddle:rsc.AWLEN(1)} {twiddle:rsc.AWLEN(2)} {twiddle:rsc.AWLEN(3)} {twiddle:rsc.AWLEN(4)} {twiddle:rsc.AWLEN(5)} {twiddle:rsc.AWLEN(6)} {twiddle:rsc.AWLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1145 -attr oid 1141 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWADDR(0)} -attr vt d
load net {twiddle:rsc.AWADDR(1)} -attr vt d
load net {twiddle:rsc.AWADDR(2)} -attr vt d
load net {twiddle:rsc.AWADDR(3)} -attr vt d
load net {twiddle:rsc.AWADDR(4)} -attr vt d
load net {twiddle:rsc.AWADDR(5)} -attr vt d
load net {twiddle:rsc.AWADDR(6)} -attr vt d
load net {twiddle:rsc.AWADDR(7)} -attr vt d
load net {twiddle:rsc.AWADDR(8)} -attr vt d
load net {twiddle:rsc.AWADDR(9)} -attr vt d
load net {twiddle:rsc.AWADDR(10)} -attr vt d
load net {twiddle:rsc.AWADDR(11)} -attr vt d
load netBundle {twiddle:rsc.AWADDR} 12 {twiddle:rsc.AWADDR(0)} {twiddle:rsc.AWADDR(1)} {twiddle:rsc.AWADDR(2)} {twiddle:rsc.AWADDR(3)} {twiddle:rsc.AWADDR(4)} {twiddle:rsc.AWADDR(5)} {twiddle:rsc.AWADDR(6)} {twiddle:rsc.AWADDR(7)} {twiddle:rsc.AWADDR(8)} {twiddle:rsc.AWADDR(9)} {twiddle:rsc.AWADDR(10)} {twiddle:rsc.AWADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1146 -attr oid 1142 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(0)} -port {twiddle:rsc.AWADDR(0)} -attr vt d
load net {twiddle:rsc.AWADDR(1)} -port {twiddle:rsc.AWADDR(1)} -attr vt d
load net {twiddle:rsc.AWADDR(2)} -port {twiddle:rsc.AWADDR(2)} -attr vt d
load net {twiddle:rsc.AWADDR(3)} -port {twiddle:rsc.AWADDR(3)} -attr vt d
load net {twiddle:rsc.AWADDR(4)} -port {twiddle:rsc.AWADDR(4)} -attr vt d
load net {twiddle:rsc.AWADDR(5)} -port {twiddle:rsc.AWADDR(5)} -attr vt d
load net {twiddle:rsc.AWADDR(6)} -port {twiddle:rsc.AWADDR(6)} -attr vt d
load net {twiddle:rsc.AWADDR(7)} -port {twiddle:rsc.AWADDR(7)} -attr vt d
load net {twiddle:rsc.AWADDR(8)} -port {twiddle:rsc.AWADDR(8)} -attr vt d
load net {twiddle:rsc.AWADDR(9)} -port {twiddle:rsc.AWADDR(9)} -attr vt d
load net {twiddle:rsc.AWADDR(10)} -port {twiddle:rsc.AWADDR(10)} -attr vt d
load net {twiddle:rsc.AWADDR(11)} -port {twiddle:rsc.AWADDR(11)} -attr vt d
load netBundle {twiddle:rsc.AWADDR} 12 {twiddle:rsc.AWADDR(0)} {twiddle:rsc.AWADDR(1)} {twiddle:rsc.AWADDR(2)} {twiddle:rsc.AWADDR(3)} {twiddle:rsc.AWADDR(4)} {twiddle:rsc.AWADDR(5)} {twiddle:rsc.AWADDR(6)} {twiddle:rsc.AWADDR(7)} {twiddle:rsc.AWADDR(8)} {twiddle:rsc.AWADDR(9)} {twiddle:rsc.AWADDR(10)} {twiddle:rsc.AWADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1147 -attr oid 1143 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1148 -attr oid 1144 -attr vt d
load net {twiddle:rsc.AWID} -port {twiddle:rsc.AWID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1149 -attr oid 1145 -attr vt d
load net {twiddle:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1150 -attr oid 1146 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1151 -attr oid 1147 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.triosy.lz}
load inst "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" "inPlaceNTT_DIT_precomp:core:vec:rsci" "orig" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1152 -attr oid 1148 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci:inst} -attr area 2080.004000 -attr delay 1.166668 -attr hier "/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsci"
load net {clk} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1153 -attr oid 1149 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1154 -attr oid 1150 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/rst}
load net {vec:rsc.s_tdone} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.s_tdone} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1155 -attr oid 1151 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.s_tdone}
load net {vec:rsc.tr_write_done} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.tr_write_done} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1156 -attr oid 1152 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.tr_write_done}
load net {vec:rsc.RREADY} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1157 -attr oid 1153 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RREADY}
load net {vec:rsc.RVALID} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1158 -attr oid 1154 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RVALID}
load net {vec:rsc.RUSER} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1159 -attr oid 1155 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RUSER}
load net {vec:rsc.RLAST} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1160 -attr oid 1156 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RLAST}
load net {vec:rsc.RRESP(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RRESP(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RRESP}
load net {vec:rsc.RRESP(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RRESP(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RRESP}
load net {vec:rsc.RDATA(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(4)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(5)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(6)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(7)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(8)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(9)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(10)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(11)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(12)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(13)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(14)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(15)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(16)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(17)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(18)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(19)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(20)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(21)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(22)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(23)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(24)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(25)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(26)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(27)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(28)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(29)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(30)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(31)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(32)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(33)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(34)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(35)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(36)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(37)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(38)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(39)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(40)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(41)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(42)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(43)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(44)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(45)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(46)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(47)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(48)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(49)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(50)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(51)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(52)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(53)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(54)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(55)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(56)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(57)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(58)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(59)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(60)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(61)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(62)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(63)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RDATA(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RDATA}
load net {vec:rsc.RID} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.RID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1161 -attr oid 1157 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.RID}
load net {vec:rsc.ARREADY} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1162 -attr oid 1158 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARREADY}
load net {vec:rsc.ARVALID} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1163 -attr oid 1159 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARVALID}
load net {vec:rsc.ARUSER} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1164 -attr oid 1160 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARUSER}
load net {vec:rsc.ARREGION(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARREGION(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARREGION(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARREGION(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARREGION(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARREGION}
load net {vec:rsc.ARQOS(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARQOS(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARQOS(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARQOS(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARQOS(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARQOS}
load net {vec:rsc.ARPROT(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARPROT(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARPROT(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARPROT(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARPROT}
load net {vec:rsc.ARCACHE(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARCACHE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARCACHE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARCACHE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARCACHE(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARCACHE}
load net {vec:rsc.ARLOCK} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1165 -attr oid 1161 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARLOCK}
load net {vec:rsc.ARBURST(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARBURST(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARBURST}
load net {vec:rsc.ARBURST(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARBURST(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARBURST}
load net {vec:rsc.ARSIZE(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARSIZE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARSIZE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARSIZE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARSIZE}
load net {vec:rsc.ARLEN(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARLEN(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARLEN(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARLEN(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARLEN(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(4)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARLEN(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(5)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARLEN(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(6)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARLEN(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(7)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARLEN(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARLEN}
load net {vec:rsc.ARADDR(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(4)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(5)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(6)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(7)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(8)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(9)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(10)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(11)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARADDR(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARADDR}
load net {vec:rsc.ARID} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.ARID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1166 -attr oid 1162 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.ARID}
load net {vec:rsc.BREADY} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.BREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1167 -attr oid 1163 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.BREADY}
load net {vec:rsc.BVALID} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.BVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1168 -attr oid 1164 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.BVALID}
load net {vec:rsc.BUSER} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.BUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1169 -attr oid 1165 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.BUSER}
load net {vec:rsc.BRESP(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.BRESP(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.BRESP}
load net {vec:rsc.BRESP(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.BRESP(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.BRESP}
load net {vec:rsc.BID} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.BID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1170 -attr oid 1166 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.BID}
load net {vec:rsc.WREADY} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1171 -attr oid 1167 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WREADY}
load net {vec:rsc.WVALID} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1172 -attr oid 1168 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WVALID}
load net {vec:rsc.WUSER} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1173 -attr oid 1169 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WUSER}
load net {vec:rsc.WLAST} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1174 -attr oid 1170 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WLAST}
load net {vec:rsc.WSTRB(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WSTRB(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WSTRB(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WSTRB(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WSTRB(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(4)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WSTRB(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(5)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WSTRB(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(6)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WSTRB(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(7)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WSTRB(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WSTRB}
load net {vec:rsc.WDATA(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(4)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(5)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(6)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(7)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(8)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(9)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(10)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(11)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(12)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(13)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(14)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(15)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(16)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(17)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(18)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(19)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(20)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(21)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(22)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(23)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(24)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(25)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(26)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(27)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(28)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(29)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(30)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(31)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(32)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(33)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(34)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(35)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(36)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(37)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(38)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(39)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(40)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(41)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(42)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(43)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(44)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(45)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(46)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(47)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(48)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(49)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(50)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(51)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(52)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(53)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(54)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(55)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(56)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(57)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(58)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(59)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(60)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(61)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(62)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(63)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.WDATA(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.WDATA}
load net {vec:rsc.AWREADY} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1175 -attr oid 1171 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWREADY}
load net {vec:rsc.AWVALID} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1176 -attr oid 1172 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWVALID}
load net {vec:rsc.AWUSER} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1177 -attr oid 1173 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWUSER}
load net {vec:rsc.AWREGION(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWREGION(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWREGION(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWREGION(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWREGION(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWREGION}
load net {vec:rsc.AWQOS(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWQOS(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWQOS(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWQOS(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWQOS(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWQOS}
load net {vec:rsc.AWPROT(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWPROT(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWPROT(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWPROT(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWPROT}
load net {vec:rsc.AWCACHE(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWCACHE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWCACHE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWCACHE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWCACHE(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWCACHE}
load net {vec:rsc.AWLOCK} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1178 -attr oid 1174 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWLOCK}
load net {vec:rsc.AWBURST(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWBURST(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWBURST}
load net {vec:rsc.AWBURST(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWBURST(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWBURST}
load net {vec:rsc.AWSIZE(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWSIZE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWSIZE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWSIZE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWSIZE}
load net {vec:rsc.AWLEN(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWLEN(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWLEN(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWLEN(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWLEN(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(4)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWLEN(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(5)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWLEN(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(6)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWLEN(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(7)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWLEN(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWLEN}
load net {vec:rsc.AWADDR(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(4)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(5)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(6)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(7)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(8)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(9)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(10)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(11)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWADDR(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWADDR}
load net {vec:rsc.AWID} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsc.AWID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1179 -attr oid 1175 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.AWID}
load net {core.wen} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {core.wen} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1180 -attr oid 1176 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {reg(vec:rsci.oswt).cse} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.oswt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1181 -attr oid 1177 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt).cse}
load net {vec:rsci.wen_comp} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.wen_comp} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1182 -attr oid 1178 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.wen_comp}
load net {reg(vec:rsci.oswt#1).cse} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.oswt#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1183 -attr oid 1179 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt#1).cse}
load net {vec:rsci.wen_comp#1} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.wen_comp#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1184 -attr oid 1180 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.wen_comp#1}
load net {vec:rsci.s_raddr.core(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_raddr.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_raddr.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_raddr.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_raddr.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(4)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_raddr.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(5)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_raddr.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(6)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_raddr.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(7)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_raddr.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(8)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_raddr.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(9)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_raddr.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_waddr.core(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_waddr.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_waddr.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_waddr.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_waddr.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(4)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_waddr.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(5)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_waddr.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(6)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_waddr.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(7)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_waddr.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(8)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_waddr.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(9)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_waddr.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_waddr.core}
load net {vec:rsci.s_din.mxwt(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(4)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(5)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(6)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(7)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(8)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(9)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(10)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(11)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(12)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(13)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(14)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(15)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(16)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(17)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(18)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(19)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(20)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(21)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(22)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(23)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(24)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(25)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(26)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(27)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(28)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(29)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(30)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(31)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(32)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(33)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(34)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(35)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(36)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(37)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(38)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(39)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(40)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(41)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(42)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(43)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(44)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(45)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(46)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(47)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(48)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(49)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(50)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(51)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(52)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(53)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(54)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(55)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(56)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(57)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(58)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(59)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(60)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(61)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(62)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(63)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_dout.core(0)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(1)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(2)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(3)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(4)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(5)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(6)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(7)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(8)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(9)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(10)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(11)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(12)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(13)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(14)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(15)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(16)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(17)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(18)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(19)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(20)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(21)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(22)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(23)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(24)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(25)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(26)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(27)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(28)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(29)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(30)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(31)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(32)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(33)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(34)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(35)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(36)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(37)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(38)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(39)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(40)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(41)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(42)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(43)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(44)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(45)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(46)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(47)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(48)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(49)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(50)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(51)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(52)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(53)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(54)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(55)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(56)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(57)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(58)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(59)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(60)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(61)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(62)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(63)} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsci:inst" {vec:rsci.s_dout.core(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load inst "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" "inPlaceNTT_DIT_precomp:core:twiddle:rsci" "orig" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1185 -attr oid 1181 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst} -attr area 2000.003000 -attr delay 1.166668 -attr hier "/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsci"
load net {clk} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1186 -attr oid 1182 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1187 -attr oid 1183 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/rst}
load net {twiddle:rsc.s_tdone} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.s_tdone} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1188 -attr oid 1184 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.s_tdone}
load net {twiddle:rsc.tr_write_done} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.tr_write_done} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1189 -attr oid 1185 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.tr_write_done}
load net {twiddle:rsc.RREADY} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1190 -attr oid 1186 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RREADY}
load net {twiddle:rsc.RVALID} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1191 -attr oid 1187 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RVALID}
load net {twiddle:rsc.RUSER} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1192 -attr oid 1188 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RUSER}
load net {twiddle:rsc.RLAST} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1193 -attr oid 1189 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RLAST}
load net {twiddle:rsc.RRESP(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RRESP(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RRESP}
load net {twiddle:rsc.RRESP(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RRESP(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RRESP}
load net {twiddle:rsc.RDATA(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(3)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(4)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(5)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(6)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(7)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(8)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(9)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(10)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(11)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(12)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(13)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(14)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(15)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(16)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(17)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(18)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(19)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(20)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(21)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(22)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(23)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(24)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(25)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(26)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(27)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(28)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(29)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(30)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(31)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(32)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(33)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(34)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(35)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(36)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(37)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(38)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(39)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(40)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(41)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(42)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(43)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(44)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(45)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(46)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(47)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(48)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(49)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(50)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(51)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(52)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(53)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(54)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(55)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(56)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(57)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(58)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(59)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(60)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(61)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(62)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(63)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RID} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.RID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1194 -attr oid 1190 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.RID}
load net {twiddle:rsc.ARREADY} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1195 -attr oid 1191 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARREADY}
load net {twiddle:rsc.ARVALID} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1196 -attr oid 1192 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARVALID}
load net {twiddle:rsc.ARUSER} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1197 -attr oid 1193 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARUSER}
load net {twiddle:rsc.ARREGION(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARREGION(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARREGION(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARREGION(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(3)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARREGION(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARQOS(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARQOS(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARQOS(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARQOS(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(3)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARQOS(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARPROT(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARPROT(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARPROT(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARPROT(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARPROT(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARPROT(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARCACHE(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARCACHE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARCACHE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARCACHE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(3)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARCACHE(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARLOCK} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1198 -attr oid 1194 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARLOCK}
load net {twiddle:rsc.ARBURST(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARBURST(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARBURST(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARBURST(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARSIZE(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARSIZE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARSIZE(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARSIZE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARSIZE(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARSIZE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARLEN(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARLEN(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARLEN(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARLEN(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(3)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARLEN(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(4)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARLEN(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(5)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARLEN(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(6)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARLEN(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(7)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARLEN(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARADDR(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(3)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(4)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(5)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(6)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(7)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(8)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(9)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(10)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(11)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARID} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.ARID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1199 -attr oid 1195 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.ARID}
load net {twiddle:rsc.BREADY} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.BREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1200 -attr oid 1196 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.BREADY}
load net {twiddle:rsc.BVALID} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.BVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1201 -attr oid 1197 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.BVALID}
load net {twiddle:rsc.BUSER} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.BUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1202 -attr oid 1198 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.BUSER}
load net {twiddle:rsc.BRESP(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.BRESP(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.BRESP}
load net {twiddle:rsc.BRESP(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.BRESP(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.BRESP}
load net {twiddle:rsc.BID} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.BID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1203 -attr oid 1199 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.BID}
load net {twiddle:rsc.WREADY} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1204 -attr oid 1200 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WREADY}
load net {twiddle:rsc.WVALID} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1205 -attr oid 1201 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WVALID}
load net {twiddle:rsc.WUSER} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1206 -attr oid 1202 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WUSER}
load net {twiddle:rsc.WLAST} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1207 -attr oid 1203 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WLAST}
load net {twiddle:rsc.WSTRB(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WSTRB(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WSTRB(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WSTRB(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(3)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WSTRB(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(4)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WSTRB(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(5)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WSTRB(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(6)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WSTRB(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(7)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WSTRB(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WDATA(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(3)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(4)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(5)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(6)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(7)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(8)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(9)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(10)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(11)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(12)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(13)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(14)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(15)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(16)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(17)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(18)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(19)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(20)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(21)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(22)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(23)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(24)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(25)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(26)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(27)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(28)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(29)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(30)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(31)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(32)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(33)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(34)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(35)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(36)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(37)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(38)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(39)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(40)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(41)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(42)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(43)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(44)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(45)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(46)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(47)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(48)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(49)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(50)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(51)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(52)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(53)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(54)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(55)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(56)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(57)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(58)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(59)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(60)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(61)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(62)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(63)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.AWREADY} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1208 -attr oid 1204 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWREADY}
load net {twiddle:rsc.AWVALID} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1209 -attr oid 1205 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWVALID}
load net {twiddle:rsc.AWUSER} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1210 -attr oid 1206 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWUSER}
load net {twiddle:rsc.AWREGION(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWREGION(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWREGION(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWREGION(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(3)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWREGION(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWQOS(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWQOS(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWQOS(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWQOS(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(3)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWQOS(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWPROT(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWPROT(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWPROT(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWPROT(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWPROT(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWPROT(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWCACHE(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWCACHE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWCACHE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWCACHE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(3)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWCACHE(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWLOCK} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1211 -attr oid 1207 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWLOCK}
load net {twiddle:rsc.AWBURST(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWBURST(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWBURST(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWBURST(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWSIZE(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWSIZE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWSIZE(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWSIZE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWSIZE(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWSIZE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWLEN(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWLEN(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWLEN(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWLEN(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(3)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWLEN(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(4)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWLEN(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(5)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWLEN(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(6)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWLEN(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(7)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWLEN(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWADDR(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(3)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(4)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(5)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(6)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(7)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(8)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(9)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(10)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(11)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWID} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsc.AWID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1212 -attr oid 1208 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.AWID}
load net {core.wen} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {core.wen} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1213 -attr oid 1209 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {reg(twiddle:rsci.oswt).cse} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.oswt} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1214 -attr oid 1210 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(twiddle:rsci.oswt).cse}
load net {twiddle:rsci.wen_comp} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.wen_comp} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1215 -attr oid 1211 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.wen_comp}
load net {twiddle:rsci.s_raddr.core(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_raddr.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_raddr.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_raddr.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(3)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_raddr.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(4)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_raddr.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(5)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_raddr.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(6)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_raddr.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(7)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_raddr.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(8)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_raddr.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(9)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_raddr.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_din.mxwt(0)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(1)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(2)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(3)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(4)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(5)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(6)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(7)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(8)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(9)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(10)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(11)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(12)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(13)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(14)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(15)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(16)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(17)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(18)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(19)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(20)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(21)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(22)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(23)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(24)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(25)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(26)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(27)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(28)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(29)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(30)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(31)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(32)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(33)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(34)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(35)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(36)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(37)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(38)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(39)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(40)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(41)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(42)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(43)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(44)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(45)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(46)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(47)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(48)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(49)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(50)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(51)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(52)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(53)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(54)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(55)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(56)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(57)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(58)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(59)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(60)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(61)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(62)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(63)} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load inst "inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:inst" "inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj" "orig" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1216 -attr oid 1212 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj"
load net {vec:rsc.triosy.lz} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:inst" {vec:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1217 -attr oid 1213 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:inst" {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1218 -attr oid 1214 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIT_precomp:core:vec:rsc.triosy:obj:inst" {vec:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1219 -attr oid 1215 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:inst" "inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj" "orig" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1220 -attr oid 1216 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj"
load net {p:rsc.triosy.lz} -pin  "inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:inst" {p:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1221 -attr oid 1217 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:inst" {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1222 -attr oid 1218 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIT_precomp:core:p:rsc.triosy:obj:inst" {p:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1223 -attr oid 1219 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:inst" "inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj" "orig" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1224 -attr oid 1220 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj"
load net {r:rsc.triosy.lz} -pin  "inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:inst" {r:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1225 -attr oid 1221 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/r:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:inst" {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1226 -attr oid 1222 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIT_precomp:core:r:rsc.triosy:obj:inst" {r:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1227 -attr oid 1223 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:inst" "inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj" "orig" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1228 -attr oid 1224 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj"
load net {twiddle:rsc.triosy.lz} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:inst" {twiddle:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1229 -attr oid 1225 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:inst" {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1230 -attr oid 1226 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIT_precomp:core:twiddle:rsc.triosy:obj:inst" {twiddle:rsc.triosy:obj.iswt0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1231 -attr oid 1227 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIT_precomp:core:staller:inst" "inPlaceNTT_DIT_precomp:core:staller" "orig" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1232 -attr oid 1228 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller:inst} -attr area 1.001000 -attr delay 0.102564 -attr hier "/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core:staller"
load net {clk} -pin  "inPlaceNTT_DIT_precomp:core:staller:inst" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1233 -attr oid 1229 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIT_precomp:core:staller:inst" {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1234 -attr oid 1230 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/rst}
load net {core.wen} -pin  "inPlaceNTT_DIT_precomp:core:staller:inst" {core.wen} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1235 -attr oid 1231 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIT_precomp:core:staller:inst" {core.wten} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1236 -attr oid 1232 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wten}
load net {vec:rsci.wen_comp} -pin  "inPlaceNTT_DIT_precomp:core:staller:inst" {vec:rsci.wen_comp} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1237 -attr oid 1233 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.wen_comp}
load net {vec:rsci.wen_comp#1} -pin  "inPlaceNTT_DIT_precomp:core:staller:inst" {vec:rsci.wen_comp#1} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1238 -attr oid 1234 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.wen_comp#1}
load net {twiddle:rsci.wen_comp} -pin  "inPlaceNTT_DIT_precomp:core:staller:inst" {twiddle:rsci.wen_comp} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1239 -attr oid 1235 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.wen_comp}
load inst "inPlaceNTT_DIT_precomp:core_core:fsm:inst" "inPlaceNTT_DIT_precomp:core_core:fsm" "orig" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1240 -attr oid 1236 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst} -attr area 3.000000 -attr hier "/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm"
load net {clk} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1241 -attr oid 1237 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1242 -attr oid 1238 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/rst}
load net {core.wen} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {core.wen} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1243 -attr oid 1239 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {fsm_output(0)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(1)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(1)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(2)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(2)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(3)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(3)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(4)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(4)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(5)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(5)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(6)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(6)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(7)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(7)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(8)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(8)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(9)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(9)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(10)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(10)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(11)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(11)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(12)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(12)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(13)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(13)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(14)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(14)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(15)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(15)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(16)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(16)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(17)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(17)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(18)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(18)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(19)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(19)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(20)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(20)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(21)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(21)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(22)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(22)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(23)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(23)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(24)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(24)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(25)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(25)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(26)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(26)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(27)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(27)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(28)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(28)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(29)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(29)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(30)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(30)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(31)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(31)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(32)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(32)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(33)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(33)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(34)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(34)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(35)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(35)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(36)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(36)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(37)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(37)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(38)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(38)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(39)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(39)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(40)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(40)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(41)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(41)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(42)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(42)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {fsm_output(43)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {fsm_output(43)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/fsm_output}
load net {exit:COMP_LOOP.sva} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {COMP_LOOP.C#38_tr0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1244 -attr oid 1240 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/exit:COMP_LOOP.sva}
load net {VEC_LOOP:acc#1.psp#1(10)} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {VEC_LOOP.C#0_tr0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1245 -attr oid 1241 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(10).itm}
load net {STAGE_LOOP:not.itm} -pin  "inPlaceNTT_DIT_precomp:core_core:fsm:inst" {STAGE_LOOP.C#1_tr0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1246 -attr oid 1242 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:not.itm}
load inst "p:rsci" "ccs_ioport.ccs_in" "ccs_ioport.ccs_in(2,64)" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1247 -attr oid 1243 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci} -attr qmod "ccs_ioport.ccs_in(2,64)"
load net {p:rsc.dat(0)} -pin  "p:rsci" {dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(1)} -pin  "p:rsci" {dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(2)} -pin  "p:rsci" {dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(3)} -pin  "p:rsci" {dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(4)} -pin  "p:rsci" {dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(5)} -pin  "p:rsci" {dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(6)} -pin  "p:rsci" {dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(7)} -pin  "p:rsci" {dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(8)} -pin  "p:rsci" {dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(9)} -pin  "p:rsci" {dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(10)} -pin  "p:rsci" {dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(11)} -pin  "p:rsci" {dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(12)} -pin  "p:rsci" {dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(13)} -pin  "p:rsci" {dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(14)} -pin  "p:rsci" {dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(15)} -pin  "p:rsci" {dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(16)} -pin  "p:rsci" {dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(17)} -pin  "p:rsci" {dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(18)} -pin  "p:rsci" {dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(19)} -pin  "p:rsci" {dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(20)} -pin  "p:rsci" {dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(21)} -pin  "p:rsci" {dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(22)} -pin  "p:rsci" {dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(23)} -pin  "p:rsci" {dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(24)} -pin  "p:rsci" {dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(25)} -pin  "p:rsci" {dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(26)} -pin  "p:rsci" {dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(27)} -pin  "p:rsci" {dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(28)} -pin  "p:rsci" {dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(29)} -pin  "p:rsci" {dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(30)} -pin  "p:rsci" {dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(31)} -pin  "p:rsci" {dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(32)} -pin  "p:rsci" {dat(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(33)} -pin  "p:rsci" {dat(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(34)} -pin  "p:rsci" {dat(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(35)} -pin  "p:rsci" {dat(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(36)} -pin  "p:rsci" {dat(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(37)} -pin  "p:rsci" {dat(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(38)} -pin  "p:rsci" {dat(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(39)} -pin  "p:rsci" {dat(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(40)} -pin  "p:rsci" {dat(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(41)} -pin  "p:rsci" {dat(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(42)} -pin  "p:rsci" {dat(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(43)} -pin  "p:rsci" {dat(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(44)} -pin  "p:rsci" {dat(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(45)} -pin  "p:rsci" {dat(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(46)} -pin  "p:rsci" {dat(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(47)} -pin  "p:rsci" {dat(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(48)} -pin  "p:rsci" {dat(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(49)} -pin  "p:rsci" {dat(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(50)} -pin  "p:rsci" {dat(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(51)} -pin  "p:rsci" {dat(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(52)} -pin  "p:rsci" {dat(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(53)} -pin  "p:rsci" {dat(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(54)} -pin  "p:rsci" {dat(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(55)} -pin  "p:rsci" {dat(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(56)} -pin  "p:rsci" {dat(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(57)} -pin  "p:rsci" {dat(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(58)} -pin  "p:rsci" {dat(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(59)} -pin  "p:rsci" {dat(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(60)} -pin  "p:rsci" {dat(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(61)} -pin  "p:rsci" {dat(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(62)} -pin  "p:rsci" {dat(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsc.dat(63)} -pin  "p:rsci" {dat(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsc.dat}
load net {p:rsci.idat(0)} -pin  "p:rsci" {idat(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(1)} -pin  "p:rsci" {idat(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(2)} -pin  "p:rsci" {idat(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(3)} -pin  "p:rsci" {idat(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(4)} -pin  "p:rsci" {idat(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(5)} -pin  "p:rsci" {idat(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(6)} -pin  "p:rsci" {idat(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(7)} -pin  "p:rsci" {idat(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(8)} -pin  "p:rsci" {idat(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(9)} -pin  "p:rsci" {idat(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(10)} -pin  "p:rsci" {idat(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(11)} -pin  "p:rsci" {idat(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(12)} -pin  "p:rsci" {idat(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(13)} -pin  "p:rsci" {idat(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(14)} -pin  "p:rsci" {idat(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(15)} -pin  "p:rsci" {idat(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(16)} -pin  "p:rsci" {idat(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(17)} -pin  "p:rsci" {idat(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(18)} -pin  "p:rsci" {idat(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(19)} -pin  "p:rsci" {idat(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(20)} -pin  "p:rsci" {idat(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(21)} -pin  "p:rsci" {idat(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(22)} -pin  "p:rsci" {idat(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(23)} -pin  "p:rsci" {idat(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(24)} -pin  "p:rsci" {idat(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(25)} -pin  "p:rsci" {idat(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(26)} -pin  "p:rsci" {idat(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(27)} -pin  "p:rsci" {idat(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(28)} -pin  "p:rsci" {idat(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(29)} -pin  "p:rsci" {idat(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(30)} -pin  "p:rsci" {idat(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(31)} -pin  "p:rsci" {idat(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(32)} -pin  "p:rsci" {idat(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(33)} -pin  "p:rsci" {idat(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(34)} -pin  "p:rsci" {idat(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(35)} -pin  "p:rsci" {idat(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(36)} -pin  "p:rsci" {idat(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(37)} -pin  "p:rsci" {idat(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(38)} -pin  "p:rsci" {idat(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(39)} -pin  "p:rsci" {idat(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(40)} -pin  "p:rsci" {idat(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(41)} -pin  "p:rsci" {idat(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(42)} -pin  "p:rsci" {idat(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(43)} -pin  "p:rsci" {idat(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(44)} -pin  "p:rsci" {idat(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(45)} -pin  "p:rsci" {idat(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(46)} -pin  "p:rsci" {idat(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(47)} -pin  "p:rsci" {idat(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(48)} -pin  "p:rsci" {idat(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(49)} -pin  "p:rsci" {idat(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(50)} -pin  "p:rsci" {idat(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(51)} -pin  "p:rsci" {idat(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(52)} -pin  "p:rsci" {idat(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(53)} -pin  "p:rsci" {idat(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(54)} -pin  "p:rsci" {idat(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(55)} -pin  "p:rsci" {idat(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(56)} -pin  "p:rsci" {idat(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(57)} -pin  "p:rsci" {idat(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(58)} -pin  "p:rsci" {idat(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(59)} -pin  "p:rsci" {idat(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(60)} -pin  "p:rsci" {idat(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(61)} -pin  "p:rsci" {idat(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(62)} -pin  "p:rsci" {idat(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(63)} -pin  "p:rsci" {idat(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load inst "modulo:result:rem:cmp" "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_rem(65,65,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1248 -attr oid 1244 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp} -attr area 5859.682500 -attr delay 12.146223 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_rem(65,65,1)"
load net {modulo:result:rem:cmp.a(63:0)(0)} -pin  "modulo:result:rem:cmp" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(1)} -pin  "modulo:result:rem:cmp" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(2)} -pin  "modulo:result:rem:cmp" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(3)} -pin  "modulo:result:rem:cmp" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(4)} -pin  "modulo:result:rem:cmp" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(5)} -pin  "modulo:result:rem:cmp" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(6)} -pin  "modulo:result:rem:cmp" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(7)} -pin  "modulo:result:rem:cmp" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(8)} -pin  "modulo:result:rem:cmp" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(9)} -pin  "modulo:result:rem:cmp" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(10)} -pin  "modulo:result:rem:cmp" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(11)} -pin  "modulo:result:rem:cmp" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(12)} -pin  "modulo:result:rem:cmp" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(13)} -pin  "modulo:result:rem:cmp" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(14)} -pin  "modulo:result:rem:cmp" {a(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(15)} -pin  "modulo:result:rem:cmp" {a(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(16)} -pin  "modulo:result:rem:cmp" {a(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(17)} -pin  "modulo:result:rem:cmp" {a(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(18)} -pin  "modulo:result:rem:cmp" {a(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(19)} -pin  "modulo:result:rem:cmp" {a(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(20)} -pin  "modulo:result:rem:cmp" {a(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(21)} -pin  "modulo:result:rem:cmp" {a(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(22)} -pin  "modulo:result:rem:cmp" {a(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(23)} -pin  "modulo:result:rem:cmp" {a(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(24)} -pin  "modulo:result:rem:cmp" {a(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(25)} -pin  "modulo:result:rem:cmp" {a(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(26)} -pin  "modulo:result:rem:cmp" {a(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(27)} -pin  "modulo:result:rem:cmp" {a(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(28)} -pin  "modulo:result:rem:cmp" {a(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(29)} -pin  "modulo:result:rem:cmp" {a(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(30)} -pin  "modulo:result:rem:cmp" {a(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(31)} -pin  "modulo:result:rem:cmp" {a(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(32)} -pin  "modulo:result:rem:cmp" {a(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(33)} -pin  "modulo:result:rem:cmp" {a(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(34)} -pin  "modulo:result:rem:cmp" {a(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(35)} -pin  "modulo:result:rem:cmp" {a(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(36)} -pin  "modulo:result:rem:cmp" {a(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(37)} -pin  "modulo:result:rem:cmp" {a(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(38)} -pin  "modulo:result:rem:cmp" {a(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(39)} -pin  "modulo:result:rem:cmp" {a(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(40)} -pin  "modulo:result:rem:cmp" {a(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(41)} -pin  "modulo:result:rem:cmp" {a(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(42)} -pin  "modulo:result:rem:cmp" {a(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(43)} -pin  "modulo:result:rem:cmp" {a(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(44)} -pin  "modulo:result:rem:cmp" {a(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(45)} -pin  "modulo:result:rem:cmp" {a(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(46)} -pin  "modulo:result:rem:cmp" {a(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(47)} -pin  "modulo:result:rem:cmp" {a(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(48)} -pin  "modulo:result:rem:cmp" {a(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(49)} -pin  "modulo:result:rem:cmp" {a(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(50)} -pin  "modulo:result:rem:cmp" {a(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(51)} -pin  "modulo:result:rem:cmp" {a(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(52)} -pin  "modulo:result:rem:cmp" {a(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(53)} -pin  "modulo:result:rem:cmp" {a(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(54)} -pin  "modulo:result:rem:cmp" {a(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(55)} -pin  "modulo:result:rem:cmp" {a(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(56)} -pin  "modulo:result:rem:cmp" {a(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(57)} -pin  "modulo:result:rem:cmp" {a(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(58)} -pin  "modulo:result:rem:cmp" {a(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(59)} -pin  "modulo:result:rem:cmp" {a(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(60)} -pin  "modulo:result:rem:cmp" {a(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(61)} -pin  "modulo:result:rem:cmp" {a(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(62)} -pin  "modulo:result:rem:cmp" {a(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(63)} -pin  "modulo:result:rem:cmp" {a(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.a(63:0)(63)} -pin  "modulo:result:rem:cmp" {a(64)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm}
load net {modulo:result:rem:cmp.b(63:0)(0)} -pin  "modulo:result:rem:cmp" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(1)} -pin  "modulo:result:rem:cmp" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(2)} -pin  "modulo:result:rem:cmp" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(3)} -pin  "modulo:result:rem:cmp" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(4)} -pin  "modulo:result:rem:cmp" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(5)} -pin  "modulo:result:rem:cmp" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(6)} -pin  "modulo:result:rem:cmp" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(7)} -pin  "modulo:result:rem:cmp" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(8)} -pin  "modulo:result:rem:cmp" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(9)} -pin  "modulo:result:rem:cmp" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(10)} -pin  "modulo:result:rem:cmp" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(11)} -pin  "modulo:result:rem:cmp" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(12)} -pin  "modulo:result:rem:cmp" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(13)} -pin  "modulo:result:rem:cmp" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(14)} -pin  "modulo:result:rem:cmp" {b(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(15)} -pin  "modulo:result:rem:cmp" {b(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(16)} -pin  "modulo:result:rem:cmp" {b(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(17)} -pin  "modulo:result:rem:cmp" {b(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(18)} -pin  "modulo:result:rem:cmp" {b(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(19)} -pin  "modulo:result:rem:cmp" {b(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(20)} -pin  "modulo:result:rem:cmp" {b(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(21)} -pin  "modulo:result:rem:cmp" {b(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(22)} -pin  "modulo:result:rem:cmp" {b(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(23)} -pin  "modulo:result:rem:cmp" {b(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(24)} -pin  "modulo:result:rem:cmp" {b(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(25)} -pin  "modulo:result:rem:cmp" {b(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(26)} -pin  "modulo:result:rem:cmp" {b(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(27)} -pin  "modulo:result:rem:cmp" {b(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(28)} -pin  "modulo:result:rem:cmp" {b(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(29)} -pin  "modulo:result:rem:cmp" {b(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(30)} -pin  "modulo:result:rem:cmp" {b(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(31)} -pin  "modulo:result:rem:cmp" {b(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(32)} -pin  "modulo:result:rem:cmp" {b(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(33)} -pin  "modulo:result:rem:cmp" {b(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(34)} -pin  "modulo:result:rem:cmp" {b(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(35)} -pin  "modulo:result:rem:cmp" {b(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(36)} -pin  "modulo:result:rem:cmp" {b(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(37)} -pin  "modulo:result:rem:cmp" {b(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(38)} -pin  "modulo:result:rem:cmp" {b(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(39)} -pin  "modulo:result:rem:cmp" {b(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(40)} -pin  "modulo:result:rem:cmp" {b(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(41)} -pin  "modulo:result:rem:cmp" {b(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(42)} -pin  "modulo:result:rem:cmp" {b(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(43)} -pin  "modulo:result:rem:cmp" {b(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(44)} -pin  "modulo:result:rem:cmp" {b(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(45)} -pin  "modulo:result:rem:cmp" {b(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(46)} -pin  "modulo:result:rem:cmp" {b(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(47)} -pin  "modulo:result:rem:cmp" {b(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(48)} -pin  "modulo:result:rem:cmp" {b(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(49)} -pin  "modulo:result:rem:cmp" {b(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(50)} -pin  "modulo:result:rem:cmp" {b(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(51)} -pin  "modulo:result:rem:cmp" {b(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(52)} -pin  "modulo:result:rem:cmp" {b(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(53)} -pin  "modulo:result:rem:cmp" {b(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(54)} -pin  "modulo:result:rem:cmp" {b(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(55)} -pin  "modulo:result:rem:cmp" {b(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(56)} -pin  "modulo:result:rem:cmp" {b(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(57)} -pin  "modulo:result:rem:cmp" {b(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(58)} -pin  "modulo:result:rem:cmp" {b(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(59)} -pin  "modulo:result:rem:cmp" {b(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(60)} -pin  "modulo:result:rem:cmp" {b(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(61)} -pin  "modulo:result:rem:cmp" {b(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(62)} -pin  "modulo:result:rem:cmp" {b(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.b(63:0)(63)} -pin  "modulo:result:rem:cmp" {b(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {GND} -pin  "modulo:result:rem:cmp" {b(64)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm}
load net {modulo:result:rem:cmp.z(0)} -pin  "modulo:result:rem:cmp" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(1)} -pin  "modulo:result:rem:cmp" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(2)} -pin  "modulo:result:rem:cmp" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(3)} -pin  "modulo:result:rem:cmp" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(4)} -pin  "modulo:result:rem:cmp" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(5)} -pin  "modulo:result:rem:cmp" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(6)} -pin  "modulo:result:rem:cmp" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(7)} -pin  "modulo:result:rem:cmp" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(8)} -pin  "modulo:result:rem:cmp" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(9)} -pin  "modulo:result:rem:cmp" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(10)} -pin  "modulo:result:rem:cmp" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(11)} -pin  "modulo:result:rem:cmp" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(12)} -pin  "modulo:result:rem:cmp" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(13)} -pin  "modulo:result:rem:cmp" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(14)} -pin  "modulo:result:rem:cmp" {z(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(15)} -pin  "modulo:result:rem:cmp" {z(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(16)} -pin  "modulo:result:rem:cmp" {z(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(17)} -pin  "modulo:result:rem:cmp" {z(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(18)} -pin  "modulo:result:rem:cmp" {z(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(19)} -pin  "modulo:result:rem:cmp" {z(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(20)} -pin  "modulo:result:rem:cmp" {z(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(21)} -pin  "modulo:result:rem:cmp" {z(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(22)} -pin  "modulo:result:rem:cmp" {z(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(23)} -pin  "modulo:result:rem:cmp" {z(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(24)} -pin  "modulo:result:rem:cmp" {z(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(25)} -pin  "modulo:result:rem:cmp" {z(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(26)} -pin  "modulo:result:rem:cmp" {z(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(27)} -pin  "modulo:result:rem:cmp" {z(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(28)} -pin  "modulo:result:rem:cmp" {z(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(29)} -pin  "modulo:result:rem:cmp" {z(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(30)} -pin  "modulo:result:rem:cmp" {z(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(31)} -pin  "modulo:result:rem:cmp" {z(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(32)} -pin  "modulo:result:rem:cmp" {z(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(33)} -pin  "modulo:result:rem:cmp" {z(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(34)} -pin  "modulo:result:rem:cmp" {z(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(35)} -pin  "modulo:result:rem:cmp" {z(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(36)} -pin  "modulo:result:rem:cmp" {z(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(37)} -pin  "modulo:result:rem:cmp" {z(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(38)} -pin  "modulo:result:rem:cmp" {z(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(39)} -pin  "modulo:result:rem:cmp" {z(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(40)} -pin  "modulo:result:rem:cmp" {z(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(41)} -pin  "modulo:result:rem:cmp" {z(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(42)} -pin  "modulo:result:rem:cmp" {z(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(43)} -pin  "modulo:result:rem:cmp" {z(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(44)} -pin  "modulo:result:rem:cmp" {z(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(45)} -pin  "modulo:result:rem:cmp" {z(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(46)} -pin  "modulo:result:rem:cmp" {z(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(47)} -pin  "modulo:result:rem:cmp" {z(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(48)} -pin  "modulo:result:rem:cmp" {z(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(49)} -pin  "modulo:result:rem:cmp" {z(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(50)} -pin  "modulo:result:rem:cmp" {z(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(51)} -pin  "modulo:result:rem:cmp" {z(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(52)} -pin  "modulo:result:rem:cmp" {z(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(53)} -pin  "modulo:result:rem:cmp" {z(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(54)} -pin  "modulo:result:rem:cmp" {z(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(55)} -pin  "modulo:result:rem:cmp" {z(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(56)} -pin  "modulo:result:rem:cmp" {z(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(57)} -pin  "modulo:result:rem:cmp" {z(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(58)} -pin  "modulo:result:rem:cmp" {z(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(59)} -pin  "modulo:result:rem:cmp" {z(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(60)} -pin  "modulo:result:rem:cmp" {z(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(61)} -pin  "modulo:result:rem:cmp" {z(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(62)} -pin  "modulo:result:rem:cmp" {z(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(63)} -pin  "modulo:result:rem:cmp" {z(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load net {modulo:result:rem:cmp.z(64)} -pin  "modulo:result:rem:cmp" {z(64)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.z}
load inst "COMP_LOOP:acc#9:rg" "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(9,0,1,0,10)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1249 -attr oid 1245 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#9:rg} -attr area 9.000000 -attr delay 0.553846 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(9,0,1,0,10)"
load net {STAGE_LOOP:mux#1.itm(0)} -pin  "COMP_LOOP:acc#9:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(1)} -pin  "COMP_LOOP:acc#9:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(2)} -pin  "COMP_LOOP:acc#9:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(3)} -pin  "COMP_LOOP:acc#9:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(4)} -pin  "COMP_LOOP:acc#9:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(5)} -pin  "COMP_LOOP:acc#9:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(6)} -pin  "COMP_LOOP:acc#9:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(7)} -pin  "COMP_LOOP:acc#9:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(8)} -pin  "COMP_LOOP:acc#9:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:mux#1.itm}
load net {PWR} -pin  "COMP_LOOP:acc#9:rg" {b(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/1#11}
load net {GND} -pin  "COMP_LOOP:acc#9:rg" {c(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/0#12}
load net {z.out(0)} -pin  "COMP_LOOP:acc#9:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out}
load net {z.out(1)} -pin  "COMP_LOOP:acc#9:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out}
load net {z.out(2)} -pin  "COMP_LOOP:acc#9:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out}
load net {z.out(3)} -pin  "COMP_LOOP:acc#9:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out}
load net {z.out(4)} -pin  "COMP_LOOP:acc#9:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out}
load net {z.out(5)} -pin  "COMP_LOOP:acc#9:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out}
load net {z.out(6)} -pin  "COMP_LOOP:acc#9:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out}
load net {z.out(7)} -pin  "COMP_LOOP:acc#9:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out}
load net {z.out(8)} -pin  "COMP_LOOP:acc#9:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out}
load net {z.out(9)} -pin  "COMP_LOOP:acc#9:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out}
load inst "COMP_LOOP:tmp:lshift:rg" "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_shift_l(1,0,4,10)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1250 -attr oid 1246 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:lshift:rg} -attr area 8.737954 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_shift_l(1,0,4,10)"
load net {PWR} -pin  "COMP_LOOP:tmp:lshift:rg" {a(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/1#11}
load net {COMP_LOOP:tmp:mux.itm(0)} -pin  "COMP_LOOP:tmp:lshift:rg" {s(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux.itm}
load net {COMP_LOOP:tmp:mux.itm(1)} -pin  "COMP_LOOP:tmp:lshift:rg" {s(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux.itm}
load net {COMP_LOOP:tmp:mux.itm(2)} -pin  "COMP_LOOP:tmp:lshift:rg" {s(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux.itm}
load net {COMP_LOOP:tmp:mux.itm(3)} -pin  "COMP_LOOP:tmp:lshift:rg" {s(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux.itm}
load net {z.out#1(0)} -pin  "COMP_LOOP:tmp:lshift:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#1}
load net {z.out#1(1)} -pin  "COMP_LOOP:tmp:lshift:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#1}
load net {z.out#1(2)} -pin  "COMP_LOOP:tmp:lshift:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#1}
load net {z.out#1(3)} -pin  "COMP_LOOP:tmp:lshift:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#1}
load net {z.out#1(4)} -pin  "COMP_LOOP:tmp:lshift:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#1}
load net {z.out#1(5)} -pin  "COMP_LOOP:tmp:lshift:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#1}
load net {z.out#1(6)} -pin  "COMP_LOOP:tmp:lshift:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#1}
load net {z.out#1(7)} -pin  "COMP_LOOP:tmp:lshift:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#1}
load net {z.out#1(8)} -pin  "COMP_LOOP:tmp:lshift:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#1}
load net {z.out#1(9)} -pin  "COMP_LOOP:tmp:lshift:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#1}
load inst "COMP_LOOP:mul:rg" "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1251 -attr oid 1247 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul:rg} -attr area 6670.000000 -attr delay 12.541547 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(64,0,64,0,64)"
load net {COMP_LOOP:tmp:mux#1.itm(0)} -pin  "COMP_LOOP:mul:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(1)} -pin  "COMP_LOOP:mul:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(2)} -pin  "COMP_LOOP:mul:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(3)} -pin  "COMP_LOOP:mul:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(4)} -pin  "COMP_LOOP:mul:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(5)} -pin  "COMP_LOOP:mul:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(6)} -pin  "COMP_LOOP:mul:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(7)} -pin  "COMP_LOOP:mul:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(8)} -pin  "COMP_LOOP:mul:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(9)} -pin  "COMP_LOOP:mul:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(10)} -pin  "COMP_LOOP:mul:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(11)} -pin  "COMP_LOOP:mul:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(12)} -pin  "COMP_LOOP:mul:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(13)} -pin  "COMP_LOOP:mul:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(14)} -pin  "COMP_LOOP:mul:rg" {a(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(15)} -pin  "COMP_LOOP:mul:rg" {a(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(16)} -pin  "COMP_LOOP:mul:rg" {a(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(17)} -pin  "COMP_LOOP:mul:rg" {a(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(18)} -pin  "COMP_LOOP:mul:rg" {a(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(19)} -pin  "COMP_LOOP:mul:rg" {a(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(20)} -pin  "COMP_LOOP:mul:rg" {a(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(21)} -pin  "COMP_LOOP:mul:rg" {a(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(22)} -pin  "COMP_LOOP:mul:rg" {a(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(23)} -pin  "COMP_LOOP:mul:rg" {a(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(24)} -pin  "COMP_LOOP:mul:rg" {a(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(25)} -pin  "COMP_LOOP:mul:rg" {a(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(26)} -pin  "COMP_LOOP:mul:rg" {a(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(27)} -pin  "COMP_LOOP:mul:rg" {a(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(28)} -pin  "COMP_LOOP:mul:rg" {a(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(29)} -pin  "COMP_LOOP:mul:rg" {a(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(30)} -pin  "COMP_LOOP:mul:rg" {a(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(31)} -pin  "COMP_LOOP:mul:rg" {a(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(32)} -pin  "COMP_LOOP:mul:rg" {a(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(33)} -pin  "COMP_LOOP:mul:rg" {a(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(34)} -pin  "COMP_LOOP:mul:rg" {a(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(35)} -pin  "COMP_LOOP:mul:rg" {a(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(36)} -pin  "COMP_LOOP:mul:rg" {a(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(37)} -pin  "COMP_LOOP:mul:rg" {a(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(38)} -pin  "COMP_LOOP:mul:rg" {a(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(39)} -pin  "COMP_LOOP:mul:rg" {a(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(40)} -pin  "COMP_LOOP:mul:rg" {a(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(41)} -pin  "COMP_LOOP:mul:rg" {a(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(42)} -pin  "COMP_LOOP:mul:rg" {a(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(43)} -pin  "COMP_LOOP:mul:rg" {a(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(44)} -pin  "COMP_LOOP:mul:rg" {a(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(45)} -pin  "COMP_LOOP:mul:rg" {a(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(46)} -pin  "COMP_LOOP:mul:rg" {a(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(47)} -pin  "COMP_LOOP:mul:rg" {a(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(48)} -pin  "COMP_LOOP:mul:rg" {a(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(49)} -pin  "COMP_LOOP:mul:rg" {a(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(50)} -pin  "COMP_LOOP:mul:rg" {a(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(51)} -pin  "COMP_LOOP:mul:rg" {a(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(52)} -pin  "COMP_LOOP:mul:rg" {a(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(53)} -pin  "COMP_LOOP:mul:rg" {a(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(54)} -pin  "COMP_LOOP:mul:rg" {a(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(55)} -pin  "COMP_LOOP:mul:rg" {a(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(56)} -pin  "COMP_LOOP:mul:rg" {a(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(57)} -pin  "COMP_LOOP:mul:rg" {a(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(58)} -pin  "COMP_LOOP:mul:rg" {a(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(59)} -pin  "COMP_LOOP:mul:rg" {a(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(60)} -pin  "COMP_LOOP:mul:rg" {a(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(61)} -pin  "COMP_LOOP:mul:rg" {a(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(62)} -pin  "COMP_LOOP:mul:rg" {a(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(63)} -pin  "COMP_LOOP:mul:rg" {a(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#2.itm(0)} -pin  "COMP_LOOP:mul:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(1)} -pin  "COMP_LOOP:mul:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(2)} -pin  "COMP_LOOP:mul:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(3)} -pin  "COMP_LOOP:mul:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(4)} -pin  "COMP_LOOP:mul:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(5)} -pin  "COMP_LOOP:mul:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(6)} -pin  "COMP_LOOP:mul:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(7)} -pin  "COMP_LOOP:mul:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(8)} -pin  "COMP_LOOP:mul:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(9)} -pin  "COMP_LOOP:mul:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(10)} -pin  "COMP_LOOP:mul:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(11)} -pin  "COMP_LOOP:mul:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(12)} -pin  "COMP_LOOP:mul:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(13)} -pin  "COMP_LOOP:mul:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(14)} -pin  "COMP_LOOP:mul:rg" {b(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(15)} -pin  "COMP_LOOP:mul:rg" {b(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(16)} -pin  "COMP_LOOP:mul:rg" {b(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(17)} -pin  "COMP_LOOP:mul:rg" {b(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(18)} -pin  "COMP_LOOP:mul:rg" {b(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(19)} -pin  "COMP_LOOP:mul:rg" {b(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(20)} -pin  "COMP_LOOP:mul:rg" {b(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(21)} -pin  "COMP_LOOP:mul:rg" {b(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(22)} -pin  "COMP_LOOP:mul:rg" {b(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(23)} -pin  "COMP_LOOP:mul:rg" {b(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(24)} -pin  "COMP_LOOP:mul:rg" {b(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(25)} -pin  "COMP_LOOP:mul:rg" {b(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(26)} -pin  "COMP_LOOP:mul:rg" {b(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(27)} -pin  "COMP_LOOP:mul:rg" {b(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(28)} -pin  "COMP_LOOP:mul:rg" {b(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(29)} -pin  "COMP_LOOP:mul:rg" {b(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(30)} -pin  "COMP_LOOP:mul:rg" {b(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(31)} -pin  "COMP_LOOP:mul:rg" {b(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(32)} -pin  "COMP_LOOP:mul:rg" {b(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(33)} -pin  "COMP_LOOP:mul:rg" {b(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(34)} -pin  "COMP_LOOP:mul:rg" {b(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(35)} -pin  "COMP_LOOP:mul:rg" {b(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(36)} -pin  "COMP_LOOP:mul:rg" {b(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(37)} -pin  "COMP_LOOP:mul:rg" {b(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(38)} -pin  "COMP_LOOP:mul:rg" {b(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(39)} -pin  "COMP_LOOP:mul:rg" {b(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(40)} -pin  "COMP_LOOP:mul:rg" {b(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(41)} -pin  "COMP_LOOP:mul:rg" {b(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(42)} -pin  "COMP_LOOP:mul:rg" {b(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(43)} -pin  "COMP_LOOP:mul:rg" {b(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(44)} -pin  "COMP_LOOP:mul:rg" {b(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(45)} -pin  "COMP_LOOP:mul:rg" {b(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(46)} -pin  "COMP_LOOP:mul:rg" {b(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(47)} -pin  "COMP_LOOP:mul:rg" {b(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(48)} -pin  "COMP_LOOP:mul:rg" {b(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(49)} -pin  "COMP_LOOP:mul:rg" {b(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(50)} -pin  "COMP_LOOP:mul:rg" {b(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(51)} -pin  "COMP_LOOP:mul:rg" {b(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(52)} -pin  "COMP_LOOP:mul:rg" {b(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(53)} -pin  "COMP_LOOP:mul:rg" {b(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(54)} -pin  "COMP_LOOP:mul:rg" {b(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(55)} -pin  "COMP_LOOP:mul:rg" {b(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(56)} -pin  "COMP_LOOP:mul:rg" {b(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(57)} -pin  "COMP_LOOP:mul:rg" {b(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(58)} -pin  "COMP_LOOP:mul:rg" {b(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(59)} -pin  "COMP_LOOP:mul:rg" {b(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(60)} -pin  "COMP_LOOP:mul:rg" {b(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(61)} -pin  "COMP_LOOP:mul:rg" {b(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(62)} -pin  "COMP_LOOP:mul:rg" {b(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(63)} -pin  "COMP_LOOP:mul:rg" {b(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {z.out#2(0)} -pin  "COMP_LOOP:mul:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(1)} -pin  "COMP_LOOP:mul:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(2)} -pin  "COMP_LOOP:mul:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(3)} -pin  "COMP_LOOP:mul:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(4)} -pin  "COMP_LOOP:mul:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(5)} -pin  "COMP_LOOP:mul:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(6)} -pin  "COMP_LOOP:mul:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(7)} -pin  "COMP_LOOP:mul:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(8)} -pin  "COMP_LOOP:mul:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(9)} -pin  "COMP_LOOP:mul:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(10)} -pin  "COMP_LOOP:mul:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(11)} -pin  "COMP_LOOP:mul:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(12)} -pin  "COMP_LOOP:mul:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(13)} -pin  "COMP_LOOP:mul:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(14)} -pin  "COMP_LOOP:mul:rg" {z(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(15)} -pin  "COMP_LOOP:mul:rg" {z(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(16)} -pin  "COMP_LOOP:mul:rg" {z(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(17)} -pin  "COMP_LOOP:mul:rg" {z(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(18)} -pin  "COMP_LOOP:mul:rg" {z(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(19)} -pin  "COMP_LOOP:mul:rg" {z(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(20)} -pin  "COMP_LOOP:mul:rg" {z(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(21)} -pin  "COMP_LOOP:mul:rg" {z(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(22)} -pin  "COMP_LOOP:mul:rg" {z(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(23)} -pin  "COMP_LOOP:mul:rg" {z(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(24)} -pin  "COMP_LOOP:mul:rg" {z(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(25)} -pin  "COMP_LOOP:mul:rg" {z(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(26)} -pin  "COMP_LOOP:mul:rg" {z(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(27)} -pin  "COMP_LOOP:mul:rg" {z(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(28)} -pin  "COMP_LOOP:mul:rg" {z(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(29)} -pin  "COMP_LOOP:mul:rg" {z(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(30)} -pin  "COMP_LOOP:mul:rg" {z(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(31)} -pin  "COMP_LOOP:mul:rg" {z(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(32)} -pin  "COMP_LOOP:mul:rg" {z(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(33)} -pin  "COMP_LOOP:mul:rg" {z(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(34)} -pin  "COMP_LOOP:mul:rg" {z(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(35)} -pin  "COMP_LOOP:mul:rg" {z(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(36)} -pin  "COMP_LOOP:mul:rg" {z(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(37)} -pin  "COMP_LOOP:mul:rg" {z(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(38)} -pin  "COMP_LOOP:mul:rg" {z(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(39)} -pin  "COMP_LOOP:mul:rg" {z(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(40)} -pin  "COMP_LOOP:mul:rg" {z(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(41)} -pin  "COMP_LOOP:mul:rg" {z(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(42)} -pin  "COMP_LOOP:mul:rg" {z(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(43)} -pin  "COMP_LOOP:mul:rg" {z(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(44)} -pin  "COMP_LOOP:mul:rg" {z(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(45)} -pin  "COMP_LOOP:mul:rg" {z(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(46)} -pin  "COMP_LOOP:mul:rg" {z(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(47)} -pin  "COMP_LOOP:mul:rg" {z(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(48)} -pin  "COMP_LOOP:mul:rg" {z(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(49)} -pin  "COMP_LOOP:mul:rg" {z(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(50)} -pin  "COMP_LOOP:mul:rg" {z(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(51)} -pin  "COMP_LOOP:mul:rg" {z(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(52)} -pin  "COMP_LOOP:mul:rg" {z(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(53)} -pin  "COMP_LOOP:mul:rg" {z(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(54)} -pin  "COMP_LOOP:mul:rg" {z(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(55)} -pin  "COMP_LOOP:mul:rg" {z(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(56)} -pin  "COMP_LOOP:mul:rg" {z(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(57)} -pin  "COMP_LOOP:mul:rg" {z(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(58)} -pin  "COMP_LOOP:mul:rg" {z(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(59)} -pin  "COMP_LOOP:mul:rg" {z(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(60)} -pin  "COMP_LOOP:mul:rg" {z(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(61)} -pin  "COMP_LOOP:mul:rg" {z(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(62)} -pin  "COMP_LOOP:mul:rg" {z(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(63)} -pin  "COMP_LOOP:mul:rg" {z(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load inst "not" "not(1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1252 -attr oid 1248 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {and.dcpl#4} -pin  "not" {A(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/and.dcpl#4}
load net {not.itm} -pin  "not" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/not.itm}
load inst "p:and" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1253 -attr oid 1249 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {core.wen} -pin  "p:and" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {not.itm} -pin  "p:and" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/not.itm}
load net {p:and.itm} -pin  "p:and" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:and.itm}
load inst "reg(p)" "reg(64,1,1,0,0)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1254 -attr oid 1250 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(p)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(64,0,0,0,0,1,1)"
load net {p:rsci.idat(0)} -pin  "reg(p)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(1)} -pin  "reg(p)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(2)} -pin  "reg(p)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(3)} -pin  "reg(p)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(4)} -pin  "reg(p)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(5)} -pin  "reg(p)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(6)} -pin  "reg(p)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(7)} -pin  "reg(p)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(8)} -pin  "reg(p)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(9)} -pin  "reg(p)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(10)} -pin  "reg(p)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(11)} -pin  "reg(p)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(12)} -pin  "reg(p)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(13)} -pin  "reg(p)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(14)} -pin  "reg(p)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(15)} -pin  "reg(p)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(16)} -pin  "reg(p)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(17)} -pin  "reg(p)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(18)} -pin  "reg(p)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(19)} -pin  "reg(p)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(20)} -pin  "reg(p)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(21)} -pin  "reg(p)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(22)} -pin  "reg(p)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(23)} -pin  "reg(p)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(24)} -pin  "reg(p)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(25)} -pin  "reg(p)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(26)} -pin  "reg(p)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(27)} -pin  "reg(p)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(28)} -pin  "reg(p)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(29)} -pin  "reg(p)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(30)} -pin  "reg(p)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(31)} -pin  "reg(p)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(32)} -pin  "reg(p)" {D(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(33)} -pin  "reg(p)" {D(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(34)} -pin  "reg(p)" {D(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(35)} -pin  "reg(p)" {D(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(36)} -pin  "reg(p)" {D(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(37)} -pin  "reg(p)" {D(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(38)} -pin  "reg(p)" {D(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(39)} -pin  "reg(p)" {D(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(40)} -pin  "reg(p)" {D(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(41)} -pin  "reg(p)" {D(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(42)} -pin  "reg(p)" {D(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(43)} -pin  "reg(p)" {D(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(44)} -pin  "reg(p)" {D(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(45)} -pin  "reg(p)" {D(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(46)} -pin  "reg(p)" {D(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(47)} -pin  "reg(p)" {D(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(48)} -pin  "reg(p)" {D(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(49)} -pin  "reg(p)" {D(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(50)} -pin  "reg(p)" {D(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(51)} -pin  "reg(p)" {D(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(52)} -pin  "reg(p)" {D(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(53)} -pin  "reg(p)" {D(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(54)} -pin  "reg(p)" {D(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(55)} -pin  "reg(p)" {D(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(56)} -pin  "reg(p)" {D(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(57)} -pin  "reg(p)" {D(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(58)} -pin  "reg(p)" {D(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(59)} -pin  "reg(p)" {D(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(60)} -pin  "reg(p)" {D(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(61)} -pin  "reg(p)" {D(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(62)} -pin  "reg(p)" {D(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {p:rsci.idat(63)} -pin  "reg(p)" {D(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:rsci.idat}
load net {clk} -pin  "reg(p)" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1255 -attr oid 1251 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {p:and.itm} -pin  "reg(p)" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p:and.itm}
load net {p.sva(0)} -pin  "reg(p)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(1)} -pin  "reg(p)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(2)} -pin  "reg(p)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(3)} -pin  "reg(p)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(4)} -pin  "reg(p)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(5)} -pin  "reg(p)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(6)} -pin  "reg(p)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(7)} -pin  "reg(p)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(8)} -pin  "reg(p)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(9)} -pin  "reg(p)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(10)} -pin  "reg(p)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(11)} -pin  "reg(p)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(12)} -pin  "reg(p)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(13)} -pin  "reg(p)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(14)} -pin  "reg(p)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(15)} -pin  "reg(p)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(16)} -pin  "reg(p)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(17)} -pin  "reg(p)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(18)} -pin  "reg(p)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(19)} -pin  "reg(p)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(20)} -pin  "reg(p)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(21)} -pin  "reg(p)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(22)} -pin  "reg(p)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(23)} -pin  "reg(p)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(24)} -pin  "reg(p)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(25)} -pin  "reg(p)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(26)} -pin  "reg(p)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(27)} -pin  "reg(p)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(28)} -pin  "reg(p)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(29)} -pin  "reg(p)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(30)} -pin  "reg(p)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(31)} -pin  "reg(p)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(32)} -pin  "reg(p)" {Z(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(33)} -pin  "reg(p)" {Z(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(34)} -pin  "reg(p)" {Z(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(35)} -pin  "reg(p)" {Z(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(36)} -pin  "reg(p)" {Z(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(37)} -pin  "reg(p)" {Z(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(38)} -pin  "reg(p)" {Z(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(39)} -pin  "reg(p)" {Z(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(40)} -pin  "reg(p)" {Z(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(41)} -pin  "reg(p)" {Z(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(42)} -pin  "reg(p)" {Z(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(43)} -pin  "reg(p)" {Z(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(44)} -pin  "reg(p)" {Z(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(45)} -pin  "reg(p)" {Z(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(46)} -pin  "reg(p)" {Z(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(47)} -pin  "reg(p)" {Z(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(48)} -pin  "reg(p)" {Z(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(49)} -pin  "reg(p)" {Z(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(50)} -pin  "reg(p)" {Z(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(51)} -pin  "reg(p)" {Z(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(52)} -pin  "reg(p)" {Z(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(53)} -pin  "reg(p)" {Z(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(54)} -pin  "reg(p)" {Z(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(55)} -pin  "reg(p)" {Z(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(56)} -pin  "reg(p)" {Z(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(57)} -pin  "reg(p)" {Z(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(58)} -pin  "reg(p)" {Z(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(59)} -pin  "reg(p)" {Z(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(60)} -pin  "reg(p)" {Z(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(61)} -pin  "reg(p)" {Z(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(62)} -pin  "reg(p)" {Z(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(63)} -pin  "reg(p)" {Z(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load inst "STAGE_LOOP:i:STAGE_LOOP:i:mux" "mux(2,4)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1256 -attr oid 1252 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux} -attr area 4.001000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(4,1,2)"
load net {PWR} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/1#5}
load net {GND} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(1)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/1#5}
load net {GND} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(2)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/1#5}
load net {GND} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(3)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/1#5}
load net {z.out(0)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(z.out)(3-0).itm}
load net {z.out(1)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(z.out)(3-0).itm}
load net {z.out(2)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(z.out)(3-0).itm}
load net {z.out(3)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(z.out)(3-0).itm}
load net {fsm_output(42)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {S(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(42)#4.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load inst "STAGE_LOOP:i:or" "or(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1257 -attr oid 1253 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,2)"
load net {fsm_output(42)} -pin  "STAGE_LOOP:i:or" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(42)#3.itm}
load net {fsm_output(0)} -pin  "STAGE_LOOP:i:or" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(0)#1.itm}
load net {STAGE_LOOP:i:or.itm} -pin  "STAGE_LOOP:i:or" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:or.itm}
load inst "STAGE_LOOP:i:and" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1258 -attr oid 1254 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {core.wen} -pin  "STAGE_LOOP:i:and" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {STAGE_LOOP:i:or.itm} -pin  "STAGE_LOOP:i:and" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:or.itm}
load net {STAGE_LOOP:i:and.itm} -pin  "STAGE_LOOP:i:and" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:and.itm}
load inst "reg(STAGE_LOOP:i(3:0))" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1259 -attr oid 1255 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {clk} -pin  "reg(STAGE_LOOP:i(3:0))" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1260 -attr oid 1256 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {STAGE_LOOP:i:and.itm} -pin  "reg(STAGE_LOOP:i(3:0))" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:and.itm}
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i(3:0).sva}
load inst "or#41" "or(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1261 -attr oid 1257 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/or#41} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,2)"
load net {fsm_output(3)} -pin  "or#41" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(3).itm}
load net {fsm_output(2)} -pin  "or#41" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(2)#1.itm}
load net {or#41.itm} -pin  "or#41" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/or#41.itm}
load inst "reg(vec:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1262 -attr oid 1258 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {or#41.itm} -pin  "reg(vec:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/or#41.itm}
load net {GND} -pin  "reg(vec:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/0#12}
load net {clk} -pin  "reg(vec:rsci.oswt)" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1263 -attr oid 1259 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {core.wen} -pin  "reg(vec:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {rst} -pin  "reg(vec:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/rst}
load net {reg(vec:rsci.oswt).cse} -pin  "reg(vec:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt).cse}
load inst "or#42" "or(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1264 -attr oid 1260 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/or#42} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,2)"
load net {fsm_output(39)} -pin  "or#42" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(39).itm}
load net {fsm_output(27)} -pin  "or#42" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(27)#1.itm}
load net {or#42.itm} -pin  "or#42" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/or#42.itm}
load inst "reg(vec:rsci.oswt#1)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1265 -attr oid 1261 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt#1)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {or#42.itm} -pin  "reg(vec:rsci.oswt#1)" {D(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/or#42.itm}
load net {GND} -pin  "reg(vec:rsci.oswt#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/0#12}
load net {clk} -pin  "reg(vec:rsci.oswt#1)" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1266 -attr oid 1262 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {core.wen} -pin  "reg(vec:rsci.oswt#1)" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {rst} -pin  "reg(vec:rsci.oswt#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/rst}
load net {reg(vec:rsci.oswt#1).cse} -pin  "reg(vec:rsci.oswt#1)" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt#1).cse}
load inst "COMP_LOOP:acc#10" "add3(10,-1,9,0,9,0,10)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1267 -attr oid 1263 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#10} -attr area 10.000000 -attr delay 0.835032 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add3(10,0,9,0,9,0,10)"
load net {VEC_LOOP:j.sva(9:0)(0)} -pin  "COMP_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(1)} -pin  "COMP_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(2)} -pin  "COMP_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(3)} -pin  "COMP_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(4)} -pin  "COMP_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(5)} -pin  "COMP_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(6)} -pin  "COMP_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(7)} -pin  "COMP_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(8)} -pin  "COMP_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(9)} -pin  "COMP_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(0)} -pin  "COMP_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(1)} -pin  "COMP_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(2)} -pin  "COMP_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(3)} -pin  "COMP_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(4)} -pin  "COMP_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(5)} -pin  "COMP_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(6)} -pin  "COMP_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(7)} -pin  "COMP_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(8)} -pin  "COMP_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "COMP_LOOP:acc#10" {C(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "COMP_LOOP:acc#10" {C(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "COMP_LOOP:acc#10" {C(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP:acc#10" {C(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP:acc#10" {C(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP:acc#10" {C(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP:acc#10" {C(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP:acc#10" {C(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP:acc#10" {C(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1).itm}
load net {COMP_LOOP:acc#10.itm(0)} -pin  "COMP_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#10.itm}
load net {COMP_LOOP:acc#10.itm(1)} -pin  "COMP_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#10.itm}
load net {COMP_LOOP:acc#10.itm(2)} -pin  "COMP_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#10.itm}
load net {COMP_LOOP:acc#10.itm(3)} -pin  "COMP_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#10.itm}
load net {COMP_LOOP:acc#10.itm(4)} -pin  "COMP_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#10.itm}
load net {COMP_LOOP:acc#10.itm(5)} -pin  "COMP_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#10.itm}
load net {COMP_LOOP:acc#10.itm(6)} -pin  "COMP_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#10.itm}
load net {COMP_LOOP:acc#10.itm(7)} -pin  "COMP_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#10.itm}
load net {COMP_LOOP:acc#10.itm(8)} -pin  "COMP_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#10.itm}
load net {COMP_LOOP:acc#10.itm(9)} -pin  "COMP_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#10.itm}
load inst "COMP_LOOP:mux#2" "mux(2,10)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1268 -attr oid 1264 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#2} -attr area 10.001000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(10,1,2)"
load net {COMP_LOOP:acc#10.itm(0)} -pin  "COMP_LOOP:mux#2" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#10.itm}
load net {COMP_LOOP:acc#10.itm(1)} -pin  "COMP_LOOP:mux#2" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#10.itm}
load net {COMP_LOOP:acc#10.itm(2)} -pin  "COMP_LOOP:mux#2" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#10.itm}
load net {COMP_LOOP:acc#10.itm(3)} -pin  "COMP_LOOP:mux#2" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#10.itm}
load net {COMP_LOOP:acc#10.itm(4)} -pin  "COMP_LOOP:mux#2" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#10.itm}
load net {COMP_LOOP:acc#10.itm(5)} -pin  "COMP_LOOP:mux#2" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#10.itm}
load net {COMP_LOOP:acc#10.itm(6)} -pin  "COMP_LOOP:mux#2" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#10.itm}
load net {COMP_LOOP:acc#10.itm(7)} -pin  "COMP_LOOP:mux#2" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#10.itm}
load net {COMP_LOOP:acc#10.itm(8)} -pin  "COMP_LOOP:mux#2" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#10.itm}
load net {COMP_LOOP:acc#10.itm(9)} -pin  "COMP_LOOP:mux#2" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#10.itm}
load net {COMP_LOOP:acc#1.cse.sva(0)} -pin  "COMP_LOOP:mux#2" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(1)} -pin  "COMP_LOOP:mux#2" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(2)} -pin  "COMP_LOOP:mux#2" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(3)} -pin  "COMP_LOOP:mux#2" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(4)} -pin  "COMP_LOOP:mux#2" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(5)} -pin  "COMP_LOOP:mux#2" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(6)} -pin  "COMP_LOOP:mux#2" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(7)} -pin  "COMP_LOOP:mux#2" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(8)} -pin  "COMP_LOOP:mux#2" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(9)} -pin  "COMP_LOOP:mux#2" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {fsm_output(3)} -pin  "COMP_LOOP:mux#2" {S(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(3)#2.itm}
load net {COMP_LOOP:mux#2.itm(0)} -pin  "COMP_LOOP:mux#2" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#2.itm}
load net {COMP_LOOP:mux#2.itm(1)} -pin  "COMP_LOOP:mux#2" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#2.itm}
load net {COMP_LOOP:mux#2.itm(2)} -pin  "COMP_LOOP:mux#2" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#2.itm}
load net {COMP_LOOP:mux#2.itm(3)} -pin  "COMP_LOOP:mux#2" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#2.itm}
load net {COMP_LOOP:mux#2.itm(4)} -pin  "COMP_LOOP:mux#2" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#2.itm}
load net {COMP_LOOP:mux#2.itm(5)} -pin  "COMP_LOOP:mux#2" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#2.itm}
load net {COMP_LOOP:mux#2.itm(6)} -pin  "COMP_LOOP:mux#2" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#2.itm}
load net {COMP_LOOP:mux#2.itm(7)} -pin  "COMP_LOOP:mux#2" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#2.itm}
load net {COMP_LOOP:mux#2.itm(8)} -pin  "COMP_LOOP:mux#2" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#2.itm}
load net {COMP_LOOP:mux#2.itm(9)} -pin  "COMP_LOOP:mux#2" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#2.itm}
load inst "reg(vec:rsci.s_raddr.core)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1269 -attr oid 1265 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(vec:rsci.s_raddr.core)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {COMP_LOOP:mux#2.itm(0)} -pin  "reg(vec:rsci.s_raddr.core)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#2.itm}
load net {COMP_LOOP:mux#2.itm(1)} -pin  "reg(vec:rsci.s_raddr.core)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#2.itm}
load net {COMP_LOOP:mux#2.itm(2)} -pin  "reg(vec:rsci.s_raddr.core)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#2.itm}
load net {COMP_LOOP:mux#2.itm(3)} -pin  "reg(vec:rsci.s_raddr.core)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#2.itm}
load net {COMP_LOOP:mux#2.itm(4)} -pin  "reg(vec:rsci.s_raddr.core)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#2.itm}
load net {COMP_LOOP:mux#2.itm(5)} -pin  "reg(vec:rsci.s_raddr.core)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#2.itm}
load net {COMP_LOOP:mux#2.itm(6)} -pin  "reg(vec:rsci.s_raddr.core)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#2.itm}
load net {COMP_LOOP:mux#2.itm(7)} -pin  "reg(vec:rsci.s_raddr.core)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#2.itm}
load net {COMP_LOOP:mux#2.itm(8)} -pin  "reg(vec:rsci.s_raddr.core)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#2.itm}
load net {COMP_LOOP:mux#2.itm(9)} -pin  "reg(vec:rsci.s_raddr.core)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#2.itm}
load net {clk} -pin  "reg(vec:rsci.s_raddr.core)" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1270 -attr oid 1266 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {core.wen} -pin  "reg(vec:rsci.s_raddr.core)" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {vec:rsci.s_raddr.core(0)} -pin  "reg(vec:rsci.s_raddr.core)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(1)} -pin  "reg(vec:rsci.s_raddr.core)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(2)} -pin  "reg(vec:rsci.s_raddr.core)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(3)} -pin  "reg(vec:rsci.s_raddr.core)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(4)} -pin  "reg(vec:rsci.s_raddr.core)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(5)} -pin  "reg(vec:rsci.s_raddr.core)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(6)} -pin  "reg(vec:rsci.s_raddr.core)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(7)} -pin  "reg(vec:rsci.s_raddr.core)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(8)} -pin  "reg(vec:rsci.s_raddr.core)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(9)} -pin  "reg(vec:rsci.s_raddr.core)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_raddr.core}
load inst "COMP_LOOP:mux#3" "mux(2,10)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1271 -attr oid 1267 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#3} -attr area 10.001000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(10,1,2)"
load net {COMP_LOOP:acc#1.cse.sva(0)} -pin  "COMP_LOOP:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(1)} -pin  "COMP_LOOP:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(2)} -pin  "COMP_LOOP:mux#3" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(3)} -pin  "COMP_LOOP:mux#3" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(4)} -pin  "COMP_LOOP:mux#3" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(5)} -pin  "COMP_LOOP:mux#3" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(6)} -pin  "COMP_LOOP:mux#3" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(7)} -pin  "COMP_LOOP:mux#3" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(8)} -pin  "COMP_LOOP:mux#3" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(9)} -pin  "COMP_LOOP:mux#3" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:slc()(31-1).itm(0)} -pin  "COMP_LOOP:mux#3" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc()(31-1).itm}
load net {COMP_LOOP:slc()(31-1).itm(1)} -pin  "COMP_LOOP:mux#3" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc()(31-1).itm}
load net {COMP_LOOP:slc()(31-1).itm(2)} -pin  "COMP_LOOP:mux#3" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc()(31-1).itm}
load net {COMP_LOOP:slc()(31-1).itm(3)} -pin  "COMP_LOOP:mux#3" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc()(31-1).itm}
load net {COMP_LOOP:slc()(31-1).itm(4)} -pin  "COMP_LOOP:mux#3" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc()(31-1).itm}
load net {COMP_LOOP:slc()(31-1).itm(5)} -pin  "COMP_LOOP:mux#3" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc()(31-1).itm}
load net {COMP_LOOP:slc()(31-1).itm(6)} -pin  "COMP_LOOP:mux#3" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc()(31-1).itm}
load net {COMP_LOOP:slc()(31-1).itm(7)} -pin  "COMP_LOOP:mux#3" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc()(31-1).itm}
load net {COMP_LOOP:slc()(31-1).itm(8)} -pin  "COMP_LOOP:mux#3" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc()(31-1).itm}
load net {COMP_LOOP:slc()(31-1).itm(9)} -pin  "COMP_LOOP:mux#3" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc()(31-1).itm}
load net {fsm_output(39)} -pin  "COMP_LOOP:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(39)#1.itm}
load net {COMP_LOOP:mux#3.itm(0)} -pin  "COMP_LOOP:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#3.itm}
load net {COMP_LOOP:mux#3.itm(1)} -pin  "COMP_LOOP:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#3.itm}
load net {COMP_LOOP:mux#3.itm(2)} -pin  "COMP_LOOP:mux#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#3.itm}
load net {COMP_LOOP:mux#3.itm(3)} -pin  "COMP_LOOP:mux#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#3.itm}
load net {COMP_LOOP:mux#3.itm(4)} -pin  "COMP_LOOP:mux#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#3.itm}
load net {COMP_LOOP:mux#3.itm(5)} -pin  "COMP_LOOP:mux#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#3.itm}
load net {COMP_LOOP:mux#3.itm(6)} -pin  "COMP_LOOP:mux#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#3.itm}
load net {COMP_LOOP:mux#3.itm(7)} -pin  "COMP_LOOP:mux#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#3.itm}
load net {COMP_LOOP:mux#3.itm(8)} -pin  "COMP_LOOP:mux#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#3.itm}
load net {COMP_LOOP:mux#3.itm(9)} -pin  "COMP_LOOP:mux#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#3.itm}
load inst "reg(vec:rsci.s_waddr.core)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1272 -attr oid 1268 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(vec:rsci.s_waddr.core)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {COMP_LOOP:mux#3.itm(0)} -pin  "reg(vec:rsci.s_waddr.core)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#3.itm}
load net {COMP_LOOP:mux#3.itm(1)} -pin  "reg(vec:rsci.s_waddr.core)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#3.itm}
load net {COMP_LOOP:mux#3.itm(2)} -pin  "reg(vec:rsci.s_waddr.core)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#3.itm}
load net {COMP_LOOP:mux#3.itm(3)} -pin  "reg(vec:rsci.s_waddr.core)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#3.itm}
load net {COMP_LOOP:mux#3.itm(4)} -pin  "reg(vec:rsci.s_waddr.core)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#3.itm}
load net {COMP_LOOP:mux#3.itm(5)} -pin  "reg(vec:rsci.s_waddr.core)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#3.itm}
load net {COMP_LOOP:mux#3.itm(6)} -pin  "reg(vec:rsci.s_waddr.core)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#3.itm}
load net {COMP_LOOP:mux#3.itm(7)} -pin  "reg(vec:rsci.s_waddr.core)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#3.itm}
load net {COMP_LOOP:mux#3.itm(8)} -pin  "reg(vec:rsci.s_waddr.core)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#3.itm}
load net {COMP_LOOP:mux#3.itm(9)} -pin  "reg(vec:rsci.s_waddr.core)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#3.itm}
load net {clk} -pin  "reg(vec:rsci.s_waddr.core)" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1273 -attr oid 1269 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {core.wen} -pin  "reg(vec:rsci.s_waddr.core)" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {vec:rsci.s_waddr.core(0)} -pin  "reg(vec:rsci.s_waddr.core)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(1)} -pin  "reg(vec:rsci.s_waddr.core)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(2)} -pin  "reg(vec:rsci.s_waddr.core)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(3)} -pin  "reg(vec:rsci.s_waddr.core)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(4)} -pin  "reg(vec:rsci.s_waddr.core)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(5)} -pin  "reg(vec:rsci.s_waddr.core)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(6)} -pin  "reg(vec:rsci.s_waddr.core)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(7)} -pin  "reg(vec:rsci.s_waddr.core)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(8)} -pin  "reg(vec:rsci.s_waddr.core)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_waddr.core}
load net {vec:rsci.s_waddr.core(9)} -pin  "reg(vec:rsci.s_waddr.core)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_waddr.core}
load inst "modulo:qelse:acc" "add(64,-1,64,-1,64)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1274 -attr oid 1270 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc} -attr area 64.000000 -attr delay 0.774199 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)"
load net {modulo:result:rem:cmp.z(0)} -pin  "modulo:qelse:acc" {A(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(1)} -pin  "modulo:qelse:acc" {A(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(2)} -pin  "modulo:qelse:acc" {A(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(3)} -pin  "modulo:qelse:acc" {A(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(4)} -pin  "modulo:qelse:acc" {A(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(5)} -pin  "modulo:qelse:acc" {A(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(6)} -pin  "modulo:qelse:acc" {A(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(7)} -pin  "modulo:qelse:acc" {A(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(8)} -pin  "modulo:qelse:acc" {A(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(9)} -pin  "modulo:qelse:acc" {A(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(10)} -pin  "modulo:qelse:acc" {A(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(11)} -pin  "modulo:qelse:acc" {A(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(12)} -pin  "modulo:qelse:acc" {A(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(13)} -pin  "modulo:qelse:acc" {A(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(14)} -pin  "modulo:qelse:acc" {A(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(15)} -pin  "modulo:qelse:acc" {A(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(16)} -pin  "modulo:qelse:acc" {A(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(17)} -pin  "modulo:qelse:acc" {A(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(18)} -pin  "modulo:qelse:acc" {A(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(19)} -pin  "modulo:qelse:acc" {A(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(20)} -pin  "modulo:qelse:acc" {A(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(21)} -pin  "modulo:qelse:acc" {A(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(22)} -pin  "modulo:qelse:acc" {A(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(23)} -pin  "modulo:qelse:acc" {A(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(24)} -pin  "modulo:qelse:acc" {A(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(25)} -pin  "modulo:qelse:acc" {A(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(26)} -pin  "modulo:qelse:acc" {A(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(27)} -pin  "modulo:qelse:acc" {A(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(28)} -pin  "modulo:qelse:acc" {A(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(29)} -pin  "modulo:qelse:acc" {A(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(30)} -pin  "modulo:qelse:acc" {A(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(31)} -pin  "modulo:qelse:acc" {A(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(32)} -pin  "modulo:qelse:acc" {A(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(33)} -pin  "modulo:qelse:acc" {A(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(34)} -pin  "modulo:qelse:acc" {A(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(35)} -pin  "modulo:qelse:acc" {A(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(36)} -pin  "modulo:qelse:acc" {A(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(37)} -pin  "modulo:qelse:acc" {A(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(38)} -pin  "modulo:qelse:acc" {A(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(39)} -pin  "modulo:qelse:acc" {A(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(40)} -pin  "modulo:qelse:acc" {A(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(41)} -pin  "modulo:qelse:acc" {A(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(42)} -pin  "modulo:qelse:acc" {A(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(43)} -pin  "modulo:qelse:acc" {A(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(44)} -pin  "modulo:qelse:acc" {A(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(45)} -pin  "modulo:qelse:acc" {A(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(46)} -pin  "modulo:qelse:acc" {A(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(47)} -pin  "modulo:qelse:acc" {A(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(48)} -pin  "modulo:qelse:acc" {A(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(49)} -pin  "modulo:qelse:acc" {A(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(50)} -pin  "modulo:qelse:acc" {A(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(51)} -pin  "modulo:qelse:acc" {A(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(52)} -pin  "modulo:qelse:acc" {A(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(53)} -pin  "modulo:qelse:acc" {A(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(54)} -pin  "modulo:qelse:acc" {A(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(55)} -pin  "modulo:qelse:acc" {A(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(56)} -pin  "modulo:qelse:acc" {A(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(57)} -pin  "modulo:qelse:acc" {A(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(58)} -pin  "modulo:qelse:acc" {A(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(59)} -pin  "modulo:qelse:acc" {A(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(60)} -pin  "modulo:qelse:acc" {A(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(61)} -pin  "modulo:qelse:acc" {A(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(62)} -pin  "modulo:qelse:acc" {A(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {modulo:result:rem:cmp.z(63)} -pin  "modulo:qelse:acc" {A(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0)#1.itm}
load net {p.sva(0)} -pin  "modulo:qelse:acc" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(1)} -pin  "modulo:qelse:acc" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(2)} -pin  "modulo:qelse:acc" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(3)} -pin  "modulo:qelse:acc" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(4)} -pin  "modulo:qelse:acc" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(5)} -pin  "modulo:qelse:acc" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(6)} -pin  "modulo:qelse:acc" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(7)} -pin  "modulo:qelse:acc" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(8)} -pin  "modulo:qelse:acc" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(9)} -pin  "modulo:qelse:acc" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(10)} -pin  "modulo:qelse:acc" {B(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(11)} -pin  "modulo:qelse:acc" {B(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(12)} -pin  "modulo:qelse:acc" {B(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(13)} -pin  "modulo:qelse:acc" {B(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(14)} -pin  "modulo:qelse:acc" {B(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(15)} -pin  "modulo:qelse:acc" {B(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(16)} -pin  "modulo:qelse:acc" {B(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(17)} -pin  "modulo:qelse:acc" {B(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(18)} -pin  "modulo:qelse:acc" {B(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(19)} -pin  "modulo:qelse:acc" {B(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(20)} -pin  "modulo:qelse:acc" {B(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(21)} -pin  "modulo:qelse:acc" {B(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(22)} -pin  "modulo:qelse:acc" {B(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(23)} -pin  "modulo:qelse:acc" {B(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(24)} -pin  "modulo:qelse:acc" {B(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(25)} -pin  "modulo:qelse:acc" {B(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(26)} -pin  "modulo:qelse:acc" {B(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(27)} -pin  "modulo:qelse:acc" {B(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(28)} -pin  "modulo:qelse:acc" {B(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(29)} -pin  "modulo:qelse:acc" {B(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(30)} -pin  "modulo:qelse:acc" {B(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(31)} -pin  "modulo:qelse:acc" {B(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(32)} -pin  "modulo:qelse:acc" {B(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(33)} -pin  "modulo:qelse:acc" {B(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(34)} -pin  "modulo:qelse:acc" {B(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(35)} -pin  "modulo:qelse:acc" {B(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(36)} -pin  "modulo:qelse:acc" {B(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(37)} -pin  "modulo:qelse:acc" {B(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(38)} -pin  "modulo:qelse:acc" {B(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(39)} -pin  "modulo:qelse:acc" {B(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(40)} -pin  "modulo:qelse:acc" {B(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(41)} -pin  "modulo:qelse:acc" {B(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(42)} -pin  "modulo:qelse:acc" {B(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(43)} -pin  "modulo:qelse:acc" {B(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(44)} -pin  "modulo:qelse:acc" {B(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(45)} -pin  "modulo:qelse:acc" {B(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(46)} -pin  "modulo:qelse:acc" {B(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(47)} -pin  "modulo:qelse:acc" {B(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(48)} -pin  "modulo:qelse:acc" {B(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(49)} -pin  "modulo:qelse:acc" {B(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(50)} -pin  "modulo:qelse:acc" {B(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(51)} -pin  "modulo:qelse:acc" {B(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(52)} -pin  "modulo:qelse:acc" {B(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(53)} -pin  "modulo:qelse:acc" {B(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(54)} -pin  "modulo:qelse:acc" {B(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(55)} -pin  "modulo:qelse:acc" {B(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(56)} -pin  "modulo:qelse:acc" {B(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(57)} -pin  "modulo:qelse:acc" {B(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(58)} -pin  "modulo:qelse:acc" {B(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(59)} -pin  "modulo:qelse:acc" {B(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(60)} -pin  "modulo:qelse:acc" {B(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(61)} -pin  "modulo:qelse:acc" {B(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(62)} -pin  "modulo:qelse:acc" {B(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(63)} -pin  "modulo:qelse:acc" {B(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {modulo:qelse:acc.itm(0)} -pin  "modulo:qelse:acc" {Z(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(1)} -pin  "modulo:qelse:acc" {Z(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(2)} -pin  "modulo:qelse:acc" {Z(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(3)} -pin  "modulo:qelse:acc" {Z(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(4)} -pin  "modulo:qelse:acc" {Z(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(5)} -pin  "modulo:qelse:acc" {Z(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(6)} -pin  "modulo:qelse:acc" {Z(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(7)} -pin  "modulo:qelse:acc" {Z(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(8)} -pin  "modulo:qelse:acc" {Z(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(9)} -pin  "modulo:qelse:acc" {Z(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(10)} -pin  "modulo:qelse:acc" {Z(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(11)} -pin  "modulo:qelse:acc" {Z(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(12)} -pin  "modulo:qelse:acc" {Z(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(13)} -pin  "modulo:qelse:acc" {Z(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(14)} -pin  "modulo:qelse:acc" {Z(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(15)} -pin  "modulo:qelse:acc" {Z(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(16)} -pin  "modulo:qelse:acc" {Z(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(17)} -pin  "modulo:qelse:acc" {Z(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(18)} -pin  "modulo:qelse:acc" {Z(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(19)} -pin  "modulo:qelse:acc" {Z(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(20)} -pin  "modulo:qelse:acc" {Z(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(21)} -pin  "modulo:qelse:acc" {Z(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(22)} -pin  "modulo:qelse:acc" {Z(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(23)} -pin  "modulo:qelse:acc" {Z(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(24)} -pin  "modulo:qelse:acc" {Z(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(25)} -pin  "modulo:qelse:acc" {Z(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(26)} -pin  "modulo:qelse:acc" {Z(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(27)} -pin  "modulo:qelse:acc" {Z(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(28)} -pin  "modulo:qelse:acc" {Z(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(29)} -pin  "modulo:qelse:acc" {Z(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(30)} -pin  "modulo:qelse:acc" {Z(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(31)} -pin  "modulo:qelse:acc" {Z(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(32)} -pin  "modulo:qelse:acc" {Z(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(33)} -pin  "modulo:qelse:acc" {Z(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(34)} -pin  "modulo:qelse:acc" {Z(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(35)} -pin  "modulo:qelse:acc" {Z(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(36)} -pin  "modulo:qelse:acc" {Z(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(37)} -pin  "modulo:qelse:acc" {Z(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(38)} -pin  "modulo:qelse:acc" {Z(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(39)} -pin  "modulo:qelse:acc" {Z(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(40)} -pin  "modulo:qelse:acc" {Z(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(41)} -pin  "modulo:qelse:acc" {Z(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(42)} -pin  "modulo:qelse:acc" {Z(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(43)} -pin  "modulo:qelse:acc" {Z(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(44)} -pin  "modulo:qelse:acc" {Z(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(45)} -pin  "modulo:qelse:acc" {Z(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(46)} -pin  "modulo:qelse:acc" {Z(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(47)} -pin  "modulo:qelse:acc" {Z(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(48)} -pin  "modulo:qelse:acc" {Z(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(49)} -pin  "modulo:qelse:acc" {Z(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(50)} -pin  "modulo:qelse:acc" {Z(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(51)} -pin  "modulo:qelse:acc" {Z(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(52)} -pin  "modulo:qelse:acc" {Z(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(53)} -pin  "modulo:qelse:acc" {Z(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(54)} -pin  "modulo:qelse:acc" {Z(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(55)} -pin  "modulo:qelse:acc" {Z(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(56)} -pin  "modulo:qelse:acc" {Z(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(57)} -pin  "modulo:qelse:acc" {Z(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(58)} -pin  "modulo:qelse:acc" {Z(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(59)} -pin  "modulo:qelse:acc" {Z(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(60)} -pin  "modulo:qelse:acc" {Z(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(61)} -pin  "modulo:qelse:acc" {Z(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(62)} -pin  "modulo:qelse:acc" {Z(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(63)} -pin  "modulo:qelse:acc" {Z(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load inst "modulo#1:mux" "mux(2,64)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1275 -attr oid 1271 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux} -attr area 64.001000 -attr delay 0.532051 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(64,1,2)"
load net {modulo:result:rem:cmp.z(0)} -pin  "modulo#1:mux" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(1)} -pin  "modulo#1:mux" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(2)} -pin  "modulo#1:mux" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(3)} -pin  "modulo#1:mux" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(4)} -pin  "modulo#1:mux" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(5)} -pin  "modulo#1:mux" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(6)} -pin  "modulo#1:mux" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(7)} -pin  "modulo#1:mux" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(8)} -pin  "modulo#1:mux" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(9)} -pin  "modulo#1:mux" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(10)} -pin  "modulo#1:mux" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(11)} -pin  "modulo#1:mux" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(12)} -pin  "modulo#1:mux" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(13)} -pin  "modulo#1:mux" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(14)} -pin  "modulo#1:mux" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(15)} -pin  "modulo#1:mux" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(16)} -pin  "modulo#1:mux" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(17)} -pin  "modulo#1:mux" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(18)} -pin  "modulo#1:mux" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(19)} -pin  "modulo#1:mux" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(20)} -pin  "modulo#1:mux" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(21)} -pin  "modulo#1:mux" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(22)} -pin  "modulo#1:mux" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(23)} -pin  "modulo#1:mux" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(24)} -pin  "modulo#1:mux" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(25)} -pin  "modulo#1:mux" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(26)} -pin  "modulo#1:mux" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(27)} -pin  "modulo#1:mux" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(28)} -pin  "modulo#1:mux" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(29)} -pin  "modulo#1:mux" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(30)} -pin  "modulo#1:mux" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(31)} -pin  "modulo#1:mux" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(32)} -pin  "modulo#1:mux" {A0(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(33)} -pin  "modulo#1:mux" {A0(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(34)} -pin  "modulo#1:mux" {A0(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(35)} -pin  "modulo#1:mux" {A0(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(36)} -pin  "modulo#1:mux" {A0(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(37)} -pin  "modulo#1:mux" {A0(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(38)} -pin  "modulo#1:mux" {A0(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(39)} -pin  "modulo#1:mux" {A0(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(40)} -pin  "modulo#1:mux" {A0(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(41)} -pin  "modulo#1:mux" {A0(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(42)} -pin  "modulo#1:mux" {A0(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(43)} -pin  "modulo#1:mux" {A0(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(44)} -pin  "modulo#1:mux" {A0(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(45)} -pin  "modulo#1:mux" {A0(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(46)} -pin  "modulo#1:mux" {A0(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(47)} -pin  "modulo#1:mux" {A0(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(48)} -pin  "modulo#1:mux" {A0(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(49)} -pin  "modulo#1:mux" {A0(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(50)} -pin  "modulo#1:mux" {A0(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(51)} -pin  "modulo#1:mux" {A0(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(52)} -pin  "modulo#1:mux" {A0(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(53)} -pin  "modulo#1:mux" {A0(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(54)} -pin  "modulo#1:mux" {A0(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(55)} -pin  "modulo#1:mux" {A0(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(56)} -pin  "modulo#1:mux" {A0(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(57)} -pin  "modulo#1:mux" {A0(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(58)} -pin  "modulo#1:mux" {A0(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(59)} -pin  "modulo#1:mux" {A0(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(60)} -pin  "modulo#1:mux" {A0(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(61)} -pin  "modulo#1:mux" {A0(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(62)} -pin  "modulo#1:mux" {A0(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:result:rem:cmp.z(63)} -pin  "modulo#1:mux" {A0(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63-0).itm}
load net {modulo:qelse:acc.itm(0)} -pin  "modulo#1:mux" {A1(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(1)} -pin  "modulo#1:mux" {A1(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(2)} -pin  "modulo#1:mux" {A1(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(3)} -pin  "modulo#1:mux" {A1(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(4)} -pin  "modulo#1:mux" {A1(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(5)} -pin  "modulo#1:mux" {A1(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(6)} -pin  "modulo#1:mux" {A1(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(7)} -pin  "modulo#1:mux" {A1(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(8)} -pin  "modulo#1:mux" {A1(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(9)} -pin  "modulo#1:mux" {A1(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(10)} -pin  "modulo#1:mux" {A1(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(11)} -pin  "modulo#1:mux" {A1(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(12)} -pin  "modulo#1:mux" {A1(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(13)} -pin  "modulo#1:mux" {A1(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(14)} -pin  "modulo#1:mux" {A1(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(15)} -pin  "modulo#1:mux" {A1(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(16)} -pin  "modulo#1:mux" {A1(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(17)} -pin  "modulo#1:mux" {A1(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(18)} -pin  "modulo#1:mux" {A1(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(19)} -pin  "modulo#1:mux" {A1(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(20)} -pin  "modulo#1:mux" {A1(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(21)} -pin  "modulo#1:mux" {A1(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(22)} -pin  "modulo#1:mux" {A1(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(23)} -pin  "modulo#1:mux" {A1(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(24)} -pin  "modulo#1:mux" {A1(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(25)} -pin  "modulo#1:mux" {A1(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(26)} -pin  "modulo#1:mux" {A1(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(27)} -pin  "modulo#1:mux" {A1(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(28)} -pin  "modulo#1:mux" {A1(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(29)} -pin  "modulo#1:mux" {A1(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(30)} -pin  "modulo#1:mux" {A1(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(31)} -pin  "modulo#1:mux" {A1(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(32)} -pin  "modulo#1:mux" {A1(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(33)} -pin  "modulo#1:mux" {A1(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(34)} -pin  "modulo#1:mux" {A1(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(35)} -pin  "modulo#1:mux" {A1(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(36)} -pin  "modulo#1:mux" {A1(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(37)} -pin  "modulo#1:mux" {A1(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(38)} -pin  "modulo#1:mux" {A1(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(39)} -pin  "modulo#1:mux" {A1(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(40)} -pin  "modulo#1:mux" {A1(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(41)} -pin  "modulo#1:mux" {A1(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(42)} -pin  "modulo#1:mux" {A1(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(43)} -pin  "modulo#1:mux" {A1(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(44)} -pin  "modulo#1:mux" {A1(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(45)} -pin  "modulo#1:mux" {A1(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(46)} -pin  "modulo#1:mux" {A1(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(47)} -pin  "modulo#1:mux" {A1(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(48)} -pin  "modulo#1:mux" {A1(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(49)} -pin  "modulo#1:mux" {A1(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(50)} -pin  "modulo#1:mux" {A1(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(51)} -pin  "modulo#1:mux" {A1(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(52)} -pin  "modulo#1:mux" {A1(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(53)} -pin  "modulo#1:mux" {A1(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(54)} -pin  "modulo#1:mux" {A1(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(55)} -pin  "modulo#1:mux" {A1(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(56)} -pin  "modulo#1:mux" {A1(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(57)} -pin  "modulo#1:mux" {A1(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(58)} -pin  "modulo#1:mux" {A1(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(59)} -pin  "modulo#1:mux" {A1(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(60)} -pin  "modulo#1:mux" {A1(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(61)} -pin  "modulo#1:mux" {A1(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(62)} -pin  "modulo#1:mux" {A1(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:qelse:acc.itm(63)} -pin  "modulo#1:mux" {A1(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:qelse:acc.itm}
load net {modulo:result:rem:cmp.z(63)} -pin  "modulo#1:mux" {S(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:slc(modulo:result:rem:cmp.z)(63)#1.itm}
load net {modulo#1:mux.cse(0)} -pin  "modulo#1:mux" {Z(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(1)} -pin  "modulo#1:mux" {Z(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(2)} -pin  "modulo#1:mux" {Z(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(3)} -pin  "modulo#1:mux" {Z(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(4)} -pin  "modulo#1:mux" {Z(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(5)} -pin  "modulo#1:mux" {Z(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(6)} -pin  "modulo#1:mux" {Z(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(7)} -pin  "modulo#1:mux" {Z(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(8)} -pin  "modulo#1:mux" {Z(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(9)} -pin  "modulo#1:mux" {Z(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(10)} -pin  "modulo#1:mux" {Z(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(11)} -pin  "modulo#1:mux" {Z(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(12)} -pin  "modulo#1:mux" {Z(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(13)} -pin  "modulo#1:mux" {Z(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(14)} -pin  "modulo#1:mux" {Z(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(15)} -pin  "modulo#1:mux" {Z(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(16)} -pin  "modulo#1:mux" {Z(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(17)} -pin  "modulo#1:mux" {Z(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(18)} -pin  "modulo#1:mux" {Z(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(19)} -pin  "modulo#1:mux" {Z(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(20)} -pin  "modulo#1:mux" {Z(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(21)} -pin  "modulo#1:mux" {Z(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(22)} -pin  "modulo#1:mux" {Z(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(23)} -pin  "modulo#1:mux" {Z(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(24)} -pin  "modulo#1:mux" {Z(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(25)} -pin  "modulo#1:mux" {Z(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(26)} -pin  "modulo#1:mux" {Z(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(27)} -pin  "modulo#1:mux" {Z(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(28)} -pin  "modulo#1:mux" {Z(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(29)} -pin  "modulo#1:mux" {Z(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(30)} -pin  "modulo#1:mux" {Z(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(31)} -pin  "modulo#1:mux" {Z(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(32)} -pin  "modulo#1:mux" {Z(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(33)} -pin  "modulo#1:mux" {Z(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(34)} -pin  "modulo#1:mux" {Z(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(35)} -pin  "modulo#1:mux" {Z(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(36)} -pin  "modulo#1:mux" {Z(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(37)} -pin  "modulo#1:mux" {Z(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(38)} -pin  "modulo#1:mux" {Z(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(39)} -pin  "modulo#1:mux" {Z(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(40)} -pin  "modulo#1:mux" {Z(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(41)} -pin  "modulo#1:mux" {Z(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(42)} -pin  "modulo#1:mux" {Z(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(43)} -pin  "modulo#1:mux" {Z(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(44)} -pin  "modulo#1:mux" {Z(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(45)} -pin  "modulo#1:mux" {Z(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(46)} -pin  "modulo#1:mux" {Z(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(47)} -pin  "modulo#1:mux" {Z(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(48)} -pin  "modulo#1:mux" {Z(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(49)} -pin  "modulo#1:mux" {Z(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(50)} -pin  "modulo#1:mux" {Z(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(51)} -pin  "modulo#1:mux" {Z(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(52)} -pin  "modulo#1:mux" {Z(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(53)} -pin  "modulo#1:mux" {Z(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(54)} -pin  "modulo#1:mux" {Z(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(55)} -pin  "modulo#1:mux" {Z(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(56)} -pin  "modulo#1:mux" {Z(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(57)} -pin  "modulo#1:mux" {Z(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(58)} -pin  "modulo#1:mux" {Z(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(59)} -pin  "modulo#1:mux" {Z(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(60)} -pin  "modulo#1:mux" {Z(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(61)} -pin  "modulo#1:mux" {Z(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(62)} -pin  "modulo#1:mux" {Z(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(63)} -pin  "modulo#1:mux" {Z(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load inst "reg(vec:rsci.s_dout.core)" "reg(64,1,1,0,0)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1276 -attr oid 1272 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(vec:rsci.s_dout.core)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(64,0,0,0,0,1,1)"
load net {modulo#1:mux.cse(0)} -pin  "reg(vec:rsci.s_dout.core)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(1)} -pin  "reg(vec:rsci.s_dout.core)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(2)} -pin  "reg(vec:rsci.s_dout.core)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(3)} -pin  "reg(vec:rsci.s_dout.core)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(4)} -pin  "reg(vec:rsci.s_dout.core)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(5)} -pin  "reg(vec:rsci.s_dout.core)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(6)} -pin  "reg(vec:rsci.s_dout.core)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(7)} -pin  "reg(vec:rsci.s_dout.core)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(8)} -pin  "reg(vec:rsci.s_dout.core)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(9)} -pin  "reg(vec:rsci.s_dout.core)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(10)} -pin  "reg(vec:rsci.s_dout.core)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(11)} -pin  "reg(vec:rsci.s_dout.core)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(12)} -pin  "reg(vec:rsci.s_dout.core)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(13)} -pin  "reg(vec:rsci.s_dout.core)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(14)} -pin  "reg(vec:rsci.s_dout.core)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(15)} -pin  "reg(vec:rsci.s_dout.core)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(16)} -pin  "reg(vec:rsci.s_dout.core)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(17)} -pin  "reg(vec:rsci.s_dout.core)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(18)} -pin  "reg(vec:rsci.s_dout.core)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(19)} -pin  "reg(vec:rsci.s_dout.core)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(20)} -pin  "reg(vec:rsci.s_dout.core)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(21)} -pin  "reg(vec:rsci.s_dout.core)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(22)} -pin  "reg(vec:rsci.s_dout.core)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(23)} -pin  "reg(vec:rsci.s_dout.core)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(24)} -pin  "reg(vec:rsci.s_dout.core)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(25)} -pin  "reg(vec:rsci.s_dout.core)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(26)} -pin  "reg(vec:rsci.s_dout.core)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(27)} -pin  "reg(vec:rsci.s_dout.core)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(28)} -pin  "reg(vec:rsci.s_dout.core)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(29)} -pin  "reg(vec:rsci.s_dout.core)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(30)} -pin  "reg(vec:rsci.s_dout.core)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(31)} -pin  "reg(vec:rsci.s_dout.core)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(32)} -pin  "reg(vec:rsci.s_dout.core)" {D(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(33)} -pin  "reg(vec:rsci.s_dout.core)" {D(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(34)} -pin  "reg(vec:rsci.s_dout.core)" {D(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(35)} -pin  "reg(vec:rsci.s_dout.core)" {D(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(36)} -pin  "reg(vec:rsci.s_dout.core)" {D(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(37)} -pin  "reg(vec:rsci.s_dout.core)" {D(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(38)} -pin  "reg(vec:rsci.s_dout.core)" {D(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(39)} -pin  "reg(vec:rsci.s_dout.core)" {D(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(40)} -pin  "reg(vec:rsci.s_dout.core)" {D(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(41)} -pin  "reg(vec:rsci.s_dout.core)" {D(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(42)} -pin  "reg(vec:rsci.s_dout.core)" {D(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(43)} -pin  "reg(vec:rsci.s_dout.core)" {D(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(44)} -pin  "reg(vec:rsci.s_dout.core)" {D(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(45)} -pin  "reg(vec:rsci.s_dout.core)" {D(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(46)} -pin  "reg(vec:rsci.s_dout.core)" {D(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(47)} -pin  "reg(vec:rsci.s_dout.core)" {D(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(48)} -pin  "reg(vec:rsci.s_dout.core)" {D(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(49)} -pin  "reg(vec:rsci.s_dout.core)" {D(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(50)} -pin  "reg(vec:rsci.s_dout.core)" {D(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(51)} -pin  "reg(vec:rsci.s_dout.core)" {D(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(52)} -pin  "reg(vec:rsci.s_dout.core)" {D(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(53)} -pin  "reg(vec:rsci.s_dout.core)" {D(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(54)} -pin  "reg(vec:rsci.s_dout.core)" {D(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(55)} -pin  "reg(vec:rsci.s_dout.core)" {D(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(56)} -pin  "reg(vec:rsci.s_dout.core)" {D(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(57)} -pin  "reg(vec:rsci.s_dout.core)" {D(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(58)} -pin  "reg(vec:rsci.s_dout.core)" {D(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(59)} -pin  "reg(vec:rsci.s_dout.core)" {D(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(60)} -pin  "reg(vec:rsci.s_dout.core)" {D(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(61)} -pin  "reg(vec:rsci.s_dout.core)" {D(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(62)} -pin  "reg(vec:rsci.s_dout.core)" {D(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(63)} -pin  "reg(vec:rsci.s_dout.core)" {D(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {clk} -pin  "reg(vec:rsci.s_dout.core)" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1277 -attr oid 1273 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {core.wen} -pin  "reg(vec:rsci.s_dout.core)" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {vec:rsci.s_dout.core(0)} -pin  "reg(vec:rsci.s_dout.core)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(1)} -pin  "reg(vec:rsci.s_dout.core)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(2)} -pin  "reg(vec:rsci.s_dout.core)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(3)} -pin  "reg(vec:rsci.s_dout.core)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(4)} -pin  "reg(vec:rsci.s_dout.core)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(5)} -pin  "reg(vec:rsci.s_dout.core)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(6)} -pin  "reg(vec:rsci.s_dout.core)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(7)} -pin  "reg(vec:rsci.s_dout.core)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(8)} -pin  "reg(vec:rsci.s_dout.core)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(9)} -pin  "reg(vec:rsci.s_dout.core)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(10)} -pin  "reg(vec:rsci.s_dout.core)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(11)} -pin  "reg(vec:rsci.s_dout.core)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(12)} -pin  "reg(vec:rsci.s_dout.core)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(13)} -pin  "reg(vec:rsci.s_dout.core)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(14)} -pin  "reg(vec:rsci.s_dout.core)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(15)} -pin  "reg(vec:rsci.s_dout.core)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(16)} -pin  "reg(vec:rsci.s_dout.core)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(17)} -pin  "reg(vec:rsci.s_dout.core)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(18)} -pin  "reg(vec:rsci.s_dout.core)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(19)} -pin  "reg(vec:rsci.s_dout.core)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(20)} -pin  "reg(vec:rsci.s_dout.core)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(21)} -pin  "reg(vec:rsci.s_dout.core)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(22)} -pin  "reg(vec:rsci.s_dout.core)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(23)} -pin  "reg(vec:rsci.s_dout.core)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(24)} -pin  "reg(vec:rsci.s_dout.core)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(25)} -pin  "reg(vec:rsci.s_dout.core)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(26)} -pin  "reg(vec:rsci.s_dout.core)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(27)} -pin  "reg(vec:rsci.s_dout.core)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(28)} -pin  "reg(vec:rsci.s_dout.core)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(29)} -pin  "reg(vec:rsci.s_dout.core)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(30)} -pin  "reg(vec:rsci.s_dout.core)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(31)} -pin  "reg(vec:rsci.s_dout.core)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(32)} -pin  "reg(vec:rsci.s_dout.core)" {Z(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(33)} -pin  "reg(vec:rsci.s_dout.core)" {Z(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(34)} -pin  "reg(vec:rsci.s_dout.core)" {Z(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(35)} -pin  "reg(vec:rsci.s_dout.core)" {Z(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(36)} -pin  "reg(vec:rsci.s_dout.core)" {Z(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(37)} -pin  "reg(vec:rsci.s_dout.core)" {Z(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(38)} -pin  "reg(vec:rsci.s_dout.core)" {Z(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(39)} -pin  "reg(vec:rsci.s_dout.core)" {Z(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(40)} -pin  "reg(vec:rsci.s_dout.core)" {Z(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(41)} -pin  "reg(vec:rsci.s_dout.core)" {Z(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(42)} -pin  "reg(vec:rsci.s_dout.core)" {Z(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(43)} -pin  "reg(vec:rsci.s_dout.core)" {Z(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(44)} -pin  "reg(vec:rsci.s_dout.core)" {Z(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(45)} -pin  "reg(vec:rsci.s_dout.core)" {Z(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(46)} -pin  "reg(vec:rsci.s_dout.core)" {Z(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(47)} -pin  "reg(vec:rsci.s_dout.core)" {Z(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(48)} -pin  "reg(vec:rsci.s_dout.core)" {Z(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(49)} -pin  "reg(vec:rsci.s_dout.core)" {Z(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(50)} -pin  "reg(vec:rsci.s_dout.core)" {Z(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(51)} -pin  "reg(vec:rsci.s_dout.core)" {Z(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(52)} -pin  "reg(vec:rsci.s_dout.core)" {Z(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(53)} -pin  "reg(vec:rsci.s_dout.core)" {Z(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(54)} -pin  "reg(vec:rsci.s_dout.core)" {Z(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(55)} -pin  "reg(vec:rsci.s_dout.core)" {Z(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(56)} -pin  "reg(vec:rsci.s_dout.core)" {Z(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(57)} -pin  "reg(vec:rsci.s_dout.core)" {Z(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(58)} -pin  "reg(vec:rsci.s_dout.core)" {Z(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(59)} -pin  "reg(vec:rsci.s_dout.core)" {Z(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(60)} -pin  "reg(vec:rsci.s_dout.core)" {Z(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(61)} -pin  "reg(vec:rsci.s_dout.core)" {Z(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(62)} -pin  "reg(vec:rsci.s_dout.core)" {Z(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load net {vec:rsci.s_dout.core(63)} -pin  "reg(vec:rsci.s_dout.core)" {Z(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_dout.core}
load inst "reg(twiddle:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1278 -attr oid 1274 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(twiddle:rsci.oswt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {fsm_output(2)} -pin  "reg(twiddle:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(2).itm}
load net {GND} -pin  "reg(twiddle:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/0#12}
load net {clk} -pin  "reg(twiddle:rsci.oswt)" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1279 -attr oid 1275 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {core.wen} -pin  "reg(twiddle:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {rst} -pin  "reg(twiddle:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/rst}
load net {reg(twiddle:rsci.oswt).cse} -pin  "reg(twiddle:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(twiddle:rsci.oswt).cse}
load inst "reg(twiddle:rsci.s_raddr.core)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1280 -attr oid 1276 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(twiddle:rsci.s_raddr.core)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {z.out#2(0)} -pin  "reg(twiddle:rsci.s_raddr.core)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:slc(z.out#2)(9-0).itm}
load net {z.out#2(1)} -pin  "reg(twiddle:rsci.s_raddr.core)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:slc(z.out#2)(9-0).itm}
load net {z.out#2(2)} -pin  "reg(twiddle:rsci.s_raddr.core)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:slc(z.out#2)(9-0).itm}
load net {z.out#2(3)} -pin  "reg(twiddle:rsci.s_raddr.core)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:slc(z.out#2)(9-0).itm}
load net {z.out#2(4)} -pin  "reg(twiddle:rsci.s_raddr.core)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:slc(z.out#2)(9-0).itm}
load net {z.out#2(5)} -pin  "reg(twiddle:rsci.s_raddr.core)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:slc(z.out#2)(9-0).itm}
load net {z.out#2(6)} -pin  "reg(twiddle:rsci.s_raddr.core)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:slc(z.out#2)(9-0).itm}
load net {z.out#2(7)} -pin  "reg(twiddle:rsci.s_raddr.core)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:slc(z.out#2)(9-0).itm}
load net {z.out#2(8)} -pin  "reg(twiddle:rsci.s_raddr.core)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:slc(z.out#2)(9-0).itm}
load net {z.out#2(9)} -pin  "reg(twiddle:rsci.s_raddr.core)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:slc(z.out#2)(9-0).itm}
load net {clk} -pin  "reg(twiddle:rsci.s_raddr.core)" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1281 -attr oid 1277 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {core.wen} -pin  "reg(twiddle:rsci.s_raddr.core)" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {twiddle:rsci.s_raddr.core(0)} -pin  "reg(twiddle:rsci.s_raddr.core)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(1)} -pin  "reg(twiddle:rsci.s_raddr.core)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(2)} -pin  "reg(twiddle:rsci.s_raddr.core)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(3)} -pin  "reg(twiddle:rsci.s_raddr.core)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(4)} -pin  "reg(twiddle:rsci.s_raddr.core)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(5)} -pin  "reg(twiddle:rsci.s_raddr.core)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(6)} -pin  "reg(twiddle:rsci.s_raddr.core)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(7)} -pin  "reg(twiddle:rsci.s_raddr.core)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(8)} -pin  "reg(twiddle:rsci.s_raddr.core)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(9)} -pin  "reg(twiddle:rsci.s_raddr.core)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_raddr.core}
load inst "STAGE_LOOP:not#1" "not(1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1282 -attr oid 1278 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {STAGE_LOOP:acc.itm(2)} -pin  "STAGE_LOOP:not#1" {A(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:acc.itm(2)}
load net {STAGE_LOOP:not#1.itm} -pin  "STAGE_LOOP:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:not#1.itm}
load inst "and#41" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1283 -attr oid 1279 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/and#41} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {STAGE_LOOP:not#1.itm} -pin  "and#41" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:not#1.itm}
load net {fsm_output(42)} -pin  "and#41" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(42)#1.itm}
load net {and#41.itm} -pin  "and#41" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/and#41.itm}
load inst "reg(vec:rsc.triosy:obj.iswt0)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1284 -attr oid 1280 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(vec:rsc.triosy:obj.iswt0)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#41.itm} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {D(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/and#41.itm}
load net {GND} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {DRs(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/0#12}
load net {clk} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1285 -attr oid 1281 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {core.wen} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {rst} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {Rs(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/rst}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "or#48" "or(11,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1286 -attr oid 1282 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/or#48} -attr area 2.000000 -attr delay 0.532051 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,11)"
load net {fsm_output(14)} -pin  "or#48" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(14).itm}
load net {fsm_output(13)} -pin  "or#48" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(13).itm}
load net {fsm_output(12)} -pin  "or#48" {A2(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(12).itm}
load net {fsm_output(11)} -pin  "or#48" {A3(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(11).itm}
load net {fsm_output(10)} -pin  "or#48" {A4(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(10).itm}
load net {fsm_output(9)} -pin  "or#48" {A5(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(9).itm}
load net {fsm_output(8)} -pin  "or#48" {A6(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(8).itm}
load net {fsm_output(7)} -pin  "or#48" {A7(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7).itm}
load net {fsm_output(6)} -pin  "or#48" {A8(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6).itm}
load net {fsm_output(5)} -pin  "or#48" {A9(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5).itm}
load net {fsm_output(4)} -pin  "or#48" {A10(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(4)#1.itm}
load net {or#48.itm} -pin  "or#48" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/or#48.itm}
load inst "or#50" "or(11,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1287 -attr oid 1283 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/or#50} -attr area 2.000000 -attr delay 0.532051 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,11)"
load net {fsm_output(26)} -pin  "or#50" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(26).itm}
load net {fsm_output(25)} -pin  "or#50" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(25).itm}
load net {fsm_output(24)} -pin  "or#50" {A2(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(24).itm}
load net {fsm_output(23)} -pin  "or#50" {A3(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(23).itm}
load net {fsm_output(22)} -pin  "or#50" {A4(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(22).itm}
load net {fsm_output(21)} -pin  "or#50" {A5(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(21).itm}
load net {fsm_output(20)} -pin  "or#50" {A6(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(20).itm}
load net {fsm_output(19)} -pin  "or#50" {A7(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(19).itm}
load net {fsm_output(18)} -pin  "or#50" {A8(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(18).itm}
load net {fsm_output(17)} -pin  "or#50" {A9(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(17).itm}
load net {fsm_output(16)} -pin  "or#50" {A10(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(16).itm}
load net {or#50.itm} -pin  "or#50" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/or#50.itm}
load inst "or#51" "or(12,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1288 -attr oid 1284 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/or#51} -attr area 3.000000 -attr delay 0.532051 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,12)"
load net {fsm_output(38)} -pin  "or#51" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(38).itm}
load net {fsm_output(37)} -pin  "or#51" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(37).itm}
load net {fsm_output(36)} -pin  "or#51" {A2(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(36).itm}
load net {fsm_output(35)} -pin  "or#51" {A3(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(35).itm}
load net {fsm_output(34)} -pin  "or#51" {A4(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(34).itm}
load net {fsm_output(33)} -pin  "or#51" {A5(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(33).itm}
load net {fsm_output(32)} -pin  "or#51" {A6(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(32).itm}
load net {fsm_output(31)} -pin  "or#51" {A7(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(31).itm}
load net {fsm_output(30)} -pin  "or#51" {A8(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(30).itm}
load net {fsm_output(29)} -pin  "or#51" {A9(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(29).itm}
load net {fsm_output(28)} -pin  "or#51" {A10(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(28).itm}
load net {fsm_output(27)} -pin  "or#51" {A11(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(27).itm}
load net {or#51.itm} -pin  "or#51" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/or#51.itm}
load inst "COMP_LOOP:mux1h" "mux1h(5,64)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1289 -attr oid 1285 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h} -attr area 141.720808 -attr delay 0.782051 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux1hot(64,5)"
load net {z.out#2(0)} -pin  "COMP_LOOP:mux1h" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(1)} -pin  "COMP_LOOP:mux1h" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(2)} -pin  "COMP_LOOP:mux1h" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(3)} -pin  "COMP_LOOP:mux1h" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(4)} -pin  "COMP_LOOP:mux1h" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(5)} -pin  "COMP_LOOP:mux1h" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(6)} -pin  "COMP_LOOP:mux1h" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(7)} -pin  "COMP_LOOP:mux1h" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(8)} -pin  "COMP_LOOP:mux1h" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(9)} -pin  "COMP_LOOP:mux1h" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(10)} -pin  "COMP_LOOP:mux1h" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(11)} -pin  "COMP_LOOP:mux1h" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(12)} -pin  "COMP_LOOP:mux1h" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(13)} -pin  "COMP_LOOP:mux1h" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(14)} -pin  "COMP_LOOP:mux1h" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(15)} -pin  "COMP_LOOP:mux1h" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(16)} -pin  "COMP_LOOP:mux1h" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(17)} -pin  "COMP_LOOP:mux1h" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(18)} -pin  "COMP_LOOP:mux1h" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(19)} -pin  "COMP_LOOP:mux1h" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(20)} -pin  "COMP_LOOP:mux1h" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(21)} -pin  "COMP_LOOP:mux1h" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(22)} -pin  "COMP_LOOP:mux1h" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(23)} -pin  "COMP_LOOP:mux1h" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(24)} -pin  "COMP_LOOP:mux1h" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(25)} -pin  "COMP_LOOP:mux1h" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(26)} -pin  "COMP_LOOP:mux1h" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(27)} -pin  "COMP_LOOP:mux1h" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(28)} -pin  "COMP_LOOP:mux1h" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(29)} -pin  "COMP_LOOP:mux1h" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(30)} -pin  "COMP_LOOP:mux1h" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(31)} -pin  "COMP_LOOP:mux1h" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(32)} -pin  "COMP_LOOP:mux1h" {A0(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(33)} -pin  "COMP_LOOP:mux1h" {A0(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(34)} -pin  "COMP_LOOP:mux1h" {A0(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(35)} -pin  "COMP_LOOP:mux1h" {A0(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(36)} -pin  "COMP_LOOP:mux1h" {A0(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(37)} -pin  "COMP_LOOP:mux1h" {A0(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(38)} -pin  "COMP_LOOP:mux1h" {A0(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(39)} -pin  "COMP_LOOP:mux1h" {A0(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(40)} -pin  "COMP_LOOP:mux1h" {A0(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(41)} -pin  "COMP_LOOP:mux1h" {A0(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(42)} -pin  "COMP_LOOP:mux1h" {A0(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(43)} -pin  "COMP_LOOP:mux1h" {A0(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(44)} -pin  "COMP_LOOP:mux1h" {A0(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(45)} -pin  "COMP_LOOP:mux1h" {A0(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(46)} -pin  "COMP_LOOP:mux1h" {A0(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(47)} -pin  "COMP_LOOP:mux1h" {A0(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(48)} -pin  "COMP_LOOP:mux1h" {A0(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(49)} -pin  "COMP_LOOP:mux1h" {A0(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(50)} -pin  "COMP_LOOP:mux1h" {A0(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(51)} -pin  "COMP_LOOP:mux1h" {A0(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(52)} -pin  "COMP_LOOP:mux1h" {A0(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(53)} -pin  "COMP_LOOP:mux1h" {A0(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(54)} -pin  "COMP_LOOP:mux1h" {A0(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(55)} -pin  "COMP_LOOP:mux1h" {A0(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(56)} -pin  "COMP_LOOP:mux1h" {A0(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(57)} -pin  "COMP_LOOP:mux1h" {A0(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(58)} -pin  "COMP_LOOP:mux1h" {A0(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(59)} -pin  "COMP_LOOP:mux1h" {A0(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(60)} -pin  "COMP_LOOP:mux1h" {A0(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(61)} -pin  "COMP_LOOP:mux1h" {A0(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(62)} -pin  "COMP_LOOP:mux1h" {A0(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(63)} -pin  "COMP_LOOP:mux1h" {A0(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {COMP_LOOP:mul.psp(0)} -pin  "COMP_LOOP:mux1h" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(1)} -pin  "COMP_LOOP:mux1h" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(2)} -pin  "COMP_LOOP:mux1h" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(3)} -pin  "COMP_LOOP:mux1h" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(4)} -pin  "COMP_LOOP:mux1h" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(5)} -pin  "COMP_LOOP:mux1h" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(6)} -pin  "COMP_LOOP:mux1h" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(7)} -pin  "COMP_LOOP:mux1h" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(8)} -pin  "COMP_LOOP:mux1h" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(9)} -pin  "COMP_LOOP:mux1h" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(10)} -pin  "COMP_LOOP:mux1h" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(11)} -pin  "COMP_LOOP:mux1h" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(12)} -pin  "COMP_LOOP:mux1h" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(13)} -pin  "COMP_LOOP:mux1h" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(14)} -pin  "COMP_LOOP:mux1h" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(15)} -pin  "COMP_LOOP:mux1h" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(16)} -pin  "COMP_LOOP:mux1h" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(17)} -pin  "COMP_LOOP:mux1h" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(18)} -pin  "COMP_LOOP:mux1h" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(19)} -pin  "COMP_LOOP:mux1h" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(20)} -pin  "COMP_LOOP:mux1h" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(21)} -pin  "COMP_LOOP:mux1h" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(22)} -pin  "COMP_LOOP:mux1h" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(23)} -pin  "COMP_LOOP:mux1h" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(24)} -pin  "COMP_LOOP:mux1h" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(25)} -pin  "COMP_LOOP:mux1h" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(26)} -pin  "COMP_LOOP:mux1h" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(27)} -pin  "COMP_LOOP:mux1h" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(28)} -pin  "COMP_LOOP:mux1h" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(29)} -pin  "COMP_LOOP:mux1h" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(30)} -pin  "COMP_LOOP:mux1h" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(31)} -pin  "COMP_LOOP:mux1h" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(32)} -pin  "COMP_LOOP:mux1h" {A1(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(33)} -pin  "COMP_LOOP:mux1h" {A1(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(34)} -pin  "COMP_LOOP:mux1h" {A1(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(35)} -pin  "COMP_LOOP:mux1h" {A1(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(36)} -pin  "COMP_LOOP:mux1h" {A1(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(37)} -pin  "COMP_LOOP:mux1h" {A1(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(38)} -pin  "COMP_LOOP:mux1h" {A1(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(39)} -pin  "COMP_LOOP:mux1h" {A1(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(40)} -pin  "COMP_LOOP:mux1h" {A1(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(41)} -pin  "COMP_LOOP:mux1h" {A1(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(42)} -pin  "COMP_LOOP:mux1h" {A1(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(43)} -pin  "COMP_LOOP:mux1h" {A1(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(44)} -pin  "COMP_LOOP:mux1h" {A1(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(45)} -pin  "COMP_LOOP:mux1h" {A1(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(46)} -pin  "COMP_LOOP:mux1h" {A1(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(47)} -pin  "COMP_LOOP:mux1h" {A1(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(48)} -pin  "COMP_LOOP:mux1h" {A1(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(49)} -pin  "COMP_LOOP:mux1h" {A1(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(50)} -pin  "COMP_LOOP:mux1h" {A1(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(51)} -pin  "COMP_LOOP:mux1h" {A1(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(52)} -pin  "COMP_LOOP:mux1h" {A1(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(53)} -pin  "COMP_LOOP:mux1h" {A1(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(54)} -pin  "COMP_LOOP:mux1h" {A1(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(55)} -pin  "COMP_LOOP:mux1h" {A1(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(56)} -pin  "COMP_LOOP:mux1h" {A1(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(57)} -pin  "COMP_LOOP:mux1h" {A1(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(58)} -pin  "COMP_LOOP:mux1h" {A1(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(59)} -pin  "COMP_LOOP:mux1h" {A1(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(60)} -pin  "COMP_LOOP:mux1h" {A1(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(61)} -pin  "COMP_LOOP:mux1h" {A1(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(62)} -pin  "COMP_LOOP:mux1h" {A1(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(63)} -pin  "COMP_LOOP:mux1h" {A1(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:acc#5.psp:mx0w2(0)} -pin  "COMP_LOOP:mux1h" {A2(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(1)} -pin  "COMP_LOOP:mux1h" {A2(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(2)} -pin  "COMP_LOOP:mux1h" {A2(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(3)} -pin  "COMP_LOOP:mux1h" {A2(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(4)} -pin  "COMP_LOOP:mux1h" {A2(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(5)} -pin  "COMP_LOOP:mux1h" {A2(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(6)} -pin  "COMP_LOOP:mux1h" {A2(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(7)} -pin  "COMP_LOOP:mux1h" {A2(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(8)} -pin  "COMP_LOOP:mux1h" {A2(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(9)} -pin  "COMP_LOOP:mux1h" {A2(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(10)} -pin  "COMP_LOOP:mux1h" {A2(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(11)} -pin  "COMP_LOOP:mux1h" {A2(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(12)} -pin  "COMP_LOOP:mux1h" {A2(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(13)} -pin  "COMP_LOOP:mux1h" {A2(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(14)} -pin  "COMP_LOOP:mux1h" {A2(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(15)} -pin  "COMP_LOOP:mux1h" {A2(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(16)} -pin  "COMP_LOOP:mux1h" {A2(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(17)} -pin  "COMP_LOOP:mux1h" {A2(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(18)} -pin  "COMP_LOOP:mux1h" {A2(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(19)} -pin  "COMP_LOOP:mux1h" {A2(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(20)} -pin  "COMP_LOOP:mux1h" {A2(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(21)} -pin  "COMP_LOOP:mux1h" {A2(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(22)} -pin  "COMP_LOOP:mux1h" {A2(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(23)} -pin  "COMP_LOOP:mux1h" {A2(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(24)} -pin  "COMP_LOOP:mux1h" {A2(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(25)} -pin  "COMP_LOOP:mux1h" {A2(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(26)} -pin  "COMP_LOOP:mux1h" {A2(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(27)} -pin  "COMP_LOOP:mux1h" {A2(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(28)} -pin  "COMP_LOOP:mux1h" {A2(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(29)} -pin  "COMP_LOOP:mux1h" {A2(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(30)} -pin  "COMP_LOOP:mux1h" {A2(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(31)} -pin  "COMP_LOOP:mux1h" {A2(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(32)} -pin  "COMP_LOOP:mux1h" {A2(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(33)} -pin  "COMP_LOOP:mux1h" {A2(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(34)} -pin  "COMP_LOOP:mux1h" {A2(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(35)} -pin  "COMP_LOOP:mux1h" {A2(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(36)} -pin  "COMP_LOOP:mux1h" {A2(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(37)} -pin  "COMP_LOOP:mux1h" {A2(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(38)} -pin  "COMP_LOOP:mux1h" {A2(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(39)} -pin  "COMP_LOOP:mux1h" {A2(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(40)} -pin  "COMP_LOOP:mux1h" {A2(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(41)} -pin  "COMP_LOOP:mux1h" {A2(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(42)} -pin  "COMP_LOOP:mux1h" {A2(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(43)} -pin  "COMP_LOOP:mux1h" {A2(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(44)} -pin  "COMP_LOOP:mux1h" {A2(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(45)} -pin  "COMP_LOOP:mux1h" {A2(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(46)} -pin  "COMP_LOOP:mux1h" {A2(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(47)} -pin  "COMP_LOOP:mux1h" {A2(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(48)} -pin  "COMP_LOOP:mux1h" {A2(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(49)} -pin  "COMP_LOOP:mux1h" {A2(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(50)} -pin  "COMP_LOOP:mux1h" {A2(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(51)} -pin  "COMP_LOOP:mux1h" {A2(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(52)} -pin  "COMP_LOOP:mux1h" {A2(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(53)} -pin  "COMP_LOOP:mux1h" {A2(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(54)} -pin  "COMP_LOOP:mux1h" {A2(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(55)} -pin  "COMP_LOOP:mux1h" {A2(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(56)} -pin  "COMP_LOOP:mux1h" {A2(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(57)} -pin  "COMP_LOOP:mux1h" {A2(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(58)} -pin  "COMP_LOOP:mux1h" {A2(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(59)} -pin  "COMP_LOOP:mux1h" {A2(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(60)} -pin  "COMP_LOOP:mux1h" {A2(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(61)} -pin  "COMP_LOOP:mux1h" {A2(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(62)} -pin  "COMP_LOOP:mux1h" {A2(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(63)} -pin  "COMP_LOOP:mux1h" {A2(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp(0)} -pin  "COMP_LOOP:mux1h" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(1)} -pin  "COMP_LOOP:mux1h" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(2)} -pin  "COMP_LOOP:mux1h" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(3)} -pin  "COMP_LOOP:mux1h" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(4)} -pin  "COMP_LOOP:mux1h" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(5)} -pin  "COMP_LOOP:mux1h" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(6)} -pin  "COMP_LOOP:mux1h" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(7)} -pin  "COMP_LOOP:mux1h" {A3(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(8)} -pin  "COMP_LOOP:mux1h" {A3(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(9)} -pin  "COMP_LOOP:mux1h" {A3(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(10)} -pin  "COMP_LOOP:mux1h" {A3(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(11)} -pin  "COMP_LOOP:mux1h" {A3(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(12)} -pin  "COMP_LOOP:mux1h" {A3(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(13)} -pin  "COMP_LOOP:mux1h" {A3(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(14)} -pin  "COMP_LOOP:mux1h" {A3(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(15)} -pin  "COMP_LOOP:mux1h" {A3(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(16)} -pin  "COMP_LOOP:mux1h" {A3(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(17)} -pin  "COMP_LOOP:mux1h" {A3(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(18)} -pin  "COMP_LOOP:mux1h" {A3(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(19)} -pin  "COMP_LOOP:mux1h" {A3(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(20)} -pin  "COMP_LOOP:mux1h" {A3(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(21)} -pin  "COMP_LOOP:mux1h" {A3(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(22)} -pin  "COMP_LOOP:mux1h" {A3(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(23)} -pin  "COMP_LOOP:mux1h" {A3(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(24)} -pin  "COMP_LOOP:mux1h" {A3(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(25)} -pin  "COMP_LOOP:mux1h" {A3(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(26)} -pin  "COMP_LOOP:mux1h" {A3(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(27)} -pin  "COMP_LOOP:mux1h" {A3(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(28)} -pin  "COMP_LOOP:mux1h" {A3(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(29)} -pin  "COMP_LOOP:mux1h" {A3(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(30)} -pin  "COMP_LOOP:mux1h" {A3(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(31)} -pin  "COMP_LOOP:mux1h" {A3(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(32)} -pin  "COMP_LOOP:mux1h" {A3(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(33)} -pin  "COMP_LOOP:mux1h" {A3(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(34)} -pin  "COMP_LOOP:mux1h" {A3(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(35)} -pin  "COMP_LOOP:mux1h" {A3(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(36)} -pin  "COMP_LOOP:mux1h" {A3(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(37)} -pin  "COMP_LOOP:mux1h" {A3(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(38)} -pin  "COMP_LOOP:mux1h" {A3(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(39)} -pin  "COMP_LOOP:mux1h" {A3(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(40)} -pin  "COMP_LOOP:mux1h" {A3(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(41)} -pin  "COMP_LOOP:mux1h" {A3(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(42)} -pin  "COMP_LOOP:mux1h" {A3(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(43)} -pin  "COMP_LOOP:mux1h" {A3(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(44)} -pin  "COMP_LOOP:mux1h" {A3(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(45)} -pin  "COMP_LOOP:mux1h" {A3(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(46)} -pin  "COMP_LOOP:mux1h" {A3(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(47)} -pin  "COMP_LOOP:mux1h" {A3(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(48)} -pin  "COMP_LOOP:mux1h" {A3(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(49)} -pin  "COMP_LOOP:mux1h" {A3(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(50)} -pin  "COMP_LOOP:mux1h" {A3(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(51)} -pin  "COMP_LOOP:mux1h" {A3(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(52)} -pin  "COMP_LOOP:mux1h" {A3(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(53)} -pin  "COMP_LOOP:mux1h" {A3(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(54)} -pin  "COMP_LOOP:mux1h" {A3(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(55)} -pin  "COMP_LOOP:mux1h" {A3(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(56)} -pin  "COMP_LOOP:mux1h" {A3(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(57)} -pin  "COMP_LOOP:mux1h" {A3(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(58)} -pin  "COMP_LOOP:mux1h" {A3(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(59)} -pin  "COMP_LOOP:mux1h" {A3(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(60)} -pin  "COMP_LOOP:mux1h" {A3(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(61)} -pin  "COMP_LOOP:mux1h" {A3(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(62)} -pin  "COMP_LOOP:mux1h" {A3(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(63)} -pin  "COMP_LOOP:mux1h" {A3(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#8.itm(0)} -pin  "COMP_LOOP:mux1h" {A4(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(1)} -pin  "COMP_LOOP:mux1h" {A4(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(2)} -pin  "COMP_LOOP:mux1h" {A4(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(3)} -pin  "COMP_LOOP:mux1h" {A4(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(4)} -pin  "COMP_LOOP:mux1h" {A4(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(5)} -pin  "COMP_LOOP:mux1h" {A4(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(6)} -pin  "COMP_LOOP:mux1h" {A4(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(7)} -pin  "COMP_LOOP:mux1h" {A4(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(8)} -pin  "COMP_LOOP:mux1h" {A4(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(9)} -pin  "COMP_LOOP:mux1h" {A4(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(10)} -pin  "COMP_LOOP:mux1h" {A4(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(11)} -pin  "COMP_LOOP:mux1h" {A4(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(12)} -pin  "COMP_LOOP:mux1h" {A4(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(13)} -pin  "COMP_LOOP:mux1h" {A4(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(14)} -pin  "COMP_LOOP:mux1h" {A4(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(15)} -pin  "COMP_LOOP:mux1h" {A4(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(16)} -pin  "COMP_LOOP:mux1h" {A4(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(17)} -pin  "COMP_LOOP:mux1h" {A4(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(18)} -pin  "COMP_LOOP:mux1h" {A4(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(19)} -pin  "COMP_LOOP:mux1h" {A4(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(20)} -pin  "COMP_LOOP:mux1h" {A4(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(21)} -pin  "COMP_LOOP:mux1h" {A4(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(22)} -pin  "COMP_LOOP:mux1h" {A4(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(23)} -pin  "COMP_LOOP:mux1h" {A4(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(24)} -pin  "COMP_LOOP:mux1h" {A4(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(25)} -pin  "COMP_LOOP:mux1h" {A4(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(26)} -pin  "COMP_LOOP:mux1h" {A4(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(27)} -pin  "COMP_LOOP:mux1h" {A4(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(28)} -pin  "COMP_LOOP:mux1h" {A4(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(29)} -pin  "COMP_LOOP:mux1h" {A4(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(30)} -pin  "COMP_LOOP:mux1h" {A4(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(31)} -pin  "COMP_LOOP:mux1h" {A4(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(32)} -pin  "COMP_LOOP:mux1h" {A4(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(33)} -pin  "COMP_LOOP:mux1h" {A4(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(34)} -pin  "COMP_LOOP:mux1h" {A4(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(35)} -pin  "COMP_LOOP:mux1h" {A4(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(36)} -pin  "COMP_LOOP:mux1h" {A4(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(37)} -pin  "COMP_LOOP:mux1h" {A4(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(38)} -pin  "COMP_LOOP:mux1h" {A4(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(39)} -pin  "COMP_LOOP:mux1h" {A4(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(40)} -pin  "COMP_LOOP:mux1h" {A4(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(41)} -pin  "COMP_LOOP:mux1h" {A4(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(42)} -pin  "COMP_LOOP:mux1h" {A4(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(43)} -pin  "COMP_LOOP:mux1h" {A4(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(44)} -pin  "COMP_LOOP:mux1h" {A4(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(45)} -pin  "COMP_LOOP:mux1h" {A4(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(46)} -pin  "COMP_LOOP:mux1h" {A4(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(47)} -pin  "COMP_LOOP:mux1h" {A4(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(48)} -pin  "COMP_LOOP:mux1h" {A4(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(49)} -pin  "COMP_LOOP:mux1h" {A4(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(50)} -pin  "COMP_LOOP:mux1h" {A4(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(51)} -pin  "COMP_LOOP:mux1h" {A4(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(52)} -pin  "COMP_LOOP:mux1h" {A4(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(53)} -pin  "COMP_LOOP:mux1h" {A4(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(54)} -pin  "COMP_LOOP:mux1h" {A4(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(55)} -pin  "COMP_LOOP:mux1h" {A4(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(56)} -pin  "COMP_LOOP:mux1h" {A4(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(57)} -pin  "COMP_LOOP:mux1h" {A4(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(58)} -pin  "COMP_LOOP:mux1h" {A4(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(59)} -pin  "COMP_LOOP:mux1h" {A4(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(60)} -pin  "COMP_LOOP:mux1h" {A4(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(61)} -pin  "COMP_LOOP:mux1h" {A4(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(62)} -pin  "COMP_LOOP:mux1h" {A4(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(63)} -pin  "COMP_LOOP:mux1h" {A4(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {fsm_output(3)} -pin  "COMP_LOOP:mux1h" {S0} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1290 -attr oid 1286 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(3)#3.itm}
load net {or#48.itm} -pin  "COMP_LOOP:mux1h" {S1} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/or#48.itm}
load net {fsm_output(15)} -pin  "COMP_LOOP:mux1h" {S2} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1291 -attr oid 1287 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(15).itm}
load net {or#50.itm} -pin  "COMP_LOOP:mux1h" {S3} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/or#50.itm}
load net {or#51.itm} -pin  "COMP_LOOP:mux1h" {S4} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/or#51.itm}
load net {COMP_LOOP:mux1h.itm(0)} -pin  "COMP_LOOP:mux1h" {Z(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(1)} -pin  "COMP_LOOP:mux1h" {Z(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(2)} -pin  "COMP_LOOP:mux1h" {Z(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(3)} -pin  "COMP_LOOP:mux1h" {Z(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(4)} -pin  "COMP_LOOP:mux1h" {Z(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(5)} -pin  "COMP_LOOP:mux1h" {Z(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(6)} -pin  "COMP_LOOP:mux1h" {Z(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(7)} -pin  "COMP_LOOP:mux1h" {Z(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(8)} -pin  "COMP_LOOP:mux1h" {Z(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(9)} -pin  "COMP_LOOP:mux1h" {Z(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(10)} -pin  "COMP_LOOP:mux1h" {Z(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(11)} -pin  "COMP_LOOP:mux1h" {Z(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(12)} -pin  "COMP_LOOP:mux1h" {Z(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(13)} -pin  "COMP_LOOP:mux1h" {Z(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(14)} -pin  "COMP_LOOP:mux1h" {Z(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(15)} -pin  "COMP_LOOP:mux1h" {Z(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(16)} -pin  "COMP_LOOP:mux1h" {Z(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(17)} -pin  "COMP_LOOP:mux1h" {Z(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(18)} -pin  "COMP_LOOP:mux1h" {Z(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(19)} -pin  "COMP_LOOP:mux1h" {Z(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(20)} -pin  "COMP_LOOP:mux1h" {Z(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(21)} -pin  "COMP_LOOP:mux1h" {Z(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(22)} -pin  "COMP_LOOP:mux1h" {Z(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(23)} -pin  "COMP_LOOP:mux1h" {Z(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(24)} -pin  "COMP_LOOP:mux1h" {Z(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(25)} -pin  "COMP_LOOP:mux1h" {Z(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(26)} -pin  "COMP_LOOP:mux1h" {Z(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(27)} -pin  "COMP_LOOP:mux1h" {Z(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(28)} -pin  "COMP_LOOP:mux1h" {Z(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(29)} -pin  "COMP_LOOP:mux1h" {Z(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(30)} -pin  "COMP_LOOP:mux1h" {Z(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(31)} -pin  "COMP_LOOP:mux1h" {Z(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(32)} -pin  "COMP_LOOP:mux1h" {Z(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(33)} -pin  "COMP_LOOP:mux1h" {Z(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(34)} -pin  "COMP_LOOP:mux1h" {Z(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(35)} -pin  "COMP_LOOP:mux1h" {Z(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(36)} -pin  "COMP_LOOP:mux1h" {Z(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(37)} -pin  "COMP_LOOP:mux1h" {Z(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(38)} -pin  "COMP_LOOP:mux1h" {Z(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(39)} -pin  "COMP_LOOP:mux1h" {Z(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(40)} -pin  "COMP_LOOP:mux1h" {Z(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(41)} -pin  "COMP_LOOP:mux1h" {Z(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(42)} -pin  "COMP_LOOP:mux1h" {Z(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(43)} -pin  "COMP_LOOP:mux1h" {Z(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(44)} -pin  "COMP_LOOP:mux1h" {Z(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(45)} -pin  "COMP_LOOP:mux1h" {Z(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(46)} -pin  "COMP_LOOP:mux1h" {Z(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(47)} -pin  "COMP_LOOP:mux1h" {Z(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(48)} -pin  "COMP_LOOP:mux1h" {Z(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(49)} -pin  "COMP_LOOP:mux1h" {Z(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(50)} -pin  "COMP_LOOP:mux1h" {Z(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(51)} -pin  "COMP_LOOP:mux1h" {Z(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(52)} -pin  "COMP_LOOP:mux1h" {Z(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(53)} -pin  "COMP_LOOP:mux1h" {Z(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(54)} -pin  "COMP_LOOP:mux1h" {Z(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(55)} -pin  "COMP_LOOP:mux1h" {Z(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(56)} -pin  "COMP_LOOP:mux1h" {Z(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(57)} -pin  "COMP_LOOP:mux1h" {Z(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(58)} -pin  "COMP_LOOP:mux1h" {Z(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(59)} -pin  "COMP_LOOP:mux1h" {Z(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(60)} -pin  "COMP_LOOP:mux1h" {Z(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(61)} -pin  "COMP_LOOP:mux1h" {Z(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(62)} -pin  "COMP_LOOP:mux1h" {Z(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(63)} -pin  "COMP_LOOP:mux1h" {Z(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load inst "reg(modulo:result:rem:cmp.a(63:0))" "reg(64,1,1,0,0)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1292 -attr oid 1288 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.a(63:0))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(64,0,0,0,0,1,1)"
load net {COMP_LOOP:mux1h.itm(0)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(1)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(2)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(3)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(4)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(5)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(6)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(7)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(8)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(9)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(10)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(11)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(12)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(13)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(14)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(15)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(16)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(17)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(18)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(19)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(20)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(21)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(22)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(23)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(24)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(25)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(26)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(27)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(28)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(29)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(30)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(31)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(32)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(33)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(34)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(35)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(36)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(37)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(38)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(39)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(40)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(41)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(42)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(43)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(44)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(45)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(46)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(47)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(48)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(49)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(50)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(51)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(52)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(53)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(54)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(55)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(56)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(57)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(58)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(59)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(60)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(61)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(62)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {COMP_LOOP:mux1h.itm(63)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {D(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm}
load net {clk} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1293 -attr oid 1289 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {core.wen} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {modulo:result:rem:cmp.a(63:0)(0)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(1)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(2)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(3)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(4)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(5)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(6)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(7)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(8)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(9)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(10)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(11)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(12)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(13)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(14)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(15)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(16)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(17)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(18)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(19)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(20)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(21)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(22)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(23)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(24)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(25)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(26)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(27)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(28)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(29)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(30)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(31)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(32)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(33)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(34)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(35)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(36)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(37)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(38)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(39)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(40)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(41)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(42)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(43)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(44)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(45)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(46)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(47)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(48)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(49)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(50)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(51)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(52)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(53)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(54)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(55)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(56)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(57)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(58)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(59)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(60)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(61)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(62)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load net {modulo:result:rem:cmp.a(63:0)(63)} -pin  "reg(modulo:result:rem:cmp.a(63:0))" {Z(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.a(63:0)}
load inst "reg(modulo:result:rem:cmp.b(63:0))" "reg(64,1,1,0,0)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1294 -attr oid 1290 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(modulo:result:rem:cmp.b(63:0))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(64,0,0,0,0,1,1)"
load net {p.sva(0)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(1)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(2)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(3)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(4)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(5)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(6)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(7)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(8)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(9)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(10)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(11)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(12)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(13)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(14)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(15)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(16)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(17)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(18)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(19)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(20)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(21)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(22)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(23)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(24)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(25)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(26)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(27)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(28)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(29)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(30)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(31)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(32)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(33)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(34)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(35)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(36)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(37)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(38)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(39)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(40)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(41)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(42)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(43)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(44)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(45)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(46)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(47)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(48)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(49)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(50)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(51)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(52)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(53)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(54)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(55)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(56)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(57)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(58)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(59)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(60)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(61)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(62)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {p.sva(63)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {D(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/p.sva}
load net {clk} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1295 -attr oid 1291 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {core.wen} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {modulo:result:rem:cmp.b(63:0)(0)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(1)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(2)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(3)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(4)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(5)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(6)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(7)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(8)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(9)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(10)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(11)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(12)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(13)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(14)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(15)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(16)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(17)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(18)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(19)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(20)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(21)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(22)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(23)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(24)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(25)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(26)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(27)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(28)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(29)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(30)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(31)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(32)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(33)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(34)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(35)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(36)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(37)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(38)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(39)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(40)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(41)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(42)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(43)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(44)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(45)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(46)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(47)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(48)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(49)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(50)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(51)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(52)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(53)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(54)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(55)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(56)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(57)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(58)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(59)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(60)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(61)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(62)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load net {modulo:result:rem:cmp.b(63:0)(63)} -pin  "reg(modulo:result:rem:cmp.b(63:0))" {Z(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo:result:rem:cmp.b(63:0)}
load inst "VEC_LOOP:j:or" "or(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1296 -attr oid 1292 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,2)"
load net {fsm_output(1)} -pin  "VEC_LOOP:j:or" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(1)#5.itm}
load net {fsm_output(41)} -pin  "VEC_LOOP:j:or" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(41)#4.itm}
load net {VEC_LOOP:j:or.cse} -pin  "VEC_LOOP:j:or" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:or.cse}
load inst "VEC_LOOP:j:not#1" "not(1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1297 -attr oid 1293 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "VEC_LOOP:j:not#1" {A(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(1)#1.itm}
load net {VEC_LOOP:j:not#1.itm} -pin  "VEC_LOOP:j:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:not#1.itm}
load inst "VEC_LOOP:j:VEC_LOOP:j:and" "and(2,10)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1298 -attr oid 1294 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:VEC_LOOP:j:and} -attr area 10.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(10,2)"
load net {VEC_LOOP:acc#1.psp#1(0)} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm}
load net {VEC_LOOP:acc#1.psp#1(1)} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm}
load net {VEC_LOOP:acc#1.psp#1(2)} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm}
load net {VEC_LOOP:acc#1.psp#1(3)} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm}
load net {VEC_LOOP:acc#1.psp#1(4)} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm}
load net {VEC_LOOP:acc#1.psp#1(5)} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm}
load net {VEC_LOOP:acc#1.psp#1(6)} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm}
load net {VEC_LOOP:acc#1.psp#1(7)} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm}
load net {VEC_LOOP:acc#1.psp#1(8)} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm}
load net {VEC_LOOP:acc#1.psp#1(9)} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.psp#1)(9-0).itm}
load net {VEC_LOOP:j:not#1.itm} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:exs.itm}
load net {VEC_LOOP:j:not#1.itm} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:exs.itm}
load net {VEC_LOOP:j:not#1.itm} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:exs.itm}
load net {VEC_LOOP:j:not#1.itm} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:exs.itm}
load net {VEC_LOOP:j:not#1.itm} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:exs.itm}
load net {VEC_LOOP:j:not#1.itm} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:exs.itm}
load net {VEC_LOOP:j:not#1.itm} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:exs.itm}
load net {VEC_LOOP:j:not#1.itm} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:exs.itm}
load net {VEC_LOOP:j:not#1.itm} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:exs.itm}
load net {VEC_LOOP:j:not#1.itm} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:exs.itm}
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(0)} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:VEC_LOOP:j:and.itm}
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(1)} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:VEC_LOOP:j:and.itm}
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(2)} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:VEC_LOOP:j:and.itm}
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(3)} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:VEC_LOOP:j:and.itm}
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(4)} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:VEC_LOOP:j:and.itm}
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(5)} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:VEC_LOOP:j:and.itm}
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(6)} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:VEC_LOOP:j:and.itm}
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(7)} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:VEC_LOOP:j:and.itm}
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(8)} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:VEC_LOOP:j:and.itm}
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(9)} -pin  "VEC_LOOP:j:VEC_LOOP:j:and" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:VEC_LOOP:j:and.itm}
load inst "VEC_LOOP:j:and" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1299 -attr oid 1295 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {core.wen} -pin  "VEC_LOOP:j:and" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {VEC_LOOP:j:or.cse} -pin  "VEC_LOOP:j:and" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:or.cse}
load net {VEC_LOOP:j:and.itm} -pin  "VEC_LOOP:j:and" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:and.itm}
load inst "reg(VEC_LOOP:j.sva(9:0))" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1300 -attr oid 1296 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j.sva(9:0))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(0)} -pin  "reg(VEC_LOOP:j.sva(9:0))" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:VEC_LOOP:j:and.itm}
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(1)} -pin  "reg(VEC_LOOP:j.sva(9:0))" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:VEC_LOOP:j:and.itm}
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(2)} -pin  "reg(VEC_LOOP:j.sva(9:0))" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:VEC_LOOP:j:and.itm}
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(3)} -pin  "reg(VEC_LOOP:j.sva(9:0))" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:VEC_LOOP:j:and.itm}
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(4)} -pin  "reg(VEC_LOOP:j.sva(9:0))" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:VEC_LOOP:j:and.itm}
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(5)} -pin  "reg(VEC_LOOP:j.sva(9:0))" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:VEC_LOOP:j:and.itm}
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(6)} -pin  "reg(VEC_LOOP:j.sva(9:0))" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:VEC_LOOP:j:and.itm}
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(7)} -pin  "reg(VEC_LOOP:j.sva(9:0))" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:VEC_LOOP:j:and.itm}
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(8)} -pin  "reg(VEC_LOOP:j.sva(9:0))" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:VEC_LOOP:j:and.itm}
load net {VEC_LOOP:j:VEC_LOOP:j:and.itm(9)} -pin  "reg(VEC_LOOP:j.sva(9:0))" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:VEC_LOOP:j:and.itm}
load net {clk} -pin  "reg(VEC_LOOP:j.sva(9:0))" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1301 -attr oid 1297 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {VEC_LOOP:j:and.itm} -pin  "reg(VEC_LOOP:j.sva(9:0))" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:and.itm}
load net {VEC_LOOP:j.sva(9:0)(0)} -pin  "reg(VEC_LOOP:j.sva(9:0))" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(1)} -pin  "reg(VEC_LOOP:j.sva(9:0))" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(2)} -pin  "reg(VEC_LOOP:j.sva(9:0))" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(3)} -pin  "reg(VEC_LOOP:j.sva(9:0))" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(4)} -pin  "reg(VEC_LOOP:j.sva(9:0))" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(5)} -pin  "reg(VEC_LOOP:j.sva(9:0))" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(6)} -pin  "reg(VEC_LOOP:j.sva(9:0))" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(7)} -pin  "reg(VEC_LOOP:j.sva(9:0))" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(8)} -pin  "reg(VEC_LOOP:j.sva(9:0))" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(9)} -pin  "reg(VEC_LOOP:j.sva(9:0))" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load inst "not#23" "not(1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1302 -attr oid 1298 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/not#23} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {fsm_output(42)} -pin  "not#23" {A(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(42)#5.itm}
load net {not#23.itm} -pin  "not#23" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/not#23.itm}
load inst "not#28" "not(1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1303 -attr oid 1299 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/not#28} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#28" {A(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(1)#6.itm}
load net {not#28.itm} -pin  "not#28" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/not#28.itm}
load inst "reg(STAGE_LOOP:nand" "nand(3,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1304 -attr oid 1300 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:nand} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_nand(1,3)"
load net {and.dcpl#4} -pin  "reg(STAGE_LOOP:nand" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/and.dcpl#4}
load net {not#23.itm} -pin  "reg(STAGE_LOOP:nand" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/not#23.itm}
load net {not#28.itm} -pin  "reg(STAGE_LOOP:nand" {A2(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/not#28.itm}
load net {reg(STAGE_LOOP:nand.itm} -pin  "reg(STAGE_LOOP:nand" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:nand.itm}
load inst "STAGE_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1305 -attr oid 1301 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {core.wen} -pin  "STAGE_LOOP:and" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {reg(STAGE_LOOP:nand.itm} -pin  "STAGE_LOOP:and" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:nand.itm}
load net {STAGE_LOOP:and.itm} -pin  "STAGE_LOOP:and" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:and.itm}
load inst "reg(STAGE_LOOP:lshift.psp)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1306 -attr oid 1302 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:lshift.psp)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {z.out#1(0)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#1}
load net {z.out#1(1)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#1}
load net {z.out#1(2)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#1}
load net {z.out#1(3)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#1}
load net {z.out#1(4)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#1}
load net {z.out#1(5)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#1}
load net {z.out#1(6)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#1}
load net {z.out#1(7)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#1}
load net {z.out#1(8)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#1}
load net {z.out#1(9)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#1}
load net {clk} -pin  "reg(STAGE_LOOP:lshift.psp)" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1307 -attr oid 1303 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {STAGE_LOOP:and.itm} -pin  "reg(STAGE_LOOP:lshift.psp)" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:and.itm}
load net {STAGE_LOOP:lshift.psp.sva(0)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load inst "VEC_LOOP:j:not" "not(1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1308 -attr oid 1304 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {VEC_LOOP:j:or.cse} -pin  "VEC_LOOP:j:not" {A(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:or.cse}
load net {VEC_LOOP:j:not.itm} -pin  "VEC_LOOP:j:not" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j:not.itm}
load inst "COMP_LOOP:k:COMP_LOOP:k:and" "and(2,9)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1309 -attr oid 1305 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and} -attr area 9.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(9,2)"
load net {z.out(0)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm}
load net {z.out(1)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm}
load net {z.out(2)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm}
load net {z.out(3)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm}
load net {z.out(4)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm}
load net {z.out(5)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm}
load net {z.out(6)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm}
load net {z.out(7)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm}
load net {z.out(8)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(9:0).sva#2)(8-0).itm}
load net {VEC_LOOP:j:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:exs.itm}
load net {VEC_LOOP:j:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:exs.itm}
load net {VEC_LOOP:j:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:exs.itm}
load net {VEC_LOOP:j:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:exs.itm}
load net {VEC_LOOP:j:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:exs.itm}
load net {VEC_LOOP:j:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:exs.itm}
load net {VEC_LOOP:j:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:exs.itm}
load net {VEC_LOOP:j:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:exs.itm}
load net {VEC_LOOP:j:not.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load inst "or#74" "or(6,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1310 -attr oid 1306 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/or#74} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,6)"
load net {fsm_output(42)} -pin  "or#74" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(42).itm}
load net {fsm_output(2)} -pin  "or#74" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(2)#8.itm}
load net {fsm_output(0)} -pin  "or#74" {A2(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(0).itm}
load net {fsm_output(41)} -pin  "or#74" {A3(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(41).itm}
load net {fsm_output(43)} -pin  "or#74" {A4(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(43).itm}
load net {fsm_output(1)} -pin  "or#74" {A5(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(1).itm}
load net {or#74.itm} -pin  "or#74" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/or#74.itm}
load inst "and" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1311 -attr oid 1307 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {or#74.itm} -pin  "and" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/or#74.itm}
load net {core.wen} -pin  "and" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {and.itm} -pin  "and" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/and.itm}
load inst "reg(COMP_LOOP:k(9:0).sva(8:0))" "reg(9,1,1,0,0)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1312 -attr oid 1308 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:k(9:0).sva(8:0))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(9,0,0,0,0,1,1)"
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} -pin  "reg(COMP_LOOP:k(9:0).sva(8:0))" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} -pin  "reg(COMP_LOOP:k(9:0).sva(8:0))" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} -pin  "reg(COMP_LOOP:k(9:0).sva(8:0))" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} -pin  "reg(COMP_LOOP:k(9:0).sva(8:0))" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} -pin  "reg(COMP_LOOP:k(9:0).sva(8:0))" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} -pin  "reg(COMP_LOOP:k(9:0).sva(8:0))" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} -pin  "reg(COMP_LOOP:k(9:0).sva(8:0))" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} -pin  "reg(COMP_LOOP:k(9:0).sva(8:0))" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} -pin  "reg(COMP_LOOP:k(9:0).sva(8:0))" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {clk} -pin  "reg(COMP_LOOP:k(9:0).sva(8:0))" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1313 -attr oid 1309 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {and.itm} -pin  "reg(COMP_LOOP:k(9:0).sva(8:0))" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/and.itm}
load net {COMP_LOOP:k(9:0).sva(8:0)(0)} -pin  "reg(COMP_LOOP:k(9:0).sva(8:0))" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(1)} -pin  "reg(COMP_LOOP:k(9:0).sva(8:0))" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(2)} -pin  "reg(COMP_LOOP:k(9:0).sva(8:0))" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(3)} -pin  "reg(COMP_LOOP:k(9:0).sva(8:0))" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(4)} -pin  "reg(COMP_LOOP:k(9:0).sva(8:0))" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(5)} -pin  "reg(COMP_LOOP:k(9:0).sva(8:0))" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(6)} -pin  "reg(COMP_LOOP:k(9:0).sva(8:0))" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(7)} -pin  "reg(COMP_LOOP:k(9:0).sva(8:0))" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(8)} -pin  "reg(COMP_LOOP:k(9:0).sva(8:0))" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load inst "COMP_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1314 -attr oid 1310 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {core.wen} -pin  "COMP_LOOP:and" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {fsm_output(2)} -pin  "COMP_LOOP:and" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(2)#3.itm}
load net {COMP_LOOP:and.cse} -pin  "COMP_LOOP:and" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:and.cse}
load inst "COMP_LOOP:not#3" "not(9)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1315 -attr oid 1311 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(9)"
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "COMP_LOOP:not#3" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "COMP_LOOP:not#3" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "COMP_LOOP:not#3" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP:not#3" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP:not#3" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP:not#3" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP:not#3" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP:not#3" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP:not#3" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-1)#1.itm}
load net {COMP_LOOP:not#3.itm(0)} -pin  "COMP_LOOP:not#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(1)} -pin  "COMP_LOOP:not#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(2)} -pin  "COMP_LOOP:not#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(3)} -pin  "COMP_LOOP:not#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(4)} -pin  "COMP_LOOP:not#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(5)} -pin  "COMP_LOOP:not#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(6)} -pin  "COMP_LOOP:not#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(7)} -pin  "COMP_LOOP:not#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(8)} -pin  "COMP_LOOP:not#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:not#3.itm}
load inst "COMP_LOOP:acc" "add_ci(10,-1,10,-1,10)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1316 -attr oid 1312 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc} -attr area 10.000000 -attr delay 0.557853 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(10,0,10,0,10)"
load net {z.out(0)} -pin  "COMP_LOOP:acc" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out}
load net {z.out(1)} -pin  "COMP_LOOP:acc" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out}
load net {z.out(2)} -pin  "COMP_LOOP:acc" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out}
load net {z.out(3)} -pin  "COMP_LOOP:acc" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out}
load net {z.out(4)} -pin  "COMP_LOOP:acc" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out}
load net {z.out(5)} -pin  "COMP_LOOP:acc" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out}
load net {z.out(6)} -pin  "COMP_LOOP:acc" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out}
load net {z.out(7)} -pin  "COMP_LOOP:acc" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out}
load net {z.out(8)} -pin  "COMP_LOOP:acc" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out}
load net {z.out(9)} -pin  "COMP_LOOP:acc" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out}
load net {COMP_LOOP:not#3.itm(0)} -pin  "COMP_LOOP:acc" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(1)} -pin  "COMP_LOOP:acc" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(2)} -pin  "COMP_LOOP:acc" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(3)} -pin  "COMP_LOOP:acc" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(4)} -pin  "COMP_LOOP:acc" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(5)} -pin  "COMP_LOOP:acc" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(6)} -pin  "COMP_LOOP:acc" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(7)} -pin  "COMP_LOOP:acc" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(8)} -pin  "COMP_LOOP:acc" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:conc.itm}
load net {PWR} -pin  "COMP_LOOP:acc" {B(9)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:conc.itm}
load net {PWR} -pin  "COMP_LOOP:acc" {C(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/8388607#1}
load net {COMP_LOOP:acc.itm(0)} -pin  "COMP_LOOP:acc" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc.itm}
load net {COMP_LOOP:acc.itm(1)} -pin  "COMP_LOOP:acc" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc.itm}
load net {COMP_LOOP:acc.itm(2)} -pin  "COMP_LOOP:acc" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc.itm}
load net {COMP_LOOP:acc.itm(3)} -pin  "COMP_LOOP:acc" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc.itm}
load net {COMP_LOOP:acc.itm(4)} -pin  "COMP_LOOP:acc" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc.itm}
load net {COMP_LOOP:acc.itm(5)} -pin  "COMP_LOOP:acc" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc.itm}
load net {COMP_LOOP:acc.itm(6)} -pin  "COMP_LOOP:acc" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc.itm}
load net {COMP_LOOP:acc.itm(7)} -pin  "COMP_LOOP:acc" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc.itm}
load net {COMP_LOOP:acc.itm(8)} -pin  "COMP_LOOP:acc" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc.itm}
load net {COMP_LOOP:acc.itm(9)} -pin  "COMP_LOOP:acc" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc.itm}
load inst "COMP_LOOP:not" "not(1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1317 -attr oid 1313 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {COMP_LOOP:acc.itm(9)} -pin  "COMP_LOOP:not" {A(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc(COMP_LOOP:acc)(9).itm}
load net {COMP_LOOP:not.itm} -pin  "COMP_LOOP:not" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:not.itm}
load inst "reg(exit:COMP_LOOP)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1318 -attr oid 1314 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(exit:COMP_LOOP)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {COMP_LOOP:not.itm} -pin  "reg(exit:COMP_LOOP)" {D(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:not.itm}
load net {GND} -pin  "reg(exit:COMP_LOOP)" {DRs(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/0}
load net {clk} -pin  "reg(exit:COMP_LOOP)" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1319 -attr oid 1315 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {COMP_LOOP:and.cse} -pin  "reg(exit:COMP_LOOP)" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:and.cse}
load net {rst} -pin  "reg(exit:COMP_LOOP)" {Rs(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/rst}
load net {exit:COMP_LOOP.sva} -pin  "reg(exit:COMP_LOOP)" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/exit:COMP_LOOP.sva}
load inst "COMP_LOOP:acc#11" "add3(10,0,9,0,10,0,11)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1320 -attr oid 1316 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#11} -attr area 10.001000 -attr delay 0.835032 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add3(10,0,9,0,10,0,11)"
load net {VEC_LOOP:j.sva(9:0)(0)} -pin  "COMP_LOOP:acc#11" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(1)} -pin  "COMP_LOOP:acc#11" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(2)} -pin  "COMP_LOOP:acc#11" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(3)} -pin  "COMP_LOOP:acc#11" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(4)} -pin  "COMP_LOOP:acc#11" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(5)} -pin  "COMP_LOOP:acc#11" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(6)} -pin  "COMP_LOOP:acc#11" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(7)} -pin  "COMP_LOOP:acc#11" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(8)} -pin  "COMP_LOOP:acc#11" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(9)} -pin  "COMP_LOOP:acc#11" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(0)} -pin  "COMP_LOOP:acc#11" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(1)} -pin  "COMP_LOOP:acc#11" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(2)} -pin  "COMP_LOOP:acc#11" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(3)} -pin  "COMP_LOOP:acc#11" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(4)} -pin  "COMP_LOOP:acc#11" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(5)} -pin  "COMP_LOOP:acc#11" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(6)} -pin  "COMP_LOOP:acc#11" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(7)} -pin  "COMP_LOOP:acc#11" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(8)} -pin  "COMP_LOOP:acc#11" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {STAGE_LOOP:lshift.psp.sva(0)} -pin  "COMP_LOOP:acc#11" {C(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "COMP_LOOP:acc#11" {C(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "COMP_LOOP:acc#11" {C(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "COMP_LOOP:acc#11" {C(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP:acc#11" {C(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP:acc#11" {C(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP:acc#11" {C(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP:acc#11" {C(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP:acc#11" {C(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP:acc#11" {C(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {COMP_LOOP:acc#11.itm(0)} -pin  "COMP_LOOP:acc#11" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#11.itm}
load net {COMP_LOOP:acc#11.itm(1)} -pin  "COMP_LOOP:acc#11" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#11.itm}
load net {COMP_LOOP:acc#11.itm(2)} -pin  "COMP_LOOP:acc#11" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#11.itm}
load net {COMP_LOOP:acc#11.itm(3)} -pin  "COMP_LOOP:acc#11" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#11.itm}
load net {COMP_LOOP:acc#11.itm(4)} -pin  "COMP_LOOP:acc#11" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#11.itm}
load net {COMP_LOOP:acc#11.itm(5)} -pin  "COMP_LOOP:acc#11" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#11.itm}
load net {COMP_LOOP:acc#11.itm(6)} -pin  "COMP_LOOP:acc#11" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#11.itm}
load net {COMP_LOOP:acc#11.itm(7)} -pin  "COMP_LOOP:acc#11" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#11.itm}
load net {COMP_LOOP:acc#11.itm(8)} -pin  "COMP_LOOP:acc#11" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#11.itm}
load net {COMP_LOOP:acc#11.itm(9)} -pin  "COMP_LOOP:acc#11" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#11.itm}
load net {COMP_LOOP:acc#11.itm(10)} -pin  "COMP_LOOP:acc#11" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#11.itm}
load inst "reg(COMP_LOOP:slc()(31-1))" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1321 -attr oid 1317 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:slc()(31-1))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {COMP_LOOP:acc#11.itm(1)} -pin  "reg(COMP_LOOP:slc()(31-1))" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm}
load net {COMP_LOOP:acc#11.itm(2)} -pin  "reg(COMP_LOOP:slc()(31-1))" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm}
load net {COMP_LOOP:acc#11.itm(3)} -pin  "reg(COMP_LOOP:slc()(31-1))" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm}
load net {COMP_LOOP:acc#11.itm(4)} -pin  "reg(COMP_LOOP:slc()(31-1))" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm}
load net {COMP_LOOP:acc#11.itm(5)} -pin  "reg(COMP_LOOP:slc()(31-1))" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm}
load net {COMP_LOOP:acc#11.itm(6)} -pin  "reg(COMP_LOOP:slc()(31-1))" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm}
load net {COMP_LOOP:acc#11.itm(7)} -pin  "reg(COMP_LOOP:slc()(31-1))" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm}
load net {COMP_LOOP:acc#11.itm(8)} -pin  "reg(COMP_LOOP:slc()(31-1))" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm}
load net {COMP_LOOP:acc#11.itm(9)} -pin  "reg(COMP_LOOP:slc()(31-1))" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm}
load net {COMP_LOOP:acc#11.itm(10)} -pin  "reg(COMP_LOOP:slc()(31-1))" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc(COMP_LOOP:acc#11)(10-1).itm}
load net {clk} -pin  "reg(COMP_LOOP:slc()(31-1))" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1322 -attr oid 1318 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {COMP_LOOP:and.cse} -pin  "reg(COMP_LOOP:slc()(31-1))" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:and.cse}
load net {COMP_LOOP:slc()(31-1).itm(0)} -pin  "reg(COMP_LOOP:slc()(31-1))" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc()(31-1).itm}
load net {COMP_LOOP:slc()(31-1).itm(1)} -pin  "reg(COMP_LOOP:slc()(31-1))" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc()(31-1).itm}
load net {COMP_LOOP:slc()(31-1).itm(2)} -pin  "reg(COMP_LOOP:slc()(31-1))" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc()(31-1).itm}
load net {COMP_LOOP:slc()(31-1).itm(3)} -pin  "reg(COMP_LOOP:slc()(31-1))" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc()(31-1).itm}
load net {COMP_LOOP:slc()(31-1).itm(4)} -pin  "reg(COMP_LOOP:slc()(31-1))" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc()(31-1).itm}
load net {COMP_LOOP:slc()(31-1).itm(5)} -pin  "reg(COMP_LOOP:slc()(31-1))" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc()(31-1).itm}
load net {COMP_LOOP:slc()(31-1).itm(6)} -pin  "reg(COMP_LOOP:slc()(31-1))" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc()(31-1).itm}
load net {COMP_LOOP:slc()(31-1).itm(7)} -pin  "reg(COMP_LOOP:slc()(31-1))" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc()(31-1).itm}
load net {COMP_LOOP:slc()(31-1).itm(8)} -pin  "reg(COMP_LOOP:slc()(31-1))" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc()(31-1).itm}
load net {COMP_LOOP:slc()(31-1).itm(9)} -pin  "reg(COMP_LOOP:slc()(31-1))" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:slc()(31-1).itm}
load inst "COMP_LOOP:acc#1" "add(10,-1,9,0,10)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1323 -attr oid 1319 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1} -attr area 10.000000 -attr delay 0.557853 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(10,0,9,0,10)"
load net {VEC_LOOP:j.sva(9:0)(0)} -pin  "COMP_LOOP:acc#1" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(1)} -pin  "COMP_LOOP:acc#1" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(2)} -pin  "COMP_LOOP:acc#1" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(3)} -pin  "COMP_LOOP:acc#1" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(4)} -pin  "COMP_LOOP:acc#1" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(5)} -pin  "COMP_LOOP:acc#1" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(6)} -pin  "COMP_LOOP:acc#1" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(7)} -pin  "COMP_LOOP:acc#1" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(8)} -pin  "COMP_LOOP:acc#1" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(9)} -pin  "COMP_LOOP:acc#1" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(0)} -pin  "COMP_LOOP:acc#1" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(1)} -pin  "COMP_LOOP:acc#1" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(2)} -pin  "COMP_LOOP:acc#1" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(3)} -pin  "COMP_LOOP:acc#1" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(4)} -pin  "COMP_LOOP:acc#1" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(5)} -pin  "COMP_LOOP:acc#1" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(6)} -pin  "COMP_LOOP:acc#1" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(7)} -pin  "COMP_LOOP:acc#1" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(8)} -pin  "COMP_LOOP:acc#1" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:acc#1.itm(0)} -pin  "COMP_LOOP:acc#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.itm}
load net {COMP_LOOP:acc#1.itm(1)} -pin  "COMP_LOOP:acc#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.itm}
load net {COMP_LOOP:acc#1.itm(2)} -pin  "COMP_LOOP:acc#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.itm}
load net {COMP_LOOP:acc#1.itm(3)} -pin  "COMP_LOOP:acc#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.itm}
load net {COMP_LOOP:acc#1.itm(4)} -pin  "COMP_LOOP:acc#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.itm}
load net {COMP_LOOP:acc#1.itm(5)} -pin  "COMP_LOOP:acc#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.itm}
load net {COMP_LOOP:acc#1.itm(6)} -pin  "COMP_LOOP:acc#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.itm}
load net {COMP_LOOP:acc#1.itm(7)} -pin  "COMP_LOOP:acc#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.itm}
load net {COMP_LOOP:acc#1.itm(8)} -pin  "COMP_LOOP:acc#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.itm}
load net {COMP_LOOP:acc#1.itm(9)} -pin  "COMP_LOOP:acc#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.itm}
load inst "reg(COMP_LOOP:acc#1)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1324 -attr oid 1320 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:acc#1)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {COMP_LOOP:acc#1.itm(0)} -pin  "reg(COMP_LOOP:acc#1)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.itm}
load net {COMP_LOOP:acc#1.itm(1)} -pin  "reg(COMP_LOOP:acc#1)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.itm}
load net {COMP_LOOP:acc#1.itm(2)} -pin  "reg(COMP_LOOP:acc#1)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.itm}
load net {COMP_LOOP:acc#1.itm(3)} -pin  "reg(COMP_LOOP:acc#1)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.itm}
load net {COMP_LOOP:acc#1.itm(4)} -pin  "reg(COMP_LOOP:acc#1)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.itm}
load net {COMP_LOOP:acc#1.itm(5)} -pin  "reg(COMP_LOOP:acc#1)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.itm}
load net {COMP_LOOP:acc#1.itm(6)} -pin  "reg(COMP_LOOP:acc#1)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.itm}
load net {COMP_LOOP:acc#1.itm(7)} -pin  "reg(COMP_LOOP:acc#1)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.itm}
load net {COMP_LOOP:acc#1.itm(8)} -pin  "reg(COMP_LOOP:acc#1)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.itm}
load net {COMP_LOOP:acc#1.itm(9)} -pin  "reg(COMP_LOOP:acc#1)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.itm}
load net {clk} -pin  "reg(COMP_LOOP:acc#1)" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1325 -attr oid 1321 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {COMP_LOOP:and.cse} -pin  "reg(COMP_LOOP:acc#1)" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:and.cse}
load net {COMP_LOOP:acc#1.cse.sva(0)} -pin  "reg(COMP_LOOP:acc#1)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(1)} -pin  "reg(COMP_LOOP:acc#1)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(2)} -pin  "reg(COMP_LOOP:acc#1)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(3)} -pin  "reg(COMP_LOOP:acc#1)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(4)} -pin  "reg(COMP_LOOP:acc#1)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(5)} -pin  "reg(COMP_LOOP:acc#1)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(6)} -pin  "reg(COMP_LOOP:acc#1)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(7)} -pin  "reg(COMP_LOOP:acc#1)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(8)} -pin  "reg(COMP_LOOP:acc#1)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:acc#1.cse.sva(9)} -pin  "reg(COMP_LOOP:acc#1)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#1.cse.sva}
load inst "COMP_LOOP:and#3" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1326 -attr oid 1322 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:and#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {core.wen} -pin  "COMP_LOOP:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {fsm_output(3)} -pin  "COMP_LOOP:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(3)#1.itm}
load net {COMP_LOOP:and#3.itm} -pin  "COMP_LOOP:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:and#3.itm}
load inst "reg(COMP_LOOP:mul.psp)" "reg(64,1,1,0,0)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1327 -attr oid 1323 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:mul.psp)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(64,0,0,0,0,1,1)"
load net {z.out#2(0)} -pin  "reg(COMP_LOOP:mul.psp)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(1)} -pin  "reg(COMP_LOOP:mul.psp)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(2)} -pin  "reg(COMP_LOOP:mul.psp)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(3)} -pin  "reg(COMP_LOOP:mul.psp)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(4)} -pin  "reg(COMP_LOOP:mul.psp)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(5)} -pin  "reg(COMP_LOOP:mul.psp)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(6)} -pin  "reg(COMP_LOOP:mul.psp)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(7)} -pin  "reg(COMP_LOOP:mul.psp)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(8)} -pin  "reg(COMP_LOOP:mul.psp)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(9)} -pin  "reg(COMP_LOOP:mul.psp)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(10)} -pin  "reg(COMP_LOOP:mul.psp)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(11)} -pin  "reg(COMP_LOOP:mul.psp)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(12)} -pin  "reg(COMP_LOOP:mul.psp)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(13)} -pin  "reg(COMP_LOOP:mul.psp)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(14)} -pin  "reg(COMP_LOOP:mul.psp)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(15)} -pin  "reg(COMP_LOOP:mul.psp)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(16)} -pin  "reg(COMP_LOOP:mul.psp)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(17)} -pin  "reg(COMP_LOOP:mul.psp)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(18)} -pin  "reg(COMP_LOOP:mul.psp)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(19)} -pin  "reg(COMP_LOOP:mul.psp)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(20)} -pin  "reg(COMP_LOOP:mul.psp)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(21)} -pin  "reg(COMP_LOOP:mul.psp)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(22)} -pin  "reg(COMP_LOOP:mul.psp)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(23)} -pin  "reg(COMP_LOOP:mul.psp)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(24)} -pin  "reg(COMP_LOOP:mul.psp)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(25)} -pin  "reg(COMP_LOOP:mul.psp)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(26)} -pin  "reg(COMP_LOOP:mul.psp)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(27)} -pin  "reg(COMP_LOOP:mul.psp)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(28)} -pin  "reg(COMP_LOOP:mul.psp)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(29)} -pin  "reg(COMP_LOOP:mul.psp)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(30)} -pin  "reg(COMP_LOOP:mul.psp)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(31)} -pin  "reg(COMP_LOOP:mul.psp)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(32)} -pin  "reg(COMP_LOOP:mul.psp)" {D(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(33)} -pin  "reg(COMP_LOOP:mul.psp)" {D(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(34)} -pin  "reg(COMP_LOOP:mul.psp)" {D(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(35)} -pin  "reg(COMP_LOOP:mul.psp)" {D(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(36)} -pin  "reg(COMP_LOOP:mul.psp)" {D(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(37)} -pin  "reg(COMP_LOOP:mul.psp)" {D(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(38)} -pin  "reg(COMP_LOOP:mul.psp)" {D(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(39)} -pin  "reg(COMP_LOOP:mul.psp)" {D(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(40)} -pin  "reg(COMP_LOOP:mul.psp)" {D(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(41)} -pin  "reg(COMP_LOOP:mul.psp)" {D(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(42)} -pin  "reg(COMP_LOOP:mul.psp)" {D(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(43)} -pin  "reg(COMP_LOOP:mul.psp)" {D(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(44)} -pin  "reg(COMP_LOOP:mul.psp)" {D(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(45)} -pin  "reg(COMP_LOOP:mul.psp)" {D(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(46)} -pin  "reg(COMP_LOOP:mul.psp)" {D(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(47)} -pin  "reg(COMP_LOOP:mul.psp)" {D(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(48)} -pin  "reg(COMP_LOOP:mul.psp)" {D(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(49)} -pin  "reg(COMP_LOOP:mul.psp)" {D(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(50)} -pin  "reg(COMP_LOOP:mul.psp)" {D(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(51)} -pin  "reg(COMP_LOOP:mul.psp)" {D(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(52)} -pin  "reg(COMP_LOOP:mul.psp)" {D(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(53)} -pin  "reg(COMP_LOOP:mul.psp)" {D(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(54)} -pin  "reg(COMP_LOOP:mul.psp)" {D(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(55)} -pin  "reg(COMP_LOOP:mul.psp)" {D(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(56)} -pin  "reg(COMP_LOOP:mul.psp)" {D(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(57)} -pin  "reg(COMP_LOOP:mul.psp)" {D(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(58)} -pin  "reg(COMP_LOOP:mul.psp)" {D(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(59)} -pin  "reg(COMP_LOOP:mul.psp)" {D(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(60)} -pin  "reg(COMP_LOOP:mul.psp)" {D(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(61)} -pin  "reg(COMP_LOOP:mul.psp)" {D(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(62)} -pin  "reg(COMP_LOOP:mul.psp)" {D(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {z.out#2(63)} -pin  "reg(COMP_LOOP:mul.psp)" {D(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/z.out#2}
load net {clk} -pin  "reg(COMP_LOOP:mul.psp)" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1328 -attr oid 1324 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {COMP_LOOP:and#3.itm} -pin  "reg(COMP_LOOP:mul.psp)" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:and#3.itm}
load net {COMP_LOOP:mul.psp(0)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(1)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(2)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(3)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(4)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(5)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(6)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(7)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(8)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(9)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(10)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(11)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(12)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(13)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(14)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(15)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(16)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(17)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(18)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(19)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(20)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(21)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(22)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(23)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(24)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(25)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(26)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(27)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(28)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(29)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(30)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(31)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(32)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(33)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(34)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(35)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(36)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(37)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(38)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(39)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(40)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(41)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(42)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(43)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(44)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(45)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(46)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(47)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(48)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(49)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(50)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(51)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(52)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(53)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(54)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(55)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(56)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(57)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(58)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(59)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(60)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(61)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(62)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load net {COMP_LOOP:mul.psp(63)} -pin  "reg(COMP_LOOP:mul.psp)" {Z(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:mul.psp}
load inst "factor1:and" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1329 -attr oid 1325 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {core.wen} -pin  "factor1:and" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {fsm_output(4)} -pin  "factor1:and" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(4).itm}
load net {factor1:and.itm} -pin  "factor1:and" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1:and.itm}
load inst "reg(factor1)" "reg(64,1,1,0,0)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1330 -attr oid 1326 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(factor1)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(64,0,0,0,0,1,1)"
load net {vec:rsci.s_din.mxwt(0)} -pin  "reg(factor1)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(1)} -pin  "reg(factor1)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(2)} -pin  "reg(factor1)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(3)} -pin  "reg(factor1)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(4)} -pin  "reg(factor1)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(5)} -pin  "reg(factor1)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(6)} -pin  "reg(factor1)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(7)} -pin  "reg(factor1)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(8)} -pin  "reg(factor1)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(9)} -pin  "reg(factor1)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(10)} -pin  "reg(factor1)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(11)} -pin  "reg(factor1)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(12)} -pin  "reg(factor1)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(13)} -pin  "reg(factor1)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(14)} -pin  "reg(factor1)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(15)} -pin  "reg(factor1)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(16)} -pin  "reg(factor1)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(17)} -pin  "reg(factor1)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(18)} -pin  "reg(factor1)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(19)} -pin  "reg(factor1)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(20)} -pin  "reg(factor1)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(21)} -pin  "reg(factor1)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(22)} -pin  "reg(factor1)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(23)} -pin  "reg(factor1)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(24)} -pin  "reg(factor1)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(25)} -pin  "reg(factor1)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(26)} -pin  "reg(factor1)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(27)} -pin  "reg(factor1)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(28)} -pin  "reg(factor1)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(29)} -pin  "reg(factor1)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(30)} -pin  "reg(factor1)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(31)} -pin  "reg(factor1)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(32)} -pin  "reg(factor1)" {D(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(33)} -pin  "reg(factor1)" {D(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(34)} -pin  "reg(factor1)" {D(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(35)} -pin  "reg(factor1)" {D(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(36)} -pin  "reg(factor1)" {D(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(37)} -pin  "reg(factor1)" {D(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(38)} -pin  "reg(factor1)" {D(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(39)} -pin  "reg(factor1)" {D(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(40)} -pin  "reg(factor1)" {D(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(41)} -pin  "reg(factor1)" {D(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(42)} -pin  "reg(factor1)" {D(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(43)} -pin  "reg(factor1)" {D(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(44)} -pin  "reg(factor1)" {D(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(45)} -pin  "reg(factor1)" {D(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(46)} -pin  "reg(factor1)" {D(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(47)} -pin  "reg(factor1)" {D(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(48)} -pin  "reg(factor1)" {D(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(49)} -pin  "reg(factor1)" {D(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(50)} -pin  "reg(factor1)" {D(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(51)} -pin  "reg(factor1)" {D(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(52)} -pin  "reg(factor1)" {D(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(53)} -pin  "reg(factor1)" {D(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(54)} -pin  "reg(factor1)" {D(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(55)} -pin  "reg(factor1)" {D(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(56)} -pin  "reg(factor1)" {D(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(57)} -pin  "reg(factor1)" {D(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(58)} -pin  "reg(factor1)" {D(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(59)} -pin  "reg(factor1)" {D(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(60)} -pin  "reg(factor1)" {D(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(61)} -pin  "reg(factor1)" {D(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(62)} -pin  "reg(factor1)" {D(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(63)} -pin  "reg(factor1)" {D(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {clk} -pin  "reg(factor1)" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1331 -attr oid 1327 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {factor1:and.itm} -pin  "reg(factor1)" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1:and.itm}
load net {factor1.sva(0)} -pin  "reg(factor1)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(1)} -pin  "reg(factor1)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(2)} -pin  "reg(factor1)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(3)} -pin  "reg(factor1)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(4)} -pin  "reg(factor1)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(5)} -pin  "reg(factor1)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(6)} -pin  "reg(factor1)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(7)} -pin  "reg(factor1)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(8)} -pin  "reg(factor1)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(9)} -pin  "reg(factor1)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(10)} -pin  "reg(factor1)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(11)} -pin  "reg(factor1)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(12)} -pin  "reg(factor1)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(13)} -pin  "reg(factor1)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(14)} -pin  "reg(factor1)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(15)} -pin  "reg(factor1)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(16)} -pin  "reg(factor1)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(17)} -pin  "reg(factor1)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(18)} -pin  "reg(factor1)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(19)} -pin  "reg(factor1)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(20)} -pin  "reg(factor1)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(21)} -pin  "reg(factor1)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(22)} -pin  "reg(factor1)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(23)} -pin  "reg(factor1)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(24)} -pin  "reg(factor1)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(25)} -pin  "reg(factor1)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(26)} -pin  "reg(factor1)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(27)} -pin  "reg(factor1)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(28)} -pin  "reg(factor1)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(29)} -pin  "reg(factor1)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(30)} -pin  "reg(factor1)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(31)} -pin  "reg(factor1)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(32)} -pin  "reg(factor1)" {Z(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(33)} -pin  "reg(factor1)" {Z(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(34)} -pin  "reg(factor1)" {Z(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(35)} -pin  "reg(factor1)" {Z(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(36)} -pin  "reg(factor1)" {Z(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(37)} -pin  "reg(factor1)" {Z(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(38)} -pin  "reg(factor1)" {Z(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(39)} -pin  "reg(factor1)" {Z(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(40)} -pin  "reg(factor1)" {Z(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(41)} -pin  "reg(factor1)" {Z(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(42)} -pin  "reg(factor1)" {Z(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(43)} -pin  "reg(factor1)" {Z(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(44)} -pin  "reg(factor1)" {Z(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(45)} -pin  "reg(factor1)" {Z(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(46)} -pin  "reg(factor1)" {Z(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(47)} -pin  "reg(factor1)" {Z(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(48)} -pin  "reg(factor1)" {Z(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(49)} -pin  "reg(factor1)" {Z(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(50)} -pin  "reg(factor1)" {Z(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(51)} -pin  "reg(factor1)" {Z(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(52)} -pin  "reg(factor1)" {Z(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(53)} -pin  "reg(factor1)" {Z(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(54)} -pin  "reg(factor1)" {Z(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(55)} -pin  "reg(factor1)" {Z(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(56)} -pin  "reg(factor1)" {Z(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(57)} -pin  "reg(factor1)" {Z(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(58)} -pin  "reg(factor1)" {Z(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(59)} -pin  "reg(factor1)" {Z(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(60)} -pin  "reg(factor1)" {Z(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(61)} -pin  "reg(factor1)" {Z(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(62)} -pin  "reg(factor1)" {Z(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(63)} -pin  "reg(factor1)" {Z(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load inst "COMP_LOOP:and#4" "and(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1332 -attr oid 1328 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:and#4} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {core.wen} -pin  "COMP_LOOP:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core.wen}
load net {fsm_output(15)} -pin  "COMP_LOOP:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(15)#1.itm}
load net {COMP_LOOP:and#4.cse} -pin  "COMP_LOOP:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:and#4.cse}
load inst "factor2:not" "not(64)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1333 -attr oid 1329 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(64)"
load net {modulo#1:mux.cse(0)} -pin  "factor2:not" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(1)} -pin  "factor2:not" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(2)} -pin  "factor2:not" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(3)} -pin  "factor2:not" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(4)} -pin  "factor2:not" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(5)} -pin  "factor2:not" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(6)} -pin  "factor2:not" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(7)} -pin  "factor2:not" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(8)} -pin  "factor2:not" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(9)} -pin  "factor2:not" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(10)} -pin  "factor2:not" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(11)} -pin  "factor2:not" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(12)} -pin  "factor2:not" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(13)} -pin  "factor2:not" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(14)} -pin  "factor2:not" {A(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(15)} -pin  "factor2:not" {A(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(16)} -pin  "factor2:not" {A(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(17)} -pin  "factor2:not" {A(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(18)} -pin  "factor2:not" {A(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(19)} -pin  "factor2:not" {A(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(20)} -pin  "factor2:not" {A(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(21)} -pin  "factor2:not" {A(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(22)} -pin  "factor2:not" {A(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(23)} -pin  "factor2:not" {A(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(24)} -pin  "factor2:not" {A(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(25)} -pin  "factor2:not" {A(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(26)} -pin  "factor2:not" {A(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(27)} -pin  "factor2:not" {A(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(28)} -pin  "factor2:not" {A(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(29)} -pin  "factor2:not" {A(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(30)} -pin  "factor2:not" {A(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(31)} -pin  "factor2:not" {A(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(32)} -pin  "factor2:not" {A(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(33)} -pin  "factor2:not" {A(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(34)} -pin  "factor2:not" {A(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(35)} -pin  "factor2:not" {A(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(36)} -pin  "factor2:not" {A(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(37)} -pin  "factor2:not" {A(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(38)} -pin  "factor2:not" {A(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(39)} -pin  "factor2:not" {A(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(40)} -pin  "factor2:not" {A(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(41)} -pin  "factor2:not" {A(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(42)} -pin  "factor2:not" {A(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(43)} -pin  "factor2:not" {A(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(44)} -pin  "factor2:not" {A(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(45)} -pin  "factor2:not" {A(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(46)} -pin  "factor2:not" {A(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(47)} -pin  "factor2:not" {A(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(48)} -pin  "factor2:not" {A(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(49)} -pin  "factor2:not" {A(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(50)} -pin  "factor2:not" {A(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(51)} -pin  "factor2:not" {A(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(52)} -pin  "factor2:not" {A(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(53)} -pin  "factor2:not" {A(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(54)} -pin  "factor2:not" {A(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(55)} -pin  "factor2:not" {A(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(56)} -pin  "factor2:not" {A(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(57)} -pin  "factor2:not" {A(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(58)} -pin  "factor2:not" {A(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(59)} -pin  "factor2:not" {A(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(60)} -pin  "factor2:not" {A(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(61)} -pin  "factor2:not" {A(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(62)} -pin  "factor2:not" {A(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(63)} -pin  "factor2:not" {A(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {factor2:not.itm(0)} -pin  "factor2:not" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(1)} -pin  "factor2:not" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(2)} -pin  "factor2:not" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(3)} -pin  "factor2:not" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(4)} -pin  "factor2:not" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(5)} -pin  "factor2:not" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(6)} -pin  "factor2:not" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(7)} -pin  "factor2:not" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(8)} -pin  "factor2:not" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(9)} -pin  "factor2:not" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(10)} -pin  "factor2:not" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(11)} -pin  "factor2:not" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(12)} -pin  "factor2:not" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(13)} -pin  "factor2:not" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(14)} -pin  "factor2:not" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(15)} -pin  "factor2:not" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(16)} -pin  "factor2:not" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(17)} -pin  "factor2:not" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(18)} -pin  "factor2:not" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(19)} -pin  "factor2:not" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(20)} -pin  "factor2:not" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(21)} -pin  "factor2:not" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(22)} -pin  "factor2:not" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(23)} -pin  "factor2:not" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(24)} -pin  "factor2:not" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(25)} -pin  "factor2:not" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(26)} -pin  "factor2:not" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(27)} -pin  "factor2:not" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(28)} -pin  "factor2:not" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(29)} -pin  "factor2:not" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(30)} -pin  "factor2:not" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(31)} -pin  "factor2:not" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(32)} -pin  "factor2:not" {Z(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(33)} -pin  "factor2:not" {Z(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(34)} -pin  "factor2:not" {Z(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(35)} -pin  "factor2:not" {Z(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(36)} -pin  "factor2:not" {Z(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(37)} -pin  "factor2:not" {Z(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(38)} -pin  "factor2:not" {Z(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(39)} -pin  "factor2:not" {Z(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(40)} -pin  "factor2:not" {Z(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(41)} -pin  "factor2:not" {Z(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(42)} -pin  "factor2:not" {Z(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(43)} -pin  "factor2:not" {Z(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(44)} -pin  "factor2:not" {Z(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(45)} -pin  "factor2:not" {Z(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(46)} -pin  "factor2:not" {Z(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(47)} -pin  "factor2:not" {Z(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(48)} -pin  "factor2:not" {Z(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(49)} -pin  "factor2:not" {Z(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(50)} -pin  "factor2:not" {Z(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(51)} -pin  "factor2:not" {Z(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(52)} -pin  "factor2:not" {Z(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(53)} -pin  "factor2:not" {Z(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(54)} -pin  "factor2:not" {Z(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(55)} -pin  "factor2:not" {Z(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(56)} -pin  "factor2:not" {Z(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(57)} -pin  "factor2:not" {Z(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(58)} -pin  "factor2:not" {Z(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(59)} -pin  "factor2:not" {Z(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(60)} -pin  "factor2:not" {Z(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(61)} -pin  "factor2:not" {Z(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(62)} -pin  "factor2:not" {Z(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(63)} -pin  "factor2:not" {Z(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load inst "COMP_LOOP:acc#8" "add_ci(64,-1,64,-1,64)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1334 -attr oid 1330 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8} -attr area 64.000000 -attr delay 0.774199 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)"
load net {factor1.sva(0)} -pin  "COMP_LOOP:acc#8" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(1)} -pin  "COMP_LOOP:acc#8" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(2)} -pin  "COMP_LOOP:acc#8" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(3)} -pin  "COMP_LOOP:acc#8" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(4)} -pin  "COMP_LOOP:acc#8" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(5)} -pin  "COMP_LOOP:acc#8" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(6)} -pin  "COMP_LOOP:acc#8" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(7)} -pin  "COMP_LOOP:acc#8" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(8)} -pin  "COMP_LOOP:acc#8" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(9)} -pin  "COMP_LOOP:acc#8" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(10)} -pin  "COMP_LOOP:acc#8" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(11)} -pin  "COMP_LOOP:acc#8" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(12)} -pin  "COMP_LOOP:acc#8" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(13)} -pin  "COMP_LOOP:acc#8" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(14)} -pin  "COMP_LOOP:acc#8" {A(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(15)} -pin  "COMP_LOOP:acc#8" {A(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(16)} -pin  "COMP_LOOP:acc#8" {A(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(17)} -pin  "COMP_LOOP:acc#8" {A(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(18)} -pin  "COMP_LOOP:acc#8" {A(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(19)} -pin  "COMP_LOOP:acc#8" {A(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(20)} -pin  "COMP_LOOP:acc#8" {A(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(21)} -pin  "COMP_LOOP:acc#8" {A(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(22)} -pin  "COMP_LOOP:acc#8" {A(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(23)} -pin  "COMP_LOOP:acc#8" {A(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(24)} -pin  "COMP_LOOP:acc#8" {A(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(25)} -pin  "COMP_LOOP:acc#8" {A(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(26)} -pin  "COMP_LOOP:acc#8" {A(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(27)} -pin  "COMP_LOOP:acc#8" {A(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(28)} -pin  "COMP_LOOP:acc#8" {A(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(29)} -pin  "COMP_LOOP:acc#8" {A(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(30)} -pin  "COMP_LOOP:acc#8" {A(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(31)} -pin  "COMP_LOOP:acc#8" {A(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(32)} -pin  "COMP_LOOP:acc#8" {A(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(33)} -pin  "COMP_LOOP:acc#8" {A(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(34)} -pin  "COMP_LOOP:acc#8" {A(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(35)} -pin  "COMP_LOOP:acc#8" {A(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(36)} -pin  "COMP_LOOP:acc#8" {A(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(37)} -pin  "COMP_LOOP:acc#8" {A(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(38)} -pin  "COMP_LOOP:acc#8" {A(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(39)} -pin  "COMP_LOOP:acc#8" {A(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(40)} -pin  "COMP_LOOP:acc#8" {A(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(41)} -pin  "COMP_LOOP:acc#8" {A(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(42)} -pin  "COMP_LOOP:acc#8" {A(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(43)} -pin  "COMP_LOOP:acc#8" {A(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(44)} -pin  "COMP_LOOP:acc#8" {A(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(45)} -pin  "COMP_LOOP:acc#8" {A(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(46)} -pin  "COMP_LOOP:acc#8" {A(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(47)} -pin  "COMP_LOOP:acc#8" {A(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(48)} -pin  "COMP_LOOP:acc#8" {A(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(49)} -pin  "COMP_LOOP:acc#8" {A(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(50)} -pin  "COMP_LOOP:acc#8" {A(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(51)} -pin  "COMP_LOOP:acc#8" {A(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(52)} -pin  "COMP_LOOP:acc#8" {A(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(53)} -pin  "COMP_LOOP:acc#8" {A(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(54)} -pin  "COMP_LOOP:acc#8" {A(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(55)} -pin  "COMP_LOOP:acc#8" {A(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(56)} -pin  "COMP_LOOP:acc#8" {A(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(57)} -pin  "COMP_LOOP:acc#8" {A(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(58)} -pin  "COMP_LOOP:acc#8" {A(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(59)} -pin  "COMP_LOOP:acc#8" {A(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(60)} -pin  "COMP_LOOP:acc#8" {A(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(61)} -pin  "COMP_LOOP:acc#8" {A(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(62)} -pin  "COMP_LOOP:acc#8" {A(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(63)} -pin  "COMP_LOOP:acc#8" {A(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor2:not.itm(0)} -pin  "COMP_LOOP:acc#8" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(1)} -pin  "COMP_LOOP:acc#8" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(2)} -pin  "COMP_LOOP:acc#8" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(3)} -pin  "COMP_LOOP:acc#8" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(4)} -pin  "COMP_LOOP:acc#8" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(5)} -pin  "COMP_LOOP:acc#8" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(6)} -pin  "COMP_LOOP:acc#8" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(7)} -pin  "COMP_LOOP:acc#8" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(8)} -pin  "COMP_LOOP:acc#8" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(9)} -pin  "COMP_LOOP:acc#8" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(10)} -pin  "COMP_LOOP:acc#8" {B(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(11)} -pin  "COMP_LOOP:acc#8" {B(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(12)} -pin  "COMP_LOOP:acc#8" {B(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(13)} -pin  "COMP_LOOP:acc#8" {B(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(14)} -pin  "COMP_LOOP:acc#8" {B(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(15)} -pin  "COMP_LOOP:acc#8" {B(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(16)} -pin  "COMP_LOOP:acc#8" {B(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(17)} -pin  "COMP_LOOP:acc#8" {B(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(18)} -pin  "COMP_LOOP:acc#8" {B(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(19)} -pin  "COMP_LOOP:acc#8" {B(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(20)} -pin  "COMP_LOOP:acc#8" {B(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(21)} -pin  "COMP_LOOP:acc#8" {B(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(22)} -pin  "COMP_LOOP:acc#8" {B(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(23)} -pin  "COMP_LOOP:acc#8" {B(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(24)} -pin  "COMP_LOOP:acc#8" {B(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(25)} -pin  "COMP_LOOP:acc#8" {B(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(26)} -pin  "COMP_LOOP:acc#8" {B(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(27)} -pin  "COMP_LOOP:acc#8" {B(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(28)} -pin  "COMP_LOOP:acc#8" {B(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(29)} -pin  "COMP_LOOP:acc#8" {B(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(30)} -pin  "COMP_LOOP:acc#8" {B(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(31)} -pin  "COMP_LOOP:acc#8" {B(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(32)} -pin  "COMP_LOOP:acc#8" {B(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(33)} -pin  "COMP_LOOP:acc#8" {B(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(34)} -pin  "COMP_LOOP:acc#8" {B(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(35)} -pin  "COMP_LOOP:acc#8" {B(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(36)} -pin  "COMP_LOOP:acc#8" {B(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(37)} -pin  "COMP_LOOP:acc#8" {B(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(38)} -pin  "COMP_LOOP:acc#8" {B(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(39)} -pin  "COMP_LOOP:acc#8" {B(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(40)} -pin  "COMP_LOOP:acc#8" {B(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(41)} -pin  "COMP_LOOP:acc#8" {B(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(42)} -pin  "COMP_LOOP:acc#8" {B(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(43)} -pin  "COMP_LOOP:acc#8" {B(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(44)} -pin  "COMP_LOOP:acc#8" {B(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(45)} -pin  "COMP_LOOP:acc#8" {B(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(46)} -pin  "COMP_LOOP:acc#8" {B(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(47)} -pin  "COMP_LOOP:acc#8" {B(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(48)} -pin  "COMP_LOOP:acc#8" {B(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(49)} -pin  "COMP_LOOP:acc#8" {B(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(50)} -pin  "COMP_LOOP:acc#8" {B(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(51)} -pin  "COMP_LOOP:acc#8" {B(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(52)} -pin  "COMP_LOOP:acc#8" {B(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(53)} -pin  "COMP_LOOP:acc#8" {B(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(54)} -pin  "COMP_LOOP:acc#8" {B(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(55)} -pin  "COMP_LOOP:acc#8" {B(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(56)} -pin  "COMP_LOOP:acc#8" {B(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(57)} -pin  "COMP_LOOP:acc#8" {B(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(58)} -pin  "COMP_LOOP:acc#8" {B(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(59)} -pin  "COMP_LOOP:acc#8" {B(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(60)} -pin  "COMP_LOOP:acc#8" {B(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(61)} -pin  "COMP_LOOP:acc#8" {B(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(62)} -pin  "COMP_LOOP:acc#8" {B(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {factor2:not.itm(63)} -pin  "COMP_LOOP:acc#8" {B(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor2:not.itm}
load net {PWR} -pin  "COMP_LOOP:acc#8" {C(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/8388607#1}
load net {COMP_LOOP:acc#8.itm#2(0)} -pin  "COMP_LOOP:acc#8" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(1)} -pin  "COMP_LOOP:acc#8" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(2)} -pin  "COMP_LOOP:acc#8" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(3)} -pin  "COMP_LOOP:acc#8" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(4)} -pin  "COMP_LOOP:acc#8" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(5)} -pin  "COMP_LOOP:acc#8" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(6)} -pin  "COMP_LOOP:acc#8" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(7)} -pin  "COMP_LOOP:acc#8" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(8)} -pin  "COMP_LOOP:acc#8" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(9)} -pin  "COMP_LOOP:acc#8" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(10)} -pin  "COMP_LOOP:acc#8" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(11)} -pin  "COMP_LOOP:acc#8" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(12)} -pin  "COMP_LOOP:acc#8" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(13)} -pin  "COMP_LOOP:acc#8" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(14)} -pin  "COMP_LOOP:acc#8" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(15)} -pin  "COMP_LOOP:acc#8" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(16)} -pin  "COMP_LOOP:acc#8" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(17)} -pin  "COMP_LOOP:acc#8" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(18)} -pin  "COMP_LOOP:acc#8" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(19)} -pin  "COMP_LOOP:acc#8" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(20)} -pin  "COMP_LOOP:acc#8" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(21)} -pin  "COMP_LOOP:acc#8" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(22)} -pin  "COMP_LOOP:acc#8" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(23)} -pin  "COMP_LOOP:acc#8" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(24)} -pin  "COMP_LOOP:acc#8" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(25)} -pin  "COMP_LOOP:acc#8" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(26)} -pin  "COMP_LOOP:acc#8" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(27)} -pin  "COMP_LOOP:acc#8" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(28)} -pin  "COMP_LOOP:acc#8" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(29)} -pin  "COMP_LOOP:acc#8" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(30)} -pin  "COMP_LOOP:acc#8" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(31)} -pin  "COMP_LOOP:acc#8" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(32)} -pin  "COMP_LOOP:acc#8" {Z(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(33)} -pin  "COMP_LOOP:acc#8" {Z(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(34)} -pin  "COMP_LOOP:acc#8" {Z(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(35)} -pin  "COMP_LOOP:acc#8" {Z(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(36)} -pin  "COMP_LOOP:acc#8" {Z(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(37)} -pin  "COMP_LOOP:acc#8" {Z(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(38)} -pin  "COMP_LOOP:acc#8" {Z(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(39)} -pin  "COMP_LOOP:acc#8" {Z(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(40)} -pin  "COMP_LOOP:acc#8" {Z(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(41)} -pin  "COMP_LOOP:acc#8" {Z(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(42)} -pin  "COMP_LOOP:acc#8" {Z(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(43)} -pin  "COMP_LOOP:acc#8" {Z(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(44)} -pin  "COMP_LOOP:acc#8" {Z(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(45)} -pin  "COMP_LOOP:acc#8" {Z(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(46)} -pin  "COMP_LOOP:acc#8" {Z(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(47)} -pin  "COMP_LOOP:acc#8" {Z(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(48)} -pin  "COMP_LOOP:acc#8" {Z(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(49)} -pin  "COMP_LOOP:acc#8" {Z(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(50)} -pin  "COMP_LOOP:acc#8" {Z(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(51)} -pin  "COMP_LOOP:acc#8" {Z(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(52)} -pin  "COMP_LOOP:acc#8" {Z(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(53)} -pin  "COMP_LOOP:acc#8" {Z(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(54)} -pin  "COMP_LOOP:acc#8" {Z(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(55)} -pin  "COMP_LOOP:acc#8" {Z(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(56)} -pin  "COMP_LOOP:acc#8" {Z(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(57)} -pin  "COMP_LOOP:acc#8" {Z(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(58)} -pin  "COMP_LOOP:acc#8" {Z(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(59)} -pin  "COMP_LOOP:acc#8" {Z(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(60)} -pin  "COMP_LOOP:acc#8" {Z(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(61)} -pin  "COMP_LOOP:acc#8" {Z(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(62)} -pin  "COMP_LOOP:acc#8" {Z(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(63)} -pin  "COMP_LOOP:acc#8" {Z(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load inst "reg(COMP_LOOP:acc#8)" "reg(64,1,1,0,0)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1335 -attr oid 1331 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:acc#8)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(64,0,0,0,0,1,1)"
load net {COMP_LOOP:acc#8.itm#2(0)} -pin  "reg(COMP_LOOP:acc#8)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(1)} -pin  "reg(COMP_LOOP:acc#8)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(2)} -pin  "reg(COMP_LOOP:acc#8)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(3)} -pin  "reg(COMP_LOOP:acc#8)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(4)} -pin  "reg(COMP_LOOP:acc#8)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(5)} -pin  "reg(COMP_LOOP:acc#8)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(6)} -pin  "reg(COMP_LOOP:acc#8)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(7)} -pin  "reg(COMP_LOOP:acc#8)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(8)} -pin  "reg(COMP_LOOP:acc#8)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(9)} -pin  "reg(COMP_LOOP:acc#8)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(10)} -pin  "reg(COMP_LOOP:acc#8)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(11)} -pin  "reg(COMP_LOOP:acc#8)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(12)} -pin  "reg(COMP_LOOP:acc#8)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(13)} -pin  "reg(COMP_LOOP:acc#8)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(14)} -pin  "reg(COMP_LOOP:acc#8)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(15)} -pin  "reg(COMP_LOOP:acc#8)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(16)} -pin  "reg(COMP_LOOP:acc#8)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(17)} -pin  "reg(COMP_LOOP:acc#8)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(18)} -pin  "reg(COMP_LOOP:acc#8)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(19)} -pin  "reg(COMP_LOOP:acc#8)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(20)} -pin  "reg(COMP_LOOP:acc#8)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(21)} -pin  "reg(COMP_LOOP:acc#8)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(22)} -pin  "reg(COMP_LOOP:acc#8)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(23)} -pin  "reg(COMP_LOOP:acc#8)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(24)} -pin  "reg(COMP_LOOP:acc#8)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(25)} -pin  "reg(COMP_LOOP:acc#8)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(26)} -pin  "reg(COMP_LOOP:acc#8)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(27)} -pin  "reg(COMP_LOOP:acc#8)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(28)} -pin  "reg(COMP_LOOP:acc#8)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(29)} -pin  "reg(COMP_LOOP:acc#8)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(30)} -pin  "reg(COMP_LOOP:acc#8)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(31)} -pin  "reg(COMP_LOOP:acc#8)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(32)} -pin  "reg(COMP_LOOP:acc#8)" {D(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(33)} -pin  "reg(COMP_LOOP:acc#8)" {D(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(34)} -pin  "reg(COMP_LOOP:acc#8)" {D(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(35)} -pin  "reg(COMP_LOOP:acc#8)" {D(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(36)} -pin  "reg(COMP_LOOP:acc#8)" {D(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(37)} -pin  "reg(COMP_LOOP:acc#8)" {D(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(38)} -pin  "reg(COMP_LOOP:acc#8)" {D(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(39)} -pin  "reg(COMP_LOOP:acc#8)" {D(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(40)} -pin  "reg(COMP_LOOP:acc#8)" {D(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(41)} -pin  "reg(COMP_LOOP:acc#8)" {D(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(42)} -pin  "reg(COMP_LOOP:acc#8)" {D(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(43)} -pin  "reg(COMP_LOOP:acc#8)" {D(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(44)} -pin  "reg(COMP_LOOP:acc#8)" {D(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(45)} -pin  "reg(COMP_LOOP:acc#8)" {D(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(46)} -pin  "reg(COMP_LOOP:acc#8)" {D(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(47)} -pin  "reg(COMP_LOOP:acc#8)" {D(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(48)} -pin  "reg(COMP_LOOP:acc#8)" {D(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(49)} -pin  "reg(COMP_LOOP:acc#8)" {D(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(50)} -pin  "reg(COMP_LOOP:acc#8)" {D(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(51)} -pin  "reg(COMP_LOOP:acc#8)" {D(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(52)} -pin  "reg(COMP_LOOP:acc#8)" {D(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(53)} -pin  "reg(COMP_LOOP:acc#8)" {D(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(54)} -pin  "reg(COMP_LOOP:acc#8)" {D(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(55)} -pin  "reg(COMP_LOOP:acc#8)" {D(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(56)} -pin  "reg(COMP_LOOP:acc#8)" {D(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(57)} -pin  "reg(COMP_LOOP:acc#8)" {D(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(58)} -pin  "reg(COMP_LOOP:acc#8)" {D(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(59)} -pin  "reg(COMP_LOOP:acc#8)" {D(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(60)} -pin  "reg(COMP_LOOP:acc#8)" {D(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(61)} -pin  "reg(COMP_LOOP:acc#8)" {D(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(62)} -pin  "reg(COMP_LOOP:acc#8)" {D(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {COMP_LOOP:acc#8.itm#2(63)} -pin  "reg(COMP_LOOP:acc#8)" {D(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm#2}
load net {clk} -pin  "reg(COMP_LOOP:acc#8)" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1336 -attr oid 1332 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {COMP_LOOP:and#4.cse} -pin  "reg(COMP_LOOP:acc#8)" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:and#4.cse}
load net {COMP_LOOP:acc#8.itm(0)} -pin  "reg(COMP_LOOP:acc#8)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(1)} -pin  "reg(COMP_LOOP:acc#8)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(2)} -pin  "reg(COMP_LOOP:acc#8)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(3)} -pin  "reg(COMP_LOOP:acc#8)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(4)} -pin  "reg(COMP_LOOP:acc#8)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(5)} -pin  "reg(COMP_LOOP:acc#8)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(6)} -pin  "reg(COMP_LOOP:acc#8)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(7)} -pin  "reg(COMP_LOOP:acc#8)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(8)} -pin  "reg(COMP_LOOP:acc#8)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(9)} -pin  "reg(COMP_LOOP:acc#8)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(10)} -pin  "reg(COMP_LOOP:acc#8)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(11)} -pin  "reg(COMP_LOOP:acc#8)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(12)} -pin  "reg(COMP_LOOP:acc#8)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(13)} -pin  "reg(COMP_LOOP:acc#8)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(14)} -pin  "reg(COMP_LOOP:acc#8)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(15)} -pin  "reg(COMP_LOOP:acc#8)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(16)} -pin  "reg(COMP_LOOP:acc#8)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(17)} -pin  "reg(COMP_LOOP:acc#8)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(18)} -pin  "reg(COMP_LOOP:acc#8)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(19)} -pin  "reg(COMP_LOOP:acc#8)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(20)} -pin  "reg(COMP_LOOP:acc#8)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(21)} -pin  "reg(COMP_LOOP:acc#8)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(22)} -pin  "reg(COMP_LOOP:acc#8)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(23)} -pin  "reg(COMP_LOOP:acc#8)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(24)} -pin  "reg(COMP_LOOP:acc#8)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(25)} -pin  "reg(COMP_LOOP:acc#8)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(26)} -pin  "reg(COMP_LOOP:acc#8)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(27)} -pin  "reg(COMP_LOOP:acc#8)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(28)} -pin  "reg(COMP_LOOP:acc#8)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(29)} -pin  "reg(COMP_LOOP:acc#8)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(30)} -pin  "reg(COMP_LOOP:acc#8)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(31)} -pin  "reg(COMP_LOOP:acc#8)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(32)} -pin  "reg(COMP_LOOP:acc#8)" {Z(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(33)} -pin  "reg(COMP_LOOP:acc#8)" {Z(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(34)} -pin  "reg(COMP_LOOP:acc#8)" {Z(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(35)} -pin  "reg(COMP_LOOP:acc#8)" {Z(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(36)} -pin  "reg(COMP_LOOP:acc#8)" {Z(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(37)} -pin  "reg(COMP_LOOP:acc#8)" {Z(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(38)} -pin  "reg(COMP_LOOP:acc#8)" {Z(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(39)} -pin  "reg(COMP_LOOP:acc#8)" {Z(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(40)} -pin  "reg(COMP_LOOP:acc#8)" {Z(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(41)} -pin  "reg(COMP_LOOP:acc#8)" {Z(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(42)} -pin  "reg(COMP_LOOP:acc#8)" {Z(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(43)} -pin  "reg(COMP_LOOP:acc#8)" {Z(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(44)} -pin  "reg(COMP_LOOP:acc#8)" {Z(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(45)} -pin  "reg(COMP_LOOP:acc#8)" {Z(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(46)} -pin  "reg(COMP_LOOP:acc#8)" {Z(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(47)} -pin  "reg(COMP_LOOP:acc#8)" {Z(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(48)} -pin  "reg(COMP_LOOP:acc#8)" {Z(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(49)} -pin  "reg(COMP_LOOP:acc#8)" {Z(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(50)} -pin  "reg(COMP_LOOP:acc#8)" {Z(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(51)} -pin  "reg(COMP_LOOP:acc#8)" {Z(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(52)} -pin  "reg(COMP_LOOP:acc#8)" {Z(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(53)} -pin  "reg(COMP_LOOP:acc#8)" {Z(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(54)} -pin  "reg(COMP_LOOP:acc#8)" {Z(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(55)} -pin  "reg(COMP_LOOP:acc#8)" {Z(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(56)} -pin  "reg(COMP_LOOP:acc#8)" {Z(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(57)} -pin  "reg(COMP_LOOP:acc#8)" {Z(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(58)} -pin  "reg(COMP_LOOP:acc#8)" {Z(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(59)} -pin  "reg(COMP_LOOP:acc#8)" {Z(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(60)} -pin  "reg(COMP_LOOP:acc#8)" {Z(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(61)} -pin  "reg(COMP_LOOP:acc#8)" {Z(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(62)} -pin  "reg(COMP_LOOP:acc#8)" {Z(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load net {COMP_LOOP:acc#8.itm(63)} -pin  "reg(COMP_LOOP:acc#8)" {Z(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#8.itm}
load inst "reg(COMP_LOOP:acc#5.psp)" "reg(64,1,1,0,0)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1337 -attr oid 1333 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:acc#5.psp)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(64,0,0,0,0,1,1)"
load net {COMP_LOOP:acc#5.psp:mx0w2(0)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(1)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(2)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(3)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(4)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(5)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(6)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(7)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(8)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(9)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(10)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(11)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(12)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(13)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(14)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(15)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(16)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(17)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(18)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(19)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(20)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(21)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(22)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(23)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(24)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(25)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(26)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(27)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(28)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(29)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(30)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(31)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(32)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(33)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(34)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(35)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(36)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(37)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(38)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(39)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(40)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(41)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(42)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(43)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(44)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(45)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(46)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(47)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(48)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(49)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(50)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(51)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(52)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(53)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(54)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(55)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(56)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(57)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(58)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(59)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(60)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(61)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(62)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(63)} -pin  "reg(COMP_LOOP:acc#5.psp)" {D(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {clk} -pin  "reg(COMP_LOOP:acc#5.psp)" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1338 -attr oid 1334 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/clk}
load net {COMP_LOOP:and#4.cse} -pin  "reg(COMP_LOOP:acc#5.psp)" {en(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:and#4.cse}
load net {COMP_LOOP:acc#5.psp(0)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(1)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(2)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(3)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(4)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(5)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(6)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(7)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(8)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(9)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(10)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(11)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(12)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(13)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(14)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(15)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(16)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(17)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(18)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(19)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(20)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(21)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(22)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(23)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(24)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(25)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(26)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(27)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(28)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(29)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(30)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(31)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(32)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(33)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(34)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(35)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(36)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(37)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(38)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(39)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(40)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(41)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(42)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(43)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(44)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(45)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(46)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(47)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(48)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(49)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(50)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(51)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(52)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(53)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(54)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(55)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(56)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(57)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(58)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(59)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(60)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(61)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(62)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load net {COMP_LOOP:acc#5.psp(63)} -pin  "reg(COMP_LOOP:acc#5.psp)" {Z(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp}
load inst "COMP_LOOP:acc#5" "add(64,-1,64,-1,64)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1339 -attr oid 1335 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5} -attr area 64.000000 -attr delay 0.774199 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(64,0,64,0,64)"
load net {factor1.sva(0)} -pin  "COMP_LOOP:acc#5" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(1)} -pin  "COMP_LOOP:acc#5" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(2)} -pin  "COMP_LOOP:acc#5" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(3)} -pin  "COMP_LOOP:acc#5" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(4)} -pin  "COMP_LOOP:acc#5" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(5)} -pin  "COMP_LOOP:acc#5" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(6)} -pin  "COMP_LOOP:acc#5" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(7)} -pin  "COMP_LOOP:acc#5" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(8)} -pin  "COMP_LOOP:acc#5" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(9)} -pin  "COMP_LOOP:acc#5" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(10)} -pin  "COMP_LOOP:acc#5" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(11)} -pin  "COMP_LOOP:acc#5" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(12)} -pin  "COMP_LOOP:acc#5" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(13)} -pin  "COMP_LOOP:acc#5" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(14)} -pin  "COMP_LOOP:acc#5" {A(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(15)} -pin  "COMP_LOOP:acc#5" {A(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(16)} -pin  "COMP_LOOP:acc#5" {A(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(17)} -pin  "COMP_LOOP:acc#5" {A(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(18)} -pin  "COMP_LOOP:acc#5" {A(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(19)} -pin  "COMP_LOOP:acc#5" {A(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(20)} -pin  "COMP_LOOP:acc#5" {A(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(21)} -pin  "COMP_LOOP:acc#5" {A(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(22)} -pin  "COMP_LOOP:acc#5" {A(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(23)} -pin  "COMP_LOOP:acc#5" {A(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(24)} -pin  "COMP_LOOP:acc#5" {A(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(25)} -pin  "COMP_LOOP:acc#5" {A(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(26)} -pin  "COMP_LOOP:acc#5" {A(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(27)} -pin  "COMP_LOOP:acc#5" {A(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(28)} -pin  "COMP_LOOP:acc#5" {A(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(29)} -pin  "COMP_LOOP:acc#5" {A(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(30)} -pin  "COMP_LOOP:acc#5" {A(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(31)} -pin  "COMP_LOOP:acc#5" {A(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(32)} -pin  "COMP_LOOP:acc#5" {A(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(33)} -pin  "COMP_LOOP:acc#5" {A(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(34)} -pin  "COMP_LOOP:acc#5" {A(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(35)} -pin  "COMP_LOOP:acc#5" {A(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(36)} -pin  "COMP_LOOP:acc#5" {A(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(37)} -pin  "COMP_LOOP:acc#5" {A(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(38)} -pin  "COMP_LOOP:acc#5" {A(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(39)} -pin  "COMP_LOOP:acc#5" {A(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(40)} -pin  "COMP_LOOP:acc#5" {A(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(41)} -pin  "COMP_LOOP:acc#5" {A(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(42)} -pin  "COMP_LOOP:acc#5" {A(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(43)} -pin  "COMP_LOOP:acc#5" {A(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(44)} -pin  "COMP_LOOP:acc#5" {A(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(45)} -pin  "COMP_LOOP:acc#5" {A(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(46)} -pin  "COMP_LOOP:acc#5" {A(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(47)} -pin  "COMP_LOOP:acc#5" {A(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(48)} -pin  "COMP_LOOP:acc#5" {A(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(49)} -pin  "COMP_LOOP:acc#5" {A(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(50)} -pin  "COMP_LOOP:acc#5" {A(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(51)} -pin  "COMP_LOOP:acc#5" {A(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(52)} -pin  "COMP_LOOP:acc#5" {A(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(53)} -pin  "COMP_LOOP:acc#5" {A(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(54)} -pin  "COMP_LOOP:acc#5" {A(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(55)} -pin  "COMP_LOOP:acc#5" {A(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(56)} -pin  "COMP_LOOP:acc#5" {A(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(57)} -pin  "COMP_LOOP:acc#5" {A(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(58)} -pin  "COMP_LOOP:acc#5" {A(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(59)} -pin  "COMP_LOOP:acc#5" {A(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(60)} -pin  "COMP_LOOP:acc#5" {A(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(61)} -pin  "COMP_LOOP:acc#5" {A(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(62)} -pin  "COMP_LOOP:acc#5" {A(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {factor1.sva(63)} -pin  "COMP_LOOP:acc#5" {A(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/factor1.sva}
load net {modulo#1:mux.cse(0)} -pin  "COMP_LOOP:acc#5" {B(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(1)} -pin  "COMP_LOOP:acc#5" {B(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(2)} -pin  "COMP_LOOP:acc#5" {B(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(3)} -pin  "COMP_LOOP:acc#5" {B(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(4)} -pin  "COMP_LOOP:acc#5" {B(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(5)} -pin  "COMP_LOOP:acc#5" {B(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(6)} -pin  "COMP_LOOP:acc#5" {B(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(7)} -pin  "COMP_LOOP:acc#5" {B(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(8)} -pin  "COMP_LOOP:acc#5" {B(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(9)} -pin  "COMP_LOOP:acc#5" {B(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(10)} -pin  "COMP_LOOP:acc#5" {B(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(11)} -pin  "COMP_LOOP:acc#5" {B(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(12)} -pin  "COMP_LOOP:acc#5" {B(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(13)} -pin  "COMP_LOOP:acc#5" {B(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(14)} -pin  "COMP_LOOP:acc#5" {B(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(15)} -pin  "COMP_LOOP:acc#5" {B(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(16)} -pin  "COMP_LOOP:acc#5" {B(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(17)} -pin  "COMP_LOOP:acc#5" {B(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(18)} -pin  "COMP_LOOP:acc#5" {B(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(19)} -pin  "COMP_LOOP:acc#5" {B(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(20)} -pin  "COMP_LOOP:acc#5" {B(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(21)} -pin  "COMP_LOOP:acc#5" {B(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(22)} -pin  "COMP_LOOP:acc#5" {B(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(23)} -pin  "COMP_LOOP:acc#5" {B(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(24)} -pin  "COMP_LOOP:acc#5" {B(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(25)} -pin  "COMP_LOOP:acc#5" {B(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(26)} -pin  "COMP_LOOP:acc#5" {B(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(27)} -pin  "COMP_LOOP:acc#5" {B(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(28)} -pin  "COMP_LOOP:acc#5" {B(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(29)} -pin  "COMP_LOOP:acc#5" {B(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(30)} -pin  "COMP_LOOP:acc#5" {B(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(31)} -pin  "COMP_LOOP:acc#5" {B(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(32)} -pin  "COMP_LOOP:acc#5" {B(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(33)} -pin  "COMP_LOOP:acc#5" {B(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(34)} -pin  "COMP_LOOP:acc#5" {B(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(35)} -pin  "COMP_LOOP:acc#5" {B(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(36)} -pin  "COMP_LOOP:acc#5" {B(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(37)} -pin  "COMP_LOOP:acc#5" {B(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(38)} -pin  "COMP_LOOP:acc#5" {B(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(39)} -pin  "COMP_LOOP:acc#5" {B(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(40)} -pin  "COMP_LOOP:acc#5" {B(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(41)} -pin  "COMP_LOOP:acc#5" {B(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(42)} -pin  "COMP_LOOP:acc#5" {B(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(43)} -pin  "COMP_LOOP:acc#5" {B(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(44)} -pin  "COMP_LOOP:acc#5" {B(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(45)} -pin  "COMP_LOOP:acc#5" {B(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(46)} -pin  "COMP_LOOP:acc#5" {B(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(47)} -pin  "COMP_LOOP:acc#5" {B(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(48)} -pin  "COMP_LOOP:acc#5" {B(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(49)} -pin  "COMP_LOOP:acc#5" {B(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(50)} -pin  "COMP_LOOP:acc#5" {B(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(51)} -pin  "COMP_LOOP:acc#5" {B(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(52)} -pin  "COMP_LOOP:acc#5" {B(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(53)} -pin  "COMP_LOOP:acc#5" {B(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(54)} -pin  "COMP_LOOP:acc#5" {B(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(55)} -pin  "COMP_LOOP:acc#5" {B(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(56)} -pin  "COMP_LOOP:acc#5" {B(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(57)} -pin  "COMP_LOOP:acc#5" {B(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(58)} -pin  "COMP_LOOP:acc#5" {B(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(59)} -pin  "COMP_LOOP:acc#5" {B(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(60)} -pin  "COMP_LOOP:acc#5" {B(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(61)} -pin  "COMP_LOOP:acc#5" {B(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(62)} -pin  "COMP_LOOP:acc#5" {B(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {modulo#1:mux.cse(63)} -pin  "COMP_LOOP:acc#5" {B(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/modulo#1:mux.cse}
load net {COMP_LOOP:acc#5.psp:mx0w2(0)} -pin  "COMP_LOOP:acc#5" {Z(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(1)} -pin  "COMP_LOOP:acc#5" {Z(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(2)} -pin  "COMP_LOOP:acc#5" {Z(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(3)} -pin  "COMP_LOOP:acc#5" {Z(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(4)} -pin  "COMP_LOOP:acc#5" {Z(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(5)} -pin  "COMP_LOOP:acc#5" {Z(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(6)} -pin  "COMP_LOOP:acc#5" {Z(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(7)} -pin  "COMP_LOOP:acc#5" {Z(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(8)} -pin  "COMP_LOOP:acc#5" {Z(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(9)} -pin  "COMP_LOOP:acc#5" {Z(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(10)} -pin  "COMP_LOOP:acc#5" {Z(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(11)} -pin  "COMP_LOOP:acc#5" {Z(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(12)} -pin  "COMP_LOOP:acc#5" {Z(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(13)} -pin  "COMP_LOOP:acc#5" {Z(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(14)} -pin  "COMP_LOOP:acc#5" {Z(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(15)} -pin  "COMP_LOOP:acc#5" {Z(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(16)} -pin  "COMP_LOOP:acc#5" {Z(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(17)} -pin  "COMP_LOOP:acc#5" {Z(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(18)} -pin  "COMP_LOOP:acc#5" {Z(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(19)} -pin  "COMP_LOOP:acc#5" {Z(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(20)} -pin  "COMP_LOOP:acc#5" {Z(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(21)} -pin  "COMP_LOOP:acc#5" {Z(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(22)} -pin  "COMP_LOOP:acc#5" {Z(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(23)} -pin  "COMP_LOOP:acc#5" {Z(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(24)} -pin  "COMP_LOOP:acc#5" {Z(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(25)} -pin  "COMP_LOOP:acc#5" {Z(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(26)} -pin  "COMP_LOOP:acc#5" {Z(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(27)} -pin  "COMP_LOOP:acc#5" {Z(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(28)} -pin  "COMP_LOOP:acc#5" {Z(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(29)} -pin  "COMP_LOOP:acc#5" {Z(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(30)} -pin  "COMP_LOOP:acc#5" {Z(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(31)} -pin  "COMP_LOOP:acc#5" {Z(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(32)} -pin  "COMP_LOOP:acc#5" {Z(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(33)} -pin  "COMP_LOOP:acc#5" {Z(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(34)} -pin  "COMP_LOOP:acc#5" {Z(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(35)} -pin  "COMP_LOOP:acc#5" {Z(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(36)} -pin  "COMP_LOOP:acc#5" {Z(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(37)} -pin  "COMP_LOOP:acc#5" {Z(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(38)} -pin  "COMP_LOOP:acc#5" {Z(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(39)} -pin  "COMP_LOOP:acc#5" {Z(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(40)} -pin  "COMP_LOOP:acc#5" {Z(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(41)} -pin  "COMP_LOOP:acc#5" {Z(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(42)} -pin  "COMP_LOOP:acc#5" {Z(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(43)} -pin  "COMP_LOOP:acc#5" {Z(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(44)} -pin  "COMP_LOOP:acc#5" {Z(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(45)} -pin  "COMP_LOOP:acc#5" {Z(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(46)} -pin  "COMP_LOOP:acc#5" {Z(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(47)} -pin  "COMP_LOOP:acc#5" {Z(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(48)} -pin  "COMP_LOOP:acc#5" {Z(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(49)} -pin  "COMP_LOOP:acc#5" {Z(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(50)} -pin  "COMP_LOOP:acc#5" {Z(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(51)} -pin  "COMP_LOOP:acc#5" {Z(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(52)} -pin  "COMP_LOOP:acc#5" {Z(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(53)} -pin  "COMP_LOOP:acc#5" {Z(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(54)} -pin  "COMP_LOOP:acc#5" {Z(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(55)} -pin  "COMP_LOOP:acc#5" {Z(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(56)} -pin  "COMP_LOOP:acc#5" {Z(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(57)} -pin  "COMP_LOOP:acc#5" {Z(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(58)} -pin  "COMP_LOOP:acc#5" {Z(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(59)} -pin  "COMP_LOOP:acc#5" {Z(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(60)} -pin  "COMP_LOOP:acc#5" {Z(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(61)} -pin  "COMP_LOOP:acc#5" {Z(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(62)} -pin  "COMP_LOOP:acc#5" {Z(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load net {COMP_LOOP:acc#5.psp:mx0w2(63)} -pin  "COMP_LOOP:acc#5" {Z(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:acc#5.psp:mx0w2}
load inst "VEC_LOOP:acc#1" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1340 -attr oid 1336 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:acc#1} -attr area 10.001000 -attr delay 0.557853 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(10,0,10,0,11)"
load net {VEC_LOOP:j.sva(9:0)(0)} -pin  "VEC_LOOP:acc#1" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(1)} -pin  "VEC_LOOP:acc#1" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(2)} -pin  "VEC_LOOP:acc#1" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(3)} -pin  "VEC_LOOP:acc#1" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(4)} -pin  "VEC_LOOP:acc#1" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(5)} -pin  "VEC_LOOP:acc#1" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(6)} -pin  "VEC_LOOP:acc#1" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(7)} -pin  "VEC_LOOP:acc#1" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(8)} -pin  "VEC_LOOP:acc#1" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {VEC_LOOP:j.sva(9:0)(9)} -pin  "VEC_LOOP:acc#1" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:j.sva(9:0)}
load net {STAGE_LOOP:lshift.psp.sva(0)} -pin  "VEC_LOOP:acc#1" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "VEC_LOOP:acc#1" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "VEC_LOOP:acc#1" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "VEC_LOOP:acc#1" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "VEC_LOOP:acc#1" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "VEC_LOOP:acc#1" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "VEC_LOOP:acc#1" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "VEC_LOOP:acc#1" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "VEC_LOOP:acc#1" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "VEC_LOOP:acc#1" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {VEC_LOOP:acc#1.psp#1(0)} -pin  "VEC_LOOP:acc#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:acc#1.psp#1}
load net {VEC_LOOP:acc#1.psp#1(1)} -pin  "VEC_LOOP:acc#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:acc#1.psp#1}
load net {VEC_LOOP:acc#1.psp#1(2)} -pin  "VEC_LOOP:acc#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:acc#1.psp#1}
load net {VEC_LOOP:acc#1.psp#1(3)} -pin  "VEC_LOOP:acc#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:acc#1.psp#1}
load net {VEC_LOOP:acc#1.psp#1(4)} -pin  "VEC_LOOP:acc#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:acc#1.psp#1}
load net {VEC_LOOP:acc#1.psp#1(5)} -pin  "VEC_LOOP:acc#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:acc#1.psp#1}
load net {VEC_LOOP:acc#1.psp#1(6)} -pin  "VEC_LOOP:acc#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:acc#1.psp#1}
load net {VEC_LOOP:acc#1.psp#1(7)} -pin  "VEC_LOOP:acc#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:acc#1.psp#1}
load net {VEC_LOOP:acc#1.psp#1(8)} -pin  "VEC_LOOP:acc#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:acc#1.psp#1}
load net {VEC_LOOP:acc#1.psp#1(9)} -pin  "VEC_LOOP:acc#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:acc#1.psp#1}
load net {VEC_LOOP:acc#1.psp#1(10)} -pin  "VEC_LOOP:acc#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/VEC_LOOP:acc#1.psp#1}
load inst "nor#2" "nor(2,1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1341 -attr oid 1337 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/nor#2} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_nor(1,2)"
load net {fsm_output(43)} -pin  "nor#2" {A0(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(43)#1.itm}
load net {fsm_output(0)} -pin  "nor#2" {A1(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(0)#3.itm}
load net {and.dcpl#4} -pin  "nor#2" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/and.dcpl#4}
load inst "STAGE_LOOP:acc" "add(3,-1,2,0,3)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1342 -attr oid 1338 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:acc} -attr area 3.000000 -attr delay 0.250000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(3,0,3,0,3)"
load net {z.out(1)} -pin  "STAGE_LOOP:acc" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(z.out)(3-0)#1.itm}
load net {z.out(2)} -pin  "STAGE_LOOP:acc" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(z.out)(3-0)#1.itm}
load net {z.out(3)} -pin  "STAGE_LOOP:acc" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:slc(z.out)(3-0)#1.itm}
load net {PWR} -pin  "STAGE_LOOP:acc" {B(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/3#1}
load net {PWR} -pin  "STAGE_LOOP:acc" {B(1)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/3#1}
load net {STAGE_LOOP:acc.itm(0)} -pin  "STAGE_LOOP:acc" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(1)} -pin  "STAGE_LOOP:acc" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(2)} -pin  "STAGE_LOOP:acc" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:acc.itm}
load inst "STAGE_LOOP:mux#1" "mux(2,9)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1343 -attr oid 1339 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:mux#1} -attr area 9.001000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(9,1,2)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "STAGE_LOOP:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc.itm}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "STAGE_LOOP:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc.itm}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "STAGE_LOOP:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc.itm}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "STAGE_LOOP:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc.itm}
load net {GND} -pin  "STAGE_LOOP:mux#1" {A0(4)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc.itm}
load net {GND} -pin  "STAGE_LOOP:mux#1" {A0(5)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc.itm}
load net {GND} -pin  "STAGE_LOOP:mux#1" {A0(6)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc.itm}
load net {GND} -pin  "STAGE_LOOP:mux#1" {A0(7)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc.itm}
load net {GND} -pin  "STAGE_LOOP:mux#1" {A0(8)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc.itm}
load net {COMP_LOOP:k(9:0).sva(8:0)(0)} -pin  "STAGE_LOOP:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(1)} -pin  "STAGE_LOOP:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(2)} -pin  "STAGE_LOOP:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(3)} -pin  "STAGE_LOOP:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(4)} -pin  "STAGE_LOOP:mux#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(5)} -pin  "STAGE_LOOP:mux#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(6)} -pin  "STAGE_LOOP:mux#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(7)} -pin  "STAGE_LOOP:mux#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {COMP_LOOP:k(9:0).sva(8:0)(8)} -pin  "STAGE_LOOP:mux#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:k(9:0).sva(8:0)}
load net {fsm_output(2)} -pin  "STAGE_LOOP:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(2)#7.itm}
load net {STAGE_LOOP:mux#1.itm(0)} -pin  "STAGE_LOOP:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(1)} -pin  "STAGE_LOOP:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(2)} -pin  "STAGE_LOOP:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(3)} -pin  "STAGE_LOOP:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(4)} -pin  "STAGE_LOOP:mux#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(5)} -pin  "STAGE_LOOP:mux#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(6)} -pin  "STAGE_LOOP:mux#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(7)} -pin  "STAGE_LOOP:mux#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(8)} -pin  "STAGE_LOOP:mux#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:mux#1.itm}
load inst "STAGE_LOOP:i:not" "not(4)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1344 -attr oid 1340 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(4)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "STAGE_LOOP:i:not" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "STAGE_LOOP:i:not" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "STAGE_LOOP:i:not" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "STAGE_LOOP:i:not" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i:not.itm(0)} -pin  "STAGE_LOOP:i:not" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(1)} -pin  "STAGE_LOOP:i:not" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(2)} -pin  "STAGE_LOOP:i:not" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(3)} -pin  "STAGE_LOOP:i:not" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not.itm}
load inst "COMP_LOOP:tmp:acc" "add(4,-1,4,-1,4)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1345 -attr oid 1341 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:acc} -attr area 4.000000 -attr delay 0.250000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(4,0,4,0,4)"
load net {STAGE_LOOP:i:not.itm(0)} -pin  "COMP_LOOP:tmp:acc" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(1)} -pin  "COMP_LOOP:tmp:acc" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(2)} -pin  "COMP_LOOP:tmp:acc" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(3)} -pin  "COMP_LOOP:tmp:acc" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i:not.itm}
load net {PWR} -pin  "COMP_LOOP:tmp:acc" {B(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/-5}
load net {PWR} -pin  "COMP_LOOP:tmp:acc" {B(1)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/-5}
load net {GND} -pin  "COMP_LOOP:tmp:acc" {B(2)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/-5}
load net {PWR} -pin  "COMP_LOOP:tmp:acc" {B(3)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/-5}
load net {COMP_LOOP:tmp:acc.itm(0)} -pin  "COMP_LOOP:tmp:acc" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:acc.itm}
load net {COMP_LOOP:tmp:acc.itm(1)} -pin  "COMP_LOOP:tmp:acc" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:acc.itm}
load net {COMP_LOOP:tmp:acc.itm(2)} -pin  "COMP_LOOP:tmp:acc" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:acc.itm}
load net {COMP_LOOP:tmp:acc.itm(3)} -pin  "COMP_LOOP:tmp:acc" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:acc.itm}
load inst "COMP_LOOP:tmp:mux" "mux(2,4)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1346 -attr oid 1342 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux} -attr area 4.001000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(4,1,2)"
load net {COMP_LOOP:tmp:acc.itm(0)} -pin  "COMP_LOOP:tmp:mux" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:acc.itm}
load net {COMP_LOOP:tmp:acc.itm(1)} -pin  "COMP_LOOP:tmp:mux" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:acc.itm}
load net {COMP_LOOP:tmp:acc.itm(2)} -pin  "COMP_LOOP:tmp:mux" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:acc.itm}
load net {COMP_LOOP:tmp:acc.itm(3)} -pin  "COMP_LOOP:tmp:mux" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:acc.itm}
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "COMP_LOOP:tmp:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "COMP_LOOP:tmp:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "COMP_LOOP:tmp:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "COMP_LOOP:tmp:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {fsm_output(1)} -pin  "COMP_LOOP:tmp:mux" {S(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(1)#8.itm}
load net {COMP_LOOP:tmp:mux.itm(0)} -pin  "COMP_LOOP:tmp:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux.itm}
load net {COMP_LOOP:tmp:mux.itm(1)} -pin  "COMP_LOOP:tmp:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux.itm}
load net {COMP_LOOP:tmp:mux.itm(2)} -pin  "COMP_LOOP:tmp:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux.itm}
load net {COMP_LOOP:tmp:mux.itm(3)} -pin  "COMP_LOOP:tmp:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux.itm}
load inst "COMP_LOOP:tmp:mux#1" "mux(2,64)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1347 -attr oid 1343 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1} -attr area 64.001000 -attr delay 0.532051 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(64,1,2)"
load net {z.out#1(0)} -pin  "COMP_LOOP:tmp:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {z.out#1(1)} -pin  "COMP_LOOP:tmp:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {z.out#1(2)} -pin  "COMP_LOOP:tmp:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {z.out#1(3)} -pin  "COMP_LOOP:tmp:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {z.out#1(4)} -pin  "COMP_LOOP:tmp:mux#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {z.out#1(5)} -pin  "COMP_LOOP:tmp:mux#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {z.out#1(6)} -pin  "COMP_LOOP:tmp:mux#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {z.out#1(7)} -pin  "COMP_LOOP:tmp:mux#1" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {z.out#1(8)} -pin  "COMP_LOOP:tmp:mux#1" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {z.out#1(9)} -pin  "COMP_LOOP:tmp:mux#1" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(10)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(11)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(12)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(13)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(14)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(15)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(16)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(17)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(18)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(19)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(20)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(21)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(22)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(23)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(24)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(25)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(26)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(27)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(28)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(29)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(30)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(31)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(32)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(33)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(34)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(35)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(36)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(37)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(38)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(39)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(40)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(41)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(42)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(43)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(44)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(45)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(46)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(47)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(48)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(49)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(50)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(51)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(52)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(53)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(54)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(55)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(56)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(57)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(58)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(59)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(60)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(61)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(62)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#1" {A0(63)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#1.itm}
load net {twiddle:rsci.s_din.mxwt(0)} -pin  "COMP_LOOP:tmp:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(1)} -pin  "COMP_LOOP:tmp:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(2)} -pin  "COMP_LOOP:tmp:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(3)} -pin  "COMP_LOOP:tmp:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(4)} -pin  "COMP_LOOP:tmp:mux#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(5)} -pin  "COMP_LOOP:tmp:mux#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(6)} -pin  "COMP_LOOP:tmp:mux#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(7)} -pin  "COMP_LOOP:tmp:mux#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(8)} -pin  "COMP_LOOP:tmp:mux#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(9)} -pin  "COMP_LOOP:tmp:mux#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(10)} -pin  "COMP_LOOP:tmp:mux#1" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(11)} -pin  "COMP_LOOP:tmp:mux#1" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(12)} -pin  "COMP_LOOP:tmp:mux#1" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(13)} -pin  "COMP_LOOP:tmp:mux#1" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(14)} -pin  "COMP_LOOP:tmp:mux#1" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(15)} -pin  "COMP_LOOP:tmp:mux#1" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(16)} -pin  "COMP_LOOP:tmp:mux#1" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(17)} -pin  "COMP_LOOP:tmp:mux#1" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(18)} -pin  "COMP_LOOP:tmp:mux#1" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(19)} -pin  "COMP_LOOP:tmp:mux#1" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(20)} -pin  "COMP_LOOP:tmp:mux#1" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(21)} -pin  "COMP_LOOP:tmp:mux#1" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(22)} -pin  "COMP_LOOP:tmp:mux#1" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(23)} -pin  "COMP_LOOP:tmp:mux#1" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(24)} -pin  "COMP_LOOP:tmp:mux#1" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(25)} -pin  "COMP_LOOP:tmp:mux#1" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(26)} -pin  "COMP_LOOP:tmp:mux#1" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(27)} -pin  "COMP_LOOP:tmp:mux#1" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(28)} -pin  "COMP_LOOP:tmp:mux#1" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(29)} -pin  "COMP_LOOP:tmp:mux#1" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(30)} -pin  "COMP_LOOP:tmp:mux#1" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(31)} -pin  "COMP_LOOP:tmp:mux#1" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(32)} -pin  "COMP_LOOP:tmp:mux#1" {A1(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(33)} -pin  "COMP_LOOP:tmp:mux#1" {A1(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(34)} -pin  "COMP_LOOP:tmp:mux#1" {A1(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(35)} -pin  "COMP_LOOP:tmp:mux#1" {A1(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(36)} -pin  "COMP_LOOP:tmp:mux#1" {A1(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(37)} -pin  "COMP_LOOP:tmp:mux#1" {A1(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(38)} -pin  "COMP_LOOP:tmp:mux#1" {A1(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(39)} -pin  "COMP_LOOP:tmp:mux#1" {A1(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(40)} -pin  "COMP_LOOP:tmp:mux#1" {A1(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(41)} -pin  "COMP_LOOP:tmp:mux#1" {A1(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(42)} -pin  "COMP_LOOP:tmp:mux#1" {A1(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(43)} -pin  "COMP_LOOP:tmp:mux#1" {A1(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(44)} -pin  "COMP_LOOP:tmp:mux#1" {A1(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(45)} -pin  "COMP_LOOP:tmp:mux#1" {A1(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(46)} -pin  "COMP_LOOP:tmp:mux#1" {A1(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(47)} -pin  "COMP_LOOP:tmp:mux#1" {A1(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(48)} -pin  "COMP_LOOP:tmp:mux#1" {A1(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(49)} -pin  "COMP_LOOP:tmp:mux#1" {A1(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(50)} -pin  "COMP_LOOP:tmp:mux#1" {A1(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(51)} -pin  "COMP_LOOP:tmp:mux#1" {A1(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(52)} -pin  "COMP_LOOP:tmp:mux#1" {A1(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(53)} -pin  "COMP_LOOP:tmp:mux#1" {A1(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(54)} -pin  "COMP_LOOP:tmp:mux#1" {A1(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(55)} -pin  "COMP_LOOP:tmp:mux#1" {A1(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(56)} -pin  "COMP_LOOP:tmp:mux#1" {A1(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(57)} -pin  "COMP_LOOP:tmp:mux#1" {A1(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(58)} -pin  "COMP_LOOP:tmp:mux#1" {A1(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(59)} -pin  "COMP_LOOP:tmp:mux#1" {A1(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(60)} -pin  "COMP_LOOP:tmp:mux#1" {A1(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(61)} -pin  "COMP_LOOP:tmp:mux#1" {A1(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(62)} -pin  "COMP_LOOP:tmp:mux#1" {A1(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(63)} -pin  "COMP_LOOP:tmp:mux#1" {A1(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/twiddle:rsci.s_din.mxwt}
load net {fsm_output(3)} -pin  "COMP_LOOP:tmp:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(3)#5.itm}
load net {COMP_LOOP:tmp:mux#1.itm(0)} -pin  "COMP_LOOP:tmp:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(1)} -pin  "COMP_LOOP:tmp:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(2)} -pin  "COMP_LOOP:tmp:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(3)} -pin  "COMP_LOOP:tmp:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(4)} -pin  "COMP_LOOP:tmp:mux#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(5)} -pin  "COMP_LOOP:tmp:mux#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(6)} -pin  "COMP_LOOP:tmp:mux#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(7)} -pin  "COMP_LOOP:tmp:mux#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(8)} -pin  "COMP_LOOP:tmp:mux#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(9)} -pin  "COMP_LOOP:tmp:mux#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(10)} -pin  "COMP_LOOP:tmp:mux#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(11)} -pin  "COMP_LOOP:tmp:mux#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(12)} -pin  "COMP_LOOP:tmp:mux#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(13)} -pin  "COMP_LOOP:tmp:mux#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(14)} -pin  "COMP_LOOP:tmp:mux#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(15)} -pin  "COMP_LOOP:tmp:mux#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(16)} -pin  "COMP_LOOP:tmp:mux#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(17)} -pin  "COMP_LOOP:tmp:mux#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(18)} -pin  "COMP_LOOP:tmp:mux#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(19)} -pin  "COMP_LOOP:tmp:mux#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(20)} -pin  "COMP_LOOP:tmp:mux#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(21)} -pin  "COMP_LOOP:tmp:mux#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(22)} -pin  "COMP_LOOP:tmp:mux#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(23)} -pin  "COMP_LOOP:tmp:mux#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(24)} -pin  "COMP_LOOP:tmp:mux#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(25)} -pin  "COMP_LOOP:tmp:mux#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(26)} -pin  "COMP_LOOP:tmp:mux#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(27)} -pin  "COMP_LOOP:tmp:mux#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(28)} -pin  "COMP_LOOP:tmp:mux#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(29)} -pin  "COMP_LOOP:tmp:mux#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(30)} -pin  "COMP_LOOP:tmp:mux#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(31)} -pin  "COMP_LOOP:tmp:mux#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(32)} -pin  "COMP_LOOP:tmp:mux#1" {Z(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(33)} -pin  "COMP_LOOP:tmp:mux#1" {Z(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(34)} -pin  "COMP_LOOP:tmp:mux#1" {Z(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(35)} -pin  "COMP_LOOP:tmp:mux#1" {Z(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(36)} -pin  "COMP_LOOP:tmp:mux#1" {Z(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(37)} -pin  "COMP_LOOP:tmp:mux#1" {Z(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(38)} -pin  "COMP_LOOP:tmp:mux#1" {Z(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(39)} -pin  "COMP_LOOP:tmp:mux#1" {Z(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(40)} -pin  "COMP_LOOP:tmp:mux#1" {Z(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(41)} -pin  "COMP_LOOP:tmp:mux#1" {Z(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(42)} -pin  "COMP_LOOP:tmp:mux#1" {Z(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(43)} -pin  "COMP_LOOP:tmp:mux#1" {Z(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(44)} -pin  "COMP_LOOP:tmp:mux#1" {Z(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(45)} -pin  "COMP_LOOP:tmp:mux#1" {Z(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(46)} -pin  "COMP_LOOP:tmp:mux#1" {Z(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(47)} -pin  "COMP_LOOP:tmp:mux#1" {Z(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(48)} -pin  "COMP_LOOP:tmp:mux#1" {Z(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(49)} -pin  "COMP_LOOP:tmp:mux#1" {Z(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(50)} -pin  "COMP_LOOP:tmp:mux#1" {Z(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(51)} -pin  "COMP_LOOP:tmp:mux#1" {Z(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(52)} -pin  "COMP_LOOP:tmp:mux#1" {Z(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(53)} -pin  "COMP_LOOP:tmp:mux#1" {Z(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(54)} -pin  "COMP_LOOP:tmp:mux#1" {Z(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(55)} -pin  "COMP_LOOP:tmp:mux#1" {Z(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(56)} -pin  "COMP_LOOP:tmp:mux#1" {Z(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(57)} -pin  "COMP_LOOP:tmp:mux#1" {Z(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(58)} -pin  "COMP_LOOP:tmp:mux#1" {Z(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(59)} -pin  "COMP_LOOP:tmp:mux#1" {Z(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(60)} -pin  "COMP_LOOP:tmp:mux#1" {Z(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(61)} -pin  "COMP_LOOP:tmp:mux#1" {Z(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(62)} -pin  "COMP_LOOP:tmp:mux#1" {Z(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load net {COMP_LOOP:tmp:mux#1.itm(63)} -pin  "COMP_LOOP:tmp:mux#1" {Z(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#1.itm}
load inst "COMP_LOOP:tmp:mux#2" "mux(2,64)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1348 -attr oid 1344 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2} -attr area 64.001000 -attr delay 0.532051 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(64,1,2)"
load net {COMP_LOOP:k(9:0).sva(8:0)(0)} -pin  "COMP_LOOP:tmp:mux#2" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {COMP_LOOP:k(9:0).sva(8:0)(1)} -pin  "COMP_LOOP:tmp:mux#2" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {COMP_LOOP:k(9:0).sva(8:0)(2)} -pin  "COMP_LOOP:tmp:mux#2" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {COMP_LOOP:k(9:0).sva(8:0)(3)} -pin  "COMP_LOOP:tmp:mux#2" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {COMP_LOOP:k(9:0).sva(8:0)(4)} -pin  "COMP_LOOP:tmp:mux#2" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {COMP_LOOP:k(9:0).sva(8:0)(5)} -pin  "COMP_LOOP:tmp:mux#2" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {COMP_LOOP:k(9:0).sva(8:0)(6)} -pin  "COMP_LOOP:tmp:mux#2" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {COMP_LOOP:k(9:0).sva(8:0)(7)} -pin  "COMP_LOOP:tmp:mux#2" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {COMP_LOOP:k(9:0).sva(8:0)(8)} -pin  "COMP_LOOP:tmp:mux#2" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(9)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(10)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(11)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(12)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(13)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(14)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(15)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(16)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(17)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(18)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(19)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(20)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(21)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(22)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(23)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(24)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(25)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(26)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(27)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(28)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(29)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(30)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(31)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(32)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(33)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(34)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(35)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(36)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(37)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(38)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(39)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(40)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(41)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(42)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(43)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(44)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(45)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(46)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(47)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(48)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(49)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(50)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(51)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(52)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(53)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(54)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(55)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(56)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(57)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(58)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(59)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(60)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(61)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(62)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {GND} -pin  "COMP_LOOP:tmp:mux#2" {A0(63)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/conc#2.itm}
load net {vec:rsci.s_din.mxwt(0)} -pin  "COMP_LOOP:tmp:mux#2" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(1)} -pin  "COMP_LOOP:tmp:mux#2" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(2)} -pin  "COMP_LOOP:tmp:mux#2" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(3)} -pin  "COMP_LOOP:tmp:mux#2" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(4)} -pin  "COMP_LOOP:tmp:mux#2" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(5)} -pin  "COMP_LOOP:tmp:mux#2" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(6)} -pin  "COMP_LOOP:tmp:mux#2" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(7)} -pin  "COMP_LOOP:tmp:mux#2" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(8)} -pin  "COMP_LOOP:tmp:mux#2" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(9)} -pin  "COMP_LOOP:tmp:mux#2" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(10)} -pin  "COMP_LOOP:tmp:mux#2" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(11)} -pin  "COMP_LOOP:tmp:mux#2" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(12)} -pin  "COMP_LOOP:tmp:mux#2" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(13)} -pin  "COMP_LOOP:tmp:mux#2" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(14)} -pin  "COMP_LOOP:tmp:mux#2" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(15)} -pin  "COMP_LOOP:tmp:mux#2" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(16)} -pin  "COMP_LOOP:tmp:mux#2" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(17)} -pin  "COMP_LOOP:tmp:mux#2" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(18)} -pin  "COMP_LOOP:tmp:mux#2" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(19)} -pin  "COMP_LOOP:tmp:mux#2" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(20)} -pin  "COMP_LOOP:tmp:mux#2" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(21)} -pin  "COMP_LOOP:tmp:mux#2" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(22)} -pin  "COMP_LOOP:tmp:mux#2" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(23)} -pin  "COMP_LOOP:tmp:mux#2" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(24)} -pin  "COMP_LOOP:tmp:mux#2" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(25)} -pin  "COMP_LOOP:tmp:mux#2" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(26)} -pin  "COMP_LOOP:tmp:mux#2" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(27)} -pin  "COMP_LOOP:tmp:mux#2" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(28)} -pin  "COMP_LOOP:tmp:mux#2" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(29)} -pin  "COMP_LOOP:tmp:mux#2" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(30)} -pin  "COMP_LOOP:tmp:mux#2" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(31)} -pin  "COMP_LOOP:tmp:mux#2" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(32)} -pin  "COMP_LOOP:tmp:mux#2" {A1(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(33)} -pin  "COMP_LOOP:tmp:mux#2" {A1(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(34)} -pin  "COMP_LOOP:tmp:mux#2" {A1(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(35)} -pin  "COMP_LOOP:tmp:mux#2" {A1(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(36)} -pin  "COMP_LOOP:tmp:mux#2" {A1(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(37)} -pin  "COMP_LOOP:tmp:mux#2" {A1(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(38)} -pin  "COMP_LOOP:tmp:mux#2" {A1(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(39)} -pin  "COMP_LOOP:tmp:mux#2" {A1(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(40)} -pin  "COMP_LOOP:tmp:mux#2" {A1(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(41)} -pin  "COMP_LOOP:tmp:mux#2" {A1(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(42)} -pin  "COMP_LOOP:tmp:mux#2" {A1(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(43)} -pin  "COMP_LOOP:tmp:mux#2" {A1(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(44)} -pin  "COMP_LOOP:tmp:mux#2" {A1(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(45)} -pin  "COMP_LOOP:tmp:mux#2" {A1(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(46)} -pin  "COMP_LOOP:tmp:mux#2" {A1(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(47)} -pin  "COMP_LOOP:tmp:mux#2" {A1(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(48)} -pin  "COMP_LOOP:tmp:mux#2" {A1(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(49)} -pin  "COMP_LOOP:tmp:mux#2" {A1(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(50)} -pin  "COMP_LOOP:tmp:mux#2" {A1(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(51)} -pin  "COMP_LOOP:tmp:mux#2" {A1(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(52)} -pin  "COMP_LOOP:tmp:mux#2" {A1(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(53)} -pin  "COMP_LOOP:tmp:mux#2" {A1(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(54)} -pin  "COMP_LOOP:tmp:mux#2" {A1(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(55)} -pin  "COMP_LOOP:tmp:mux#2" {A1(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(56)} -pin  "COMP_LOOP:tmp:mux#2" {A1(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(57)} -pin  "COMP_LOOP:tmp:mux#2" {A1(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(58)} -pin  "COMP_LOOP:tmp:mux#2" {A1(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(59)} -pin  "COMP_LOOP:tmp:mux#2" {A1(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(60)} -pin  "COMP_LOOP:tmp:mux#2" {A1(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(61)} -pin  "COMP_LOOP:tmp:mux#2" {A1(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(62)} -pin  "COMP_LOOP:tmp:mux#2" {A1(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(63)} -pin  "COMP_LOOP:tmp:mux#2" {A1(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/vec:rsci.s_din.mxwt}
load net {fsm_output(3)} -pin  "COMP_LOOP:tmp:mux#2" {S(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/slc(fsm_output)(3)#4.itm}
load net {COMP_LOOP:tmp:mux#2.itm(0)} -pin  "COMP_LOOP:tmp:mux#2" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(1)} -pin  "COMP_LOOP:tmp:mux#2" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(2)} -pin  "COMP_LOOP:tmp:mux#2" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(3)} -pin  "COMP_LOOP:tmp:mux#2" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(4)} -pin  "COMP_LOOP:tmp:mux#2" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(5)} -pin  "COMP_LOOP:tmp:mux#2" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(6)} -pin  "COMP_LOOP:tmp:mux#2" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(7)} -pin  "COMP_LOOP:tmp:mux#2" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(8)} -pin  "COMP_LOOP:tmp:mux#2" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(9)} -pin  "COMP_LOOP:tmp:mux#2" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(10)} -pin  "COMP_LOOP:tmp:mux#2" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(11)} -pin  "COMP_LOOP:tmp:mux#2" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(12)} -pin  "COMP_LOOP:tmp:mux#2" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(13)} -pin  "COMP_LOOP:tmp:mux#2" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(14)} -pin  "COMP_LOOP:tmp:mux#2" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(15)} -pin  "COMP_LOOP:tmp:mux#2" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(16)} -pin  "COMP_LOOP:tmp:mux#2" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(17)} -pin  "COMP_LOOP:tmp:mux#2" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(18)} -pin  "COMP_LOOP:tmp:mux#2" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(19)} -pin  "COMP_LOOP:tmp:mux#2" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(20)} -pin  "COMP_LOOP:tmp:mux#2" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(21)} -pin  "COMP_LOOP:tmp:mux#2" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(22)} -pin  "COMP_LOOP:tmp:mux#2" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(23)} -pin  "COMP_LOOP:tmp:mux#2" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(24)} -pin  "COMP_LOOP:tmp:mux#2" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(25)} -pin  "COMP_LOOP:tmp:mux#2" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(26)} -pin  "COMP_LOOP:tmp:mux#2" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(27)} -pin  "COMP_LOOP:tmp:mux#2" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(28)} -pin  "COMP_LOOP:tmp:mux#2" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(29)} -pin  "COMP_LOOP:tmp:mux#2" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(30)} -pin  "COMP_LOOP:tmp:mux#2" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(31)} -pin  "COMP_LOOP:tmp:mux#2" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(32)} -pin  "COMP_LOOP:tmp:mux#2" {Z(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(33)} -pin  "COMP_LOOP:tmp:mux#2" {Z(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(34)} -pin  "COMP_LOOP:tmp:mux#2" {Z(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(35)} -pin  "COMP_LOOP:tmp:mux#2" {Z(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(36)} -pin  "COMP_LOOP:tmp:mux#2" {Z(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(37)} -pin  "COMP_LOOP:tmp:mux#2" {Z(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(38)} -pin  "COMP_LOOP:tmp:mux#2" {Z(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(39)} -pin  "COMP_LOOP:tmp:mux#2" {Z(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(40)} -pin  "COMP_LOOP:tmp:mux#2" {Z(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(41)} -pin  "COMP_LOOP:tmp:mux#2" {Z(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(42)} -pin  "COMP_LOOP:tmp:mux#2" {Z(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(43)} -pin  "COMP_LOOP:tmp:mux#2" {Z(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(44)} -pin  "COMP_LOOP:tmp:mux#2" {Z(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(45)} -pin  "COMP_LOOP:tmp:mux#2" {Z(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(46)} -pin  "COMP_LOOP:tmp:mux#2" {Z(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(47)} -pin  "COMP_LOOP:tmp:mux#2" {Z(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(48)} -pin  "COMP_LOOP:tmp:mux#2" {Z(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(49)} -pin  "COMP_LOOP:tmp:mux#2" {Z(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(50)} -pin  "COMP_LOOP:tmp:mux#2" {Z(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(51)} -pin  "COMP_LOOP:tmp:mux#2" {Z(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(52)} -pin  "COMP_LOOP:tmp:mux#2" {Z(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(53)} -pin  "COMP_LOOP:tmp:mux#2" {Z(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(54)} -pin  "COMP_LOOP:tmp:mux#2" {Z(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(55)} -pin  "COMP_LOOP:tmp:mux#2" {Z(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(56)} -pin  "COMP_LOOP:tmp:mux#2" {Z(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(57)} -pin  "COMP_LOOP:tmp:mux#2" {Z(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(58)} -pin  "COMP_LOOP:tmp:mux#2" {Z(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(59)} -pin  "COMP_LOOP:tmp:mux#2" {Z(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(60)} -pin  "COMP_LOOP:tmp:mux#2" {Z(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(61)} -pin  "COMP_LOOP:tmp:mux#2" {Z(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(62)} -pin  "COMP_LOOP:tmp:mux#2" {Z(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load net {COMP_LOOP:tmp:mux#2.itm(63)} -pin  "COMP_LOOP:tmp:mux#2" {Z(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/COMP_LOOP:tmp:mux#2.itm}
load inst "STAGE_LOOP:not" "not(1)" "INTERFACE" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1349 -attr oid 1345 -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {STAGE_LOOP:acc.itm(2)} -pin  "STAGE_LOOP:not" {A(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:acc.itm(2)}
load net {STAGE_LOOP:not.itm} -pin  "STAGE_LOOP:not" {Z(0)} -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/STAGE_LOOP:not.itm}
### END MODULE 

module new "inPlaceNTT_DIT_precomp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1350 -attr oid 1346 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1351 -attr oid 1347 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/rst}
load port {vec:rsc.s_tdone} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1352 -attr oid 1348 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.s_tdone}
load port {vec:rsc.tr_write_done} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1353 -attr oid 1349 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.tr_write_done}
load port {vec:rsc.RREADY} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1354 -attr oid 1350 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RREADY}
load port {vec:rsc.RVALID} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1355 -attr oid 1351 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RVALID}
load port {vec:rsc.RUSER} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1356 -attr oid 1352 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RUSER}
load port {vec:rsc.RLAST} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1357 -attr oid 1353 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RLAST}
load portBus vec:rsc.RRESP(1:0) output 2 {vec:rsc.RRESP(1)} {vec:rsc.RRESP(0)} -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1358 -attr oid 1354 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RRESP}
load portBus vec:rsc.RDATA(63:0) output 64 {vec:rsc.RDATA(63)} {vec:rsc.RDATA(62)} {vec:rsc.RDATA(61)} {vec:rsc.RDATA(60)} {vec:rsc.RDATA(59)} {vec:rsc.RDATA(58)} {vec:rsc.RDATA(57)} {vec:rsc.RDATA(56)} {vec:rsc.RDATA(55)} {vec:rsc.RDATA(54)} {vec:rsc.RDATA(53)} {vec:rsc.RDATA(52)} {vec:rsc.RDATA(51)} {vec:rsc.RDATA(50)} {vec:rsc.RDATA(49)} {vec:rsc.RDATA(48)} {vec:rsc.RDATA(47)} {vec:rsc.RDATA(46)} {vec:rsc.RDATA(45)} {vec:rsc.RDATA(44)} {vec:rsc.RDATA(43)} {vec:rsc.RDATA(42)} {vec:rsc.RDATA(41)} {vec:rsc.RDATA(40)} {vec:rsc.RDATA(39)} {vec:rsc.RDATA(38)} {vec:rsc.RDATA(37)} {vec:rsc.RDATA(36)} {vec:rsc.RDATA(35)} {vec:rsc.RDATA(34)} {vec:rsc.RDATA(33)} {vec:rsc.RDATA(32)} {vec:rsc.RDATA(31)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(0)} -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1359 -attr oid 1355 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load port {vec:rsc.RID} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1360 -attr oid 1356 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RID}
load port {vec:rsc.ARREADY} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1361 -attr oid 1357 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARREADY}
load port {vec:rsc.ARVALID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1362 -attr oid 1358 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARVALID}
load port {vec:rsc.ARUSER} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1363 -attr oid 1359 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARUSER}
load portBus vec:rsc.ARREGION(3:0) input 4 {vec:rsc.ARREGION(3)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1364 -attr oid 1360 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARREGION}
load portBus vec:rsc.ARQOS(3:0) input 4 {vec:rsc.ARQOS(3)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1365 -attr oid 1361 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARQOS}
load portBus vec:rsc.ARPROT(2:0) input 3 {vec:rsc.ARPROT(2)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1366 -attr oid 1362 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARPROT}
load portBus vec:rsc.ARCACHE(3:0) input 4 {vec:rsc.ARCACHE(3)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1367 -attr oid 1363 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARCACHE}
load port {vec:rsc.ARLOCK} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1368 -attr oid 1364 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARLOCK}
load portBus vec:rsc.ARBURST(1:0) input 2 {vec:rsc.ARBURST(1)} {vec:rsc.ARBURST(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1369 -attr oid 1365 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARBURST}
load portBus vec:rsc.ARSIZE(2:0) input 3 {vec:rsc.ARSIZE(2)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1370 -attr oid 1366 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARSIZE}
load portBus vec:rsc.ARLEN(7:0) input 8 {vec:rsc.ARLEN(7)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1371 -attr oid 1367 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARLEN}
load portBus vec:rsc.ARADDR(11:0) input 12 {vec:rsc.ARADDR(11)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1372 -attr oid 1368 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARADDR}
load port {vec:rsc.ARID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1373 -attr oid 1369 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARID}
load port {vec:rsc.BREADY} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1374 -attr oid 1370 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.BREADY}
load port {vec:rsc.BVALID} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1375 -attr oid 1371 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.BVALID}
load port {vec:rsc.BUSER} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1376 -attr oid 1372 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.BUSER}
load portBus vec:rsc.BRESP(1:0) output 2 {vec:rsc.BRESP(1)} {vec:rsc.BRESP(0)} -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1377 -attr oid 1373 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.BRESP}
load port {vec:rsc.BID} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1378 -attr oid 1374 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.BID}
load port {vec:rsc.WREADY} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1379 -attr oid 1375 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WREADY}
load port {vec:rsc.WVALID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1380 -attr oid 1376 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WVALID}
load port {vec:rsc.WUSER} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1381 -attr oid 1377 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WUSER}
load port {vec:rsc.WLAST} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1382 -attr oid 1378 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WLAST}
load portBus vec:rsc.WSTRB(7:0) input 8 {vec:rsc.WSTRB(7)} {vec:rsc.WSTRB(6)} {vec:rsc.WSTRB(5)} {vec:rsc.WSTRB(4)} {vec:rsc.WSTRB(3)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1383 -attr oid 1379 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WSTRB}
load portBus vec:rsc.WDATA(63:0) input 64 {vec:rsc.WDATA(63)} {vec:rsc.WDATA(62)} {vec:rsc.WDATA(61)} {vec:rsc.WDATA(60)} {vec:rsc.WDATA(59)} {vec:rsc.WDATA(58)} {vec:rsc.WDATA(57)} {vec:rsc.WDATA(56)} {vec:rsc.WDATA(55)} {vec:rsc.WDATA(54)} {vec:rsc.WDATA(53)} {vec:rsc.WDATA(52)} {vec:rsc.WDATA(51)} {vec:rsc.WDATA(50)} {vec:rsc.WDATA(49)} {vec:rsc.WDATA(48)} {vec:rsc.WDATA(47)} {vec:rsc.WDATA(46)} {vec:rsc.WDATA(45)} {vec:rsc.WDATA(44)} {vec:rsc.WDATA(43)} {vec:rsc.WDATA(42)} {vec:rsc.WDATA(41)} {vec:rsc.WDATA(40)} {vec:rsc.WDATA(39)} {vec:rsc.WDATA(38)} {vec:rsc.WDATA(37)} {vec:rsc.WDATA(36)} {vec:rsc.WDATA(35)} {vec:rsc.WDATA(34)} {vec:rsc.WDATA(33)} {vec:rsc.WDATA(32)} {vec:rsc.WDATA(31)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1384 -attr oid 1380 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load port {vec:rsc.AWREADY} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1385 -attr oid 1381 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWREADY}
load port {vec:rsc.AWVALID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1386 -attr oid 1382 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWVALID}
load port {vec:rsc.AWUSER} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1387 -attr oid 1383 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWUSER}
load portBus vec:rsc.AWREGION(3:0) input 4 {vec:rsc.AWREGION(3)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1388 -attr oid 1384 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWREGION}
load portBus vec:rsc.AWQOS(3:0) input 4 {vec:rsc.AWQOS(3)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1389 -attr oid 1385 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWQOS}
load portBus vec:rsc.AWPROT(2:0) input 3 {vec:rsc.AWPROT(2)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1390 -attr oid 1386 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWPROT}
load portBus vec:rsc.AWCACHE(3:0) input 4 {vec:rsc.AWCACHE(3)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1391 -attr oid 1387 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWCACHE}
load port {vec:rsc.AWLOCK} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1392 -attr oid 1388 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWLOCK}
load portBus vec:rsc.AWBURST(1:0) input 2 {vec:rsc.AWBURST(1)} {vec:rsc.AWBURST(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1393 -attr oid 1389 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWBURST}
load portBus vec:rsc.AWSIZE(2:0) input 3 {vec:rsc.AWSIZE(2)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1394 -attr oid 1390 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWSIZE}
load portBus vec:rsc.AWLEN(7:0) input 8 {vec:rsc.AWLEN(7)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1395 -attr oid 1391 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWLEN}
load portBus vec:rsc.AWADDR(11:0) input 12 {vec:rsc.AWADDR(11)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1396 -attr oid 1392 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWADDR}
load port {vec:rsc.AWID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1397 -attr oid 1393 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWID}
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1398 -attr oid 1394 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.triosy.lz}
load portBus p:rsc.dat(63:0) input 64 {p:rsc.dat(63)} {p:rsc.dat(62)} {p:rsc.dat(61)} {p:rsc.dat(60)} {p:rsc.dat(59)} {p:rsc.dat(58)} {p:rsc.dat(57)} {p:rsc.dat(56)} {p:rsc.dat(55)} {p:rsc.dat(54)} {p:rsc.dat(53)} {p:rsc.dat(52)} {p:rsc.dat(51)} {p:rsc.dat(50)} {p:rsc.dat(49)} {p:rsc.dat(48)} {p:rsc.dat(47)} {p:rsc.dat(46)} {p:rsc.dat(45)} {p:rsc.dat(44)} {p:rsc.dat(43)} {p:rsc.dat(42)} {p:rsc.dat(41)} {p:rsc.dat(40)} {p:rsc.dat(39)} {p:rsc.dat(38)} {p:rsc.dat(37)} {p:rsc.dat(36)} {p:rsc.dat(35)} {p:rsc.dat(34)} {p:rsc.dat(33)} {p:rsc.dat(32)} {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1399 -attr oid 1395 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1400 -attr oid 1396 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.triosy.lz}
load portBus r:rsc.dat(63:0) input 64 {r:rsc.dat(63)} {r:rsc.dat(62)} {r:rsc.dat(61)} {r:rsc.dat(60)} {r:rsc.dat(59)} {r:rsc.dat(58)} {r:rsc.dat(57)} {r:rsc.dat(56)} {r:rsc.dat(55)} {r:rsc.dat(54)} {r:rsc.dat(53)} {r:rsc.dat(52)} {r:rsc.dat(51)} {r:rsc.dat(50)} {r:rsc.dat(49)} {r:rsc.dat(48)} {r:rsc.dat(47)} {r:rsc.dat(46)} {r:rsc.dat(45)} {r:rsc.dat(44)} {r:rsc.dat(43)} {r:rsc.dat(42)} {r:rsc.dat(41)} {r:rsc.dat(40)} {r:rsc.dat(39)} {r:rsc.dat(38)} {r:rsc.dat(37)} {r:rsc.dat(36)} {r:rsc.dat(35)} {r:rsc.dat(34)} {r:rsc.dat(33)} {r:rsc.dat(32)} {r:rsc.dat(31)} {r:rsc.dat(30)} {r:rsc.dat(29)} {r:rsc.dat(28)} {r:rsc.dat(27)} {r:rsc.dat(26)} {r:rsc.dat(25)} {r:rsc.dat(24)} {r:rsc.dat(23)} {r:rsc.dat(22)} {r:rsc.dat(21)} {r:rsc.dat(20)} {r:rsc.dat(19)} {r:rsc.dat(18)} {r:rsc.dat(17)} {r:rsc.dat(16)} {r:rsc.dat(15)} {r:rsc.dat(14)} {r:rsc.dat(13)} {r:rsc.dat(12)} {r:rsc.dat(11)} {r:rsc.dat(10)} {r:rsc.dat(9)} {r:rsc.dat(8)} {r:rsc.dat(7)} {r:rsc.dat(6)} {r:rsc.dat(5)} {r:rsc.dat(4)} {r:rsc.dat(3)} {r:rsc.dat(2)} {r:rsc.dat(1)} {r:rsc.dat(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1401 -attr oid 1397 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/r:rsc.dat}
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1402 -attr oid 1398 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/r:rsc.triosy.lz}
load port {twiddle:rsc.s_tdone} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1403 -attr oid 1399 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.s_tdone}
load port {twiddle:rsc.tr_write_done} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1404 -attr oid 1400 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.tr_write_done}
load port {twiddle:rsc.RREADY} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1405 -attr oid 1401 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RREADY}
load port {twiddle:rsc.RVALID} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1406 -attr oid 1402 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RVALID}
load port {twiddle:rsc.RUSER} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1407 -attr oid 1403 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RUSER}
load port {twiddle:rsc.RLAST} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1408 -attr oid 1404 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RLAST}
load portBus twiddle:rsc.RRESP(1:0) output 2 {twiddle:rsc.RRESP(1)} {twiddle:rsc.RRESP(0)} -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1409 -attr oid 1405 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RRESP}
load portBus twiddle:rsc.RDATA(63:0) output 64 {twiddle:rsc.RDATA(63)} {twiddle:rsc.RDATA(62)} {twiddle:rsc.RDATA(61)} {twiddle:rsc.RDATA(60)} {twiddle:rsc.RDATA(59)} {twiddle:rsc.RDATA(58)} {twiddle:rsc.RDATA(57)} {twiddle:rsc.RDATA(56)} {twiddle:rsc.RDATA(55)} {twiddle:rsc.RDATA(54)} {twiddle:rsc.RDATA(53)} {twiddle:rsc.RDATA(52)} {twiddle:rsc.RDATA(51)} {twiddle:rsc.RDATA(50)} {twiddle:rsc.RDATA(49)} {twiddle:rsc.RDATA(48)} {twiddle:rsc.RDATA(47)} {twiddle:rsc.RDATA(46)} {twiddle:rsc.RDATA(45)} {twiddle:rsc.RDATA(44)} {twiddle:rsc.RDATA(43)} {twiddle:rsc.RDATA(42)} {twiddle:rsc.RDATA(41)} {twiddle:rsc.RDATA(40)} {twiddle:rsc.RDATA(39)} {twiddle:rsc.RDATA(38)} {twiddle:rsc.RDATA(37)} {twiddle:rsc.RDATA(36)} {twiddle:rsc.RDATA(35)} {twiddle:rsc.RDATA(34)} {twiddle:rsc.RDATA(33)} {twiddle:rsc.RDATA(32)} {twiddle:rsc.RDATA(31)} {twiddle:rsc.RDATA(30)} {twiddle:rsc.RDATA(29)} {twiddle:rsc.RDATA(28)} {twiddle:rsc.RDATA(27)} {twiddle:rsc.RDATA(26)} {twiddle:rsc.RDATA(25)} {twiddle:rsc.RDATA(24)} {twiddle:rsc.RDATA(23)} {twiddle:rsc.RDATA(22)} {twiddle:rsc.RDATA(21)} {twiddle:rsc.RDATA(20)} {twiddle:rsc.RDATA(19)} {twiddle:rsc.RDATA(18)} {twiddle:rsc.RDATA(17)} {twiddle:rsc.RDATA(16)} {twiddle:rsc.RDATA(15)} {twiddle:rsc.RDATA(14)} {twiddle:rsc.RDATA(13)} {twiddle:rsc.RDATA(12)} {twiddle:rsc.RDATA(11)} {twiddle:rsc.RDATA(10)} {twiddle:rsc.RDATA(9)} {twiddle:rsc.RDATA(8)} {twiddle:rsc.RDATA(7)} {twiddle:rsc.RDATA(6)} {twiddle:rsc.RDATA(5)} {twiddle:rsc.RDATA(4)} {twiddle:rsc.RDATA(3)} {twiddle:rsc.RDATA(2)} {twiddle:rsc.RDATA(1)} {twiddle:rsc.RDATA(0)} -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1410 -attr oid 1406 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load port {twiddle:rsc.RID} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1411 -attr oid 1407 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RID}
load port {twiddle:rsc.ARREADY} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1412 -attr oid 1408 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARREADY}
load port {twiddle:rsc.ARVALID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1413 -attr oid 1409 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARVALID}
load port {twiddle:rsc.ARUSER} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1414 -attr oid 1410 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARUSER}
load portBus twiddle:rsc.ARREGION(3:0) input 4 {twiddle:rsc.ARREGION(3)} {twiddle:rsc.ARREGION(2)} {twiddle:rsc.ARREGION(1)} {twiddle:rsc.ARREGION(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1415 -attr oid 1411 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARREGION}
load portBus twiddle:rsc.ARQOS(3:0) input 4 {twiddle:rsc.ARQOS(3)} {twiddle:rsc.ARQOS(2)} {twiddle:rsc.ARQOS(1)} {twiddle:rsc.ARQOS(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1416 -attr oid 1412 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARQOS}
load portBus twiddle:rsc.ARPROT(2:0) input 3 {twiddle:rsc.ARPROT(2)} {twiddle:rsc.ARPROT(1)} {twiddle:rsc.ARPROT(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1417 -attr oid 1413 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARPROT}
load portBus twiddle:rsc.ARCACHE(3:0) input 4 {twiddle:rsc.ARCACHE(3)} {twiddle:rsc.ARCACHE(2)} {twiddle:rsc.ARCACHE(1)} {twiddle:rsc.ARCACHE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1418 -attr oid 1414 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARCACHE}
load port {twiddle:rsc.ARLOCK} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1419 -attr oid 1415 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARLOCK}
load portBus twiddle:rsc.ARBURST(1:0) input 2 {twiddle:rsc.ARBURST(1)} {twiddle:rsc.ARBURST(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1420 -attr oid 1416 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARBURST}
load portBus twiddle:rsc.ARSIZE(2:0) input 3 {twiddle:rsc.ARSIZE(2)} {twiddle:rsc.ARSIZE(1)} {twiddle:rsc.ARSIZE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1421 -attr oid 1417 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARSIZE}
load portBus twiddle:rsc.ARLEN(7:0) input 8 {twiddle:rsc.ARLEN(7)} {twiddle:rsc.ARLEN(6)} {twiddle:rsc.ARLEN(5)} {twiddle:rsc.ARLEN(4)} {twiddle:rsc.ARLEN(3)} {twiddle:rsc.ARLEN(2)} {twiddle:rsc.ARLEN(1)} {twiddle:rsc.ARLEN(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1422 -attr oid 1418 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARLEN}
load portBus twiddle:rsc.ARADDR(11:0) input 12 {twiddle:rsc.ARADDR(11)} {twiddle:rsc.ARADDR(10)} {twiddle:rsc.ARADDR(9)} {twiddle:rsc.ARADDR(8)} {twiddle:rsc.ARADDR(7)} {twiddle:rsc.ARADDR(6)} {twiddle:rsc.ARADDR(5)} {twiddle:rsc.ARADDR(4)} {twiddle:rsc.ARADDR(3)} {twiddle:rsc.ARADDR(2)} {twiddle:rsc.ARADDR(1)} {twiddle:rsc.ARADDR(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1423 -attr oid 1419 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARADDR}
load port {twiddle:rsc.ARID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1424 -attr oid 1420 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARID}
load port {twiddle:rsc.BREADY} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1425 -attr oid 1421 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.BREADY}
load port {twiddle:rsc.BVALID} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1426 -attr oid 1422 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.BVALID}
load port {twiddle:rsc.BUSER} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1427 -attr oid 1423 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.BUSER}
load portBus twiddle:rsc.BRESP(1:0) output 2 {twiddle:rsc.BRESP(1)} {twiddle:rsc.BRESP(0)} -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1428 -attr oid 1424 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.BRESP}
load port {twiddle:rsc.BID} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1429 -attr oid 1425 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.BID}
load port {twiddle:rsc.WREADY} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1430 -attr oid 1426 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WREADY}
load port {twiddle:rsc.WVALID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1431 -attr oid 1427 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WVALID}
load port {twiddle:rsc.WUSER} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1432 -attr oid 1428 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WUSER}
load port {twiddle:rsc.WLAST} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1433 -attr oid 1429 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WLAST}
load portBus twiddle:rsc.WSTRB(7:0) input 8 {twiddle:rsc.WSTRB(7)} {twiddle:rsc.WSTRB(6)} {twiddle:rsc.WSTRB(5)} {twiddle:rsc.WSTRB(4)} {twiddle:rsc.WSTRB(3)} {twiddle:rsc.WSTRB(2)} {twiddle:rsc.WSTRB(1)} {twiddle:rsc.WSTRB(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1434 -attr oid 1430 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WSTRB}
load portBus twiddle:rsc.WDATA(63:0) input 64 {twiddle:rsc.WDATA(63)} {twiddle:rsc.WDATA(62)} {twiddle:rsc.WDATA(61)} {twiddle:rsc.WDATA(60)} {twiddle:rsc.WDATA(59)} {twiddle:rsc.WDATA(58)} {twiddle:rsc.WDATA(57)} {twiddle:rsc.WDATA(56)} {twiddle:rsc.WDATA(55)} {twiddle:rsc.WDATA(54)} {twiddle:rsc.WDATA(53)} {twiddle:rsc.WDATA(52)} {twiddle:rsc.WDATA(51)} {twiddle:rsc.WDATA(50)} {twiddle:rsc.WDATA(49)} {twiddle:rsc.WDATA(48)} {twiddle:rsc.WDATA(47)} {twiddle:rsc.WDATA(46)} {twiddle:rsc.WDATA(45)} {twiddle:rsc.WDATA(44)} {twiddle:rsc.WDATA(43)} {twiddle:rsc.WDATA(42)} {twiddle:rsc.WDATA(41)} {twiddle:rsc.WDATA(40)} {twiddle:rsc.WDATA(39)} {twiddle:rsc.WDATA(38)} {twiddle:rsc.WDATA(37)} {twiddle:rsc.WDATA(36)} {twiddle:rsc.WDATA(35)} {twiddle:rsc.WDATA(34)} {twiddle:rsc.WDATA(33)} {twiddle:rsc.WDATA(32)} {twiddle:rsc.WDATA(31)} {twiddle:rsc.WDATA(30)} {twiddle:rsc.WDATA(29)} {twiddle:rsc.WDATA(28)} {twiddle:rsc.WDATA(27)} {twiddle:rsc.WDATA(26)} {twiddle:rsc.WDATA(25)} {twiddle:rsc.WDATA(24)} {twiddle:rsc.WDATA(23)} {twiddle:rsc.WDATA(22)} {twiddle:rsc.WDATA(21)} {twiddle:rsc.WDATA(20)} {twiddle:rsc.WDATA(19)} {twiddle:rsc.WDATA(18)} {twiddle:rsc.WDATA(17)} {twiddle:rsc.WDATA(16)} {twiddle:rsc.WDATA(15)} {twiddle:rsc.WDATA(14)} {twiddle:rsc.WDATA(13)} {twiddle:rsc.WDATA(12)} {twiddle:rsc.WDATA(11)} {twiddle:rsc.WDATA(10)} {twiddle:rsc.WDATA(9)} {twiddle:rsc.WDATA(8)} {twiddle:rsc.WDATA(7)} {twiddle:rsc.WDATA(6)} {twiddle:rsc.WDATA(5)} {twiddle:rsc.WDATA(4)} {twiddle:rsc.WDATA(3)} {twiddle:rsc.WDATA(2)} {twiddle:rsc.WDATA(1)} {twiddle:rsc.WDATA(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1435 -attr oid 1431 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load port {twiddle:rsc.AWREADY} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1436 -attr oid 1432 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWREADY}
load port {twiddle:rsc.AWVALID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1437 -attr oid 1433 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWVALID}
load port {twiddle:rsc.AWUSER} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1438 -attr oid 1434 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWUSER}
load portBus twiddle:rsc.AWREGION(3:0) input 4 {twiddle:rsc.AWREGION(3)} {twiddle:rsc.AWREGION(2)} {twiddle:rsc.AWREGION(1)} {twiddle:rsc.AWREGION(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1439 -attr oid 1435 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWREGION}
load portBus twiddle:rsc.AWQOS(3:0) input 4 {twiddle:rsc.AWQOS(3)} {twiddle:rsc.AWQOS(2)} {twiddle:rsc.AWQOS(1)} {twiddle:rsc.AWQOS(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1440 -attr oid 1436 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWQOS}
load portBus twiddle:rsc.AWPROT(2:0) input 3 {twiddle:rsc.AWPROT(2)} {twiddle:rsc.AWPROT(1)} {twiddle:rsc.AWPROT(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1441 -attr oid 1437 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWPROT}
load portBus twiddle:rsc.AWCACHE(3:0) input 4 {twiddle:rsc.AWCACHE(3)} {twiddle:rsc.AWCACHE(2)} {twiddle:rsc.AWCACHE(1)} {twiddle:rsc.AWCACHE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1442 -attr oid 1438 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWCACHE}
load port {twiddle:rsc.AWLOCK} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1443 -attr oid 1439 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWLOCK}
load portBus twiddle:rsc.AWBURST(1:0) input 2 {twiddle:rsc.AWBURST(1)} {twiddle:rsc.AWBURST(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1444 -attr oid 1440 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWBURST}
load portBus twiddle:rsc.AWSIZE(2:0) input 3 {twiddle:rsc.AWSIZE(2)} {twiddle:rsc.AWSIZE(1)} {twiddle:rsc.AWSIZE(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1445 -attr oid 1441 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWSIZE}
load portBus twiddle:rsc.AWLEN(7:0) input 8 {twiddle:rsc.AWLEN(7)} {twiddle:rsc.AWLEN(6)} {twiddle:rsc.AWLEN(5)} {twiddle:rsc.AWLEN(4)} {twiddle:rsc.AWLEN(3)} {twiddle:rsc.AWLEN(2)} {twiddle:rsc.AWLEN(1)} {twiddle:rsc.AWLEN(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1446 -attr oid 1442 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWLEN}
load portBus twiddle:rsc.AWADDR(11:0) input 12 {twiddle:rsc.AWADDR(11)} {twiddle:rsc.AWADDR(10)} {twiddle:rsc.AWADDR(9)} {twiddle:rsc.AWADDR(8)} {twiddle:rsc.AWADDR(7)} {twiddle:rsc.AWADDR(6)} {twiddle:rsc.AWADDR(5)} {twiddle:rsc.AWADDR(4)} {twiddle:rsc.AWADDR(3)} {twiddle:rsc.AWADDR(2)} {twiddle:rsc.AWADDR(1)} {twiddle:rsc.AWADDR(0)} -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1447 -attr oid 1443 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWADDR}
load port {twiddle:rsc.AWID} input -symbol left_portin noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1448 -attr oid 1444 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWID}
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1449 -attr oid 1445 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.triosy.lz}
load symbol "inPlaceNTT_DIT_precomp:core" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {vec:rsc.s_tdone} input \
     port {vec:rsc.tr_write_done} input \
     port {vec:rsc.RREADY} input \
     port {vec:rsc.RVALID} output \
     port {vec:rsc.RUSER} output \
     port {vec:rsc.RLAST} output \
     portBus vec:rsc.RRESP(1:0) output 2 {vec:rsc.RRESP(1)} {vec:rsc.RRESP(0)} \
     portBus vec:rsc.RDATA(63:0) output 64 {vec:rsc.RDATA(63)} {vec:rsc.RDATA(62)} {vec:rsc.RDATA(61)} {vec:rsc.RDATA(60)} {vec:rsc.RDATA(59)} {vec:rsc.RDATA(58)} {vec:rsc.RDATA(57)} {vec:rsc.RDATA(56)} {vec:rsc.RDATA(55)} {vec:rsc.RDATA(54)} {vec:rsc.RDATA(53)} {vec:rsc.RDATA(52)} {vec:rsc.RDATA(51)} {vec:rsc.RDATA(50)} {vec:rsc.RDATA(49)} {vec:rsc.RDATA(48)} {vec:rsc.RDATA(47)} {vec:rsc.RDATA(46)} {vec:rsc.RDATA(45)} {vec:rsc.RDATA(44)} {vec:rsc.RDATA(43)} {vec:rsc.RDATA(42)} {vec:rsc.RDATA(41)} {vec:rsc.RDATA(40)} {vec:rsc.RDATA(39)} {vec:rsc.RDATA(38)} {vec:rsc.RDATA(37)} {vec:rsc.RDATA(36)} {vec:rsc.RDATA(35)} {vec:rsc.RDATA(34)} {vec:rsc.RDATA(33)} {vec:rsc.RDATA(32)} {vec:rsc.RDATA(31)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(0)} \
     port {vec:rsc.RID} output \
     port {vec:rsc.ARREADY} output \
     port {vec:rsc.ARVALID} input \
     port {vec:rsc.ARUSER} input \
     portBus vec:rsc.ARREGION(3:0) input 4 {vec:rsc.ARREGION(3)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(0)} \
     portBus vec:rsc.ARQOS(3:0) input 4 {vec:rsc.ARQOS(3)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(0)} \
     portBus vec:rsc.ARPROT(2:0) input 3 {vec:rsc.ARPROT(2)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(0)} \
     portBus vec:rsc.ARCACHE(3:0) input 4 {vec:rsc.ARCACHE(3)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(0)} \
     port {vec:rsc.ARLOCK} input \
     portBus vec:rsc.ARBURST(1:0) input 2 {vec:rsc.ARBURST(1)} {vec:rsc.ARBURST(0)} \
     portBus vec:rsc.ARSIZE(2:0) input 3 {vec:rsc.ARSIZE(2)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(0)} \
     portBus vec:rsc.ARLEN(7:0) input 8 {vec:rsc.ARLEN(7)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(0)} \
     portBus vec:rsc.ARADDR(11:0) input 12 {vec:rsc.ARADDR(11)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(0)} \
     port {vec:rsc.ARID} input \
     port {vec:rsc.BREADY} input \
     port {vec:rsc.BVALID} output \
     port {vec:rsc.BUSER} output \
     portBus vec:rsc.BRESP(1:0) output 2 {vec:rsc.BRESP(1)} {vec:rsc.BRESP(0)} \
     port {vec:rsc.BID} output \
     port {vec:rsc.WREADY} output \
     port {vec:rsc.WVALID} input \
     port {vec:rsc.WUSER} input \
     port {vec:rsc.WLAST} input \
     portBus vec:rsc.WSTRB(7:0) input 8 {vec:rsc.WSTRB(7)} {vec:rsc.WSTRB(6)} {vec:rsc.WSTRB(5)} {vec:rsc.WSTRB(4)} {vec:rsc.WSTRB(3)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(0)} \
     portBus vec:rsc.WDATA(63:0) input 64 {vec:rsc.WDATA(63)} {vec:rsc.WDATA(62)} {vec:rsc.WDATA(61)} {vec:rsc.WDATA(60)} {vec:rsc.WDATA(59)} {vec:rsc.WDATA(58)} {vec:rsc.WDATA(57)} {vec:rsc.WDATA(56)} {vec:rsc.WDATA(55)} {vec:rsc.WDATA(54)} {vec:rsc.WDATA(53)} {vec:rsc.WDATA(52)} {vec:rsc.WDATA(51)} {vec:rsc.WDATA(50)} {vec:rsc.WDATA(49)} {vec:rsc.WDATA(48)} {vec:rsc.WDATA(47)} {vec:rsc.WDATA(46)} {vec:rsc.WDATA(45)} {vec:rsc.WDATA(44)} {vec:rsc.WDATA(43)} {vec:rsc.WDATA(42)} {vec:rsc.WDATA(41)} {vec:rsc.WDATA(40)} {vec:rsc.WDATA(39)} {vec:rsc.WDATA(38)} {vec:rsc.WDATA(37)} {vec:rsc.WDATA(36)} {vec:rsc.WDATA(35)} {vec:rsc.WDATA(34)} {vec:rsc.WDATA(33)} {vec:rsc.WDATA(32)} {vec:rsc.WDATA(31)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(0)} \
     port {vec:rsc.AWREADY} output \
     port {vec:rsc.AWVALID} input \
     port {vec:rsc.AWUSER} input \
     portBus vec:rsc.AWREGION(3:0) input 4 {vec:rsc.AWREGION(3)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(0)} \
     portBus vec:rsc.AWQOS(3:0) input 4 {vec:rsc.AWQOS(3)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(0)} \
     portBus vec:rsc.AWPROT(2:0) input 3 {vec:rsc.AWPROT(2)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(0)} \
     portBus vec:rsc.AWCACHE(3:0) input 4 {vec:rsc.AWCACHE(3)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(0)} \
     port {vec:rsc.AWLOCK} input \
     portBus vec:rsc.AWBURST(1:0) input 2 {vec:rsc.AWBURST(1)} {vec:rsc.AWBURST(0)} \
     portBus vec:rsc.AWSIZE(2:0) input 3 {vec:rsc.AWSIZE(2)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(0)} \
     portBus vec:rsc.AWLEN(7:0) input 8 {vec:rsc.AWLEN(7)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(0)} \
     portBus vec:rsc.AWADDR(11:0) input 12 {vec:rsc.AWADDR(11)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(0)} \
     port {vec:rsc.AWID} input \
     port {vec:rsc.triosy.lz} output \
     portBus p:rsc.dat(63:0) input 64 {p:rsc.dat(63)} {p:rsc.dat(62)} {p:rsc.dat(61)} {p:rsc.dat(60)} {p:rsc.dat(59)} {p:rsc.dat(58)} {p:rsc.dat(57)} {p:rsc.dat(56)} {p:rsc.dat(55)} {p:rsc.dat(54)} {p:rsc.dat(53)} {p:rsc.dat(52)} {p:rsc.dat(51)} {p:rsc.dat(50)} {p:rsc.dat(49)} {p:rsc.dat(48)} {p:rsc.dat(47)} {p:rsc.dat(46)} {p:rsc.dat(45)} {p:rsc.dat(44)} {p:rsc.dat(43)} {p:rsc.dat(42)} {p:rsc.dat(41)} {p:rsc.dat(40)} {p:rsc.dat(39)} {p:rsc.dat(38)} {p:rsc.dat(37)} {p:rsc.dat(36)} {p:rsc.dat(35)} {p:rsc.dat(34)} {p:rsc.dat(33)} {p:rsc.dat(32)} {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} \
     port {p:rsc.triosy.lz} output \
     port {r:rsc.triosy.lz} output \
     port {twiddle:rsc.s_tdone} input \
     port {twiddle:rsc.tr_write_done} input \
     port {twiddle:rsc.RREADY} input \
     port {twiddle:rsc.RVALID} output \
     port {twiddle:rsc.RUSER} output \
     port {twiddle:rsc.RLAST} output \
     portBus twiddle:rsc.RRESP(1:0) output 2 {twiddle:rsc.RRESP(1)} {twiddle:rsc.RRESP(0)} \
     portBus twiddle:rsc.RDATA(63:0) output 64 {twiddle:rsc.RDATA(63)} {twiddle:rsc.RDATA(62)} {twiddle:rsc.RDATA(61)} {twiddle:rsc.RDATA(60)} {twiddle:rsc.RDATA(59)} {twiddle:rsc.RDATA(58)} {twiddle:rsc.RDATA(57)} {twiddle:rsc.RDATA(56)} {twiddle:rsc.RDATA(55)} {twiddle:rsc.RDATA(54)} {twiddle:rsc.RDATA(53)} {twiddle:rsc.RDATA(52)} {twiddle:rsc.RDATA(51)} {twiddle:rsc.RDATA(50)} {twiddle:rsc.RDATA(49)} {twiddle:rsc.RDATA(48)} {twiddle:rsc.RDATA(47)} {twiddle:rsc.RDATA(46)} {twiddle:rsc.RDATA(45)} {twiddle:rsc.RDATA(44)} {twiddle:rsc.RDATA(43)} {twiddle:rsc.RDATA(42)} {twiddle:rsc.RDATA(41)} {twiddle:rsc.RDATA(40)} {twiddle:rsc.RDATA(39)} {twiddle:rsc.RDATA(38)} {twiddle:rsc.RDATA(37)} {twiddle:rsc.RDATA(36)} {twiddle:rsc.RDATA(35)} {twiddle:rsc.RDATA(34)} {twiddle:rsc.RDATA(33)} {twiddle:rsc.RDATA(32)} {twiddle:rsc.RDATA(31)} {twiddle:rsc.RDATA(30)} {twiddle:rsc.RDATA(29)} {twiddle:rsc.RDATA(28)} {twiddle:rsc.RDATA(27)} {twiddle:rsc.RDATA(26)} {twiddle:rsc.RDATA(25)} {twiddle:rsc.RDATA(24)} {twiddle:rsc.RDATA(23)} {twiddle:rsc.RDATA(22)} {twiddle:rsc.RDATA(21)} {twiddle:rsc.RDATA(20)} {twiddle:rsc.RDATA(19)} {twiddle:rsc.RDATA(18)} {twiddle:rsc.RDATA(17)} {twiddle:rsc.RDATA(16)} {twiddle:rsc.RDATA(15)} {twiddle:rsc.RDATA(14)} {twiddle:rsc.RDATA(13)} {twiddle:rsc.RDATA(12)} {twiddle:rsc.RDATA(11)} {twiddle:rsc.RDATA(10)} {twiddle:rsc.RDATA(9)} {twiddle:rsc.RDATA(8)} {twiddle:rsc.RDATA(7)} {twiddle:rsc.RDATA(6)} {twiddle:rsc.RDATA(5)} {twiddle:rsc.RDATA(4)} {twiddle:rsc.RDATA(3)} {twiddle:rsc.RDATA(2)} {twiddle:rsc.RDATA(1)} {twiddle:rsc.RDATA(0)} \
     port {twiddle:rsc.RID} output \
     port {twiddle:rsc.ARREADY} output \
     port {twiddle:rsc.ARVALID} input \
     port {twiddle:rsc.ARUSER} input \
     portBus twiddle:rsc.ARREGION(3:0) input 4 {twiddle:rsc.ARREGION(3)} {twiddle:rsc.ARREGION(2)} {twiddle:rsc.ARREGION(1)} {twiddle:rsc.ARREGION(0)} \
     portBus twiddle:rsc.ARQOS(3:0) input 4 {twiddle:rsc.ARQOS(3)} {twiddle:rsc.ARQOS(2)} {twiddle:rsc.ARQOS(1)} {twiddle:rsc.ARQOS(0)} \
     portBus twiddle:rsc.ARPROT(2:0) input 3 {twiddle:rsc.ARPROT(2)} {twiddle:rsc.ARPROT(1)} {twiddle:rsc.ARPROT(0)} \
     portBus twiddle:rsc.ARCACHE(3:0) input 4 {twiddle:rsc.ARCACHE(3)} {twiddle:rsc.ARCACHE(2)} {twiddle:rsc.ARCACHE(1)} {twiddle:rsc.ARCACHE(0)} \
     port {twiddle:rsc.ARLOCK} input \
     portBus twiddle:rsc.ARBURST(1:0) input 2 {twiddle:rsc.ARBURST(1)} {twiddle:rsc.ARBURST(0)} \
     portBus twiddle:rsc.ARSIZE(2:0) input 3 {twiddle:rsc.ARSIZE(2)} {twiddle:rsc.ARSIZE(1)} {twiddle:rsc.ARSIZE(0)} \
     portBus twiddle:rsc.ARLEN(7:0) input 8 {twiddle:rsc.ARLEN(7)} {twiddle:rsc.ARLEN(6)} {twiddle:rsc.ARLEN(5)} {twiddle:rsc.ARLEN(4)} {twiddle:rsc.ARLEN(3)} {twiddle:rsc.ARLEN(2)} {twiddle:rsc.ARLEN(1)} {twiddle:rsc.ARLEN(0)} \
     portBus twiddle:rsc.ARADDR(11:0) input 12 {twiddle:rsc.ARADDR(11)} {twiddle:rsc.ARADDR(10)} {twiddle:rsc.ARADDR(9)} {twiddle:rsc.ARADDR(8)} {twiddle:rsc.ARADDR(7)} {twiddle:rsc.ARADDR(6)} {twiddle:rsc.ARADDR(5)} {twiddle:rsc.ARADDR(4)} {twiddle:rsc.ARADDR(3)} {twiddle:rsc.ARADDR(2)} {twiddle:rsc.ARADDR(1)} {twiddle:rsc.ARADDR(0)} \
     port {twiddle:rsc.ARID} input \
     port {twiddle:rsc.BREADY} input \
     port {twiddle:rsc.BVALID} output \
     port {twiddle:rsc.BUSER} output \
     portBus twiddle:rsc.BRESP(1:0) output 2 {twiddle:rsc.BRESP(1)} {twiddle:rsc.BRESP(0)} \
     port {twiddle:rsc.BID} output \
     port {twiddle:rsc.WREADY} output \
     port {twiddle:rsc.WVALID} input \
     port {twiddle:rsc.WUSER} input \
     port {twiddle:rsc.WLAST} input \
     portBus twiddle:rsc.WSTRB(7:0) input 8 {twiddle:rsc.WSTRB(7)} {twiddle:rsc.WSTRB(6)} {twiddle:rsc.WSTRB(5)} {twiddle:rsc.WSTRB(4)} {twiddle:rsc.WSTRB(3)} {twiddle:rsc.WSTRB(2)} {twiddle:rsc.WSTRB(1)} {twiddle:rsc.WSTRB(0)} \
     portBus twiddle:rsc.WDATA(63:0) input 64 {twiddle:rsc.WDATA(63)} {twiddle:rsc.WDATA(62)} {twiddle:rsc.WDATA(61)} {twiddle:rsc.WDATA(60)} {twiddle:rsc.WDATA(59)} {twiddle:rsc.WDATA(58)} {twiddle:rsc.WDATA(57)} {twiddle:rsc.WDATA(56)} {twiddle:rsc.WDATA(55)} {twiddle:rsc.WDATA(54)} {twiddle:rsc.WDATA(53)} {twiddle:rsc.WDATA(52)} {twiddle:rsc.WDATA(51)} {twiddle:rsc.WDATA(50)} {twiddle:rsc.WDATA(49)} {twiddle:rsc.WDATA(48)} {twiddle:rsc.WDATA(47)} {twiddle:rsc.WDATA(46)} {twiddle:rsc.WDATA(45)} {twiddle:rsc.WDATA(44)} {twiddle:rsc.WDATA(43)} {twiddle:rsc.WDATA(42)} {twiddle:rsc.WDATA(41)} {twiddle:rsc.WDATA(40)} {twiddle:rsc.WDATA(39)} {twiddle:rsc.WDATA(38)} {twiddle:rsc.WDATA(37)} {twiddle:rsc.WDATA(36)} {twiddle:rsc.WDATA(35)} {twiddle:rsc.WDATA(34)} {twiddle:rsc.WDATA(33)} {twiddle:rsc.WDATA(32)} {twiddle:rsc.WDATA(31)} {twiddle:rsc.WDATA(30)} {twiddle:rsc.WDATA(29)} {twiddle:rsc.WDATA(28)} {twiddle:rsc.WDATA(27)} {twiddle:rsc.WDATA(26)} {twiddle:rsc.WDATA(25)} {twiddle:rsc.WDATA(24)} {twiddle:rsc.WDATA(23)} {twiddle:rsc.WDATA(22)} {twiddle:rsc.WDATA(21)} {twiddle:rsc.WDATA(20)} {twiddle:rsc.WDATA(19)} {twiddle:rsc.WDATA(18)} {twiddle:rsc.WDATA(17)} {twiddle:rsc.WDATA(16)} {twiddle:rsc.WDATA(15)} {twiddle:rsc.WDATA(14)} {twiddle:rsc.WDATA(13)} {twiddle:rsc.WDATA(12)} {twiddle:rsc.WDATA(11)} {twiddle:rsc.WDATA(10)} {twiddle:rsc.WDATA(9)} {twiddle:rsc.WDATA(8)} {twiddle:rsc.WDATA(7)} {twiddle:rsc.WDATA(6)} {twiddle:rsc.WDATA(5)} {twiddle:rsc.WDATA(4)} {twiddle:rsc.WDATA(3)} {twiddle:rsc.WDATA(2)} {twiddle:rsc.WDATA(1)} {twiddle:rsc.WDATA(0)} \
     port {twiddle:rsc.AWREADY} output \
     port {twiddle:rsc.AWVALID} input \
     port {twiddle:rsc.AWUSER} input \
     portBus twiddle:rsc.AWREGION(3:0) input 4 {twiddle:rsc.AWREGION(3)} {twiddle:rsc.AWREGION(2)} {twiddle:rsc.AWREGION(1)} {twiddle:rsc.AWREGION(0)} \
     portBus twiddle:rsc.AWQOS(3:0) input 4 {twiddle:rsc.AWQOS(3)} {twiddle:rsc.AWQOS(2)} {twiddle:rsc.AWQOS(1)} {twiddle:rsc.AWQOS(0)} \
     portBus twiddle:rsc.AWPROT(2:0) input 3 {twiddle:rsc.AWPROT(2)} {twiddle:rsc.AWPROT(1)} {twiddle:rsc.AWPROT(0)} \
     portBus twiddle:rsc.AWCACHE(3:0) input 4 {twiddle:rsc.AWCACHE(3)} {twiddle:rsc.AWCACHE(2)} {twiddle:rsc.AWCACHE(1)} {twiddle:rsc.AWCACHE(0)} \
     port {twiddle:rsc.AWLOCK} input \
     portBus twiddle:rsc.AWBURST(1:0) input 2 {twiddle:rsc.AWBURST(1)} {twiddle:rsc.AWBURST(0)} \
     portBus twiddle:rsc.AWSIZE(2:0) input 3 {twiddle:rsc.AWSIZE(2)} {twiddle:rsc.AWSIZE(1)} {twiddle:rsc.AWSIZE(0)} \
     portBus twiddle:rsc.AWLEN(7:0) input 8 {twiddle:rsc.AWLEN(7)} {twiddle:rsc.AWLEN(6)} {twiddle:rsc.AWLEN(5)} {twiddle:rsc.AWLEN(4)} {twiddle:rsc.AWLEN(3)} {twiddle:rsc.AWLEN(2)} {twiddle:rsc.AWLEN(1)} {twiddle:rsc.AWLEN(0)} \
     portBus twiddle:rsc.AWADDR(11:0) input 12 {twiddle:rsc.AWADDR(11)} {twiddle:rsc.AWADDR(10)} {twiddle:rsc.AWADDR(9)} {twiddle:rsc.AWADDR(8)} {twiddle:rsc.AWADDR(7)} {twiddle:rsc.AWADDR(6)} {twiddle:rsc.AWADDR(5)} {twiddle:rsc.AWADDR(4)} {twiddle:rsc.AWADDR(3)} {twiddle:rsc.AWADDR(2)} {twiddle:rsc.AWADDR(1)} {twiddle:rsc.AWADDR(0)} \
     port {twiddle:rsc.AWID} input \
     port {twiddle:rsc.triosy.lz} output \

load net {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1450 -attr oid 1446 -attr vt d
load net {clk} -port {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1451 -attr oid 1447 -attr vt d
load net {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1452 -attr oid 1448 -attr vt d
load net {rst} -port {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1453 -attr oid 1449 -attr vt d
load net {vec:rsc.s_tdone} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1454 -attr oid 1450 -attr vt d
load net {vec:rsc.s_tdone} -port {vec:rsc.s_tdone} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1455 -attr oid 1451 -attr vt d
load net {vec:rsc.tr_write_done} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1456 -attr oid 1452 -attr vt d
load net {vec:rsc.tr_write_done} -port {vec:rsc.tr_write_done} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1457 -attr oid 1453 -attr vt d
load net {vec:rsc.RREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1458 -attr oid 1454 -attr vt d
load net {vec:rsc.RREADY} -port {vec:rsc.RREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1459 -attr oid 1455 -attr vt d
load net {vec:rsc.RVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1460 -attr oid 1456 -attr vt d
load net {vec:rsc.RVALID} -port {vec:rsc.RVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1461 -attr oid 1457 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RVALID}
load net {vec:rsc.RUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1462 -attr oid 1458 -attr vt d
load net {vec:rsc.RUSER} -port {vec:rsc.RUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1463 -attr oid 1459 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RUSER}
load net {vec:rsc.RLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1464 -attr oid 1460 -attr vt d
load net {vec:rsc.RLAST} -port {vec:rsc.RLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1465 -attr oid 1461 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RLAST}
load net {vec:rsc.RRESP(0)} -attr vt d
load net {vec:rsc.RRESP(1)} -attr vt d
load netBundle {vec:rsc.RRESP} 2 {vec:rsc.RRESP(0)} {vec:rsc.RRESP(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1466 -attr oid 1462 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RRESP}
load net {vec:rsc.RRESP(0)} -port {vec:rsc.RRESP(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RRESP}
load net {vec:rsc.RRESP(1)} -port {vec:rsc.RRESP(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RRESP}
load net {vec:rsc.RDATA(0)} -attr vt d
load net {vec:rsc.RDATA(1)} -attr vt d
load net {vec:rsc.RDATA(2)} -attr vt d
load net {vec:rsc.RDATA(3)} -attr vt d
load net {vec:rsc.RDATA(4)} -attr vt d
load net {vec:rsc.RDATA(5)} -attr vt d
load net {vec:rsc.RDATA(6)} -attr vt d
load net {vec:rsc.RDATA(7)} -attr vt d
load net {vec:rsc.RDATA(8)} -attr vt d
load net {vec:rsc.RDATA(9)} -attr vt d
load net {vec:rsc.RDATA(10)} -attr vt d
load net {vec:rsc.RDATA(11)} -attr vt d
load net {vec:rsc.RDATA(12)} -attr vt d
load net {vec:rsc.RDATA(13)} -attr vt d
load net {vec:rsc.RDATA(14)} -attr vt d
load net {vec:rsc.RDATA(15)} -attr vt d
load net {vec:rsc.RDATA(16)} -attr vt d
load net {vec:rsc.RDATA(17)} -attr vt d
load net {vec:rsc.RDATA(18)} -attr vt d
load net {vec:rsc.RDATA(19)} -attr vt d
load net {vec:rsc.RDATA(20)} -attr vt d
load net {vec:rsc.RDATA(21)} -attr vt d
load net {vec:rsc.RDATA(22)} -attr vt d
load net {vec:rsc.RDATA(23)} -attr vt d
load net {vec:rsc.RDATA(24)} -attr vt d
load net {vec:rsc.RDATA(25)} -attr vt d
load net {vec:rsc.RDATA(26)} -attr vt d
load net {vec:rsc.RDATA(27)} -attr vt d
load net {vec:rsc.RDATA(28)} -attr vt d
load net {vec:rsc.RDATA(29)} -attr vt d
load net {vec:rsc.RDATA(30)} -attr vt d
load net {vec:rsc.RDATA(31)} -attr vt d
load net {vec:rsc.RDATA(32)} -attr vt d
load net {vec:rsc.RDATA(33)} -attr vt d
load net {vec:rsc.RDATA(34)} -attr vt d
load net {vec:rsc.RDATA(35)} -attr vt d
load net {vec:rsc.RDATA(36)} -attr vt d
load net {vec:rsc.RDATA(37)} -attr vt d
load net {vec:rsc.RDATA(38)} -attr vt d
load net {vec:rsc.RDATA(39)} -attr vt d
load net {vec:rsc.RDATA(40)} -attr vt d
load net {vec:rsc.RDATA(41)} -attr vt d
load net {vec:rsc.RDATA(42)} -attr vt d
load net {vec:rsc.RDATA(43)} -attr vt d
load net {vec:rsc.RDATA(44)} -attr vt d
load net {vec:rsc.RDATA(45)} -attr vt d
load net {vec:rsc.RDATA(46)} -attr vt d
load net {vec:rsc.RDATA(47)} -attr vt d
load net {vec:rsc.RDATA(48)} -attr vt d
load net {vec:rsc.RDATA(49)} -attr vt d
load net {vec:rsc.RDATA(50)} -attr vt d
load net {vec:rsc.RDATA(51)} -attr vt d
load net {vec:rsc.RDATA(52)} -attr vt d
load net {vec:rsc.RDATA(53)} -attr vt d
load net {vec:rsc.RDATA(54)} -attr vt d
load net {vec:rsc.RDATA(55)} -attr vt d
load net {vec:rsc.RDATA(56)} -attr vt d
load net {vec:rsc.RDATA(57)} -attr vt d
load net {vec:rsc.RDATA(58)} -attr vt d
load net {vec:rsc.RDATA(59)} -attr vt d
load net {vec:rsc.RDATA(60)} -attr vt d
load net {vec:rsc.RDATA(61)} -attr vt d
load net {vec:rsc.RDATA(62)} -attr vt d
load net {vec:rsc.RDATA(63)} -attr vt d
load netBundle {vec:rsc.RDATA} 64 {vec:rsc.RDATA(0)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(31)} {vec:rsc.RDATA(32)} {vec:rsc.RDATA(33)} {vec:rsc.RDATA(34)} {vec:rsc.RDATA(35)} {vec:rsc.RDATA(36)} {vec:rsc.RDATA(37)} {vec:rsc.RDATA(38)} {vec:rsc.RDATA(39)} {vec:rsc.RDATA(40)} {vec:rsc.RDATA(41)} {vec:rsc.RDATA(42)} {vec:rsc.RDATA(43)} {vec:rsc.RDATA(44)} {vec:rsc.RDATA(45)} {vec:rsc.RDATA(46)} {vec:rsc.RDATA(47)} {vec:rsc.RDATA(48)} {vec:rsc.RDATA(49)} {vec:rsc.RDATA(50)} {vec:rsc.RDATA(51)} {vec:rsc.RDATA(52)} {vec:rsc.RDATA(53)} {vec:rsc.RDATA(54)} {vec:rsc.RDATA(55)} {vec:rsc.RDATA(56)} {vec:rsc.RDATA(57)} {vec:rsc.RDATA(58)} {vec:rsc.RDATA(59)} {vec:rsc.RDATA(60)} {vec:rsc.RDATA(61)} {vec:rsc.RDATA(62)} {vec:rsc.RDATA(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1467 -attr oid 1463 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(0)} -port {vec:rsc.RDATA(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(1)} -port {vec:rsc.RDATA(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(2)} -port {vec:rsc.RDATA(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(3)} -port {vec:rsc.RDATA(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(4)} -port {vec:rsc.RDATA(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(5)} -port {vec:rsc.RDATA(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(6)} -port {vec:rsc.RDATA(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(7)} -port {vec:rsc.RDATA(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(8)} -port {vec:rsc.RDATA(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(9)} -port {vec:rsc.RDATA(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(10)} -port {vec:rsc.RDATA(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(11)} -port {vec:rsc.RDATA(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(12)} -port {vec:rsc.RDATA(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(13)} -port {vec:rsc.RDATA(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(14)} -port {vec:rsc.RDATA(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(15)} -port {vec:rsc.RDATA(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(16)} -port {vec:rsc.RDATA(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(17)} -port {vec:rsc.RDATA(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(18)} -port {vec:rsc.RDATA(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(19)} -port {vec:rsc.RDATA(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(20)} -port {vec:rsc.RDATA(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(21)} -port {vec:rsc.RDATA(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(22)} -port {vec:rsc.RDATA(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(23)} -port {vec:rsc.RDATA(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(24)} -port {vec:rsc.RDATA(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(25)} -port {vec:rsc.RDATA(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(26)} -port {vec:rsc.RDATA(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(27)} -port {vec:rsc.RDATA(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(28)} -port {vec:rsc.RDATA(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(29)} -port {vec:rsc.RDATA(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(30)} -port {vec:rsc.RDATA(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(31)} -port {vec:rsc.RDATA(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(32)} -port {vec:rsc.RDATA(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(33)} -port {vec:rsc.RDATA(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(34)} -port {vec:rsc.RDATA(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(35)} -port {vec:rsc.RDATA(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(36)} -port {vec:rsc.RDATA(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(37)} -port {vec:rsc.RDATA(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(38)} -port {vec:rsc.RDATA(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(39)} -port {vec:rsc.RDATA(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(40)} -port {vec:rsc.RDATA(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(41)} -port {vec:rsc.RDATA(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(42)} -port {vec:rsc.RDATA(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(43)} -port {vec:rsc.RDATA(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(44)} -port {vec:rsc.RDATA(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(45)} -port {vec:rsc.RDATA(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(46)} -port {vec:rsc.RDATA(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(47)} -port {vec:rsc.RDATA(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(48)} -port {vec:rsc.RDATA(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(49)} -port {vec:rsc.RDATA(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(50)} -port {vec:rsc.RDATA(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(51)} -port {vec:rsc.RDATA(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(52)} -port {vec:rsc.RDATA(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(53)} -port {vec:rsc.RDATA(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(54)} -port {vec:rsc.RDATA(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(55)} -port {vec:rsc.RDATA(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(56)} -port {vec:rsc.RDATA(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(57)} -port {vec:rsc.RDATA(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(58)} -port {vec:rsc.RDATA(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(59)} -port {vec:rsc.RDATA(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(60)} -port {vec:rsc.RDATA(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(61)} -port {vec:rsc.RDATA(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(62)} -port {vec:rsc.RDATA(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(63)} -port {vec:rsc.RDATA(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1468 -attr oid 1464 -attr vt d
load net {vec:rsc.RID} -port {vec:rsc.RID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1469 -attr oid 1465 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RID}
load net {vec:rsc.ARREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1470 -attr oid 1466 -attr vt d
load net {vec:rsc.ARREADY} -port {vec:rsc.ARREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1471 -attr oid 1467 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARREADY}
load net {vec:rsc.ARVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1472 -attr oid 1468 -attr vt d
load net {vec:rsc.ARVALID} -port {vec:rsc.ARVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1473 -attr oid 1469 -attr vt d
load net {vec:rsc.ARUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1474 -attr oid 1470 -attr vt d
load net {vec:rsc.ARUSER} -port {vec:rsc.ARUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1475 -attr oid 1471 -attr vt d
load net {vec:rsc.ARREGION(0)} -attr vt d
load net {vec:rsc.ARREGION(1)} -attr vt d
load net {vec:rsc.ARREGION(2)} -attr vt d
load net {vec:rsc.ARREGION(3)} -attr vt d
load netBundle {vec:rsc.ARREGION} 4 {vec:rsc.ARREGION(0)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1476 -attr oid 1472 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(0)} -port {vec:rsc.ARREGION(0)} -attr vt d
load net {vec:rsc.ARREGION(1)} -port {vec:rsc.ARREGION(1)} -attr vt d
load net {vec:rsc.ARREGION(2)} -port {vec:rsc.ARREGION(2)} -attr vt d
load net {vec:rsc.ARREGION(3)} -port {vec:rsc.ARREGION(3)} -attr vt d
load netBundle {vec:rsc.ARREGION} 4 {vec:rsc.ARREGION(0)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1477 -attr oid 1473 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARREGION}
load net {vec:rsc.ARQOS(0)} -attr vt d
load net {vec:rsc.ARQOS(1)} -attr vt d
load net {vec:rsc.ARQOS(2)} -attr vt d
load net {vec:rsc.ARQOS(3)} -attr vt d
load netBundle {vec:rsc.ARQOS} 4 {vec:rsc.ARQOS(0)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1478 -attr oid 1474 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(0)} -port {vec:rsc.ARQOS(0)} -attr vt d
load net {vec:rsc.ARQOS(1)} -port {vec:rsc.ARQOS(1)} -attr vt d
load net {vec:rsc.ARQOS(2)} -port {vec:rsc.ARQOS(2)} -attr vt d
load net {vec:rsc.ARQOS(3)} -port {vec:rsc.ARQOS(3)} -attr vt d
load netBundle {vec:rsc.ARQOS} 4 {vec:rsc.ARQOS(0)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1479 -attr oid 1475 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARQOS}
load net {vec:rsc.ARPROT(0)} -attr vt d
load net {vec:rsc.ARPROT(1)} -attr vt d
load net {vec:rsc.ARPROT(2)} -attr vt d
load netBundle {vec:rsc.ARPROT} 3 {vec:rsc.ARPROT(0)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1480 -attr oid 1476 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(0)} -port {vec:rsc.ARPROT(0)} -attr vt d
load net {vec:rsc.ARPROT(1)} -port {vec:rsc.ARPROT(1)} -attr vt d
load net {vec:rsc.ARPROT(2)} -port {vec:rsc.ARPROT(2)} -attr vt d
load netBundle {vec:rsc.ARPROT} 3 {vec:rsc.ARPROT(0)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1481 -attr oid 1477 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARPROT}
load net {vec:rsc.ARCACHE(0)} -attr vt d
load net {vec:rsc.ARCACHE(1)} -attr vt d
load net {vec:rsc.ARCACHE(2)} -attr vt d
load net {vec:rsc.ARCACHE(3)} -attr vt d
load netBundle {vec:rsc.ARCACHE} 4 {vec:rsc.ARCACHE(0)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1482 -attr oid 1478 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(0)} -port {vec:rsc.ARCACHE(0)} -attr vt d
load net {vec:rsc.ARCACHE(1)} -port {vec:rsc.ARCACHE(1)} -attr vt d
load net {vec:rsc.ARCACHE(2)} -port {vec:rsc.ARCACHE(2)} -attr vt d
load net {vec:rsc.ARCACHE(3)} -port {vec:rsc.ARCACHE(3)} -attr vt d
load netBundle {vec:rsc.ARCACHE} 4 {vec:rsc.ARCACHE(0)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1483 -attr oid 1479 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARCACHE}
load net {vec:rsc.ARLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1484 -attr oid 1480 -attr vt d
load net {vec:rsc.ARLOCK} -port {vec:rsc.ARLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1485 -attr oid 1481 -attr vt d
load net {vec:rsc.ARBURST(0)} -attr vt d
load net {vec:rsc.ARBURST(1)} -attr vt d
load netBundle {vec:rsc.ARBURST} 2 {vec:rsc.ARBURST(0)} {vec:rsc.ARBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1486 -attr oid 1482 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARBURST}
load net {vec:rsc.ARBURST(0)} -port {vec:rsc.ARBURST(0)} -attr vt d
load net {vec:rsc.ARBURST(1)} -port {vec:rsc.ARBURST(1)} -attr vt d
load netBundle {vec:rsc.ARBURST} 2 {vec:rsc.ARBURST(0)} {vec:rsc.ARBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1487 -attr oid 1483 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARBURST}
load net {vec:rsc.ARSIZE(0)} -attr vt d
load net {vec:rsc.ARSIZE(1)} -attr vt d
load net {vec:rsc.ARSIZE(2)} -attr vt d
load netBundle {vec:rsc.ARSIZE} 3 {vec:rsc.ARSIZE(0)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1488 -attr oid 1484 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(0)} -port {vec:rsc.ARSIZE(0)} -attr vt d
load net {vec:rsc.ARSIZE(1)} -port {vec:rsc.ARSIZE(1)} -attr vt d
load net {vec:rsc.ARSIZE(2)} -port {vec:rsc.ARSIZE(2)} -attr vt d
load netBundle {vec:rsc.ARSIZE} 3 {vec:rsc.ARSIZE(0)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1489 -attr oid 1485 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARSIZE}
load net {vec:rsc.ARLEN(0)} -attr vt d
load net {vec:rsc.ARLEN(1)} -attr vt d
load net {vec:rsc.ARLEN(2)} -attr vt d
load net {vec:rsc.ARLEN(3)} -attr vt d
load net {vec:rsc.ARLEN(4)} -attr vt d
load net {vec:rsc.ARLEN(5)} -attr vt d
load net {vec:rsc.ARLEN(6)} -attr vt d
load net {vec:rsc.ARLEN(7)} -attr vt d
load netBundle {vec:rsc.ARLEN} 8 {vec:rsc.ARLEN(0)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1490 -attr oid 1486 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(0)} -port {vec:rsc.ARLEN(0)} -attr vt d
load net {vec:rsc.ARLEN(1)} -port {vec:rsc.ARLEN(1)} -attr vt d
load net {vec:rsc.ARLEN(2)} -port {vec:rsc.ARLEN(2)} -attr vt d
load net {vec:rsc.ARLEN(3)} -port {vec:rsc.ARLEN(3)} -attr vt d
load net {vec:rsc.ARLEN(4)} -port {vec:rsc.ARLEN(4)} -attr vt d
load net {vec:rsc.ARLEN(5)} -port {vec:rsc.ARLEN(5)} -attr vt d
load net {vec:rsc.ARLEN(6)} -port {vec:rsc.ARLEN(6)} -attr vt d
load net {vec:rsc.ARLEN(7)} -port {vec:rsc.ARLEN(7)} -attr vt d
load netBundle {vec:rsc.ARLEN} 8 {vec:rsc.ARLEN(0)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1491 -attr oid 1487 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARADDR(0)} -attr vt d
load net {vec:rsc.ARADDR(1)} -attr vt d
load net {vec:rsc.ARADDR(2)} -attr vt d
load net {vec:rsc.ARADDR(3)} -attr vt d
load net {vec:rsc.ARADDR(4)} -attr vt d
load net {vec:rsc.ARADDR(5)} -attr vt d
load net {vec:rsc.ARADDR(6)} -attr vt d
load net {vec:rsc.ARADDR(7)} -attr vt d
load net {vec:rsc.ARADDR(8)} -attr vt d
load net {vec:rsc.ARADDR(9)} -attr vt d
load net {vec:rsc.ARADDR(10)} -attr vt d
load net {vec:rsc.ARADDR(11)} -attr vt d
load netBundle {vec:rsc.ARADDR} 12 {vec:rsc.ARADDR(0)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1492 -attr oid 1488 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(0)} -port {vec:rsc.ARADDR(0)} -attr vt d
load net {vec:rsc.ARADDR(1)} -port {vec:rsc.ARADDR(1)} -attr vt d
load net {vec:rsc.ARADDR(2)} -port {vec:rsc.ARADDR(2)} -attr vt d
load net {vec:rsc.ARADDR(3)} -port {vec:rsc.ARADDR(3)} -attr vt d
load net {vec:rsc.ARADDR(4)} -port {vec:rsc.ARADDR(4)} -attr vt d
load net {vec:rsc.ARADDR(5)} -port {vec:rsc.ARADDR(5)} -attr vt d
load net {vec:rsc.ARADDR(6)} -port {vec:rsc.ARADDR(6)} -attr vt d
load net {vec:rsc.ARADDR(7)} -port {vec:rsc.ARADDR(7)} -attr vt d
load net {vec:rsc.ARADDR(8)} -port {vec:rsc.ARADDR(8)} -attr vt d
load net {vec:rsc.ARADDR(9)} -port {vec:rsc.ARADDR(9)} -attr vt d
load net {vec:rsc.ARADDR(10)} -port {vec:rsc.ARADDR(10)} -attr vt d
load net {vec:rsc.ARADDR(11)} -port {vec:rsc.ARADDR(11)} -attr vt d
load netBundle {vec:rsc.ARADDR} 12 {vec:rsc.ARADDR(0)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1493 -attr oid 1489 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1494 -attr oid 1490 -attr vt d
load net {vec:rsc.ARID} -port {vec:rsc.ARID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1495 -attr oid 1491 -attr vt d
load net {vec:rsc.BREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1496 -attr oid 1492 -attr vt d
load net {vec:rsc.BREADY} -port {vec:rsc.BREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1497 -attr oid 1493 -attr vt d
load net {vec:rsc.BVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1498 -attr oid 1494 -attr vt d
load net {vec:rsc.BVALID} -port {vec:rsc.BVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1499 -attr oid 1495 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.BVALID}
load net {vec:rsc.BUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1500 -attr oid 1496 -attr vt d
load net {vec:rsc.BUSER} -port {vec:rsc.BUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1501 -attr oid 1497 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.BUSER}
load net {vec:rsc.BRESP(0)} -attr vt d
load net {vec:rsc.BRESP(1)} -attr vt d
load netBundle {vec:rsc.BRESP} 2 {vec:rsc.BRESP(0)} {vec:rsc.BRESP(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1502 -attr oid 1498 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.BRESP}
load net {vec:rsc.BRESP(0)} -port {vec:rsc.BRESP(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.BRESP}
load net {vec:rsc.BRESP(1)} -port {vec:rsc.BRESP(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.BRESP}
load net {vec:rsc.BID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1503 -attr oid 1499 -attr vt d
load net {vec:rsc.BID} -port {vec:rsc.BID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1504 -attr oid 1500 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.BID}
load net {vec:rsc.WREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1505 -attr oid 1501 -attr vt d
load net {vec:rsc.WREADY} -port {vec:rsc.WREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1506 -attr oid 1502 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WREADY}
load net {vec:rsc.WVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1507 -attr oid 1503 -attr vt d
load net {vec:rsc.WVALID} -port {vec:rsc.WVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1508 -attr oid 1504 -attr vt d
load net {vec:rsc.WUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1509 -attr oid 1505 -attr vt d
load net {vec:rsc.WUSER} -port {vec:rsc.WUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1510 -attr oid 1506 -attr vt d
load net {vec:rsc.WLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1511 -attr oid 1507 -attr vt d
load net {vec:rsc.WLAST} -port {vec:rsc.WLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1512 -attr oid 1508 -attr vt d
load net {vec:rsc.WSTRB(0)} -attr vt d
load net {vec:rsc.WSTRB(1)} -attr vt d
load net {vec:rsc.WSTRB(2)} -attr vt d
load net {vec:rsc.WSTRB(3)} -attr vt d
load net {vec:rsc.WSTRB(4)} -attr vt d
load net {vec:rsc.WSTRB(5)} -attr vt d
load net {vec:rsc.WSTRB(6)} -attr vt d
load net {vec:rsc.WSTRB(7)} -attr vt d
load netBundle {vec:rsc.WSTRB} 8 {vec:rsc.WSTRB(0)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(3)} {vec:rsc.WSTRB(4)} {vec:rsc.WSTRB(5)} {vec:rsc.WSTRB(6)} {vec:rsc.WSTRB(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1513 -attr oid 1509 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(0)} -port {vec:rsc.WSTRB(0)} -attr vt d
load net {vec:rsc.WSTRB(1)} -port {vec:rsc.WSTRB(1)} -attr vt d
load net {vec:rsc.WSTRB(2)} -port {vec:rsc.WSTRB(2)} -attr vt d
load net {vec:rsc.WSTRB(3)} -port {vec:rsc.WSTRB(3)} -attr vt d
load net {vec:rsc.WSTRB(4)} -port {vec:rsc.WSTRB(4)} -attr vt d
load net {vec:rsc.WSTRB(5)} -port {vec:rsc.WSTRB(5)} -attr vt d
load net {vec:rsc.WSTRB(6)} -port {vec:rsc.WSTRB(6)} -attr vt d
load net {vec:rsc.WSTRB(7)} -port {vec:rsc.WSTRB(7)} -attr vt d
load netBundle {vec:rsc.WSTRB} 8 {vec:rsc.WSTRB(0)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(3)} {vec:rsc.WSTRB(4)} {vec:rsc.WSTRB(5)} {vec:rsc.WSTRB(6)} {vec:rsc.WSTRB(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1514 -attr oid 1510 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WSTRB}
load net {vec:rsc.WDATA(0)} -attr vt d
load net {vec:rsc.WDATA(1)} -attr vt d
load net {vec:rsc.WDATA(2)} -attr vt d
load net {vec:rsc.WDATA(3)} -attr vt d
load net {vec:rsc.WDATA(4)} -attr vt d
load net {vec:rsc.WDATA(5)} -attr vt d
load net {vec:rsc.WDATA(6)} -attr vt d
load net {vec:rsc.WDATA(7)} -attr vt d
load net {vec:rsc.WDATA(8)} -attr vt d
load net {vec:rsc.WDATA(9)} -attr vt d
load net {vec:rsc.WDATA(10)} -attr vt d
load net {vec:rsc.WDATA(11)} -attr vt d
load net {vec:rsc.WDATA(12)} -attr vt d
load net {vec:rsc.WDATA(13)} -attr vt d
load net {vec:rsc.WDATA(14)} -attr vt d
load net {vec:rsc.WDATA(15)} -attr vt d
load net {vec:rsc.WDATA(16)} -attr vt d
load net {vec:rsc.WDATA(17)} -attr vt d
load net {vec:rsc.WDATA(18)} -attr vt d
load net {vec:rsc.WDATA(19)} -attr vt d
load net {vec:rsc.WDATA(20)} -attr vt d
load net {vec:rsc.WDATA(21)} -attr vt d
load net {vec:rsc.WDATA(22)} -attr vt d
load net {vec:rsc.WDATA(23)} -attr vt d
load net {vec:rsc.WDATA(24)} -attr vt d
load net {vec:rsc.WDATA(25)} -attr vt d
load net {vec:rsc.WDATA(26)} -attr vt d
load net {vec:rsc.WDATA(27)} -attr vt d
load net {vec:rsc.WDATA(28)} -attr vt d
load net {vec:rsc.WDATA(29)} -attr vt d
load net {vec:rsc.WDATA(30)} -attr vt d
load net {vec:rsc.WDATA(31)} -attr vt d
load net {vec:rsc.WDATA(32)} -attr vt d
load net {vec:rsc.WDATA(33)} -attr vt d
load net {vec:rsc.WDATA(34)} -attr vt d
load net {vec:rsc.WDATA(35)} -attr vt d
load net {vec:rsc.WDATA(36)} -attr vt d
load net {vec:rsc.WDATA(37)} -attr vt d
load net {vec:rsc.WDATA(38)} -attr vt d
load net {vec:rsc.WDATA(39)} -attr vt d
load net {vec:rsc.WDATA(40)} -attr vt d
load net {vec:rsc.WDATA(41)} -attr vt d
load net {vec:rsc.WDATA(42)} -attr vt d
load net {vec:rsc.WDATA(43)} -attr vt d
load net {vec:rsc.WDATA(44)} -attr vt d
load net {vec:rsc.WDATA(45)} -attr vt d
load net {vec:rsc.WDATA(46)} -attr vt d
load net {vec:rsc.WDATA(47)} -attr vt d
load net {vec:rsc.WDATA(48)} -attr vt d
load net {vec:rsc.WDATA(49)} -attr vt d
load net {vec:rsc.WDATA(50)} -attr vt d
load net {vec:rsc.WDATA(51)} -attr vt d
load net {vec:rsc.WDATA(52)} -attr vt d
load net {vec:rsc.WDATA(53)} -attr vt d
load net {vec:rsc.WDATA(54)} -attr vt d
load net {vec:rsc.WDATA(55)} -attr vt d
load net {vec:rsc.WDATA(56)} -attr vt d
load net {vec:rsc.WDATA(57)} -attr vt d
load net {vec:rsc.WDATA(58)} -attr vt d
load net {vec:rsc.WDATA(59)} -attr vt d
load net {vec:rsc.WDATA(60)} -attr vt d
load net {vec:rsc.WDATA(61)} -attr vt d
load net {vec:rsc.WDATA(62)} -attr vt d
load net {vec:rsc.WDATA(63)} -attr vt d
load netBundle {vec:rsc.WDATA} 64 {vec:rsc.WDATA(0)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(31)} {vec:rsc.WDATA(32)} {vec:rsc.WDATA(33)} {vec:rsc.WDATA(34)} {vec:rsc.WDATA(35)} {vec:rsc.WDATA(36)} {vec:rsc.WDATA(37)} {vec:rsc.WDATA(38)} {vec:rsc.WDATA(39)} {vec:rsc.WDATA(40)} {vec:rsc.WDATA(41)} {vec:rsc.WDATA(42)} {vec:rsc.WDATA(43)} {vec:rsc.WDATA(44)} {vec:rsc.WDATA(45)} {vec:rsc.WDATA(46)} {vec:rsc.WDATA(47)} {vec:rsc.WDATA(48)} {vec:rsc.WDATA(49)} {vec:rsc.WDATA(50)} {vec:rsc.WDATA(51)} {vec:rsc.WDATA(52)} {vec:rsc.WDATA(53)} {vec:rsc.WDATA(54)} {vec:rsc.WDATA(55)} {vec:rsc.WDATA(56)} {vec:rsc.WDATA(57)} {vec:rsc.WDATA(58)} {vec:rsc.WDATA(59)} {vec:rsc.WDATA(60)} {vec:rsc.WDATA(61)} {vec:rsc.WDATA(62)} {vec:rsc.WDATA(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1515 -attr oid 1511 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(0)} -port {vec:rsc.WDATA(0)} -attr vt d
load net {vec:rsc.WDATA(1)} -port {vec:rsc.WDATA(1)} -attr vt d
load net {vec:rsc.WDATA(2)} -port {vec:rsc.WDATA(2)} -attr vt d
load net {vec:rsc.WDATA(3)} -port {vec:rsc.WDATA(3)} -attr vt d
load net {vec:rsc.WDATA(4)} -port {vec:rsc.WDATA(4)} -attr vt d
load net {vec:rsc.WDATA(5)} -port {vec:rsc.WDATA(5)} -attr vt d
load net {vec:rsc.WDATA(6)} -port {vec:rsc.WDATA(6)} -attr vt d
load net {vec:rsc.WDATA(7)} -port {vec:rsc.WDATA(7)} -attr vt d
load net {vec:rsc.WDATA(8)} -port {vec:rsc.WDATA(8)} -attr vt d
load net {vec:rsc.WDATA(9)} -port {vec:rsc.WDATA(9)} -attr vt d
load net {vec:rsc.WDATA(10)} -port {vec:rsc.WDATA(10)} -attr vt d
load net {vec:rsc.WDATA(11)} -port {vec:rsc.WDATA(11)} -attr vt d
load net {vec:rsc.WDATA(12)} -port {vec:rsc.WDATA(12)} -attr vt d
load net {vec:rsc.WDATA(13)} -port {vec:rsc.WDATA(13)} -attr vt d
load net {vec:rsc.WDATA(14)} -port {vec:rsc.WDATA(14)} -attr vt d
load net {vec:rsc.WDATA(15)} -port {vec:rsc.WDATA(15)} -attr vt d
load net {vec:rsc.WDATA(16)} -port {vec:rsc.WDATA(16)} -attr vt d
load net {vec:rsc.WDATA(17)} -port {vec:rsc.WDATA(17)} -attr vt d
load net {vec:rsc.WDATA(18)} -port {vec:rsc.WDATA(18)} -attr vt d
load net {vec:rsc.WDATA(19)} -port {vec:rsc.WDATA(19)} -attr vt d
load net {vec:rsc.WDATA(20)} -port {vec:rsc.WDATA(20)} -attr vt d
load net {vec:rsc.WDATA(21)} -port {vec:rsc.WDATA(21)} -attr vt d
load net {vec:rsc.WDATA(22)} -port {vec:rsc.WDATA(22)} -attr vt d
load net {vec:rsc.WDATA(23)} -port {vec:rsc.WDATA(23)} -attr vt d
load net {vec:rsc.WDATA(24)} -port {vec:rsc.WDATA(24)} -attr vt d
load net {vec:rsc.WDATA(25)} -port {vec:rsc.WDATA(25)} -attr vt d
load net {vec:rsc.WDATA(26)} -port {vec:rsc.WDATA(26)} -attr vt d
load net {vec:rsc.WDATA(27)} -port {vec:rsc.WDATA(27)} -attr vt d
load net {vec:rsc.WDATA(28)} -port {vec:rsc.WDATA(28)} -attr vt d
load net {vec:rsc.WDATA(29)} -port {vec:rsc.WDATA(29)} -attr vt d
load net {vec:rsc.WDATA(30)} -port {vec:rsc.WDATA(30)} -attr vt d
load net {vec:rsc.WDATA(31)} -port {vec:rsc.WDATA(31)} -attr vt d
load net {vec:rsc.WDATA(32)} -port {vec:rsc.WDATA(32)} -attr vt d
load net {vec:rsc.WDATA(33)} -port {vec:rsc.WDATA(33)} -attr vt d
load net {vec:rsc.WDATA(34)} -port {vec:rsc.WDATA(34)} -attr vt d
load net {vec:rsc.WDATA(35)} -port {vec:rsc.WDATA(35)} -attr vt d
load net {vec:rsc.WDATA(36)} -port {vec:rsc.WDATA(36)} -attr vt d
load net {vec:rsc.WDATA(37)} -port {vec:rsc.WDATA(37)} -attr vt d
load net {vec:rsc.WDATA(38)} -port {vec:rsc.WDATA(38)} -attr vt d
load net {vec:rsc.WDATA(39)} -port {vec:rsc.WDATA(39)} -attr vt d
load net {vec:rsc.WDATA(40)} -port {vec:rsc.WDATA(40)} -attr vt d
load net {vec:rsc.WDATA(41)} -port {vec:rsc.WDATA(41)} -attr vt d
load net {vec:rsc.WDATA(42)} -port {vec:rsc.WDATA(42)} -attr vt d
load net {vec:rsc.WDATA(43)} -port {vec:rsc.WDATA(43)} -attr vt d
load net {vec:rsc.WDATA(44)} -port {vec:rsc.WDATA(44)} -attr vt d
load net {vec:rsc.WDATA(45)} -port {vec:rsc.WDATA(45)} -attr vt d
load net {vec:rsc.WDATA(46)} -port {vec:rsc.WDATA(46)} -attr vt d
load net {vec:rsc.WDATA(47)} -port {vec:rsc.WDATA(47)} -attr vt d
load net {vec:rsc.WDATA(48)} -port {vec:rsc.WDATA(48)} -attr vt d
load net {vec:rsc.WDATA(49)} -port {vec:rsc.WDATA(49)} -attr vt d
load net {vec:rsc.WDATA(50)} -port {vec:rsc.WDATA(50)} -attr vt d
load net {vec:rsc.WDATA(51)} -port {vec:rsc.WDATA(51)} -attr vt d
load net {vec:rsc.WDATA(52)} -port {vec:rsc.WDATA(52)} -attr vt d
load net {vec:rsc.WDATA(53)} -port {vec:rsc.WDATA(53)} -attr vt d
load net {vec:rsc.WDATA(54)} -port {vec:rsc.WDATA(54)} -attr vt d
load net {vec:rsc.WDATA(55)} -port {vec:rsc.WDATA(55)} -attr vt d
load net {vec:rsc.WDATA(56)} -port {vec:rsc.WDATA(56)} -attr vt d
load net {vec:rsc.WDATA(57)} -port {vec:rsc.WDATA(57)} -attr vt d
load net {vec:rsc.WDATA(58)} -port {vec:rsc.WDATA(58)} -attr vt d
load net {vec:rsc.WDATA(59)} -port {vec:rsc.WDATA(59)} -attr vt d
load net {vec:rsc.WDATA(60)} -port {vec:rsc.WDATA(60)} -attr vt d
load net {vec:rsc.WDATA(61)} -port {vec:rsc.WDATA(61)} -attr vt d
load net {vec:rsc.WDATA(62)} -port {vec:rsc.WDATA(62)} -attr vt d
load net {vec:rsc.WDATA(63)} -port {vec:rsc.WDATA(63)} -attr vt d
load netBundle {vec:rsc.WDATA} 64 {vec:rsc.WDATA(0)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(31)} {vec:rsc.WDATA(32)} {vec:rsc.WDATA(33)} {vec:rsc.WDATA(34)} {vec:rsc.WDATA(35)} {vec:rsc.WDATA(36)} {vec:rsc.WDATA(37)} {vec:rsc.WDATA(38)} {vec:rsc.WDATA(39)} {vec:rsc.WDATA(40)} {vec:rsc.WDATA(41)} {vec:rsc.WDATA(42)} {vec:rsc.WDATA(43)} {vec:rsc.WDATA(44)} {vec:rsc.WDATA(45)} {vec:rsc.WDATA(46)} {vec:rsc.WDATA(47)} {vec:rsc.WDATA(48)} {vec:rsc.WDATA(49)} {vec:rsc.WDATA(50)} {vec:rsc.WDATA(51)} {vec:rsc.WDATA(52)} {vec:rsc.WDATA(53)} {vec:rsc.WDATA(54)} {vec:rsc.WDATA(55)} {vec:rsc.WDATA(56)} {vec:rsc.WDATA(57)} {vec:rsc.WDATA(58)} {vec:rsc.WDATA(59)} {vec:rsc.WDATA(60)} {vec:rsc.WDATA(61)} {vec:rsc.WDATA(62)} {vec:rsc.WDATA(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1516 -attr oid 1512 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.AWREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1517 -attr oid 1513 -attr vt d
load net {vec:rsc.AWREADY} -port {vec:rsc.AWREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1518 -attr oid 1514 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWREADY}
load net {vec:rsc.AWVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1519 -attr oid 1515 -attr vt d
load net {vec:rsc.AWVALID} -port {vec:rsc.AWVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1520 -attr oid 1516 -attr vt d
load net {vec:rsc.AWUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1521 -attr oid 1517 -attr vt d
load net {vec:rsc.AWUSER} -port {vec:rsc.AWUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1522 -attr oid 1518 -attr vt d
load net {vec:rsc.AWREGION(0)} -attr vt d
load net {vec:rsc.AWREGION(1)} -attr vt d
load net {vec:rsc.AWREGION(2)} -attr vt d
load net {vec:rsc.AWREGION(3)} -attr vt d
load netBundle {vec:rsc.AWREGION} 4 {vec:rsc.AWREGION(0)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1523 -attr oid 1519 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(0)} -port {vec:rsc.AWREGION(0)} -attr vt d
load net {vec:rsc.AWREGION(1)} -port {vec:rsc.AWREGION(1)} -attr vt d
load net {vec:rsc.AWREGION(2)} -port {vec:rsc.AWREGION(2)} -attr vt d
load net {vec:rsc.AWREGION(3)} -port {vec:rsc.AWREGION(3)} -attr vt d
load netBundle {vec:rsc.AWREGION} 4 {vec:rsc.AWREGION(0)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1524 -attr oid 1520 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWREGION}
load net {vec:rsc.AWQOS(0)} -attr vt d
load net {vec:rsc.AWQOS(1)} -attr vt d
load net {vec:rsc.AWQOS(2)} -attr vt d
load net {vec:rsc.AWQOS(3)} -attr vt d
load netBundle {vec:rsc.AWQOS} 4 {vec:rsc.AWQOS(0)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1525 -attr oid 1521 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(0)} -port {vec:rsc.AWQOS(0)} -attr vt d
load net {vec:rsc.AWQOS(1)} -port {vec:rsc.AWQOS(1)} -attr vt d
load net {vec:rsc.AWQOS(2)} -port {vec:rsc.AWQOS(2)} -attr vt d
load net {vec:rsc.AWQOS(3)} -port {vec:rsc.AWQOS(3)} -attr vt d
load netBundle {vec:rsc.AWQOS} 4 {vec:rsc.AWQOS(0)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1526 -attr oid 1522 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWQOS}
load net {vec:rsc.AWPROT(0)} -attr vt d
load net {vec:rsc.AWPROT(1)} -attr vt d
load net {vec:rsc.AWPROT(2)} -attr vt d
load netBundle {vec:rsc.AWPROT} 3 {vec:rsc.AWPROT(0)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1527 -attr oid 1523 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(0)} -port {vec:rsc.AWPROT(0)} -attr vt d
load net {vec:rsc.AWPROT(1)} -port {vec:rsc.AWPROT(1)} -attr vt d
load net {vec:rsc.AWPROT(2)} -port {vec:rsc.AWPROT(2)} -attr vt d
load netBundle {vec:rsc.AWPROT} 3 {vec:rsc.AWPROT(0)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1528 -attr oid 1524 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWPROT}
load net {vec:rsc.AWCACHE(0)} -attr vt d
load net {vec:rsc.AWCACHE(1)} -attr vt d
load net {vec:rsc.AWCACHE(2)} -attr vt d
load net {vec:rsc.AWCACHE(3)} -attr vt d
load netBundle {vec:rsc.AWCACHE} 4 {vec:rsc.AWCACHE(0)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1529 -attr oid 1525 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(0)} -port {vec:rsc.AWCACHE(0)} -attr vt d
load net {vec:rsc.AWCACHE(1)} -port {vec:rsc.AWCACHE(1)} -attr vt d
load net {vec:rsc.AWCACHE(2)} -port {vec:rsc.AWCACHE(2)} -attr vt d
load net {vec:rsc.AWCACHE(3)} -port {vec:rsc.AWCACHE(3)} -attr vt d
load netBundle {vec:rsc.AWCACHE} 4 {vec:rsc.AWCACHE(0)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1530 -attr oid 1526 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWCACHE}
load net {vec:rsc.AWLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1531 -attr oid 1527 -attr vt d
load net {vec:rsc.AWLOCK} -port {vec:rsc.AWLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1532 -attr oid 1528 -attr vt d
load net {vec:rsc.AWBURST(0)} -attr vt d
load net {vec:rsc.AWBURST(1)} -attr vt d
load netBundle {vec:rsc.AWBURST} 2 {vec:rsc.AWBURST(0)} {vec:rsc.AWBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1533 -attr oid 1529 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWBURST}
load net {vec:rsc.AWBURST(0)} -port {vec:rsc.AWBURST(0)} -attr vt d
load net {vec:rsc.AWBURST(1)} -port {vec:rsc.AWBURST(1)} -attr vt d
load netBundle {vec:rsc.AWBURST} 2 {vec:rsc.AWBURST(0)} {vec:rsc.AWBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1534 -attr oid 1530 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWBURST}
load net {vec:rsc.AWSIZE(0)} -attr vt d
load net {vec:rsc.AWSIZE(1)} -attr vt d
load net {vec:rsc.AWSIZE(2)} -attr vt d
load netBundle {vec:rsc.AWSIZE} 3 {vec:rsc.AWSIZE(0)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1535 -attr oid 1531 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(0)} -port {vec:rsc.AWSIZE(0)} -attr vt d
load net {vec:rsc.AWSIZE(1)} -port {vec:rsc.AWSIZE(1)} -attr vt d
load net {vec:rsc.AWSIZE(2)} -port {vec:rsc.AWSIZE(2)} -attr vt d
load netBundle {vec:rsc.AWSIZE} 3 {vec:rsc.AWSIZE(0)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1536 -attr oid 1532 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWSIZE}
load net {vec:rsc.AWLEN(0)} -attr vt d
load net {vec:rsc.AWLEN(1)} -attr vt d
load net {vec:rsc.AWLEN(2)} -attr vt d
load net {vec:rsc.AWLEN(3)} -attr vt d
load net {vec:rsc.AWLEN(4)} -attr vt d
load net {vec:rsc.AWLEN(5)} -attr vt d
load net {vec:rsc.AWLEN(6)} -attr vt d
load net {vec:rsc.AWLEN(7)} -attr vt d
load netBundle {vec:rsc.AWLEN} 8 {vec:rsc.AWLEN(0)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1537 -attr oid 1533 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(0)} -port {vec:rsc.AWLEN(0)} -attr vt d
load net {vec:rsc.AWLEN(1)} -port {vec:rsc.AWLEN(1)} -attr vt d
load net {vec:rsc.AWLEN(2)} -port {vec:rsc.AWLEN(2)} -attr vt d
load net {vec:rsc.AWLEN(3)} -port {vec:rsc.AWLEN(3)} -attr vt d
load net {vec:rsc.AWLEN(4)} -port {vec:rsc.AWLEN(4)} -attr vt d
load net {vec:rsc.AWLEN(5)} -port {vec:rsc.AWLEN(5)} -attr vt d
load net {vec:rsc.AWLEN(6)} -port {vec:rsc.AWLEN(6)} -attr vt d
load net {vec:rsc.AWLEN(7)} -port {vec:rsc.AWLEN(7)} -attr vt d
load netBundle {vec:rsc.AWLEN} 8 {vec:rsc.AWLEN(0)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1538 -attr oid 1534 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWADDR(0)} -attr vt d
load net {vec:rsc.AWADDR(1)} -attr vt d
load net {vec:rsc.AWADDR(2)} -attr vt d
load net {vec:rsc.AWADDR(3)} -attr vt d
load net {vec:rsc.AWADDR(4)} -attr vt d
load net {vec:rsc.AWADDR(5)} -attr vt d
load net {vec:rsc.AWADDR(6)} -attr vt d
load net {vec:rsc.AWADDR(7)} -attr vt d
load net {vec:rsc.AWADDR(8)} -attr vt d
load net {vec:rsc.AWADDR(9)} -attr vt d
load net {vec:rsc.AWADDR(10)} -attr vt d
load net {vec:rsc.AWADDR(11)} -attr vt d
load netBundle {vec:rsc.AWADDR} 12 {vec:rsc.AWADDR(0)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1539 -attr oid 1535 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(0)} -port {vec:rsc.AWADDR(0)} -attr vt d
load net {vec:rsc.AWADDR(1)} -port {vec:rsc.AWADDR(1)} -attr vt d
load net {vec:rsc.AWADDR(2)} -port {vec:rsc.AWADDR(2)} -attr vt d
load net {vec:rsc.AWADDR(3)} -port {vec:rsc.AWADDR(3)} -attr vt d
load net {vec:rsc.AWADDR(4)} -port {vec:rsc.AWADDR(4)} -attr vt d
load net {vec:rsc.AWADDR(5)} -port {vec:rsc.AWADDR(5)} -attr vt d
load net {vec:rsc.AWADDR(6)} -port {vec:rsc.AWADDR(6)} -attr vt d
load net {vec:rsc.AWADDR(7)} -port {vec:rsc.AWADDR(7)} -attr vt d
load net {vec:rsc.AWADDR(8)} -port {vec:rsc.AWADDR(8)} -attr vt d
load net {vec:rsc.AWADDR(9)} -port {vec:rsc.AWADDR(9)} -attr vt d
load net {vec:rsc.AWADDR(10)} -port {vec:rsc.AWADDR(10)} -attr vt d
load net {vec:rsc.AWADDR(11)} -port {vec:rsc.AWADDR(11)} -attr vt d
load netBundle {vec:rsc.AWADDR} 12 {vec:rsc.AWADDR(0)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1540 -attr oid 1536 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1541 -attr oid 1537 -attr vt d
load net {vec:rsc.AWID} -port {vec:rsc.AWID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1542 -attr oid 1538 -attr vt d
load net {vec:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1543 -attr oid 1539 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1544 -attr oid 1540 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -attr vt d
load net {p:rsc.dat(32)} -attr vt d
load net {p:rsc.dat(33)} -attr vt d
load net {p:rsc.dat(34)} -attr vt d
load net {p:rsc.dat(35)} -attr vt d
load net {p:rsc.dat(36)} -attr vt d
load net {p:rsc.dat(37)} -attr vt d
load net {p:rsc.dat(38)} -attr vt d
load net {p:rsc.dat(39)} -attr vt d
load net {p:rsc.dat(40)} -attr vt d
load net {p:rsc.dat(41)} -attr vt d
load net {p:rsc.dat(42)} -attr vt d
load net {p:rsc.dat(43)} -attr vt d
load net {p:rsc.dat(44)} -attr vt d
load net {p:rsc.dat(45)} -attr vt d
load net {p:rsc.dat(46)} -attr vt d
load net {p:rsc.dat(47)} -attr vt d
load net {p:rsc.dat(48)} -attr vt d
load net {p:rsc.dat(49)} -attr vt d
load net {p:rsc.dat(50)} -attr vt d
load net {p:rsc.dat(51)} -attr vt d
load net {p:rsc.dat(52)} -attr vt d
load net {p:rsc.dat(53)} -attr vt d
load net {p:rsc.dat(54)} -attr vt d
load net {p:rsc.dat(55)} -attr vt d
load net {p:rsc.dat(56)} -attr vt d
load net {p:rsc.dat(57)} -attr vt d
load net {p:rsc.dat(58)} -attr vt d
load net {p:rsc.dat(59)} -attr vt d
load net {p:rsc.dat(60)} -attr vt d
load net {p:rsc.dat(61)} -attr vt d
load net {p:rsc.dat(62)} -attr vt d
load net {p:rsc.dat(63)} -attr vt d
load netBundle {p:rsc.dat} 64 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} {p:rsc.dat(32)} {p:rsc.dat(33)} {p:rsc.dat(34)} {p:rsc.dat(35)} {p:rsc.dat(36)} {p:rsc.dat(37)} {p:rsc.dat(38)} {p:rsc.dat(39)} {p:rsc.dat(40)} {p:rsc.dat(41)} {p:rsc.dat(42)} {p:rsc.dat(43)} {p:rsc.dat(44)} {p:rsc.dat(45)} {p:rsc.dat(46)} {p:rsc.dat(47)} {p:rsc.dat(48)} {p:rsc.dat(49)} {p:rsc.dat(50)} {p:rsc.dat(51)} {p:rsc.dat(52)} {p:rsc.dat(53)} {p:rsc.dat(54)} {p:rsc.dat(55)} {p:rsc.dat(56)} {p:rsc.dat(57)} {p:rsc.dat(58)} {p:rsc.dat(59)} {p:rsc.dat(60)} {p:rsc.dat(61)} {p:rsc.dat(62)} {p:rsc.dat(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1545 -attr oid 1541 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(0)} -port {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -port {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -port {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -port {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -port {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -port {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -port {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -port {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -port {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -port {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -port {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -port {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -port {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -port {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -port {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -port {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -port {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -port {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -port {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -port {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -port {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -port {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -port {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -port {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -port {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -port {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -port {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -port {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -port {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -port {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -port {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -port {p:rsc.dat(31)} -attr vt d
load net {p:rsc.dat(32)} -port {p:rsc.dat(32)} -attr vt d
load net {p:rsc.dat(33)} -port {p:rsc.dat(33)} -attr vt d
load net {p:rsc.dat(34)} -port {p:rsc.dat(34)} -attr vt d
load net {p:rsc.dat(35)} -port {p:rsc.dat(35)} -attr vt d
load net {p:rsc.dat(36)} -port {p:rsc.dat(36)} -attr vt d
load net {p:rsc.dat(37)} -port {p:rsc.dat(37)} -attr vt d
load net {p:rsc.dat(38)} -port {p:rsc.dat(38)} -attr vt d
load net {p:rsc.dat(39)} -port {p:rsc.dat(39)} -attr vt d
load net {p:rsc.dat(40)} -port {p:rsc.dat(40)} -attr vt d
load net {p:rsc.dat(41)} -port {p:rsc.dat(41)} -attr vt d
load net {p:rsc.dat(42)} -port {p:rsc.dat(42)} -attr vt d
load net {p:rsc.dat(43)} -port {p:rsc.dat(43)} -attr vt d
load net {p:rsc.dat(44)} -port {p:rsc.dat(44)} -attr vt d
load net {p:rsc.dat(45)} -port {p:rsc.dat(45)} -attr vt d
load net {p:rsc.dat(46)} -port {p:rsc.dat(46)} -attr vt d
load net {p:rsc.dat(47)} -port {p:rsc.dat(47)} -attr vt d
load net {p:rsc.dat(48)} -port {p:rsc.dat(48)} -attr vt d
load net {p:rsc.dat(49)} -port {p:rsc.dat(49)} -attr vt d
load net {p:rsc.dat(50)} -port {p:rsc.dat(50)} -attr vt d
load net {p:rsc.dat(51)} -port {p:rsc.dat(51)} -attr vt d
load net {p:rsc.dat(52)} -port {p:rsc.dat(52)} -attr vt d
load net {p:rsc.dat(53)} -port {p:rsc.dat(53)} -attr vt d
load net {p:rsc.dat(54)} -port {p:rsc.dat(54)} -attr vt d
load net {p:rsc.dat(55)} -port {p:rsc.dat(55)} -attr vt d
load net {p:rsc.dat(56)} -port {p:rsc.dat(56)} -attr vt d
load net {p:rsc.dat(57)} -port {p:rsc.dat(57)} -attr vt d
load net {p:rsc.dat(58)} -port {p:rsc.dat(58)} -attr vt d
load net {p:rsc.dat(59)} -port {p:rsc.dat(59)} -attr vt d
load net {p:rsc.dat(60)} -port {p:rsc.dat(60)} -attr vt d
load net {p:rsc.dat(61)} -port {p:rsc.dat(61)} -attr vt d
load net {p:rsc.dat(62)} -port {p:rsc.dat(62)} -attr vt d
load net {p:rsc.dat(63)} -port {p:rsc.dat(63)} -attr vt d
load netBundle {p:rsc.dat} 64 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} {p:rsc.dat(32)} {p:rsc.dat(33)} {p:rsc.dat(34)} {p:rsc.dat(35)} {p:rsc.dat(36)} {p:rsc.dat(37)} {p:rsc.dat(38)} {p:rsc.dat(39)} {p:rsc.dat(40)} {p:rsc.dat(41)} {p:rsc.dat(42)} {p:rsc.dat(43)} {p:rsc.dat(44)} {p:rsc.dat(45)} {p:rsc.dat(46)} {p:rsc.dat(47)} {p:rsc.dat(48)} {p:rsc.dat(49)} {p:rsc.dat(50)} {p:rsc.dat(51)} {p:rsc.dat(52)} {p:rsc.dat(53)} {p:rsc.dat(54)} {p:rsc.dat(55)} {p:rsc.dat(56)} {p:rsc.dat(57)} {p:rsc.dat(58)} {p:rsc.dat(59)} {p:rsc.dat(60)} {p:rsc.dat(61)} {p:rsc.dat(62)} {p:rsc.dat(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1546 -attr oid 1542 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1547 -attr oid 1543 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1548 -attr oid 1544 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.triosy.lz}
load net {r:rsc.dat(0)} -attr vt d
load net {r:rsc.dat(1)} -attr vt d
load net {r:rsc.dat(2)} -attr vt d
load net {r:rsc.dat(3)} -attr vt d
load net {r:rsc.dat(4)} -attr vt d
load net {r:rsc.dat(5)} -attr vt d
load net {r:rsc.dat(6)} -attr vt d
load net {r:rsc.dat(7)} -attr vt d
load net {r:rsc.dat(8)} -attr vt d
load net {r:rsc.dat(9)} -attr vt d
load net {r:rsc.dat(10)} -attr vt d
load net {r:rsc.dat(11)} -attr vt d
load net {r:rsc.dat(12)} -attr vt d
load net {r:rsc.dat(13)} -attr vt d
load net {r:rsc.dat(14)} -attr vt d
load net {r:rsc.dat(15)} -attr vt d
load net {r:rsc.dat(16)} -attr vt d
load net {r:rsc.dat(17)} -attr vt d
load net {r:rsc.dat(18)} -attr vt d
load net {r:rsc.dat(19)} -attr vt d
load net {r:rsc.dat(20)} -attr vt d
load net {r:rsc.dat(21)} -attr vt d
load net {r:rsc.dat(22)} -attr vt d
load net {r:rsc.dat(23)} -attr vt d
load net {r:rsc.dat(24)} -attr vt d
load net {r:rsc.dat(25)} -attr vt d
load net {r:rsc.dat(26)} -attr vt d
load net {r:rsc.dat(27)} -attr vt d
load net {r:rsc.dat(28)} -attr vt d
load net {r:rsc.dat(29)} -attr vt d
load net {r:rsc.dat(30)} -attr vt d
load net {r:rsc.dat(31)} -attr vt d
load net {r:rsc.dat(32)} -attr vt d
load net {r:rsc.dat(33)} -attr vt d
load net {r:rsc.dat(34)} -attr vt d
load net {r:rsc.dat(35)} -attr vt d
load net {r:rsc.dat(36)} -attr vt d
load net {r:rsc.dat(37)} -attr vt d
load net {r:rsc.dat(38)} -attr vt d
load net {r:rsc.dat(39)} -attr vt d
load net {r:rsc.dat(40)} -attr vt d
load net {r:rsc.dat(41)} -attr vt d
load net {r:rsc.dat(42)} -attr vt d
load net {r:rsc.dat(43)} -attr vt d
load net {r:rsc.dat(44)} -attr vt d
load net {r:rsc.dat(45)} -attr vt d
load net {r:rsc.dat(46)} -attr vt d
load net {r:rsc.dat(47)} -attr vt d
load net {r:rsc.dat(48)} -attr vt d
load net {r:rsc.dat(49)} -attr vt d
load net {r:rsc.dat(50)} -attr vt d
load net {r:rsc.dat(51)} -attr vt d
load net {r:rsc.dat(52)} -attr vt d
load net {r:rsc.dat(53)} -attr vt d
load net {r:rsc.dat(54)} -attr vt d
load net {r:rsc.dat(55)} -attr vt d
load net {r:rsc.dat(56)} -attr vt d
load net {r:rsc.dat(57)} -attr vt d
load net {r:rsc.dat(58)} -attr vt d
load net {r:rsc.dat(59)} -attr vt d
load net {r:rsc.dat(60)} -attr vt d
load net {r:rsc.dat(61)} -attr vt d
load net {r:rsc.dat(62)} -attr vt d
load net {r:rsc.dat(63)} -attr vt d
load netBundle {r:rsc.dat} 64 {r:rsc.dat(0)} {r:rsc.dat(1)} {r:rsc.dat(2)} {r:rsc.dat(3)} {r:rsc.dat(4)} {r:rsc.dat(5)} {r:rsc.dat(6)} {r:rsc.dat(7)} {r:rsc.dat(8)} {r:rsc.dat(9)} {r:rsc.dat(10)} {r:rsc.dat(11)} {r:rsc.dat(12)} {r:rsc.dat(13)} {r:rsc.dat(14)} {r:rsc.dat(15)} {r:rsc.dat(16)} {r:rsc.dat(17)} {r:rsc.dat(18)} {r:rsc.dat(19)} {r:rsc.dat(20)} {r:rsc.dat(21)} {r:rsc.dat(22)} {r:rsc.dat(23)} {r:rsc.dat(24)} {r:rsc.dat(25)} {r:rsc.dat(26)} {r:rsc.dat(27)} {r:rsc.dat(28)} {r:rsc.dat(29)} {r:rsc.dat(30)} {r:rsc.dat(31)} {r:rsc.dat(32)} {r:rsc.dat(33)} {r:rsc.dat(34)} {r:rsc.dat(35)} {r:rsc.dat(36)} {r:rsc.dat(37)} {r:rsc.dat(38)} {r:rsc.dat(39)} {r:rsc.dat(40)} {r:rsc.dat(41)} {r:rsc.dat(42)} {r:rsc.dat(43)} {r:rsc.dat(44)} {r:rsc.dat(45)} {r:rsc.dat(46)} {r:rsc.dat(47)} {r:rsc.dat(48)} {r:rsc.dat(49)} {r:rsc.dat(50)} {r:rsc.dat(51)} {r:rsc.dat(52)} {r:rsc.dat(53)} {r:rsc.dat(54)} {r:rsc.dat(55)} {r:rsc.dat(56)} {r:rsc.dat(57)} {r:rsc.dat(58)} {r:rsc.dat(59)} {r:rsc.dat(60)} {r:rsc.dat(61)} {r:rsc.dat(62)} {r:rsc.dat(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1549 -attr oid 1545 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/r:rsc.dat}
load net {r:rsc.dat(0)} -port {r:rsc.dat(0)} -attr vt d
load net {r:rsc.dat(1)} -port {r:rsc.dat(1)} -attr vt d
load net {r:rsc.dat(2)} -port {r:rsc.dat(2)} -attr vt d
load net {r:rsc.dat(3)} -port {r:rsc.dat(3)} -attr vt d
load net {r:rsc.dat(4)} -port {r:rsc.dat(4)} -attr vt d
load net {r:rsc.dat(5)} -port {r:rsc.dat(5)} -attr vt d
load net {r:rsc.dat(6)} -port {r:rsc.dat(6)} -attr vt d
load net {r:rsc.dat(7)} -port {r:rsc.dat(7)} -attr vt d
load net {r:rsc.dat(8)} -port {r:rsc.dat(8)} -attr vt d
load net {r:rsc.dat(9)} -port {r:rsc.dat(9)} -attr vt d
load net {r:rsc.dat(10)} -port {r:rsc.dat(10)} -attr vt d
load net {r:rsc.dat(11)} -port {r:rsc.dat(11)} -attr vt d
load net {r:rsc.dat(12)} -port {r:rsc.dat(12)} -attr vt d
load net {r:rsc.dat(13)} -port {r:rsc.dat(13)} -attr vt d
load net {r:rsc.dat(14)} -port {r:rsc.dat(14)} -attr vt d
load net {r:rsc.dat(15)} -port {r:rsc.dat(15)} -attr vt d
load net {r:rsc.dat(16)} -port {r:rsc.dat(16)} -attr vt d
load net {r:rsc.dat(17)} -port {r:rsc.dat(17)} -attr vt d
load net {r:rsc.dat(18)} -port {r:rsc.dat(18)} -attr vt d
load net {r:rsc.dat(19)} -port {r:rsc.dat(19)} -attr vt d
load net {r:rsc.dat(20)} -port {r:rsc.dat(20)} -attr vt d
load net {r:rsc.dat(21)} -port {r:rsc.dat(21)} -attr vt d
load net {r:rsc.dat(22)} -port {r:rsc.dat(22)} -attr vt d
load net {r:rsc.dat(23)} -port {r:rsc.dat(23)} -attr vt d
load net {r:rsc.dat(24)} -port {r:rsc.dat(24)} -attr vt d
load net {r:rsc.dat(25)} -port {r:rsc.dat(25)} -attr vt d
load net {r:rsc.dat(26)} -port {r:rsc.dat(26)} -attr vt d
load net {r:rsc.dat(27)} -port {r:rsc.dat(27)} -attr vt d
load net {r:rsc.dat(28)} -port {r:rsc.dat(28)} -attr vt d
load net {r:rsc.dat(29)} -port {r:rsc.dat(29)} -attr vt d
load net {r:rsc.dat(30)} -port {r:rsc.dat(30)} -attr vt d
load net {r:rsc.dat(31)} -port {r:rsc.dat(31)} -attr vt d
load net {r:rsc.dat(32)} -port {r:rsc.dat(32)} -attr vt d
load net {r:rsc.dat(33)} -port {r:rsc.dat(33)} -attr vt d
load net {r:rsc.dat(34)} -port {r:rsc.dat(34)} -attr vt d
load net {r:rsc.dat(35)} -port {r:rsc.dat(35)} -attr vt d
load net {r:rsc.dat(36)} -port {r:rsc.dat(36)} -attr vt d
load net {r:rsc.dat(37)} -port {r:rsc.dat(37)} -attr vt d
load net {r:rsc.dat(38)} -port {r:rsc.dat(38)} -attr vt d
load net {r:rsc.dat(39)} -port {r:rsc.dat(39)} -attr vt d
load net {r:rsc.dat(40)} -port {r:rsc.dat(40)} -attr vt d
load net {r:rsc.dat(41)} -port {r:rsc.dat(41)} -attr vt d
load net {r:rsc.dat(42)} -port {r:rsc.dat(42)} -attr vt d
load net {r:rsc.dat(43)} -port {r:rsc.dat(43)} -attr vt d
load net {r:rsc.dat(44)} -port {r:rsc.dat(44)} -attr vt d
load net {r:rsc.dat(45)} -port {r:rsc.dat(45)} -attr vt d
load net {r:rsc.dat(46)} -port {r:rsc.dat(46)} -attr vt d
load net {r:rsc.dat(47)} -port {r:rsc.dat(47)} -attr vt d
load net {r:rsc.dat(48)} -port {r:rsc.dat(48)} -attr vt d
load net {r:rsc.dat(49)} -port {r:rsc.dat(49)} -attr vt d
load net {r:rsc.dat(50)} -port {r:rsc.dat(50)} -attr vt d
load net {r:rsc.dat(51)} -port {r:rsc.dat(51)} -attr vt d
load net {r:rsc.dat(52)} -port {r:rsc.dat(52)} -attr vt d
load net {r:rsc.dat(53)} -port {r:rsc.dat(53)} -attr vt d
load net {r:rsc.dat(54)} -port {r:rsc.dat(54)} -attr vt d
load net {r:rsc.dat(55)} -port {r:rsc.dat(55)} -attr vt d
load net {r:rsc.dat(56)} -port {r:rsc.dat(56)} -attr vt d
load net {r:rsc.dat(57)} -port {r:rsc.dat(57)} -attr vt d
load net {r:rsc.dat(58)} -port {r:rsc.dat(58)} -attr vt d
load net {r:rsc.dat(59)} -port {r:rsc.dat(59)} -attr vt d
load net {r:rsc.dat(60)} -port {r:rsc.dat(60)} -attr vt d
load net {r:rsc.dat(61)} -port {r:rsc.dat(61)} -attr vt d
load net {r:rsc.dat(62)} -port {r:rsc.dat(62)} -attr vt d
load net {r:rsc.dat(63)} -port {r:rsc.dat(63)} -attr vt d
load netBundle {r:rsc.dat} 64 {r:rsc.dat(0)} {r:rsc.dat(1)} {r:rsc.dat(2)} {r:rsc.dat(3)} {r:rsc.dat(4)} {r:rsc.dat(5)} {r:rsc.dat(6)} {r:rsc.dat(7)} {r:rsc.dat(8)} {r:rsc.dat(9)} {r:rsc.dat(10)} {r:rsc.dat(11)} {r:rsc.dat(12)} {r:rsc.dat(13)} {r:rsc.dat(14)} {r:rsc.dat(15)} {r:rsc.dat(16)} {r:rsc.dat(17)} {r:rsc.dat(18)} {r:rsc.dat(19)} {r:rsc.dat(20)} {r:rsc.dat(21)} {r:rsc.dat(22)} {r:rsc.dat(23)} {r:rsc.dat(24)} {r:rsc.dat(25)} {r:rsc.dat(26)} {r:rsc.dat(27)} {r:rsc.dat(28)} {r:rsc.dat(29)} {r:rsc.dat(30)} {r:rsc.dat(31)} {r:rsc.dat(32)} {r:rsc.dat(33)} {r:rsc.dat(34)} {r:rsc.dat(35)} {r:rsc.dat(36)} {r:rsc.dat(37)} {r:rsc.dat(38)} {r:rsc.dat(39)} {r:rsc.dat(40)} {r:rsc.dat(41)} {r:rsc.dat(42)} {r:rsc.dat(43)} {r:rsc.dat(44)} {r:rsc.dat(45)} {r:rsc.dat(46)} {r:rsc.dat(47)} {r:rsc.dat(48)} {r:rsc.dat(49)} {r:rsc.dat(50)} {r:rsc.dat(51)} {r:rsc.dat(52)} {r:rsc.dat(53)} {r:rsc.dat(54)} {r:rsc.dat(55)} {r:rsc.dat(56)} {r:rsc.dat(57)} {r:rsc.dat(58)} {r:rsc.dat(59)} {r:rsc.dat(60)} {r:rsc.dat(61)} {r:rsc.dat(62)} {r:rsc.dat(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1550 -attr oid 1546 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/r:rsc.dat}
load net {r:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1551 -attr oid 1547 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1552 -attr oid 1548 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/r:rsc.triosy.lz}
load net {twiddle:rsc.s_tdone} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1553 -attr oid 1549 -attr vt d
load net {twiddle:rsc.s_tdone} -port {twiddle:rsc.s_tdone} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1554 -attr oid 1550 -attr vt d
load net {twiddle:rsc.tr_write_done} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1555 -attr oid 1551 -attr vt d
load net {twiddle:rsc.tr_write_done} -port {twiddle:rsc.tr_write_done} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1556 -attr oid 1552 -attr vt d
load net {twiddle:rsc.RREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1557 -attr oid 1553 -attr vt d
load net {twiddle:rsc.RREADY} -port {twiddle:rsc.RREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1558 -attr oid 1554 -attr vt d
load net {twiddle:rsc.RVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1559 -attr oid 1555 -attr vt d
load net {twiddle:rsc.RVALID} -port {twiddle:rsc.RVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1560 -attr oid 1556 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RVALID}
load net {twiddle:rsc.RUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1561 -attr oid 1557 -attr vt d
load net {twiddle:rsc.RUSER} -port {twiddle:rsc.RUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1562 -attr oid 1558 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RUSER}
load net {twiddle:rsc.RLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1563 -attr oid 1559 -attr vt d
load net {twiddle:rsc.RLAST} -port {twiddle:rsc.RLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1564 -attr oid 1560 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RLAST}
load net {twiddle:rsc.RRESP(0)} -attr vt d
load net {twiddle:rsc.RRESP(1)} -attr vt d
load netBundle {twiddle:rsc.RRESP} 2 {twiddle:rsc.RRESP(0)} {twiddle:rsc.RRESP(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1565 -attr oid 1561 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RRESP}
load net {twiddle:rsc.RRESP(0)} -port {twiddle:rsc.RRESP(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RRESP}
load net {twiddle:rsc.RRESP(1)} -port {twiddle:rsc.RRESP(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RRESP}
load net {twiddle:rsc.RDATA(0)} -attr vt d
load net {twiddle:rsc.RDATA(1)} -attr vt d
load net {twiddle:rsc.RDATA(2)} -attr vt d
load net {twiddle:rsc.RDATA(3)} -attr vt d
load net {twiddle:rsc.RDATA(4)} -attr vt d
load net {twiddle:rsc.RDATA(5)} -attr vt d
load net {twiddle:rsc.RDATA(6)} -attr vt d
load net {twiddle:rsc.RDATA(7)} -attr vt d
load net {twiddle:rsc.RDATA(8)} -attr vt d
load net {twiddle:rsc.RDATA(9)} -attr vt d
load net {twiddle:rsc.RDATA(10)} -attr vt d
load net {twiddle:rsc.RDATA(11)} -attr vt d
load net {twiddle:rsc.RDATA(12)} -attr vt d
load net {twiddle:rsc.RDATA(13)} -attr vt d
load net {twiddle:rsc.RDATA(14)} -attr vt d
load net {twiddle:rsc.RDATA(15)} -attr vt d
load net {twiddle:rsc.RDATA(16)} -attr vt d
load net {twiddle:rsc.RDATA(17)} -attr vt d
load net {twiddle:rsc.RDATA(18)} -attr vt d
load net {twiddle:rsc.RDATA(19)} -attr vt d
load net {twiddle:rsc.RDATA(20)} -attr vt d
load net {twiddle:rsc.RDATA(21)} -attr vt d
load net {twiddle:rsc.RDATA(22)} -attr vt d
load net {twiddle:rsc.RDATA(23)} -attr vt d
load net {twiddle:rsc.RDATA(24)} -attr vt d
load net {twiddle:rsc.RDATA(25)} -attr vt d
load net {twiddle:rsc.RDATA(26)} -attr vt d
load net {twiddle:rsc.RDATA(27)} -attr vt d
load net {twiddle:rsc.RDATA(28)} -attr vt d
load net {twiddle:rsc.RDATA(29)} -attr vt d
load net {twiddle:rsc.RDATA(30)} -attr vt d
load net {twiddle:rsc.RDATA(31)} -attr vt d
load net {twiddle:rsc.RDATA(32)} -attr vt d
load net {twiddle:rsc.RDATA(33)} -attr vt d
load net {twiddle:rsc.RDATA(34)} -attr vt d
load net {twiddle:rsc.RDATA(35)} -attr vt d
load net {twiddle:rsc.RDATA(36)} -attr vt d
load net {twiddle:rsc.RDATA(37)} -attr vt d
load net {twiddle:rsc.RDATA(38)} -attr vt d
load net {twiddle:rsc.RDATA(39)} -attr vt d
load net {twiddle:rsc.RDATA(40)} -attr vt d
load net {twiddle:rsc.RDATA(41)} -attr vt d
load net {twiddle:rsc.RDATA(42)} -attr vt d
load net {twiddle:rsc.RDATA(43)} -attr vt d
load net {twiddle:rsc.RDATA(44)} -attr vt d
load net {twiddle:rsc.RDATA(45)} -attr vt d
load net {twiddle:rsc.RDATA(46)} -attr vt d
load net {twiddle:rsc.RDATA(47)} -attr vt d
load net {twiddle:rsc.RDATA(48)} -attr vt d
load net {twiddle:rsc.RDATA(49)} -attr vt d
load net {twiddle:rsc.RDATA(50)} -attr vt d
load net {twiddle:rsc.RDATA(51)} -attr vt d
load net {twiddle:rsc.RDATA(52)} -attr vt d
load net {twiddle:rsc.RDATA(53)} -attr vt d
load net {twiddle:rsc.RDATA(54)} -attr vt d
load net {twiddle:rsc.RDATA(55)} -attr vt d
load net {twiddle:rsc.RDATA(56)} -attr vt d
load net {twiddle:rsc.RDATA(57)} -attr vt d
load net {twiddle:rsc.RDATA(58)} -attr vt d
load net {twiddle:rsc.RDATA(59)} -attr vt d
load net {twiddle:rsc.RDATA(60)} -attr vt d
load net {twiddle:rsc.RDATA(61)} -attr vt d
load net {twiddle:rsc.RDATA(62)} -attr vt d
load net {twiddle:rsc.RDATA(63)} -attr vt d
load netBundle {twiddle:rsc.RDATA} 64 {twiddle:rsc.RDATA(0)} {twiddle:rsc.RDATA(1)} {twiddle:rsc.RDATA(2)} {twiddle:rsc.RDATA(3)} {twiddle:rsc.RDATA(4)} {twiddle:rsc.RDATA(5)} {twiddle:rsc.RDATA(6)} {twiddle:rsc.RDATA(7)} {twiddle:rsc.RDATA(8)} {twiddle:rsc.RDATA(9)} {twiddle:rsc.RDATA(10)} {twiddle:rsc.RDATA(11)} {twiddle:rsc.RDATA(12)} {twiddle:rsc.RDATA(13)} {twiddle:rsc.RDATA(14)} {twiddle:rsc.RDATA(15)} {twiddle:rsc.RDATA(16)} {twiddle:rsc.RDATA(17)} {twiddle:rsc.RDATA(18)} {twiddle:rsc.RDATA(19)} {twiddle:rsc.RDATA(20)} {twiddle:rsc.RDATA(21)} {twiddle:rsc.RDATA(22)} {twiddle:rsc.RDATA(23)} {twiddle:rsc.RDATA(24)} {twiddle:rsc.RDATA(25)} {twiddle:rsc.RDATA(26)} {twiddle:rsc.RDATA(27)} {twiddle:rsc.RDATA(28)} {twiddle:rsc.RDATA(29)} {twiddle:rsc.RDATA(30)} {twiddle:rsc.RDATA(31)} {twiddle:rsc.RDATA(32)} {twiddle:rsc.RDATA(33)} {twiddle:rsc.RDATA(34)} {twiddle:rsc.RDATA(35)} {twiddle:rsc.RDATA(36)} {twiddle:rsc.RDATA(37)} {twiddle:rsc.RDATA(38)} {twiddle:rsc.RDATA(39)} {twiddle:rsc.RDATA(40)} {twiddle:rsc.RDATA(41)} {twiddle:rsc.RDATA(42)} {twiddle:rsc.RDATA(43)} {twiddle:rsc.RDATA(44)} {twiddle:rsc.RDATA(45)} {twiddle:rsc.RDATA(46)} {twiddle:rsc.RDATA(47)} {twiddle:rsc.RDATA(48)} {twiddle:rsc.RDATA(49)} {twiddle:rsc.RDATA(50)} {twiddle:rsc.RDATA(51)} {twiddle:rsc.RDATA(52)} {twiddle:rsc.RDATA(53)} {twiddle:rsc.RDATA(54)} {twiddle:rsc.RDATA(55)} {twiddle:rsc.RDATA(56)} {twiddle:rsc.RDATA(57)} {twiddle:rsc.RDATA(58)} {twiddle:rsc.RDATA(59)} {twiddle:rsc.RDATA(60)} {twiddle:rsc.RDATA(61)} {twiddle:rsc.RDATA(62)} {twiddle:rsc.RDATA(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1566 -attr oid 1562 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(0)} -port {twiddle:rsc.RDATA(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(1)} -port {twiddle:rsc.RDATA(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(2)} -port {twiddle:rsc.RDATA(2)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(3)} -port {twiddle:rsc.RDATA(3)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(4)} -port {twiddle:rsc.RDATA(4)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(5)} -port {twiddle:rsc.RDATA(5)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(6)} -port {twiddle:rsc.RDATA(6)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(7)} -port {twiddle:rsc.RDATA(7)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(8)} -port {twiddle:rsc.RDATA(8)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(9)} -port {twiddle:rsc.RDATA(9)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(10)} -port {twiddle:rsc.RDATA(10)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(11)} -port {twiddle:rsc.RDATA(11)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(12)} -port {twiddle:rsc.RDATA(12)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(13)} -port {twiddle:rsc.RDATA(13)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(14)} -port {twiddle:rsc.RDATA(14)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(15)} -port {twiddle:rsc.RDATA(15)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(16)} -port {twiddle:rsc.RDATA(16)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(17)} -port {twiddle:rsc.RDATA(17)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(18)} -port {twiddle:rsc.RDATA(18)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(19)} -port {twiddle:rsc.RDATA(19)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(20)} -port {twiddle:rsc.RDATA(20)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(21)} -port {twiddle:rsc.RDATA(21)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(22)} -port {twiddle:rsc.RDATA(22)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(23)} -port {twiddle:rsc.RDATA(23)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(24)} -port {twiddle:rsc.RDATA(24)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(25)} -port {twiddle:rsc.RDATA(25)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(26)} -port {twiddle:rsc.RDATA(26)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(27)} -port {twiddle:rsc.RDATA(27)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(28)} -port {twiddle:rsc.RDATA(28)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(29)} -port {twiddle:rsc.RDATA(29)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(30)} -port {twiddle:rsc.RDATA(30)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(31)} -port {twiddle:rsc.RDATA(31)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(32)} -port {twiddle:rsc.RDATA(32)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(33)} -port {twiddle:rsc.RDATA(33)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(34)} -port {twiddle:rsc.RDATA(34)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(35)} -port {twiddle:rsc.RDATA(35)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(36)} -port {twiddle:rsc.RDATA(36)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(37)} -port {twiddle:rsc.RDATA(37)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(38)} -port {twiddle:rsc.RDATA(38)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(39)} -port {twiddle:rsc.RDATA(39)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(40)} -port {twiddle:rsc.RDATA(40)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(41)} -port {twiddle:rsc.RDATA(41)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(42)} -port {twiddle:rsc.RDATA(42)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(43)} -port {twiddle:rsc.RDATA(43)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(44)} -port {twiddle:rsc.RDATA(44)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(45)} -port {twiddle:rsc.RDATA(45)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(46)} -port {twiddle:rsc.RDATA(46)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(47)} -port {twiddle:rsc.RDATA(47)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(48)} -port {twiddle:rsc.RDATA(48)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(49)} -port {twiddle:rsc.RDATA(49)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(50)} -port {twiddle:rsc.RDATA(50)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(51)} -port {twiddle:rsc.RDATA(51)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(52)} -port {twiddle:rsc.RDATA(52)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(53)} -port {twiddle:rsc.RDATA(53)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(54)} -port {twiddle:rsc.RDATA(54)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(55)} -port {twiddle:rsc.RDATA(55)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(56)} -port {twiddle:rsc.RDATA(56)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(57)} -port {twiddle:rsc.RDATA(57)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(58)} -port {twiddle:rsc.RDATA(58)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(59)} -port {twiddle:rsc.RDATA(59)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(60)} -port {twiddle:rsc.RDATA(60)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(61)} -port {twiddle:rsc.RDATA(61)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(62)} -port {twiddle:rsc.RDATA(62)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(63)} -port {twiddle:rsc.RDATA(63)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1567 -attr oid 1563 -attr vt d
load net {twiddle:rsc.RID} -port {twiddle:rsc.RID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1568 -attr oid 1564 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RID}
load net {twiddle:rsc.ARREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1569 -attr oid 1565 -attr vt d
load net {twiddle:rsc.ARREADY} -port {twiddle:rsc.ARREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1570 -attr oid 1566 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARREADY}
load net {twiddle:rsc.ARVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1571 -attr oid 1567 -attr vt d
load net {twiddle:rsc.ARVALID} -port {twiddle:rsc.ARVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1572 -attr oid 1568 -attr vt d
load net {twiddle:rsc.ARUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1573 -attr oid 1569 -attr vt d
load net {twiddle:rsc.ARUSER} -port {twiddle:rsc.ARUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1574 -attr oid 1570 -attr vt d
load net {twiddle:rsc.ARREGION(0)} -attr vt d
load net {twiddle:rsc.ARREGION(1)} -attr vt d
load net {twiddle:rsc.ARREGION(2)} -attr vt d
load net {twiddle:rsc.ARREGION(3)} -attr vt d
load netBundle {twiddle:rsc.ARREGION} 4 {twiddle:rsc.ARREGION(0)} {twiddle:rsc.ARREGION(1)} {twiddle:rsc.ARREGION(2)} {twiddle:rsc.ARREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1575 -attr oid 1571 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(0)} -port {twiddle:rsc.ARREGION(0)} -attr vt d
load net {twiddle:rsc.ARREGION(1)} -port {twiddle:rsc.ARREGION(1)} -attr vt d
load net {twiddle:rsc.ARREGION(2)} -port {twiddle:rsc.ARREGION(2)} -attr vt d
load net {twiddle:rsc.ARREGION(3)} -port {twiddle:rsc.ARREGION(3)} -attr vt d
load netBundle {twiddle:rsc.ARREGION} 4 {twiddle:rsc.ARREGION(0)} {twiddle:rsc.ARREGION(1)} {twiddle:rsc.ARREGION(2)} {twiddle:rsc.ARREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1576 -attr oid 1572 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARQOS(0)} -attr vt d
load net {twiddle:rsc.ARQOS(1)} -attr vt d
load net {twiddle:rsc.ARQOS(2)} -attr vt d
load net {twiddle:rsc.ARQOS(3)} -attr vt d
load netBundle {twiddle:rsc.ARQOS} 4 {twiddle:rsc.ARQOS(0)} {twiddle:rsc.ARQOS(1)} {twiddle:rsc.ARQOS(2)} {twiddle:rsc.ARQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1577 -attr oid 1573 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(0)} -port {twiddle:rsc.ARQOS(0)} -attr vt d
load net {twiddle:rsc.ARQOS(1)} -port {twiddle:rsc.ARQOS(1)} -attr vt d
load net {twiddle:rsc.ARQOS(2)} -port {twiddle:rsc.ARQOS(2)} -attr vt d
load net {twiddle:rsc.ARQOS(3)} -port {twiddle:rsc.ARQOS(3)} -attr vt d
load netBundle {twiddle:rsc.ARQOS} 4 {twiddle:rsc.ARQOS(0)} {twiddle:rsc.ARQOS(1)} {twiddle:rsc.ARQOS(2)} {twiddle:rsc.ARQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1578 -attr oid 1574 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARPROT(0)} -attr vt d
load net {twiddle:rsc.ARPROT(1)} -attr vt d
load net {twiddle:rsc.ARPROT(2)} -attr vt d
load netBundle {twiddle:rsc.ARPROT} 3 {twiddle:rsc.ARPROT(0)} {twiddle:rsc.ARPROT(1)} {twiddle:rsc.ARPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1579 -attr oid 1575 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARPROT(0)} -port {twiddle:rsc.ARPROT(0)} -attr vt d
load net {twiddle:rsc.ARPROT(1)} -port {twiddle:rsc.ARPROT(1)} -attr vt d
load net {twiddle:rsc.ARPROT(2)} -port {twiddle:rsc.ARPROT(2)} -attr vt d
load netBundle {twiddle:rsc.ARPROT} 3 {twiddle:rsc.ARPROT(0)} {twiddle:rsc.ARPROT(1)} {twiddle:rsc.ARPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1580 -attr oid 1576 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARCACHE(0)} -attr vt d
load net {twiddle:rsc.ARCACHE(1)} -attr vt d
load net {twiddle:rsc.ARCACHE(2)} -attr vt d
load net {twiddle:rsc.ARCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.ARCACHE} 4 {twiddle:rsc.ARCACHE(0)} {twiddle:rsc.ARCACHE(1)} {twiddle:rsc.ARCACHE(2)} {twiddle:rsc.ARCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1581 -attr oid 1577 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(0)} -port {twiddle:rsc.ARCACHE(0)} -attr vt d
load net {twiddle:rsc.ARCACHE(1)} -port {twiddle:rsc.ARCACHE(1)} -attr vt d
load net {twiddle:rsc.ARCACHE(2)} -port {twiddle:rsc.ARCACHE(2)} -attr vt d
load net {twiddle:rsc.ARCACHE(3)} -port {twiddle:rsc.ARCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.ARCACHE} 4 {twiddle:rsc.ARCACHE(0)} {twiddle:rsc.ARCACHE(1)} {twiddle:rsc.ARCACHE(2)} {twiddle:rsc.ARCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1582 -attr oid 1578 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1583 -attr oid 1579 -attr vt d
load net {twiddle:rsc.ARLOCK} -port {twiddle:rsc.ARLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1584 -attr oid 1580 -attr vt d
load net {twiddle:rsc.ARBURST(0)} -attr vt d
load net {twiddle:rsc.ARBURST(1)} -attr vt d
load netBundle {twiddle:rsc.ARBURST} 2 {twiddle:rsc.ARBURST(0)} {twiddle:rsc.ARBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1585 -attr oid 1581 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARBURST(0)} -port {twiddle:rsc.ARBURST(0)} -attr vt d
load net {twiddle:rsc.ARBURST(1)} -port {twiddle:rsc.ARBURST(1)} -attr vt d
load netBundle {twiddle:rsc.ARBURST} 2 {twiddle:rsc.ARBURST(0)} {twiddle:rsc.ARBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1586 -attr oid 1582 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARSIZE(0)} -attr vt d
load net {twiddle:rsc.ARSIZE(1)} -attr vt d
load net {twiddle:rsc.ARSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.ARSIZE} 3 {twiddle:rsc.ARSIZE(0)} {twiddle:rsc.ARSIZE(1)} {twiddle:rsc.ARSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1587 -attr oid 1583 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARSIZE(0)} -port {twiddle:rsc.ARSIZE(0)} -attr vt d
load net {twiddle:rsc.ARSIZE(1)} -port {twiddle:rsc.ARSIZE(1)} -attr vt d
load net {twiddle:rsc.ARSIZE(2)} -port {twiddle:rsc.ARSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.ARSIZE} 3 {twiddle:rsc.ARSIZE(0)} {twiddle:rsc.ARSIZE(1)} {twiddle:rsc.ARSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1588 -attr oid 1584 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARLEN(0)} -attr vt d
load net {twiddle:rsc.ARLEN(1)} -attr vt d
load net {twiddle:rsc.ARLEN(2)} -attr vt d
load net {twiddle:rsc.ARLEN(3)} -attr vt d
load net {twiddle:rsc.ARLEN(4)} -attr vt d
load net {twiddle:rsc.ARLEN(5)} -attr vt d
load net {twiddle:rsc.ARLEN(6)} -attr vt d
load net {twiddle:rsc.ARLEN(7)} -attr vt d
load netBundle {twiddle:rsc.ARLEN} 8 {twiddle:rsc.ARLEN(0)} {twiddle:rsc.ARLEN(1)} {twiddle:rsc.ARLEN(2)} {twiddle:rsc.ARLEN(3)} {twiddle:rsc.ARLEN(4)} {twiddle:rsc.ARLEN(5)} {twiddle:rsc.ARLEN(6)} {twiddle:rsc.ARLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1589 -attr oid 1585 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(0)} -port {twiddle:rsc.ARLEN(0)} -attr vt d
load net {twiddle:rsc.ARLEN(1)} -port {twiddle:rsc.ARLEN(1)} -attr vt d
load net {twiddle:rsc.ARLEN(2)} -port {twiddle:rsc.ARLEN(2)} -attr vt d
load net {twiddle:rsc.ARLEN(3)} -port {twiddle:rsc.ARLEN(3)} -attr vt d
load net {twiddle:rsc.ARLEN(4)} -port {twiddle:rsc.ARLEN(4)} -attr vt d
load net {twiddle:rsc.ARLEN(5)} -port {twiddle:rsc.ARLEN(5)} -attr vt d
load net {twiddle:rsc.ARLEN(6)} -port {twiddle:rsc.ARLEN(6)} -attr vt d
load net {twiddle:rsc.ARLEN(7)} -port {twiddle:rsc.ARLEN(7)} -attr vt d
load netBundle {twiddle:rsc.ARLEN} 8 {twiddle:rsc.ARLEN(0)} {twiddle:rsc.ARLEN(1)} {twiddle:rsc.ARLEN(2)} {twiddle:rsc.ARLEN(3)} {twiddle:rsc.ARLEN(4)} {twiddle:rsc.ARLEN(5)} {twiddle:rsc.ARLEN(6)} {twiddle:rsc.ARLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1590 -attr oid 1586 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARADDR(0)} -attr vt d
load net {twiddle:rsc.ARADDR(1)} -attr vt d
load net {twiddle:rsc.ARADDR(2)} -attr vt d
load net {twiddle:rsc.ARADDR(3)} -attr vt d
load net {twiddle:rsc.ARADDR(4)} -attr vt d
load net {twiddle:rsc.ARADDR(5)} -attr vt d
load net {twiddle:rsc.ARADDR(6)} -attr vt d
load net {twiddle:rsc.ARADDR(7)} -attr vt d
load net {twiddle:rsc.ARADDR(8)} -attr vt d
load net {twiddle:rsc.ARADDR(9)} -attr vt d
load net {twiddle:rsc.ARADDR(10)} -attr vt d
load net {twiddle:rsc.ARADDR(11)} -attr vt d
load netBundle {twiddle:rsc.ARADDR} 12 {twiddle:rsc.ARADDR(0)} {twiddle:rsc.ARADDR(1)} {twiddle:rsc.ARADDR(2)} {twiddle:rsc.ARADDR(3)} {twiddle:rsc.ARADDR(4)} {twiddle:rsc.ARADDR(5)} {twiddle:rsc.ARADDR(6)} {twiddle:rsc.ARADDR(7)} {twiddle:rsc.ARADDR(8)} {twiddle:rsc.ARADDR(9)} {twiddle:rsc.ARADDR(10)} {twiddle:rsc.ARADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1591 -attr oid 1587 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(0)} -port {twiddle:rsc.ARADDR(0)} -attr vt d
load net {twiddle:rsc.ARADDR(1)} -port {twiddle:rsc.ARADDR(1)} -attr vt d
load net {twiddle:rsc.ARADDR(2)} -port {twiddle:rsc.ARADDR(2)} -attr vt d
load net {twiddle:rsc.ARADDR(3)} -port {twiddle:rsc.ARADDR(3)} -attr vt d
load net {twiddle:rsc.ARADDR(4)} -port {twiddle:rsc.ARADDR(4)} -attr vt d
load net {twiddle:rsc.ARADDR(5)} -port {twiddle:rsc.ARADDR(5)} -attr vt d
load net {twiddle:rsc.ARADDR(6)} -port {twiddle:rsc.ARADDR(6)} -attr vt d
load net {twiddle:rsc.ARADDR(7)} -port {twiddle:rsc.ARADDR(7)} -attr vt d
load net {twiddle:rsc.ARADDR(8)} -port {twiddle:rsc.ARADDR(8)} -attr vt d
load net {twiddle:rsc.ARADDR(9)} -port {twiddle:rsc.ARADDR(9)} -attr vt d
load net {twiddle:rsc.ARADDR(10)} -port {twiddle:rsc.ARADDR(10)} -attr vt d
load net {twiddle:rsc.ARADDR(11)} -port {twiddle:rsc.ARADDR(11)} -attr vt d
load netBundle {twiddle:rsc.ARADDR} 12 {twiddle:rsc.ARADDR(0)} {twiddle:rsc.ARADDR(1)} {twiddle:rsc.ARADDR(2)} {twiddle:rsc.ARADDR(3)} {twiddle:rsc.ARADDR(4)} {twiddle:rsc.ARADDR(5)} {twiddle:rsc.ARADDR(6)} {twiddle:rsc.ARADDR(7)} {twiddle:rsc.ARADDR(8)} {twiddle:rsc.ARADDR(9)} {twiddle:rsc.ARADDR(10)} {twiddle:rsc.ARADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1592 -attr oid 1588 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1593 -attr oid 1589 -attr vt d
load net {twiddle:rsc.ARID} -port {twiddle:rsc.ARID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1594 -attr oid 1590 -attr vt d
load net {twiddle:rsc.BREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1595 -attr oid 1591 -attr vt d
load net {twiddle:rsc.BREADY} -port {twiddle:rsc.BREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1596 -attr oid 1592 -attr vt d
load net {twiddle:rsc.BVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1597 -attr oid 1593 -attr vt d
load net {twiddle:rsc.BVALID} -port {twiddle:rsc.BVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1598 -attr oid 1594 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.BVALID}
load net {twiddle:rsc.BUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1599 -attr oid 1595 -attr vt d
load net {twiddle:rsc.BUSER} -port {twiddle:rsc.BUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1600 -attr oid 1596 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.BUSER}
load net {twiddle:rsc.BRESP(0)} -attr vt d
load net {twiddle:rsc.BRESP(1)} -attr vt d
load netBundle {twiddle:rsc.BRESP} 2 {twiddle:rsc.BRESP(0)} {twiddle:rsc.BRESP(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1601 -attr oid 1597 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.BRESP}
load net {twiddle:rsc.BRESP(0)} -port {twiddle:rsc.BRESP(0)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.BRESP}
load net {twiddle:rsc.BRESP(1)} -port {twiddle:rsc.BRESP(1)} -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.BRESP}
load net {twiddle:rsc.BID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1602 -attr oid 1598 -attr vt d
load net {twiddle:rsc.BID} -port {twiddle:rsc.BID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1603 -attr oid 1599 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.BID}
load net {twiddle:rsc.WREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1604 -attr oid 1600 -attr vt d
load net {twiddle:rsc.WREADY} -port {twiddle:rsc.WREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1605 -attr oid 1601 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WREADY}
load net {twiddle:rsc.WVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1606 -attr oid 1602 -attr vt d
load net {twiddle:rsc.WVALID} -port {twiddle:rsc.WVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1607 -attr oid 1603 -attr vt d
load net {twiddle:rsc.WUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1608 -attr oid 1604 -attr vt d
load net {twiddle:rsc.WUSER} -port {twiddle:rsc.WUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1609 -attr oid 1605 -attr vt d
load net {twiddle:rsc.WLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1610 -attr oid 1606 -attr vt d
load net {twiddle:rsc.WLAST} -port {twiddle:rsc.WLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1611 -attr oid 1607 -attr vt d
load net {twiddle:rsc.WSTRB(0)} -attr vt d
load net {twiddle:rsc.WSTRB(1)} -attr vt d
load net {twiddle:rsc.WSTRB(2)} -attr vt d
load net {twiddle:rsc.WSTRB(3)} -attr vt d
load net {twiddle:rsc.WSTRB(4)} -attr vt d
load net {twiddle:rsc.WSTRB(5)} -attr vt d
load net {twiddle:rsc.WSTRB(6)} -attr vt d
load net {twiddle:rsc.WSTRB(7)} -attr vt d
load netBundle {twiddle:rsc.WSTRB} 8 {twiddle:rsc.WSTRB(0)} {twiddle:rsc.WSTRB(1)} {twiddle:rsc.WSTRB(2)} {twiddle:rsc.WSTRB(3)} {twiddle:rsc.WSTRB(4)} {twiddle:rsc.WSTRB(5)} {twiddle:rsc.WSTRB(6)} {twiddle:rsc.WSTRB(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1612 -attr oid 1608 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(0)} -port {twiddle:rsc.WSTRB(0)} -attr vt d
load net {twiddle:rsc.WSTRB(1)} -port {twiddle:rsc.WSTRB(1)} -attr vt d
load net {twiddle:rsc.WSTRB(2)} -port {twiddle:rsc.WSTRB(2)} -attr vt d
load net {twiddle:rsc.WSTRB(3)} -port {twiddle:rsc.WSTRB(3)} -attr vt d
load net {twiddle:rsc.WSTRB(4)} -port {twiddle:rsc.WSTRB(4)} -attr vt d
load net {twiddle:rsc.WSTRB(5)} -port {twiddle:rsc.WSTRB(5)} -attr vt d
load net {twiddle:rsc.WSTRB(6)} -port {twiddle:rsc.WSTRB(6)} -attr vt d
load net {twiddle:rsc.WSTRB(7)} -port {twiddle:rsc.WSTRB(7)} -attr vt d
load netBundle {twiddle:rsc.WSTRB} 8 {twiddle:rsc.WSTRB(0)} {twiddle:rsc.WSTRB(1)} {twiddle:rsc.WSTRB(2)} {twiddle:rsc.WSTRB(3)} {twiddle:rsc.WSTRB(4)} {twiddle:rsc.WSTRB(5)} {twiddle:rsc.WSTRB(6)} {twiddle:rsc.WSTRB(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1613 -attr oid 1609 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WDATA(0)} -attr vt d
load net {twiddle:rsc.WDATA(1)} -attr vt d
load net {twiddle:rsc.WDATA(2)} -attr vt d
load net {twiddle:rsc.WDATA(3)} -attr vt d
load net {twiddle:rsc.WDATA(4)} -attr vt d
load net {twiddle:rsc.WDATA(5)} -attr vt d
load net {twiddle:rsc.WDATA(6)} -attr vt d
load net {twiddle:rsc.WDATA(7)} -attr vt d
load net {twiddle:rsc.WDATA(8)} -attr vt d
load net {twiddle:rsc.WDATA(9)} -attr vt d
load net {twiddle:rsc.WDATA(10)} -attr vt d
load net {twiddle:rsc.WDATA(11)} -attr vt d
load net {twiddle:rsc.WDATA(12)} -attr vt d
load net {twiddle:rsc.WDATA(13)} -attr vt d
load net {twiddle:rsc.WDATA(14)} -attr vt d
load net {twiddle:rsc.WDATA(15)} -attr vt d
load net {twiddle:rsc.WDATA(16)} -attr vt d
load net {twiddle:rsc.WDATA(17)} -attr vt d
load net {twiddle:rsc.WDATA(18)} -attr vt d
load net {twiddle:rsc.WDATA(19)} -attr vt d
load net {twiddle:rsc.WDATA(20)} -attr vt d
load net {twiddle:rsc.WDATA(21)} -attr vt d
load net {twiddle:rsc.WDATA(22)} -attr vt d
load net {twiddle:rsc.WDATA(23)} -attr vt d
load net {twiddle:rsc.WDATA(24)} -attr vt d
load net {twiddle:rsc.WDATA(25)} -attr vt d
load net {twiddle:rsc.WDATA(26)} -attr vt d
load net {twiddle:rsc.WDATA(27)} -attr vt d
load net {twiddle:rsc.WDATA(28)} -attr vt d
load net {twiddle:rsc.WDATA(29)} -attr vt d
load net {twiddle:rsc.WDATA(30)} -attr vt d
load net {twiddle:rsc.WDATA(31)} -attr vt d
load net {twiddle:rsc.WDATA(32)} -attr vt d
load net {twiddle:rsc.WDATA(33)} -attr vt d
load net {twiddle:rsc.WDATA(34)} -attr vt d
load net {twiddle:rsc.WDATA(35)} -attr vt d
load net {twiddle:rsc.WDATA(36)} -attr vt d
load net {twiddle:rsc.WDATA(37)} -attr vt d
load net {twiddle:rsc.WDATA(38)} -attr vt d
load net {twiddle:rsc.WDATA(39)} -attr vt d
load net {twiddle:rsc.WDATA(40)} -attr vt d
load net {twiddle:rsc.WDATA(41)} -attr vt d
load net {twiddle:rsc.WDATA(42)} -attr vt d
load net {twiddle:rsc.WDATA(43)} -attr vt d
load net {twiddle:rsc.WDATA(44)} -attr vt d
load net {twiddle:rsc.WDATA(45)} -attr vt d
load net {twiddle:rsc.WDATA(46)} -attr vt d
load net {twiddle:rsc.WDATA(47)} -attr vt d
load net {twiddle:rsc.WDATA(48)} -attr vt d
load net {twiddle:rsc.WDATA(49)} -attr vt d
load net {twiddle:rsc.WDATA(50)} -attr vt d
load net {twiddle:rsc.WDATA(51)} -attr vt d
load net {twiddle:rsc.WDATA(52)} -attr vt d
load net {twiddle:rsc.WDATA(53)} -attr vt d
load net {twiddle:rsc.WDATA(54)} -attr vt d
load net {twiddle:rsc.WDATA(55)} -attr vt d
load net {twiddle:rsc.WDATA(56)} -attr vt d
load net {twiddle:rsc.WDATA(57)} -attr vt d
load net {twiddle:rsc.WDATA(58)} -attr vt d
load net {twiddle:rsc.WDATA(59)} -attr vt d
load net {twiddle:rsc.WDATA(60)} -attr vt d
load net {twiddle:rsc.WDATA(61)} -attr vt d
load net {twiddle:rsc.WDATA(62)} -attr vt d
load net {twiddle:rsc.WDATA(63)} -attr vt d
load netBundle {twiddle:rsc.WDATA} 64 {twiddle:rsc.WDATA(0)} {twiddle:rsc.WDATA(1)} {twiddle:rsc.WDATA(2)} {twiddle:rsc.WDATA(3)} {twiddle:rsc.WDATA(4)} {twiddle:rsc.WDATA(5)} {twiddle:rsc.WDATA(6)} {twiddle:rsc.WDATA(7)} {twiddle:rsc.WDATA(8)} {twiddle:rsc.WDATA(9)} {twiddle:rsc.WDATA(10)} {twiddle:rsc.WDATA(11)} {twiddle:rsc.WDATA(12)} {twiddle:rsc.WDATA(13)} {twiddle:rsc.WDATA(14)} {twiddle:rsc.WDATA(15)} {twiddle:rsc.WDATA(16)} {twiddle:rsc.WDATA(17)} {twiddle:rsc.WDATA(18)} {twiddle:rsc.WDATA(19)} {twiddle:rsc.WDATA(20)} {twiddle:rsc.WDATA(21)} {twiddle:rsc.WDATA(22)} {twiddle:rsc.WDATA(23)} {twiddle:rsc.WDATA(24)} {twiddle:rsc.WDATA(25)} {twiddle:rsc.WDATA(26)} {twiddle:rsc.WDATA(27)} {twiddle:rsc.WDATA(28)} {twiddle:rsc.WDATA(29)} {twiddle:rsc.WDATA(30)} {twiddle:rsc.WDATA(31)} {twiddle:rsc.WDATA(32)} {twiddle:rsc.WDATA(33)} {twiddle:rsc.WDATA(34)} {twiddle:rsc.WDATA(35)} {twiddle:rsc.WDATA(36)} {twiddle:rsc.WDATA(37)} {twiddle:rsc.WDATA(38)} {twiddle:rsc.WDATA(39)} {twiddle:rsc.WDATA(40)} {twiddle:rsc.WDATA(41)} {twiddle:rsc.WDATA(42)} {twiddle:rsc.WDATA(43)} {twiddle:rsc.WDATA(44)} {twiddle:rsc.WDATA(45)} {twiddle:rsc.WDATA(46)} {twiddle:rsc.WDATA(47)} {twiddle:rsc.WDATA(48)} {twiddle:rsc.WDATA(49)} {twiddle:rsc.WDATA(50)} {twiddle:rsc.WDATA(51)} {twiddle:rsc.WDATA(52)} {twiddle:rsc.WDATA(53)} {twiddle:rsc.WDATA(54)} {twiddle:rsc.WDATA(55)} {twiddle:rsc.WDATA(56)} {twiddle:rsc.WDATA(57)} {twiddle:rsc.WDATA(58)} {twiddle:rsc.WDATA(59)} {twiddle:rsc.WDATA(60)} {twiddle:rsc.WDATA(61)} {twiddle:rsc.WDATA(62)} {twiddle:rsc.WDATA(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1614 -attr oid 1610 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(0)} -port {twiddle:rsc.WDATA(0)} -attr vt d
load net {twiddle:rsc.WDATA(1)} -port {twiddle:rsc.WDATA(1)} -attr vt d
load net {twiddle:rsc.WDATA(2)} -port {twiddle:rsc.WDATA(2)} -attr vt d
load net {twiddle:rsc.WDATA(3)} -port {twiddle:rsc.WDATA(3)} -attr vt d
load net {twiddle:rsc.WDATA(4)} -port {twiddle:rsc.WDATA(4)} -attr vt d
load net {twiddle:rsc.WDATA(5)} -port {twiddle:rsc.WDATA(5)} -attr vt d
load net {twiddle:rsc.WDATA(6)} -port {twiddle:rsc.WDATA(6)} -attr vt d
load net {twiddle:rsc.WDATA(7)} -port {twiddle:rsc.WDATA(7)} -attr vt d
load net {twiddle:rsc.WDATA(8)} -port {twiddle:rsc.WDATA(8)} -attr vt d
load net {twiddle:rsc.WDATA(9)} -port {twiddle:rsc.WDATA(9)} -attr vt d
load net {twiddle:rsc.WDATA(10)} -port {twiddle:rsc.WDATA(10)} -attr vt d
load net {twiddle:rsc.WDATA(11)} -port {twiddle:rsc.WDATA(11)} -attr vt d
load net {twiddle:rsc.WDATA(12)} -port {twiddle:rsc.WDATA(12)} -attr vt d
load net {twiddle:rsc.WDATA(13)} -port {twiddle:rsc.WDATA(13)} -attr vt d
load net {twiddle:rsc.WDATA(14)} -port {twiddle:rsc.WDATA(14)} -attr vt d
load net {twiddle:rsc.WDATA(15)} -port {twiddle:rsc.WDATA(15)} -attr vt d
load net {twiddle:rsc.WDATA(16)} -port {twiddle:rsc.WDATA(16)} -attr vt d
load net {twiddle:rsc.WDATA(17)} -port {twiddle:rsc.WDATA(17)} -attr vt d
load net {twiddle:rsc.WDATA(18)} -port {twiddle:rsc.WDATA(18)} -attr vt d
load net {twiddle:rsc.WDATA(19)} -port {twiddle:rsc.WDATA(19)} -attr vt d
load net {twiddle:rsc.WDATA(20)} -port {twiddle:rsc.WDATA(20)} -attr vt d
load net {twiddle:rsc.WDATA(21)} -port {twiddle:rsc.WDATA(21)} -attr vt d
load net {twiddle:rsc.WDATA(22)} -port {twiddle:rsc.WDATA(22)} -attr vt d
load net {twiddle:rsc.WDATA(23)} -port {twiddle:rsc.WDATA(23)} -attr vt d
load net {twiddle:rsc.WDATA(24)} -port {twiddle:rsc.WDATA(24)} -attr vt d
load net {twiddle:rsc.WDATA(25)} -port {twiddle:rsc.WDATA(25)} -attr vt d
load net {twiddle:rsc.WDATA(26)} -port {twiddle:rsc.WDATA(26)} -attr vt d
load net {twiddle:rsc.WDATA(27)} -port {twiddle:rsc.WDATA(27)} -attr vt d
load net {twiddle:rsc.WDATA(28)} -port {twiddle:rsc.WDATA(28)} -attr vt d
load net {twiddle:rsc.WDATA(29)} -port {twiddle:rsc.WDATA(29)} -attr vt d
load net {twiddle:rsc.WDATA(30)} -port {twiddle:rsc.WDATA(30)} -attr vt d
load net {twiddle:rsc.WDATA(31)} -port {twiddle:rsc.WDATA(31)} -attr vt d
load net {twiddle:rsc.WDATA(32)} -port {twiddle:rsc.WDATA(32)} -attr vt d
load net {twiddle:rsc.WDATA(33)} -port {twiddle:rsc.WDATA(33)} -attr vt d
load net {twiddle:rsc.WDATA(34)} -port {twiddle:rsc.WDATA(34)} -attr vt d
load net {twiddle:rsc.WDATA(35)} -port {twiddle:rsc.WDATA(35)} -attr vt d
load net {twiddle:rsc.WDATA(36)} -port {twiddle:rsc.WDATA(36)} -attr vt d
load net {twiddle:rsc.WDATA(37)} -port {twiddle:rsc.WDATA(37)} -attr vt d
load net {twiddle:rsc.WDATA(38)} -port {twiddle:rsc.WDATA(38)} -attr vt d
load net {twiddle:rsc.WDATA(39)} -port {twiddle:rsc.WDATA(39)} -attr vt d
load net {twiddle:rsc.WDATA(40)} -port {twiddle:rsc.WDATA(40)} -attr vt d
load net {twiddle:rsc.WDATA(41)} -port {twiddle:rsc.WDATA(41)} -attr vt d
load net {twiddle:rsc.WDATA(42)} -port {twiddle:rsc.WDATA(42)} -attr vt d
load net {twiddle:rsc.WDATA(43)} -port {twiddle:rsc.WDATA(43)} -attr vt d
load net {twiddle:rsc.WDATA(44)} -port {twiddle:rsc.WDATA(44)} -attr vt d
load net {twiddle:rsc.WDATA(45)} -port {twiddle:rsc.WDATA(45)} -attr vt d
load net {twiddle:rsc.WDATA(46)} -port {twiddle:rsc.WDATA(46)} -attr vt d
load net {twiddle:rsc.WDATA(47)} -port {twiddle:rsc.WDATA(47)} -attr vt d
load net {twiddle:rsc.WDATA(48)} -port {twiddle:rsc.WDATA(48)} -attr vt d
load net {twiddle:rsc.WDATA(49)} -port {twiddle:rsc.WDATA(49)} -attr vt d
load net {twiddle:rsc.WDATA(50)} -port {twiddle:rsc.WDATA(50)} -attr vt d
load net {twiddle:rsc.WDATA(51)} -port {twiddle:rsc.WDATA(51)} -attr vt d
load net {twiddle:rsc.WDATA(52)} -port {twiddle:rsc.WDATA(52)} -attr vt d
load net {twiddle:rsc.WDATA(53)} -port {twiddle:rsc.WDATA(53)} -attr vt d
load net {twiddle:rsc.WDATA(54)} -port {twiddle:rsc.WDATA(54)} -attr vt d
load net {twiddle:rsc.WDATA(55)} -port {twiddle:rsc.WDATA(55)} -attr vt d
load net {twiddle:rsc.WDATA(56)} -port {twiddle:rsc.WDATA(56)} -attr vt d
load net {twiddle:rsc.WDATA(57)} -port {twiddle:rsc.WDATA(57)} -attr vt d
load net {twiddle:rsc.WDATA(58)} -port {twiddle:rsc.WDATA(58)} -attr vt d
load net {twiddle:rsc.WDATA(59)} -port {twiddle:rsc.WDATA(59)} -attr vt d
load net {twiddle:rsc.WDATA(60)} -port {twiddle:rsc.WDATA(60)} -attr vt d
load net {twiddle:rsc.WDATA(61)} -port {twiddle:rsc.WDATA(61)} -attr vt d
load net {twiddle:rsc.WDATA(62)} -port {twiddle:rsc.WDATA(62)} -attr vt d
load net {twiddle:rsc.WDATA(63)} -port {twiddle:rsc.WDATA(63)} -attr vt d
load netBundle {twiddle:rsc.WDATA} 64 {twiddle:rsc.WDATA(0)} {twiddle:rsc.WDATA(1)} {twiddle:rsc.WDATA(2)} {twiddle:rsc.WDATA(3)} {twiddle:rsc.WDATA(4)} {twiddle:rsc.WDATA(5)} {twiddle:rsc.WDATA(6)} {twiddle:rsc.WDATA(7)} {twiddle:rsc.WDATA(8)} {twiddle:rsc.WDATA(9)} {twiddle:rsc.WDATA(10)} {twiddle:rsc.WDATA(11)} {twiddle:rsc.WDATA(12)} {twiddle:rsc.WDATA(13)} {twiddle:rsc.WDATA(14)} {twiddle:rsc.WDATA(15)} {twiddle:rsc.WDATA(16)} {twiddle:rsc.WDATA(17)} {twiddle:rsc.WDATA(18)} {twiddle:rsc.WDATA(19)} {twiddle:rsc.WDATA(20)} {twiddle:rsc.WDATA(21)} {twiddle:rsc.WDATA(22)} {twiddle:rsc.WDATA(23)} {twiddle:rsc.WDATA(24)} {twiddle:rsc.WDATA(25)} {twiddle:rsc.WDATA(26)} {twiddle:rsc.WDATA(27)} {twiddle:rsc.WDATA(28)} {twiddle:rsc.WDATA(29)} {twiddle:rsc.WDATA(30)} {twiddle:rsc.WDATA(31)} {twiddle:rsc.WDATA(32)} {twiddle:rsc.WDATA(33)} {twiddle:rsc.WDATA(34)} {twiddle:rsc.WDATA(35)} {twiddle:rsc.WDATA(36)} {twiddle:rsc.WDATA(37)} {twiddle:rsc.WDATA(38)} {twiddle:rsc.WDATA(39)} {twiddle:rsc.WDATA(40)} {twiddle:rsc.WDATA(41)} {twiddle:rsc.WDATA(42)} {twiddle:rsc.WDATA(43)} {twiddle:rsc.WDATA(44)} {twiddle:rsc.WDATA(45)} {twiddle:rsc.WDATA(46)} {twiddle:rsc.WDATA(47)} {twiddle:rsc.WDATA(48)} {twiddle:rsc.WDATA(49)} {twiddle:rsc.WDATA(50)} {twiddle:rsc.WDATA(51)} {twiddle:rsc.WDATA(52)} {twiddle:rsc.WDATA(53)} {twiddle:rsc.WDATA(54)} {twiddle:rsc.WDATA(55)} {twiddle:rsc.WDATA(56)} {twiddle:rsc.WDATA(57)} {twiddle:rsc.WDATA(58)} {twiddle:rsc.WDATA(59)} {twiddle:rsc.WDATA(60)} {twiddle:rsc.WDATA(61)} {twiddle:rsc.WDATA(62)} {twiddle:rsc.WDATA(63)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1615 -attr oid 1611 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.AWREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1616 -attr oid 1612 -attr vt d
load net {twiddle:rsc.AWREADY} -port {twiddle:rsc.AWREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1617 -attr oid 1613 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWREADY}
load net {twiddle:rsc.AWVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1618 -attr oid 1614 -attr vt d
load net {twiddle:rsc.AWVALID} -port {twiddle:rsc.AWVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1619 -attr oid 1615 -attr vt d
load net {twiddle:rsc.AWUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1620 -attr oid 1616 -attr vt d
load net {twiddle:rsc.AWUSER} -port {twiddle:rsc.AWUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1621 -attr oid 1617 -attr vt d
load net {twiddle:rsc.AWREGION(0)} -attr vt d
load net {twiddle:rsc.AWREGION(1)} -attr vt d
load net {twiddle:rsc.AWREGION(2)} -attr vt d
load net {twiddle:rsc.AWREGION(3)} -attr vt d
load netBundle {twiddle:rsc.AWREGION} 4 {twiddle:rsc.AWREGION(0)} {twiddle:rsc.AWREGION(1)} {twiddle:rsc.AWREGION(2)} {twiddle:rsc.AWREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1622 -attr oid 1618 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(0)} -port {twiddle:rsc.AWREGION(0)} -attr vt d
load net {twiddle:rsc.AWREGION(1)} -port {twiddle:rsc.AWREGION(1)} -attr vt d
load net {twiddle:rsc.AWREGION(2)} -port {twiddle:rsc.AWREGION(2)} -attr vt d
load net {twiddle:rsc.AWREGION(3)} -port {twiddle:rsc.AWREGION(3)} -attr vt d
load netBundle {twiddle:rsc.AWREGION} 4 {twiddle:rsc.AWREGION(0)} {twiddle:rsc.AWREGION(1)} {twiddle:rsc.AWREGION(2)} {twiddle:rsc.AWREGION(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1623 -attr oid 1619 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWQOS(0)} -attr vt d
load net {twiddle:rsc.AWQOS(1)} -attr vt d
load net {twiddle:rsc.AWQOS(2)} -attr vt d
load net {twiddle:rsc.AWQOS(3)} -attr vt d
load netBundle {twiddle:rsc.AWQOS} 4 {twiddle:rsc.AWQOS(0)} {twiddle:rsc.AWQOS(1)} {twiddle:rsc.AWQOS(2)} {twiddle:rsc.AWQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1624 -attr oid 1620 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(0)} -port {twiddle:rsc.AWQOS(0)} -attr vt d
load net {twiddle:rsc.AWQOS(1)} -port {twiddle:rsc.AWQOS(1)} -attr vt d
load net {twiddle:rsc.AWQOS(2)} -port {twiddle:rsc.AWQOS(2)} -attr vt d
load net {twiddle:rsc.AWQOS(3)} -port {twiddle:rsc.AWQOS(3)} -attr vt d
load netBundle {twiddle:rsc.AWQOS} 4 {twiddle:rsc.AWQOS(0)} {twiddle:rsc.AWQOS(1)} {twiddle:rsc.AWQOS(2)} {twiddle:rsc.AWQOS(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1625 -attr oid 1621 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWPROT(0)} -attr vt d
load net {twiddle:rsc.AWPROT(1)} -attr vt d
load net {twiddle:rsc.AWPROT(2)} -attr vt d
load netBundle {twiddle:rsc.AWPROT} 3 {twiddle:rsc.AWPROT(0)} {twiddle:rsc.AWPROT(1)} {twiddle:rsc.AWPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1626 -attr oid 1622 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWPROT(0)} -port {twiddle:rsc.AWPROT(0)} -attr vt d
load net {twiddle:rsc.AWPROT(1)} -port {twiddle:rsc.AWPROT(1)} -attr vt d
load net {twiddle:rsc.AWPROT(2)} -port {twiddle:rsc.AWPROT(2)} -attr vt d
load netBundle {twiddle:rsc.AWPROT} 3 {twiddle:rsc.AWPROT(0)} {twiddle:rsc.AWPROT(1)} {twiddle:rsc.AWPROT(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1627 -attr oid 1623 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWCACHE(0)} -attr vt d
load net {twiddle:rsc.AWCACHE(1)} -attr vt d
load net {twiddle:rsc.AWCACHE(2)} -attr vt d
load net {twiddle:rsc.AWCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.AWCACHE} 4 {twiddle:rsc.AWCACHE(0)} {twiddle:rsc.AWCACHE(1)} {twiddle:rsc.AWCACHE(2)} {twiddle:rsc.AWCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1628 -attr oid 1624 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(0)} -port {twiddle:rsc.AWCACHE(0)} -attr vt d
load net {twiddle:rsc.AWCACHE(1)} -port {twiddle:rsc.AWCACHE(1)} -attr vt d
load net {twiddle:rsc.AWCACHE(2)} -port {twiddle:rsc.AWCACHE(2)} -attr vt d
load net {twiddle:rsc.AWCACHE(3)} -port {twiddle:rsc.AWCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.AWCACHE} 4 {twiddle:rsc.AWCACHE(0)} {twiddle:rsc.AWCACHE(1)} {twiddle:rsc.AWCACHE(2)} {twiddle:rsc.AWCACHE(3)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1629 -attr oid 1625 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1630 -attr oid 1626 -attr vt d
load net {twiddle:rsc.AWLOCK} -port {twiddle:rsc.AWLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1631 -attr oid 1627 -attr vt d
load net {twiddle:rsc.AWBURST(0)} -attr vt d
load net {twiddle:rsc.AWBURST(1)} -attr vt d
load netBundle {twiddle:rsc.AWBURST} 2 {twiddle:rsc.AWBURST(0)} {twiddle:rsc.AWBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1632 -attr oid 1628 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWBURST(0)} -port {twiddle:rsc.AWBURST(0)} -attr vt d
load net {twiddle:rsc.AWBURST(1)} -port {twiddle:rsc.AWBURST(1)} -attr vt d
load netBundle {twiddle:rsc.AWBURST} 2 {twiddle:rsc.AWBURST(0)} {twiddle:rsc.AWBURST(1)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1633 -attr oid 1629 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWSIZE(0)} -attr vt d
load net {twiddle:rsc.AWSIZE(1)} -attr vt d
load net {twiddle:rsc.AWSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.AWSIZE} 3 {twiddle:rsc.AWSIZE(0)} {twiddle:rsc.AWSIZE(1)} {twiddle:rsc.AWSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1634 -attr oid 1630 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWSIZE(0)} -port {twiddle:rsc.AWSIZE(0)} -attr vt d
load net {twiddle:rsc.AWSIZE(1)} -port {twiddle:rsc.AWSIZE(1)} -attr vt d
load net {twiddle:rsc.AWSIZE(2)} -port {twiddle:rsc.AWSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.AWSIZE} 3 {twiddle:rsc.AWSIZE(0)} {twiddle:rsc.AWSIZE(1)} {twiddle:rsc.AWSIZE(2)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1635 -attr oid 1631 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWLEN(0)} -attr vt d
load net {twiddle:rsc.AWLEN(1)} -attr vt d
load net {twiddle:rsc.AWLEN(2)} -attr vt d
load net {twiddle:rsc.AWLEN(3)} -attr vt d
load net {twiddle:rsc.AWLEN(4)} -attr vt d
load net {twiddle:rsc.AWLEN(5)} -attr vt d
load net {twiddle:rsc.AWLEN(6)} -attr vt d
load net {twiddle:rsc.AWLEN(7)} -attr vt d
load netBundle {twiddle:rsc.AWLEN} 8 {twiddle:rsc.AWLEN(0)} {twiddle:rsc.AWLEN(1)} {twiddle:rsc.AWLEN(2)} {twiddle:rsc.AWLEN(3)} {twiddle:rsc.AWLEN(4)} {twiddle:rsc.AWLEN(5)} {twiddle:rsc.AWLEN(6)} {twiddle:rsc.AWLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1636 -attr oid 1632 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(0)} -port {twiddle:rsc.AWLEN(0)} -attr vt d
load net {twiddle:rsc.AWLEN(1)} -port {twiddle:rsc.AWLEN(1)} -attr vt d
load net {twiddle:rsc.AWLEN(2)} -port {twiddle:rsc.AWLEN(2)} -attr vt d
load net {twiddle:rsc.AWLEN(3)} -port {twiddle:rsc.AWLEN(3)} -attr vt d
load net {twiddle:rsc.AWLEN(4)} -port {twiddle:rsc.AWLEN(4)} -attr vt d
load net {twiddle:rsc.AWLEN(5)} -port {twiddle:rsc.AWLEN(5)} -attr vt d
load net {twiddle:rsc.AWLEN(6)} -port {twiddle:rsc.AWLEN(6)} -attr vt d
load net {twiddle:rsc.AWLEN(7)} -port {twiddle:rsc.AWLEN(7)} -attr vt d
load netBundle {twiddle:rsc.AWLEN} 8 {twiddle:rsc.AWLEN(0)} {twiddle:rsc.AWLEN(1)} {twiddle:rsc.AWLEN(2)} {twiddle:rsc.AWLEN(3)} {twiddle:rsc.AWLEN(4)} {twiddle:rsc.AWLEN(5)} {twiddle:rsc.AWLEN(6)} {twiddle:rsc.AWLEN(7)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1637 -attr oid 1633 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWADDR(0)} -attr vt d
load net {twiddle:rsc.AWADDR(1)} -attr vt d
load net {twiddle:rsc.AWADDR(2)} -attr vt d
load net {twiddle:rsc.AWADDR(3)} -attr vt d
load net {twiddle:rsc.AWADDR(4)} -attr vt d
load net {twiddle:rsc.AWADDR(5)} -attr vt d
load net {twiddle:rsc.AWADDR(6)} -attr vt d
load net {twiddle:rsc.AWADDR(7)} -attr vt d
load net {twiddle:rsc.AWADDR(8)} -attr vt d
load net {twiddle:rsc.AWADDR(9)} -attr vt d
load net {twiddle:rsc.AWADDR(10)} -attr vt d
load net {twiddle:rsc.AWADDR(11)} -attr vt d
load netBundle {twiddle:rsc.AWADDR} 12 {twiddle:rsc.AWADDR(0)} {twiddle:rsc.AWADDR(1)} {twiddle:rsc.AWADDR(2)} {twiddle:rsc.AWADDR(3)} {twiddle:rsc.AWADDR(4)} {twiddle:rsc.AWADDR(5)} {twiddle:rsc.AWADDR(6)} {twiddle:rsc.AWADDR(7)} {twiddle:rsc.AWADDR(8)} {twiddle:rsc.AWADDR(9)} {twiddle:rsc.AWADDR(10)} {twiddle:rsc.AWADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1638 -attr oid 1634 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(0)} -port {twiddle:rsc.AWADDR(0)} -attr vt d
load net {twiddle:rsc.AWADDR(1)} -port {twiddle:rsc.AWADDR(1)} -attr vt d
load net {twiddle:rsc.AWADDR(2)} -port {twiddle:rsc.AWADDR(2)} -attr vt d
load net {twiddle:rsc.AWADDR(3)} -port {twiddle:rsc.AWADDR(3)} -attr vt d
load net {twiddle:rsc.AWADDR(4)} -port {twiddle:rsc.AWADDR(4)} -attr vt d
load net {twiddle:rsc.AWADDR(5)} -port {twiddle:rsc.AWADDR(5)} -attr vt d
load net {twiddle:rsc.AWADDR(6)} -port {twiddle:rsc.AWADDR(6)} -attr vt d
load net {twiddle:rsc.AWADDR(7)} -port {twiddle:rsc.AWADDR(7)} -attr vt d
load net {twiddle:rsc.AWADDR(8)} -port {twiddle:rsc.AWADDR(8)} -attr vt d
load net {twiddle:rsc.AWADDR(9)} -port {twiddle:rsc.AWADDR(9)} -attr vt d
load net {twiddle:rsc.AWADDR(10)} -port {twiddle:rsc.AWADDR(10)} -attr vt d
load net {twiddle:rsc.AWADDR(11)} -port {twiddle:rsc.AWADDR(11)} -attr vt d
load netBundle {twiddle:rsc.AWADDR} 12 {twiddle:rsc.AWADDR(0)} {twiddle:rsc.AWADDR(1)} {twiddle:rsc.AWADDR(2)} {twiddle:rsc.AWADDR(3)} {twiddle:rsc.AWADDR(4)} {twiddle:rsc.AWADDR(5)} {twiddle:rsc.AWADDR(6)} {twiddle:rsc.AWADDR(7)} {twiddle:rsc.AWADDR(8)} {twiddle:rsc.AWADDR(9)} {twiddle:rsc.AWADDR(10)} {twiddle:rsc.AWADDR(11)} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1639 -attr oid 1635 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1640 -attr oid 1636 -attr vt d
load net {twiddle:rsc.AWID} -port {twiddle:rsc.AWID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1641 -attr oid 1637 -attr vt d
load net {twiddle:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1642 -attr oid 1638 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1643 -attr oid 1639 -attr vt d -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.triosy.lz}
load inst "inPlaceNTT_DIT_precomp:core:inst" "inPlaceNTT_DIT_precomp:core" "orig" -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1644 -attr oid 1640 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core:inst} -attr area 17298.181262 -attr delay 15.111287 -attr hier "/inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core"
load net {clk} -pin  "inPlaceNTT_DIT_precomp:core:inst" {clk} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1645 -attr oid 1641 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/clk}
load net {rst} -pin  "inPlaceNTT_DIT_precomp:core:inst" {rst} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1646 -attr oid 1642 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/rst}
load net {vec:rsc.s_tdone} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.s_tdone} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1647 -attr oid 1643 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.s_tdone}
load net {vec:rsc.tr_write_done} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.tr_write_done} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1648 -attr oid 1644 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.tr_write_done}
load net {vec:rsc.RREADY} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1649 -attr oid 1645 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RREADY}
load net {vec:rsc.RVALID} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1650 -attr oid 1646 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RVALID}
load net {vec:rsc.RUSER} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1651 -attr oid 1647 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RUSER}
load net {vec:rsc.RLAST} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1652 -attr oid 1648 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RLAST}
load net {vec:rsc.RRESP(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RRESP(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RRESP}
load net {vec:rsc.RRESP(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RRESP(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RRESP}
load net {vec:rsc.RDATA(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(4)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(5)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(6)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(7)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(8)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(9)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(10)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(11)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(12)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(13)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(14)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(15)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(16)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(17)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(18)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(19)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(20)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(21)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(22)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(23)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(24)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(25)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(26)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(27)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(28)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(29)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(30)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(31)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(32)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(33)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(34)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(35)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(36)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(37)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(38)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(39)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(40)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(41)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(42)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(43)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(44)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(45)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(46)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(47)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(48)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(49)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(50)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(51)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(52)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(53)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(54)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(55)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(56)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(57)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(58)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(59)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(60)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(61)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(62)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RDATA(63)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RDATA(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RDATA}
load net {vec:rsc.RID} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.RID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1653 -attr oid 1649 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.RID}
load net {vec:rsc.ARREADY} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1654 -attr oid 1650 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARREADY}
load net {vec:rsc.ARVALID} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1655 -attr oid 1651 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARVALID}
load net {vec:rsc.ARUSER} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1656 -attr oid 1652 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARUSER}
load net {vec:rsc.ARREGION(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARREGION(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARREGION(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARREGION(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARREGION(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARREGION}
load net {vec:rsc.ARQOS(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARQOS(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARQOS(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARQOS(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARQOS(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARQOS}
load net {vec:rsc.ARPROT(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARPROT(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARPROT(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARPROT(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARPROT}
load net {vec:rsc.ARCACHE(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARCACHE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARCACHE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARCACHE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARCACHE(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARCACHE}
load net {vec:rsc.ARLOCK} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1657 -attr oid 1653 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARLOCK}
load net {vec:rsc.ARBURST(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARBURST(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARBURST}
load net {vec:rsc.ARBURST(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARBURST(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARBURST}
load net {vec:rsc.ARSIZE(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARSIZE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARSIZE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARSIZE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARSIZE}
load net {vec:rsc.ARLEN(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARLEN(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARLEN(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARLEN(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARLEN(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(4)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARLEN(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(5)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARLEN(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(6)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARLEN(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(7)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARLEN(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARLEN}
load net {vec:rsc.ARADDR(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARADDR(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARADDR(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARADDR(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARADDR(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(4)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARADDR(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(5)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARADDR(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(6)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARADDR(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(7)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARADDR(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(8)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARADDR(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(9)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARADDR(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(10)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARADDR(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(11)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARADDR(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARADDR}
load net {vec:rsc.ARID} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.ARID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1658 -attr oid 1654 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.ARID}
load net {vec:rsc.BREADY} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.BREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1659 -attr oid 1655 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.BREADY}
load net {vec:rsc.BVALID} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.BVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1660 -attr oid 1656 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.BVALID}
load net {vec:rsc.BUSER} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.BUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1661 -attr oid 1657 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.BUSER}
load net {vec:rsc.BRESP(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.BRESP(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.BRESP}
load net {vec:rsc.BRESP(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.BRESP(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.BRESP}
load net {vec:rsc.BID} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.BID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1662 -attr oid 1658 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.BID}
load net {vec:rsc.WREADY} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1663 -attr oid 1659 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WREADY}
load net {vec:rsc.WVALID} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1664 -attr oid 1660 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WVALID}
load net {vec:rsc.WUSER} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1665 -attr oid 1661 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WUSER}
load net {vec:rsc.WLAST} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1666 -attr oid 1662 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WLAST}
load net {vec:rsc.WSTRB(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WSTRB(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WSTRB(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WSTRB(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WSTRB(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(4)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WSTRB(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(5)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WSTRB(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(6)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WSTRB(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(7)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WSTRB(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WSTRB}
load net {vec:rsc.WDATA(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(4)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(5)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(6)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(7)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(8)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(9)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(10)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(11)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(12)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(13)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(14)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(15)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(16)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(17)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(18)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(19)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(20)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(21)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(22)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(23)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(24)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(25)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(26)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(27)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(28)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(29)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(30)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(31)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(32)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(33)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(34)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(35)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(36)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(37)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(38)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(39)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(40)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(41)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(42)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(43)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(44)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(45)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(46)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(47)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(48)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(49)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(50)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(51)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(52)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(53)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(54)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(55)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(56)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(57)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(58)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(59)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(60)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(61)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(62)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.WDATA(63)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.WDATA(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.WDATA}
load net {vec:rsc.AWREADY} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1667 -attr oid 1663 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWREADY}
load net {vec:rsc.AWVALID} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1668 -attr oid 1664 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWVALID}
load net {vec:rsc.AWUSER} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1669 -attr oid 1665 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWUSER}
load net {vec:rsc.AWREGION(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWREGION(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWREGION(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWREGION(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWREGION(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWREGION}
load net {vec:rsc.AWQOS(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWQOS(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWQOS(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWQOS(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWQOS(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWQOS}
load net {vec:rsc.AWPROT(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWPROT(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWPROT(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWPROT(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWPROT}
load net {vec:rsc.AWCACHE(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWCACHE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWCACHE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWCACHE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWCACHE(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWCACHE}
load net {vec:rsc.AWLOCK} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1670 -attr oid 1666 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWLOCK}
load net {vec:rsc.AWBURST(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWBURST(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWBURST}
load net {vec:rsc.AWBURST(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWBURST(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWBURST}
load net {vec:rsc.AWSIZE(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWSIZE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWSIZE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWSIZE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWSIZE}
load net {vec:rsc.AWLEN(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWLEN(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWLEN(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWLEN(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWLEN(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(4)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWLEN(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(5)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWLEN(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(6)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWLEN(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(7)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWLEN(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWLEN}
load net {vec:rsc.AWADDR(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWADDR(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWADDR(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWADDR(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWADDR(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(4)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWADDR(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(5)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWADDR(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(6)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWADDR(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(7)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWADDR(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(8)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWADDR(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(9)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWADDR(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(10)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWADDR(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(11)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWADDR(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWADDR}
load net {vec:rsc.AWID} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.AWID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1671 -attr oid 1667 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.AWID}
load net {vec:rsc.triosy.lz} -pin  "inPlaceNTT_DIT_precomp:core:inst" {vec:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1672 -attr oid 1668 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(4)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(5)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(6)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(7)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(8)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(9)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(10)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(11)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(12)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(13)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(14)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(15)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(16)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(17)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(18)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(19)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(20)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(21)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(22)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(23)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(24)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(25)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(26)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(27)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(28)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(29)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(30)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(31)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(32)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(33)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(34)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(35)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(36)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(37)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(38)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(39)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(40)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(41)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(42)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(43)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(44)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(45)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(46)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(47)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(48)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(49)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(50)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(51)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(52)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(53)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(54)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(55)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(56)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(57)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(58)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(59)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(60)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(61)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(62)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.dat(63)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.dat(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.dat}
load net {p:rsc.triosy.lz} -pin  "inPlaceNTT_DIT_precomp:core:inst" {p:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1673 -attr oid 1669 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/p:rsc.triosy.lz}
load net {r:rsc.triosy.lz} -pin  "inPlaceNTT_DIT_precomp:core:inst" {r:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1674 -attr oid 1670 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/r:rsc.triosy.lz}
load net {twiddle:rsc.s_tdone} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.s_tdone} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1675 -attr oid 1671 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.s_tdone}
load net {twiddle:rsc.tr_write_done} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.tr_write_done} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1676 -attr oid 1672 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.tr_write_done}
load net {twiddle:rsc.RREADY} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1677 -attr oid 1673 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RREADY}
load net {twiddle:rsc.RVALID} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1678 -attr oid 1674 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RVALID}
load net {twiddle:rsc.RUSER} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1679 -attr oid 1675 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RUSER}
load net {twiddle:rsc.RLAST} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1680 -attr oid 1676 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RLAST}
load net {twiddle:rsc.RRESP(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RRESP(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RRESP}
load net {twiddle:rsc.RRESP(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RRESP(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RRESP}
load net {twiddle:rsc.RDATA(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(4)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(5)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(6)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(7)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(8)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(9)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(10)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(11)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(12)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(13)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(14)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(15)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(16)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(17)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(18)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(19)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(20)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(21)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(22)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(23)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(24)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(25)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(26)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(27)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(28)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(29)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(30)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(31)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(32)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(33)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(34)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(35)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(36)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(37)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(38)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(39)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(40)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(41)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(42)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(43)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(44)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(45)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(46)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(47)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(48)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(49)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(50)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(51)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(52)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(53)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(54)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(55)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(56)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(57)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(58)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(59)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(60)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(61)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(62)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(63)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RDATA(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RDATA}
load net {twiddle:rsc.RID} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.RID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1681 -attr oid 1677 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.RID}
load net {twiddle:rsc.ARREADY} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1682 -attr oid 1678 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARREADY}
load net {twiddle:rsc.ARVALID} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1683 -attr oid 1679 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARVALID}
load net {twiddle:rsc.ARUSER} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1684 -attr oid 1680 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARUSER}
load net {twiddle:rsc.ARREGION(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARREGION(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARREGION(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARREGION(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARREGION(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARQOS(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARQOS(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARQOS(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARQOS(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARQOS(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARPROT(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARPROT(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARPROT(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARPROT(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARPROT(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARPROT(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARCACHE(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARCACHE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARCACHE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARCACHE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARCACHE(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARLOCK} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1685 -attr oid 1681 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARLOCK}
load net {twiddle:rsc.ARBURST(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARBURST(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARBURST(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARBURST(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARSIZE(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARSIZE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARSIZE(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARSIZE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARSIZE(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARSIZE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARLEN(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARLEN(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARLEN(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARLEN(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARLEN(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(4)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARLEN(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(5)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARLEN(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(6)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARLEN(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(7)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARLEN(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARADDR(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARADDR(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARADDR(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARADDR(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARADDR(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(4)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARADDR(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(5)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARADDR(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(6)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARADDR(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(7)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARADDR(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(8)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARADDR(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(9)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARADDR(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(10)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARADDR(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(11)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARADDR(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARID} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.ARID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1686 -attr oid 1682 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.ARID}
load net {twiddle:rsc.BREADY} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.BREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1687 -attr oid 1683 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.BREADY}
load net {twiddle:rsc.BVALID} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.BVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1688 -attr oid 1684 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.BVALID}
load net {twiddle:rsc.BUSER} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.BUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1689 -attr oid 1685 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.BUSER}
load net {twiddle:rsc.BRESP(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.BRESP(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.BRESP}
load net {twiddle:rsc.BRESP(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.BRESP(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.BRESP}
load net {twiddle:rsc.BID} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.BID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1690 -attr oid 1686 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.BID}
load net {twiddle:rsc.WREADY} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1691 -attr oid 1687 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WREADY}
load net {twiddle:rsc.WVALID} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1692 -attr oid 1688 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WVALID}
load net {twiddle:rsc.WUSER} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1693 -attr oid 1689 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WUSER}
load net {twiddle:rsc.WLAST} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WLAST} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1694 -attr oid 1690 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WLAST}
load net {twiddle:rsc.WSTRB(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WSTRB(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WSTRB(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WSTRB(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WSTRB(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(4)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WSTRB(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(5)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WSTRB(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(6)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WSTRB(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(7)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WSTRB(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WDATA(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(4)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(5)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(6)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(7)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(8)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(9)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(10)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(11)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(12)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(12)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(13)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(13)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(14)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(14)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(15)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(15)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(16)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(16)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(17)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(17)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(18)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(18)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(19)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(19)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(20)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(20)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(21)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(21)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(22)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(22)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(23)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(23)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(24)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(24)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(25)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(25)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(26)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(26)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(27)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(27)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(28)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(28)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(29)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(29)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(30)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(30)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(31)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(31)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(32)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(32)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(33)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(33)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(34)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(34)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(35)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(35)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(36)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(36)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(37)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(37)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(38)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(38)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(39)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(39)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(40)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(40)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(41)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(41)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(42)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(42)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(43)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(43)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(44)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(44)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(45)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(45)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(46)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(46)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(47)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(47)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(48)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(48)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(49)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(49)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(50)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(50)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(51)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(51)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(52)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(52)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(53)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(53)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(54)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(54)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(55)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(55)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(56)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(56)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(57)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(57)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(58)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(58)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(59)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(59)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(60)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(60)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(61)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(61)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(62)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(62)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(63)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.WDATA(63)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.WDATA}
load net {twiddle:rsc.AWREADY} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWREADY} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1695 -attr oid 1691 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWREADY}
load net {twiddle:rsc.AWVALID} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWVALID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1696 -attr oid 1692 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWVALID}
load net {twiddle:rsc.AWUSER} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWUSER} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1697 -attr oid 1693 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWUSER}
load net {twiddle:rsc.AWREGION(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWREGION(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWREGION(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWREGION(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWREGION(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWQOS(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWQOS(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWQOS(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWQOS(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWQOS(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWPROT(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWPROT(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWPROT(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWPROT(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWPROT(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWPROT(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWCACHE(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWCACHE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWCACHE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWCACHE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWCACHE(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWLOCK} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWLOCK} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1698 -attr oid 1694 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWLOCK}
load net {twiddle:rsc.AWBURST(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWBURST(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWBURST(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWBURST(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWSIZE(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWSIZE(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWSIZE(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWSIZE(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWSIZE(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWSIZE(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWLEN(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWLEN(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWLEN(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWLEN(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWLEN(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(4)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWLEN(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(5)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWLEN(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(6)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWLEN(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(7)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWLEN(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWADDR(0)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWADDR(0)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(1)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWADDR(1)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(2)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWADDR(2)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(3)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWADDR(3)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(4)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWADDR(4)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(5)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWADDR(5)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(6)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWADDR(6)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(7)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWADDR(7)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(8)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWADDR(8)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(9)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWADDR(9)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(10)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWADDR(10)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(11)} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWADDR(11)} -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWID} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.AWID} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1699 -attr oid 1695 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.AWID}
load net {twiddle:rsc.triosy.lz} -pin  "inPlaceNTT_DIT_precomp:core:inst" {twiddle:rsc.triosy.lz} -attr xrf 4a69cb40-248a-4012-8769-aa1873e8ab98-1700 -attr oid 1696 -attr vt dc -attr @path {/inPlaceNTT_DIT_precomp/twiddle:rsc.triosy.lz}
### END MODULE 

