\doxysubsubsubsection{DMA\+\_\+interrupt\+\_\+enable\+\_\+definitions}
\hypertarget{group___d_m_a__interrupt__enable__definitions}{}\label{group___d_m_a__interrupt__enable__definitions}\index{DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\+\_\+\+IT\+\_\+\+TC}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\+\_\+\+IT\+\_\+\+HT}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\+\_\+\+IT\+\_\+\+TE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}{DMA\+\_\+\+IT\+\_\+\+DME}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}{DMA\+\_\+\+IT\+\_\+\+FE}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga47f6af7da302c19aba24516037d305e7}{IS\+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+IT}}(IT)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}\index{DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}!DMA\_IT\_DME@{DMA\_IT\_DME}}
\index{DMA\_IT\_DME@{DMA\_IT\_DME}!DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IT\_DME}{DMA\_IT\_DME}}
{\footnotesize\ttfamily \label{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98} 
\#define DMA\+\_\+\+IT\+\_\+\+DME~((uint32\+\_\+t)0x00000002)}



Definition at line \mbox{\hyperlink{stm32f4xx__dma_8h_source_l00429}{429}} of file \mbox{\hyperlink{stm32f4xx__dma_8h_source}{stm32f4xx\+\_\+dma.\+h}}.

\Hypertarget{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}\index{DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}!DMA\_IT\_FE@{DMA\_IT\_FE}}
\index{DMA\_IT\_FE@{DMA\_IT\_FE}!DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IT\_FE}{DMA\_IT\_FE}}
{\footnotesize\ttfamily \label{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f} 
\#define DMA\+\_\+\+IT\+\_\+\+FE~((uint32\+\_\+t)0x00000080)}



Definition at line \mbox{\hyperlink{stm32f4xx__dma_8h_source_l00430}{430}} of file \mbox{\hyperlink{stm32f4xx__dma_8h_source}{stm32f4xx\+\_\+dma.\+h}}.

\Hypertarget{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}\index{DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}!DMA\_IT\_HT@{DMA\_IT\_HT}}
\index{DMA\_IT\_HT@{DMA\_IT\_HT}!DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IT\_HT}{DMA\_IT\_HT}}
{\footnotesize\ttfamily \label{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66} 
\#define DMA\+\_\+\+IT\+\_\+\+HT~((uint32\+\_\+t)0x00000008)}



Definition at line \mbox{\hyperlink{stm32f4xx__dma_8h_source_l00427}{427}} of file \mbox{\hyperlink{stm32f4xx__dma_8h_source}{stm32f4xx\+\_\+dma.\+h}}.

\Hypertarget{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}\index{DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}!DMA\_IT\_TC@{DMA\_IT\_TC}}
\index{DMA\_IT\_TC@{DMA\_IT\_TC}!DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IT\_TC}{DMA\_IT\_TC}}
{\footnotesize\ttfamily \label{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16} 
\#define DMA\+\_\+\+IT\+\_\+\+TC~((uint32\+\_\+t)0x00000010)}



Definition at line \mbox{\hyperlink{stm32f4xx__dma_8h_source_l00426}{426}} of file \mbox{\hyperlink{stm32f4xx__dma_8h_source}{stm32f4xx\+\_\+dma.\+h}}.

\Hypertarget{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}\index{DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}!DMA\_IT\_TE@{DMA\_IT\_TE}}
\index{DMA\_IT\_TE@{DMA\_IT\_TE}!DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IT\_TE}{DMA\_IT\_TE}}
{\footnotesize\ttfamily \label{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e} 
\#define DMA\+\_\+\+IT\+\_\+\+TE~((uint32\+\_\+t)0x00000004)}



Definition at line \mbox{\hyperlink{stm32f4xx__dma_8h_source_l00428}{428}} of file \mbox{\hyperlink{stm32f4xx__dma_8h_source}{stm32f4xx\+\_\+dma.\+h}}.

\Hypertarget{group___d_m_a__interrupt__enable__definitions_ga47f6af7da302c19aba24516037d305e7}\index{DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}!IS\_DMA\_CONFIG\_IT@{IS\_DMA\_CONFIG\_IT}}
\index{IS\_DMA\_CONFIG\_IT@{IS\_DMA\_CONFIG\_IT}!DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{IS\_DMA\_CONFIG\_IT}{IS\_DMA\_CONFIG\_IT}}
{\footnotesize\ttfamily \label{group___d_m_a__interrupt__enable__definitions_ga47f6af7da302c19aba24516037d305e7} 
\#define IS\+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{IT}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((((IT)\ \&\ 0xFFFFFF61)\ ==\ 0x00)\ \&\&\ ((IT)\ !=\ 0x00))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__dma_8h_source_l00432}{432}} of file \mbox{\hyperlink{stm32f4xx__dma_8h_source}{stm32f4xx\+\_\+dma.\+h}}.

