{
  "module_name": "pinctrl-msm8953.c",
  "hash_id": "4703e3315cf2c71e704f6ba3536d00541b1880da8a5056a9315dec898943e3a6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-msm8953.c",
  "human_readable_source": "\n\n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-msm.h\"\n\n#define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7, f8, f9)\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.grp = PINCTRL_PINGROUP(\"gpio\" #id, \t\\\n\t\t\tgpio##id##_pins, \t\t\\\n\t\t\tARRAY_SIZE(gpio##id##_pins)),\t\\\n\t\t.funcs = (int[]){\t\t\t\t\\\n\t\t\tmsm_mux_gpio,  \t\t\\\n\t\t\tmsm_mux_##f1,\t\t\t\t\\\n\t\t\tmsm_mux_##f2,\t\t\t\t\\\n\t\t\tmsm_mux_##f3,\t\t\t\t\\\n\t\t\tmsm_mux_##f4,\t\t\t\t\\\n\t\t\tmsm_mux_##f5,\t\t\t\t\\\n\t\t\tmsm_mux_##f6,\t\t\t\t\\\n\t\t\tmsm_mux_##f7,\t\t\t\t\\\n\t\t\tmsm_mux_##f8,\t\t\t\t\\\n\t\t\tmsm_mux_##f9\t\t\t\t\\\n\t\t},\t\t\t\t\t\t\\\n\t\t.nfuncs = 10,\t\t\t\t\t\\\n\t\t.ctl_reg = 0x1000 * id,\t\t\t\t\\\n\t\t.io_reg = 0x4 + 0x1000 * id,\t\t\t\\\n\t\t.intr_cfg_reg = 0x8 + 0x1000 * id,\t\t\\\n\t\t.intr_status_reg = 0xc + 0x1000 * id,\t\t\\\n\t\t.intr_target_reg = 0x8 + 0x1000 * id,\t\t\\\n\t\t.mux_bit = 2,\t\t\t\t\t\\\n\t\t.pull_bit = 0,\t\t\t\t\t\\\n\t\t.drv_bit = 6,\t\t\t\t\t\\\n\t\t.oe_bit = 9,\t\t\t\t\t\\\n\t\t.in_bit = 0,\t\t\t\t\t\\\n\t\t.out_bit = 1,\t\t\t\t\t\\\n\t\t.intr_enable_bit = 0,\t\t\t\t\\\n\t\t.intr_status_bit = 0,\t\t\t\t\\\n\t\t.intr_target_bit = 5,\t\t\t\t\\\n\t\t.intr_target_kpss_val = 4,\t\t\t\\\n\t\t.intr_raw_status_bit = 4,\t\t\t\\\n\t\t.intr_polarity_bit = 1,\t\t\t\t\\\n\t\t.intr_detection_bit = 2,\t\t\t\\\n\t\t.intr_detection_width = 2,\t\t\t\\\n\t}\n\n#define SDC_QDSD_PINGROUP(pg_name, ctl, pull, drv)\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = ctl,\t\t\t\t\\\n\t\t.io_reg = 0,\t\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = pull,\t\t\t\\\n\t\t.drv_bit = drv,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = -1,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\n\nstatic const struct pinctrl_pin_desc msm8953_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n\tPINCTRL_PIN(47, \"GPIO_47\"),\n\tPINCTRL_PIN(48, \"GPIO_48\"),\n\tPINCTRL_PIN(49, \"GPIO_49\"),\n\tPINCTRL_PIN(50, \"GPIO_50\"),\n\tPINCTRL_PIN(51, \"GPIO_51\"),\n\tPINCTRL_PIN(52, \"GPIO_52\"),\n\tPINCTRL_PIN(53, \"GPIO_53\"),\n\tPINCTRL_PIN(54, \"GPIO_54\"),\n\tPINCTRL_PIN(55, \"GPIO_55\"),\n\tPINCTRL_PIN(56, \"GPIO_56\"),\n\tPINCTRL_PIN(57, \"GPIO_57\"),\n\tPINCTRL_PIN(58, \"GPIO_58\"),\n\tPINCTRL_PIN(59, \"GPIO_59\"),\n\tPINCTRL_PIN(60, \"GPIO_60\"),\n\tPINCTRL_PIN(61, \"GPIO_61\"),\n\tPINCTRL_PIN(62, \"GPIO_62\"),\n\tPINCTRL_PIN(63, \"GPIO_63\"),\n\tPINCTRL_PIN(64, \"GPIO_64\"),\n\tPINCTRL_PIN(65, \"GPIO_65\"),\n\tPINCTRL_PIN(66, \"GPIO_66\"),\n\tPINCTRL_PIN(67, \"GPIO_67\"),\n\tPINCTRL_PIN(68, \"GPIO_68\"),\n\tPINCTRL_PIN(69, \"GPIO_69\"),\n\tPINCTRL_PIN(70, \"GPIO_70\"),\n\tPINCTRL_PIN(71, \"GPIO_71\"),\n\tPINCTRL_PIN(72, \"GPIO_72\"),\n\tPINCTRL_PIN(73, \"GPIO_73\"),\n\tPINCTRL_PIN(74, \"GPIO_74\"),\n\tPINCTRL_PIN(75, \"GPIO_75\"),\n\tPINCTRL_PIN(76, \"GPIO_76\"),\n\tPINCTRL_PIN(77, \"GPIO_77\"),\n\tPINCTRL_PIN(78, \"GPIO_78\"),\n\tPINCTRL_PIN(79, \"GPIO_79\"),\n\tPINCTRL_PIN(80, \"GPIO_80\"),\n\tPINCTRL_PIN(81, \"GPIO_81\"),\n\tPINCTRL_PIN(82, \"GPIO_82\"),\n\tPINCTRL_PIN(83, \"GPIO_83\"),\n\tPINCTRL_PIN(84, \"GPIO_84\"),\n\tPINCTRL_PIN(85, \"GPIO_85\"),\n\tPINCTRL_PIN(86, \"GPIO_86\"),\n\tPINCTRL_PIN(87, \"GPIO_87\"),\n\tPINCTRL_PIN(88, \"GPIO_88\"),\n\tPINCTRL_PIN(89, \"GPIO_89\"),\n\tPINCTRL_PIN(90, \"GPIO_90\"),\n\tPINCTRL_PIN(91, \"GPIO_91\"),\n\tPINCTRL_PIN(92, \"GPIO_92\"),\n\tPINCTRL_PIN(93, \"GPIO_93\"),\n\tPINCTRL_PIN(94, \"GPIO_94\"),\n\tPINCTRL_PIN(95, \"GPIO_95\"),\n\tPINCTRL_PIN(96, \"GPIO_96\"),\n\tPINCTRL_PIN(97, \"GPIO_97\"),\n\tPINCTRL_PIN(98, \"GPIO_98\"),\n\tPINCTRL_PIN(99, \"GPIO_99\"),\n\tPINCTRL_PIN(100, \"GPIO_100\"),\n\tPINCTRL_PIN(101, \"GPIO_101\"),\n\tPINCTRL_PIN(102, \"GPIO_102\"),\n\tPINCTRL_PIN(103, \"GPIO_103\"),\n\tPINCTRL_PIN(104, \"GPIO_104\"),\n\tPINCTRL_PIN(105, \"GPIO_105\"),\n\tPINCTRL_PIN(106, \"GPIO_106\"),\n\tPINCTRL_PIN(107, \"GPIO_107\"),\n\tPINCTRL_PIN(108, \"GPIO_108\"),\n\tPINCTRL_PIN(109, \"GPIO_109\"),\n\tPINCTRL_PIN(110, \"GPIO_110\"),\n\tPINCTRL_PIN(111, \"GPIO_111\"),\n\tPINCTRL_PIN(112, \"GPIO_112\"),\n\tPINCTRL_PIN(113, \"GPIO_113\"),\n\tPINCTRL_PIN(114, \"GPIO_114\"),\n\tPINCTRL_PIN(115, \"GPIO_115\"),\n\tPINCTRL_PIN(116, \"GPIO_116\"),\n\tPINCTRL_PIN(117, \"GPIO_117\"),\n\tPINCTRL_PIN(118, \"GPIO_118\"),\n\tPINCTRL_PIN(119, \"GPIO_119\"),\n\tPINCTRL_PIN(120, \"GPIO_120\"),\n\tPINCTRL_PIN(121, \"GPIO_121\"),\n\tPINCTRL_PIN(122, \"GPIO_122\"),\n\tPINCTRL_PIN(123, \"GPIO_123\"),\n\tPINCTRL_PIN(124, \"GPIO_124\"),\n\tPINCTRL_PIN(125, \"GPIO_125\"),\n\tPINCTRL_PIN(126, \"GPIO_126\"),\n\tPINCTRL_PIN(127, \"GPIO_127\"),\n\tPINCTRL_PIN(128, \"GPIO_128\"),\n\tPINCTRL_PIN(129, \"GPIO_129\"),\n\tPINCTRL_PIN(130, \"GPIO_130\"),\n\tPINCTRL_PIN(131, \"GPIO_131\"),\n\tPINCTRL_PIN(132, \"GPIO_132\"),\n\tPINCTRL_PIN(133, \"GPIO_133\"),\n\tPINCTRL_PIN(134, \"GPIO_134\"),\n\tPINCTRL_PIN(135, \"GPIO_135\"),\n\tPINCTRL_PIN(136, \"GPIO_136\"),\n\tPINCTRL_PIN(137, \"GPIO_137\"),\n\tPINCTRL_PIN(138, \"GPIO_138\"),\n\tPINCTRL_PIN(139, \"GPIO_139\"),\n\tPINCTRL_PIN(140, \"GPIO_140\"),\n\tPINCTRL_PIN(141, \"GPIO_141\"),\n\tPINCTRL_PIN(142, \"SDC1_CLK\"),\n\tPINCTRL_PIN(143, \"SDC1_CMD\"),\n\tPINCTRL_PIN(144, \"SDC1_DATA\"),\n\tPINCTRL_PIN(145, \"SDC1_RCLK\"),\n\tPINCTRL_PIN(146, \"SDC2_CLK\"),\n\tPINCTRL_PIN(147, \"SDC2_CMD\"),\n\tPINCTRL_PIN(148, \"SDC2_DATA\"),\n\tPINCTRL_PIN(149, \"QDSD_CLK\"),\n\tPINCTRL_PIN(150, \"QDSD_CMD\"),\n\tPINCTRL_PIN(151, \"QDSD_DATA0\"),\n\tPINCTRL_PIN(152, \"QDSD_DATA1\"),\n\tPINCTRL_PIN(153, \"QDSD_DATA2\"),\n\tPINCTRL_PIN(154, \"QDSD_DATA3\"),\n};\n\n#define DECLARE_MSM_GPIO_PINS(pin) \\\n\tstatic const unsigned int gpio##pin##_pins[] = { pin }\nDECLARE_MSM_GPIO_PINS(0);\nDECLARE_MSM_GPIO_PINS(1);\nDECLARE_MSM_GPIO_PINS(2);\nDECLARE_MSM_GPIO_PINS(3);\nDECLARE_MSM_GPIO_PINS(4);\nDECLARE_MSM_GPIO_PINS(5);\nDECLARE_MSM_GPIO_PINS(6);\nDECLARE_MSM_GPIO_PINS(7);\nDECLARE_MSM_GPIO_PINS(8);\nDECLARE_MSM_GPIO_PINS(9);\nDECLARE_MSM_GPIO_PINS(10);\nDECLARE_MSM_GPIO_PINS(11);\nDECLARE_MSM_GPIO_PINS(12);\nDECLARE_MSM_GPIO_PINS(13);\nDECLARE_MSM_GPIO_PINS(14);\nDECLARE_MSM_GPIO_PINS(15);\nDECLARE_MSM_GPIO_PINS(16);\nDECLARE_MSM_GPIO_PINS(17);\nDECLARE_MSM_GPIO_PINS(18);\nDECLARE_MSM_GPIO_PINS(19);\nDECLARE_MSM_GPIO_PINS(20);\nDECLARE_MSM_GPIO_PINS(21);\nDECLARE_MSM_GPIO_PINS(22);\nDECLARE_MSM_GPIO_PINS(23);\nDECLARE_MSM_GPIO_PINS(24);\nDECLARE_MSM_GPIO_PINS(25);\nDECLARE_MSM_GPIO_PINS(26);\nDECLARE_MSM_GPIO_PINS(27);\nDECLARE_MSM_GPIO_PINS(28);\nDECLARE_MSM_GPIO_PINS(29);\nDECLARE_MSM_GPIO_PINS(30);\nDECLARE_MSM_GPIO_PINS(31);\nDECLARE_MSM_GPIO_PINS(32);\nDECLARE_MSM_GPIO_PINS(33);\nDECLARE_MSM_GPIO_PINS(34);\nDECLARE_MSM_GPIO_PINS(35);\nDECLARE_MSM_GPIO_PINS(36);\nDECLARE_MSM_GPIO_PINS(37);\nDECLARE_MSM_GPIO_PINS(38);\nDECLARE_MSM_GPIO_PINS(39);\nDECLARE_MSM_GPIO_PINS(40);\nDECLARE_MSM_GPIO_PINS(41);\nDECLARE_MSM_GPIO_PINS(42);\nDECLARE_MSM_GPIO_PINS(43);\nDECLARE_MSM_GPIO_PINS(44);\nDECLARE_MSM_GPIO_PINS(45);\nDECLARE_MSM_GPIO_PINS(46);\nDECLARE_MSM_GPIO_PINS(47);\nDECLARE_MSM_GPIO_PINS(48);\nDECLARE_MSM_GPIO_PINS(49);\nDECLARE_MSM_GPIO_PINS(50);\nDECLARE_MSM_GPIO_PINS(51);\nDECLARE_MSM_GPIO_PINS(52);\nDECLARE_MSM_GPIO_PINS(53);\nDECLARE_MSM_GPIO_PINS(54);\nDECLARE_MSM_GPIO_PINS(55);\nDECLARE_MSM_GPIO_PINS(56);\nDECLARE_MSM_GPIO_PINS(57);\nDECLARE_MSM_GPIO_PINS(58);\nDECLARE_MSM_GPIO_PINS(59);\nDECLARE_MSM_GPIO_PINS(60);\nDECLARE_MSM_GPIO_PINS(61);\nDECLARE_MSM_GPIO_PINS(62);\nDECLARE_MSM_GPIO_PINS(63);\nDECLARE_MSM_GPIO_PINS(64);\nDECLARE_MSM_GPIO_PINS(65);\nDECLARE_MSM_GPIO_PINS(66);\nDECLARE_MSM_GPIO_PINS(67);\nDECLARE_MSM_GPIO_PINS(68);\nDECLARE_MSM_GPIO_PINS(69);\nDECLARE_MSM_GPIO_PINS(70);\nDECLARE_MSM_GPIO_PINS(71);\nDECLARE_MSM_GPIO_PINS(72);\nDECLARE_MSM_GPIO_PINS(73);\nDECLARE_MSM_GPIO_PINS(74);\nDECLARE_MSM_GPIO_PINS(75);\nDECLARE_MSM_GPIO_PINS(76);\nDECLARE_MSM_GPIO_PINS(77);\nDECLARE_MSM_GPIO_PINS(78);\nDECLARE_MSM_GPIO_PINS(79);\nDECLARE_MSM_GPIO_PINS(80);\nDECLARE_MSM_GPIO_PINS(81);\nDECLARE_MSM_GPIO_PINS(82);\nDECLARE_MSM_GPIO_PINS(83);\nDECLARE_MSM_GPIO_PINS(84);\nDECLARE_MSM_GPIO_PINS(85);\nDECLARE_MSM_GPIO_PINS(86);\nDECLARE_MSM_GPIO_PINS(87);\nDECLARE_MSM_GPIO_PINS(88);\nDECLARE_MSM_GPIO_PINS(89);\nDECLARE_MSM_GPIO_PINS(90);\nDECLARE_MSM_GPIO_PINS(91);\nDECLARE_MSM_GPIO_PINS(92);\nDECLARE_MSM_GPIO_PINS(93);\nDECLARE_MSM_GPIO_PINS(94);\nDECLARE_MSM_GPIO_PINS(95);\nDECLARE_MSM_GPIO_PINS(96);\nDECLARE_MSM_GPIO_PINS(97);\nDECLARE_MSM_GPIO_PINS(98);\nDECLARE_MSM_GPIO_PINS(99);\nDECLARE_MSM_GPIO_PINS(100);\nDECLARE_MSM_GPIO_PINS(101);\nDECLARE_MSM_GPIO_PINS(102);\nDECLARE_MSM_GPIO_PINS(103);\nDECLARE_MSM_GPIO_PINS(104);\nDECLARE_MSM_GPIO_PINS(105);\nDECLARE_MSM_GPIO_PINS(106);\nDECLARE_MSM_GPIO_PINS(107);\nDECLARE_MSM_GPIO_PINS(108);\nDECLARE_MSM_GPIO_PINS(109);\nDECLARE_MSM_GPIO_PINS(110);\nDECLARE_MSM_GPIO_PINS(111);\nDECLARE_MSM_GPIO_PINS(112);\nDECLARE_MSM_GPIO_PINS(113);\nDECLARE_MSM_GPIO_PINS(114);\nDECLARE_MSM_GPIO_PINS(115);\nDECLARE_MSM_GPIO_PINS(116);\nDECLARE_MSM_GPIO_PINS(117);\nDECLARE_MSM_GPIO_PINS(118);\nDECLARE_MSM_GPIO_PINS(119);\nDECLARE_MSM_GPIO_PINS(120);\nDECLARE_MSM_GPIO_PINS(121);\nDECLARE_MSM_GPIO_PINS(122);\nDECLARE_MSM_GPIO_PINS(123);\nDECLARE_MSM_GPIO_PINS(124);\nDECLARE_MSM_GPIO_PINS(125);\nDECLARE_MSM_GPIO_PINS(126);\nDECLARE_MSM_GPIO_PINS(127);\nDECLARE_MSM_GPIO_PINS(128);\nDECLARE_MSM_GPIO_PINS(129);\nDECLARE_MSM_GPIO_PINS(130);\nDECLARE_MSM_GPIO_PINS(131);\nDECLARE_MSM_GPIO_PINS(132);\nDECLARE_MSM_GPIO_PINS(133);\nDECLARE_MSM_GPIO_PINS(134);\nDECLARE_MSM_GPIO_PINS(135);\nDECLARE_MSM_GPIO_PINS(136);\nDECLARE_MSM_GPIO_PINS(137);\nDECLARE_MSM_GPIO_PINS(138);\nDECLARE_MSM_GPIO_PINS(139);\nDECLARE_MSM_GPIO_PINS(140);\nDECLARE_MSM_GPIO_PINS(141);\n\nstatic const unsigned int qdsd_clk_pins[] = { 142 };\nstatic const unsigned int qdsd_cmd_pins[] = { 143 };\nstatic const unsigned int qdsd_data0_pins[] = { 144 };\nstatic const unsigned int qdsd_data1_pins[] = { 145 };\nstatic const unsigned int qdsd_data2_pins[] = { 146 };\nstatic const unsigned int qdsd_data3_pins[] = { 147 };\nstatic const unsigned int sdc1_clk_pins[] = { 148 };\nstatic const unsigned int sdc1_cmd_pins[] = { 149 };\nstatic const unsigned int sdc1_data_pins[] = { 150 };\nstatic const unsigned int sdc1_rclk_pins[] = { 151 };\nstatic const unsigned int sdc2_clk_pins[] = { 152 };\nstatic const unsigned int sdc2_cmd_pins[] = { 153 };\nstatic const unsigned int sdc2_data_pins[] = { 154 };\n\nenum msm8953_functions {\n\tmsm_mux_accel_int,\n\tmsm_mux_adsp_ext,\n\tmsm_mux_alsp_int,\n\tmsm_mux_atest_bbrx0,\n\tmsm_mux_atest_bbrx1,\n\tmsm_mux_atest_char,\n\tmsm_mux_atest_char0,\n\tmsm_mux_atest_char1,\n\tmsm_mux_atest_char2,\n\tmsm_mux_atest_char3,\n\tmsm_mux_atest_gpsadc_dtest0_native,\n\tmsm_mux_atest_gpsadc_dtest1_native,\n\tmsm_mux_atest_tsens,\n\tmsm_mux_atest_wlan0,\n\tmsm_mux_atest_wlan1,\n\tmsm_mux_bimc_dte0,\n\tmsm_mux_bimc_dte1,\n\tmsm_mux_blsp1_spi,\n\tmsm_mux_blsp3_spi,\n\tmsm_mux_blsp6_spi,\n\tmsm_mux_blsp7_spi,\n\tmsm_mux_blsp_i2c1,\n\tmsm_mux_blsp_i2c2,\n\tmsm_mux_blsp_i2c3,\n\tmsm_mux_blsp_i2c4,\n\tmsm_mux_blsp_i2c5,\n\tmsm_mux_blsp_i2c6,\n\tmsm_mux_blsp_i2c7,\n\tmsm_mux_blsp_i2c8,\n\tmsm_mux_blsp_spi1,\n\tmsm_mux_blsp_spi2,\n\tmsm_mux_blsp_spi3,\n\tmsm_mux_blsp_spi4,\n\tmsm_mux_blsp_spi5,\n\tmsm_mux_blsp_spi6,\n\tmsm_mux_blsp_spi7,\n\tmsm_mux_blsp_spi8,\n\tmsm_mux_blsp_uart2,\n\tmsm_mux_blsp_uart4,\n\tmsm_mux_blsp_uart5,\n\tmsm_mux_blsp_uart6,\n\tmsm_mux_cam0_ldo,\n\tmsm_mux_cam1_ldo,\n\tmsm_mux_cam1_rst,\n\tmsm_mux_cam1_standby,\n\tmsm_mux_cam2_rst,\n\tmsm_mux_cam2_standby,\n\tmsm_mux_cam3_rst,\n\tmsm_mux_cam3_standby,\n\tmsm_mux_cam_irq,\n\tmsm_mux_cam_mclk,\n\tmsm_mux_cap_int,\n\tmsm_mux_cci_async,\n\tmsm_mux_cci_i2c,\n\tmsm_mux_cci_timer0,\n\tmsm_mux_cci_timer1,\n\tmsm_mux_cci_timer2,\n\tmsm_mux_cci_timer3,\n\tmsm_mux_cci_timer4,\n\tmsm_mux_cdc_pdm0,\n\tmsm_mux_codec_int1,\n\tmsm_mux_codec_int2,\n\tmsm_mux_codec_reset,\n\tmsm_mux_cri_trng,\n\tmsm_mux_cri_trng0,\n\tmsm_mux_cri_trng1,\n\tmsm_mux_dac_calib0,\n\tmsm_mux_dac_calib1,\n\tmsm_mux_dac_calib2,\n\tmsm_mux_dac_calib3,\n\tmsm_mux_dac_calib4,\n\tmsm_mux_dac_calib5,\n\tmsm_mux_dac_calib6,\n\tmsm_mux_dac_calib7,\n\tmsm_mux_dac_calib8,\n\tmsm_mux_dac_calib9,\n\tmsm_mux_dac_calib10,\n\tmsm_mux_dac_calib11,\n\tmsm_mux_dac_calib12,\n\tmsm_mux_dac_calib13,\n\tmsm_mux_dac_calib14,\n\tmsm_mux_dac_calib15,\n\tmsm_mux_dac_calib16,\n\tmsm_mux_dac_calib17,\n\tmsm_mux_dac_calib18,\n\tmsm_mux_dac_calib19,\n\tmsm_mux_dac_calib20,\n\tmsm_mux_dac_calib21,\n\tmsm_mux_dac_calib22,\n\tmsm_mux_dac_calib23,\n\tmsm_mux_dac_calib24,\n\tmsm_mux_dac_calib25,\n\tmsm_mux_dbg_out,\n\tmsm_mux_ddr_bist,\n\tmsm_mux_dmic0_clk,\n\tmsm_mux_dmic0_data,\n\tmsm_mux_ebi_cdc,\n\tmsm_mux_ebi_ch0,\n\tmsm_mux_ext_lpass,\n\tmsm_mux_flash_strobe,\n\tmsm_mux_fp_int,\n\tmsm_mux_gcc_gp1_clk_a,\n\tmsm_mux_gcc_gp1_clk_b,\n\tmsm_mux_gcc_gp2_clk_a,\n\tmsm_mux_gcc_gp2_clk_b,\n\tmsm_mux_gcc_gp3_clk_a,\n\tmsm_mux_gcc_gp3_clk_b,\n\tmsm_mux_gcc_plltest,\n\tmsm_mux_gcc_tlmm,\n\tmsm_mux_gpio,\n\tmsm_mux_gsm0_tx,\n\tmsm_mux_gsm1_tx,\n\tmsm_mux_gyro_int,\n\tmsm_mux_hall_int,\n\tmsm_mux_hdmi_int,\n\tmsm_mux_key_focus,\n\tmsm_mux_key_home,\n\tmsm_mux_key_snapshot,\n\tmsm_mux_key_volp,\n\tmsm_mux_ldo_en,\n\tmsm_mux_ldo_update,\n\tmsm_mux_lpass_slimbus,\n\tmsm_mux_lpass_slimbus0,\n\tmsm_mux_lpass_slimbus1,\n\tmsm_mux_m_voc,\n\tmsm_mux_mag_int,\n\tmsm_mux_mdp_vsync,\n\tmsm_mux_mipi_dsi0,\n\tmsm_mux_modem_tsync,\n\tmsm_mux_mss_lte,\n\tmsm_mux_nav_pps,\n\tmsm_mux_nav_pps_in_a,\n\tmsm_mux_nav_pps_in_b,\n\tmsm_mux_nav_tsync,\n\tmsm_mux_nfc_disable,\n\tmsm_mux_nfc_dwl,\n\tmsm_mux_nfc_irq,\n\tmsm_mux_ois_sync,\n\tmsm_mux_pa_indicator,\n\tmsm_mux_pbs0,\n\tmsm_mux_pbs1,\n\tmsm_mux_pbs2,\n\tmsm_mux_pressure_int,\n\tmsm_mux_pri_mi2s,\n\tmsm_mux_pri_mi2s_mclk_a,\n\tmsm_mux_pri_mi2s_mclk_b,\n\tmsm_mux_pri_mi2s_ws,\n\tmsm_mux_prng_rosc,\n\tmsm_mux_pwr_crypto_enabled_a,\n\tmsm_mux_pwr_crypto_enabled_b,\n\tmsm_mux_pwr_down,\n\tmsm_mux_pwr_modem_enabled_a,\n\tmsm_mux_pwr_modem_enabled_b,\n\tmsm_mux_pwr_nav_enabled_a,\n\tmsm_mux_pwr_nav_enabled_b,\n\tmsm_mux_qdss_cti_trig_in_a0,\n\tmsm_mux_qdss_cti_trig_in_a1,\n\tmsm_mux_qdss_cti_trig_in_b0,\n\tmsm_mux_qdss_cti_trig_in_b1,\n\tmsm_mux_qdss_cti_trig_out_a0,\n\tmsm_mux_qdss_cti_trig_out_a1,\n\tmsm_mux_qdss_cti_trig_out_b0,\n\tmsm_mux_qdss_cti_trig_out_b1,\n\tmsm_mux_qdss_traceclk_a,\n\tmsm_mux_qdss_traceclk_b,\n\tmsm_mux_qdss_tracectl_a,\n\tmsm_mux_qdss_tracectl_b,\n\tmsm_mux_qdss_tracedata_a,\n\tmsm_mux_qdss_tracedata_b,\n\tmsm_mux_sd_write,\n\tmsm_mux_sdcard_det,\n\tmsm_mux_sec_mi2s,\n\tmsm_mux_sec_mi2s_mclk_a,\n\tmsm_mux_sec_mi2s_mclk_b,\n\tmsm_mux_smb_int,\n\tmsm_mux_ss_switch,\n\tmsm_mux_ssbi_wtr1,\n\tmsm_mux_ts_resout,\n\tmsm_mux_ts_sample,\n\tmsm_mux_ts_xvdd,\n\tmsm_mux_tsens_max,\n\tmsm_mux_uim1_clk,\n\tmsm_mux_uim1_data,\n\tmsm_mux_uim1_present,\n\tmsm_mux_uim1_reset,\n\tmsm_mux_uim2_clk,\n\tmsm_mux_uim2_data,\n\tmsm_mux_uim2_present,\n\tmsm_mux_uim2_reset,\n\tmsm_mux_uim_batt,\n\tmsm_mux_us_emitter,\n\tmsm_mux_us_euro,\n\tmsm_mux_wcss_bt,\n\tmsm_mux_wcss_fm,\n\tmsm_mux_wcss_wlan,\n\tmsm_mux_wcss_wlan0,\n\tmsm_mux_wcss_wlan1,\n\tmsm_mux_wcss_wlan2,\n\tmsm_mux_wsa_en,\n\tmsm_mux_wsa_io,\n\tmsm_mux_wsa_irq,\n\tmsm_mux__,\n};\n\nstatic const char * const accel_int_groups[] = {\n\t\"gpio42\",\n};\n\nstatic const char * const adsp_ext_groups[] = {\n\t\"gpio1\",\n};\n\nstatic const char * const alsp_int_groups[] = {\n\t\"gpio43\",\n};\n\nstatic const char * const atest_bbrx0_groups[] = {\n\t\"gpio17\",\n};\n\nstatic const char * const atest_bbrx1_groups[] = {\n\t\"gpio16\",\n};\n\nstatic const char * const atest_char0_groups[] = {\n\t\"gpio68\",\n};\n\nstatic const char * const atest_char1_groups[] = {\n\t\"gpio67\",\n};\n\nstatic const char * const atest_char2_groups[] = {\n\t\"gpio75\",\n};\n\nstatic const char * const atest_char3_groups[] = {\n\t\"gpio63\",\n};\n\nstatic const char * const atest_char_groups[] = {\n\t\"gpio120\",\n};\n\nstatic const char * const atest_gpsadc_dtest0_native_groups[] = {\n\t\"gpio7\",\n};\n\nstatic const char * const atest_gpsadc_dtest1_native_groups[] = {\n\t\"gpio18\",\n};\n\nstatic const char * const atest_tsens_groups[] = {\n\t\"gpio120\",\n};\n\nstatic const char * const atest_wlan0_groups[] = {\n\t\"gpio22\",\n};\n\nstatic const char * const atest_wlan1_groups[] = {\n\t\"gpio23\",\n};\n\nstatic const char * const bimc_dte0_groups[] = {\n\t\"gpio63\", \"gpio65\",\n};\n\nstatic const char * const bimc_dte1_groups[] = {\n\t\"gpio121\", \"gpio122\",\n};\n\nstatic const char * const blsp1_spi_groups[] = {\n\t\"gpio35\", \"gpio36\",\n};\n\nstatic const char * const blsp3_spi_groups[] = {\n\t\"gpio41\", \"gpio50\",\n};\n\nstatic const char * const blsp6_spi_groups[] = {\n\t\"gpio47\", \"gpio48\",\n};\n\nstatic const char * const blsp7_spi_groups[] = {\n\t\"gpio89\", \"gpio90\",\n};\n\nstatic const char * const blsp_i2c1_groups[] = {\n\t\"gpio2\", \"gpio3\",\n};\n\nstatic const char * const blsp_i2c2_groups[] = {\n\t\"gpio6\", \"gpio7\",\n};\n\nstatic const char * const blsp_i2c3_groups[] = {\n\t\"gpio10\", \"gpio11\",\n};\n\nstatic const char * const blsp_i2c4_groups[] = {\n\t\"gpio14\", \"gpio15\",\n};\n\nstatic const char * const blsp_i2c5_groups[] = {\n\t\"gpio18\", \"gpio19\",\n};\n\nstatic const char * const blsp_i2c6_groups[] = {\n\t\"gpio22\", \"gpio23\",\n};\n\nstatic const char * const blsp_i2c7_groups[] = {\n\t\"gpio135\", \"gpio136\",\n};\n\nstatic const char * const blsp_i2c8_groups[] = {\n\t\"gpio98\", \"gpio99\",\n};\n\nstatic const char * const blsp_spi1_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\",\n};\n\nstatic const char * const blsp_spi2_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n};\n\nstatic const char * const blsp_spi3_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\",\n};\n\nstatic const char * const blsp_spi4_groups[] = {\n\t\"gpio12\", \"gpio13\", \"gpio14\", \"gpio15\",\n};\n\nstatic const char * const blsp_spi5_groups[] = {\n\t\"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\",\n};\n\nstatic const char * const blsp_spi6_groups[] = {\n\t\"gpio20\", \"gpio21\", \"gpio22\", \"gpio23\",\n};\n\nstatic const char * const blsp_spi7_groups[] = {\n\t\"gpio135\", \"gpio136\", \"gpio137\", \"gpio138\",\n};\n\nstatic const char * const blsp_spi8_groups[] = {\n\t\"gpio96\", \"gpio97\", \"gpio98\", \"gpio99\",\n};\n\nstatic const char * const blsp_uart2_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n};\n\nstatic const char * const blsp_uart4_groups[] = {\n\t\"gpio12\", \"gpio13\", \"gpio14\", \"gpio15\",\n};\n\nstatic const char * const blsp_uart5_groups[] = {\n\t\"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\",\n};\n\nstatic const char * const blsp_uart6_groups[] = {\n\t\"gpio20\", \"gpio21\", \"gpio22\", \"gpio23\",\n};\n\nstatic const char * const cam0_ldo_groups[] = {\n\t\"gpio50\",\n};\n\nstatic const char * const cam1_ldo_groups[] = {\n\t\"gpio134\",\n};\n\nstatic const char * const cam1_rst_groups[] = {\n\t\"gpio40\",\n};\n\nstatic const char * const cam1_standby_groups[] = {\n\t\"gpio39\",\n};\n\nstatic const char * const cam2_rst_groups[] = {\n\t\"gpio129\",\n};\n\nstatic const char * const cam2_standby_groups[] = {\n\t\"gpio130\",\n};\n\nstatic const char * const cam3_rst_groups[] = {\n\t\"gpio131\",\n};\n\nstatic const char * const cam3_standby_groups[] = {\n\t\"gpio132\",\n};\n\nstatic const char * const cam_irq_groups[] = {\n\t\"gpio35\",\n};\n\nstatic const char * const cam_mclk_groups[] = {\n\t\"gpio26\", \"gpio27\", \"gpio28\", \"gpio128\",\n};\n\nstatic const char * const cap_int_groups[] = {\n\t\"gpio13\",\n};\n\nstatic const char * const cci_async_groups[] = {\n\t\"gpio38\",\n};\n\nstatic const char * const cci_i2c_groups[] = {\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\",\n};\n\nstatic const char * const cci_timer0_groups[] = {\n\t\"gpio33\",\n};\n\nstatic const char * const cci_timer1_groups[] = {\n\t\"gpio34\",\n};\n\nstatic const char * const cci_timer2_groups[] = {\n\t\"gpio35\",\n};\n\nstatic const char * const cci_timer3_groups[] = {\n\t\"gpio36\",\n};\n\nstatic const char * const cci_timer4_groups[] = {\n\t\"gpio41\",\n};\n\nstatic const char * const cdc_pdm0_groups[] = {\n\t\"gpio67\", \"gpio68\", \"gpio69\", \"gpio70\", \"gpio71\", \"gpio72\", \"gpio73\",\n\t\"gpio74\",\n};\n\nstatic const char * const codec_int1_groups[] = {\n\t\"gpio73\",\n};\n\nstatic const char * const codec_int2_groups[] = {\n\t\"gpio74\",\n};\n\nstatic const char * const codec_reset_groups[] = {\n\t\"gpio67\",\n};\n\nstatic const char * const cri_trng0_groups[] = {\n\t\"gpio85\",\n};\n\nstatic const char * const cri_trng1_groups[] = {\n\t\"gpio86\",\n};\n\nstatic const char * const cri_trng_groups[] = {\n\t\"gpio87\",\n};\n\nstatic const char * const dac_calib0_groups[] = {\n\t\"gpio4\",\n};\n\nstatic const char * const dac_calib1_groups[] = {\n\t\"gpio12\",\n};\n\nstatic const char * const dac_calib2_groups[] = {\n\t\"gpio13\",\n};\n\nstatic const char * const dac_calib3_groups[] = {\n\t\"gpio28\",\n};\n\nstatic const char * const dac_calib4_groups[] = {\n\t\"gpio29\",\n};\n\nstatic const char * const dac_calib5_groups[] = {\n\t\"gpio39\",\n};\n\nstatic const char * const dac_calib6_groups[] = {\n\t\"gpio40\",\n};\n\nstatic const char * const dac_calib7_groups[] = {\n\t\"gpio41\",\n};\n\nstatic const char * const dac_calib8_groups[] = {\n\t\"gpio42\",\n};\n\nstatic const char * const dac_calib9_groups[] = {\n\t\"gpio43\",\n};\n\nstatic const char * const dac_calib10_groups[] = {\n\t\"gpio44\",\n};\n\nstatic const char * const dac_calib11_groups[] = {\n\t\"gpio45\",\n};\n\nstatic const char * const dac_calib12_groups[] = {\n\t\"gpio46\",\n};\n\nstatic const char * const dac_calib13_groups[] = {\n\t\"gpio47\",\n};\n\nstatic const char * const dac_calib14_groups[] = {\n\t\"gpio48\",\n};\n\nstatic const char * const dac_calib15_groups[] = {\n\t\"gpio20\",\n};\n\nstatic const char * const dac_calib16_groups[] = {\n\t\"gpio21\",\n};\n\nstatic const char * const dac_calib17_groups[] = {\n\t\"gpio67\",\n};\n\nstatic const char * const dac_calib18_groups[] = {\n\t\"gpio115\",\n};\n\nstatic const char * const dac_calib19_groups[] = {\n\t\"gpio30\",\n};\n\nstatic const char * const dac_calib20_groups[] = {\n\t\"gpio128\",\n};\n\nstatic const char * const dac_calib21_groups[] = {\n\t\"gpio129\",\n};\n\nstatic const char * const dac_calib22_groups[] = {\n\t\"gpio130\",\n};\n\nstatic const char * const dac_calib23_groups[] = {\n\t\"gpio131\",\n};\n\nstatic const char * const dac_calib24_groups[] = {\n\t\"gpio132\",\n};\n\nstatic const char * const dac_calib25_groups[] = {\n\t\"gpio133\",\n};\n\nstatic const char * const dbg_out_groups[] = {\n\t\"gpio63\",\n};\n\nstatic const char * const ddr_bist_groups[] = {\n\t\"gpio129\", \"gpio130\", \"gpio131\", \"gpio132\",\n};\n\nstatic const char * const dmic0_clk_groups[] = {\n\t\"gpio89\",\n};\n\nstatic const char * const dmic0_data_groups[] = {\n\t\"gpio90\",\n};\n\nstatic const char * const ebi_cdc_groups[] = {\n\t\"gpio67\", \"gpio69\", \"gpio118\", \"gpio119\", \"gpio120\", \"gpio123\",\n};\n\nstatic const char * const ebi_ch0_groups[] = {\n\t\"gpio75\",\n};\n\nstatic const char * const ext_lpass_groups[] = {\n\t\"gpio81\",\n};\n\nstatic const char * const flash_strobe_groups[] = {\n\t\"gpio33\", \"gpio34\",\n};\n\nstatic const char * const fp_int_groups[] = {\n\t\"gpio48\",\n};\n\nstatic const char * const gcc_gp1_clk_a_groups[] = {\n\t\"gpio42\",\n};\n\nstatic const char * const gcc_gp1_clk_b_groups[] = {\n\t\"gpio6\", \"gpio41\",\n};\n\nstatic const char * const gcc_gp2_clk_a_groups[] = {\n\t\"gpio43\",\n};\n\nstatic const char * const gcc_gp2_clk_b_groups[] = {\n\t\"gpio10\",\n};\n\nstatic const char * const gcc_gp3_clk_a_groups[] = {\n\t\"gpio44\",\n};\n\nstatic const char * const gcc_gp3_clk_b_groups[] = {\n\t\"gpio11\",\n};\n\nstatic const char * const gcc_plltest_groups[] = {\n\t\"gpio98\", \"gpio99\",\n};\n\nstatic const char * const gcc_tlmm_groups[] = {\n\t\"gpio87\",\n};\n\nstatic const char * const gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\",\n\t\"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n\t\"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\",\n\t\"gpio57\", \"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n\t\"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\", \"gpio69\", \"gpio70\",\n\t\"gpio71\", \"gpio72\", \"gpio73\", \"gpio74\", \"gpio75\", \"gpio76\", \"gpio77\",\n\t\"gpio78\", \"gpio79\", \"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\", \"gpio84\",\n\t\"gpio85\", \"gpio86\", \"gpio87\", \"gpio88\", \"gpio89\", \"gpio90\", \"gpio91\",\n\t\"gpio92\", \"gpio93\", \"gpio94\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio98\",\n\t\"gpio99\", \"gpio100\", \"gpio101\", \"gpio102\", \"gpio103\", \"gpio104\",\n\t\"gpio105\", \"gpio106\", \"gpio107\", \"gpio108\", \"gpio109\", \"gpio110\",\n\t\"gpio111\", \"gpio112\", \"gpio113\", \"gpio114\", \"gpio115\", \"gpio116\",\n\t\"gpio117\", \"gpio118\", \"gpio119\", \"gpio120\", \"gpio121\", \"gpio122\",\n\t\"gpio123\", \"gpio124\", \"gpio125\", \"gpio126\", \"gpio127\", \"gpio128\",\n\t\"gpio129\", \"gpio130\", \"gpio131\", \"gpio132\", \"gpio133\", \"gpio134\",\n\t\"gpio135\", \"gpio136\", \"gpio137\", \"gpio138\", \"gpio139\", \"gpio140\",\n\t\"gpio141\",\n};\n\nstatic const char * const gsm0_tx_groups[] = {\n\t\"gpio117\",\n};\n\nstatic const char * const gsm1_tx_groups[] = {\n\t\"gpio115\",\n};\n\nstatic const char * const gyro_int_groups[] = {\n\t\"gpio45\",\n};\n\nstatic const char * const hall_int_groups[] = {\n\t\"gpio12\",\n};\n\nstatic const char * const hdmi_int_groups[] = {\n\t\"gpio90\",\n};\n\nstatic const char * const key_focus_groups[] = {\n\t\"gpio87\",\n};\n\nstatic const char * const key_home_groups[] = {\n\t\"gpio88\",\n};\n\nstatic const char * const key_snapshot_groups[] = {\n\t\"gpio86\",\n};\n\nstatic const char * const key_volp_groups[] = {\n\t\"gpio85\",\n};\n\nstatic const char * const ldo_en_groups[] = {\n\t\"gpio5\",\n};\n\nstatic const char * const ldo_update_groups[] = {\n\t\"gpio4\",\n};\n\nstatic const char * const lpass_slimbus0_groups[] = {\n\t\"gpio71\",\n};\n\nstatic const char * const lpass_slimbus1_groups[] = {\n\t\"gpio72\",\n};\n\nstatic const char * const lpass_slimbus_groups[] = {\n\t\"gpio70\",\n};\n\nstatic const char * const m_voc_groups[] = {\n\t\"gpio17\", \"gpio21\",\n};\n\nstatic const char * const mag_int_groups[] = {\n\t\"gpio44\",\n};\n\nstatic const char * const mdp_vsync_groups[] = {\n\t\"gpio24\", \"gpio25\",\n};\n\nstatic const char * const mipi_dsi0_groups[] = {\n\t\"gpio61\",\n};\n\nstatic const char * const modem_tsync_groups[] = {\n\t\"gpio113\",\n};\n\nstatic const char * const mss_lte_groups[] = {\n\t\"gpio82\", \"gpio83\",\n};\n\nstatic const char * const nav_pps_groups[] = {\n\t\"gpio113\",\n};\n\nstatic const char * const nav_pps_in_a_groups[] = {\n\t\"gpio111\",\n};\n\nstatic const char * const nav_pps_in_b_groups[] = {\n\t\"gpio113\",\n};\n\nstatic const char * const nav_tsync_groups[] = {\n\t\"gpio113\",\n};\n\nstatic const char * const nfc_disable_groups[] = {\n\t\"gpio16\",\n};\n\nstatic const char * const nfc_dwl_groups[] = {\n\t\"gpio62\",\n};\n\nstatic const char * const nfc_irq_groups[] = {\n\t\"gpio17\",\n};\n\nstatic const char * const ois_sync_groups[] = {\n\t\"gpio36\",\n};\n\nstatic const char * const pa_indicator_groups[] = {\n\t\"gpio112\",\n};\n\nstatic const char * const pbs0_groups[] = {\n\t\"gpio85\",\n};\n\nstatic const char * const pbs1_groups[] = {\n\t\"gpio86\",\n};\n\nstatic const char * const pbs2_groups[] = {\n\t\"gpio87\",\n};\n\nstatic const char * const pressure_int_groups[] = {\n\t\"gpio46\",\n};\n\nstatic const char * const pri_mi2s_groups[] = {\n\t\"gpio66\", \"gpio88\", \"gpio91\", \"gpio93\", \"gpio94\", \"gpio95\",\n};\n\nstatic const char * const pri_mi2s_mclk_a_groups[] = {\n\t\"gpio25\",\n};\n\nstatic const char * const pri_mi2s_mclk_b_groups[] = {\n\t\"gpio69\",\n};\n\nstatic const char * const pri_mi2s_ws_groups[] = {\n\t\"gpio92\",\n};\n\nstatic const char * const prng_rosc_groups[] = {\n\t\"gpio2\",\n};\n\nstatic const char * const pwr_crypto_enabled_a_groups[] = {\n\t\"gpio36\",\n};\n\nstatic const char * const pwr_crypto_enabled_b_groups[] = {\n\t\"gpio13\",\n};\n\nstatic const char * const pwr_down_groups[] = {\n\t\"gpio89\",\n};\n\nstatic const char * const pwr_modem_enabled_a_groups[] = {\n\t\"gpio29\",\n};\n\nstatic const char * const pwr_modem_enabled_b_groups[] = {\n\t\"gpio9\",\n};\n\nstatic const char * const pwr_nav_enabled_a_groups[] = {\n\t\"gpio35\",\n};\n\nstatic const char * const pwr_nav_enabled_b_groups[] = {\n\t\"gpio12\",\n};\n\nstatic const char * const qdss_cti_trig_in_a0_groups[] = {\n\t\"gpio17\",\n};\n\nstatic const char * const qdss_cti_trig_in_a1_groups[] = {\n\t\"gpio91\",\n};\n\nstatic const char * const qdss_cti_trig_in_b0_groups[] = {\n\t\"gpio21\",\n};\n\nstatic const char * const qdss_cti_trig_in_b1_groups[] = {\n\t\"gpio48\",\n};\n\nstatic const char * const qdss_cti_trig_out_a0_groups[] = {\n\t\"gpio41\",\n};\n\nstatic const char * const qdss_cti_trig_out_a1_groups[] = {\n\t\"gpio3\",\n};\n\nstatic const char * const qdss_cti_trig_out_b0_groups[] = {\n\t\"gpio2\",\n};\n\nstatic const char * const qdss_cti_trig_out_b1_groups[] = {\n\t\"gpio25\",\n};\n\nstatic const char * const qdss_traceclk_a_groups[] = {\n\t\"gpio16\",\n};\n\nstatic const char * const qdss_traceclk_b_groups[] = {\n\t\"gpio22\",\n};\n\nstatic const char * const qdss_tracectl_a_groups[] = {\n\t\"gpio18\",\n};\n\nstatic const char * const qdss_tracectl_b_groups[] = {\n\t\"gpio20\",\n};\n\nstatic const char * const qdss_tracedata_a_groups[] = {\n\t\"gpio19\", \"gpio26\", \"gpio27\", \"gpio28\", \"gpio29\", \"gpio30\", \"gpio31\",\n\t\"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\", \"gpio36\", \"gpio38\", \"gpio39\",\n\t\"gpio40\", \"gpio50\",\n};\n\nstatic const char * const qdss_tracedata_b_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio12\", \"gpio13\", \"gpio23\", \"gpio42\", \"gpio43\",\n\t\"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio66\", \"gpio86\", \"gpio87\",\n\t\"gpio88\", \"gpio92\",\n};\n\nstatic const char * const sd_write_groups[] = {\n\t\"gpio50\",\n};\n\nstatic const char * const sdcard_det_groups[] = {\n\t\"gpio133\",\n};\n\nstatic const char * const sec_mi2s_groups[] = {\n\t\"gpio135\", \"gpio136\", \"gpio137\", \"gpio138\",\n};\n\nstatic const char * const sec_mi2s_mclk_a_groups[] = {\n\t\"gpio25\",\n};\n\nstatic const char * const sec_mi2s_mclk_b_groups[] = {\n\t\"gpio66\",\n};\n\nstatic const char * const smb_int_groups[] = {\n\t\"gpio1\",\n};\n\nstatic const char * const ss_switch_groups[] = {\n\t\"gpio139\",\n};\n\nstatic const char * const ssbi_wtr1_groups[] = {\n\t\"gpio114\", \"gpio123\",\n};\n\nstatic const char * const ts_resout_groups[] = {\n\t\"gpio64\",\n};\n\nstatic const char * const ts_sample_groups[] = {\n\t\"gpio65\",\n};\n\nstatic const char * const ts_xvdd_groups[] = {\n\t\"gpio60\",\n};\n\nstatic const char * const tsens_max_groups[] = {\n\t\"gpio139\",\n};\n\nstatic const char * const uim1_clk_groups[] = {\n\t\"gpio52\",\n};\n\nstatic const char * const uim1_data_groups[] = {\n\t\"gpio51\",\n};\n\nstatic const char * const uim1_present_groups[] = {\n\t\"gpio54\",\n};\n\nstatic const char * const uim1_reset_groups[] = {\n\t\"gpio53\",\n};\n\nstatic const char * const uim2_clk_groups[] = {\n\t\"gpio56\",\n};\n\nstatic const char * const uim2_data_groups[] = {\n\t\"gpio55\",\n};\n\nstatic const char * const uim2_present_groups[] = {\n\t\"gpio58\",\n};\n\nstatic const char * const uim2_reset_groups[] = {\n\t\"gpio57\",\n};\n\nstatic const char * const uim_batt_groups[] = {\n\t\"gpio49\",\n};\n\nstatic const char * const us_emitter_groups[] = {\n\t\"gpio68\",\n};\n\nstatic const char * const us_euro_groups[] = {\n\t\"gpio63\",\n};\n\nstatic const char * const wcss_bt_groups[] = {\n\t\"gpio75\", \"gpio83\", \"gpio84\",\n};\n\nstatic const char * const wcss_fm_groups[] = {\n\t\"gpio81\", \"gpio82\",\n};\n\nstatic const char * const wcss_wlan0_groups[] = {\n\t\"gpio78\",\n};\n\nstatic const char * const wcss_wlan1_groups[] = {\n\t\"gpio77\",\n};\n\nstatic const char * const wcss_wlan2_groups[] = {\n\t\"gpio76\",\n};\n\nstatic const char * const wcss_wlan_groups[] = {\n\t\"gpio79\", \"gpio80\",\n};\n\nstatic const char * const wsa_en_groups[] = {\n\t\"gpio96\",\n};\n\nstatic const char * const wsa_io_groups[] = {\n\t\"gpio94\", \"gpio95\",\n};\n\nstatic const char * const wsa_irq_groups[] = {\n\t\"gpio97\",\n};\n\nstatic const struct pinfunction msm8953_functions[] = {\n\tMSM_PIN_FUNCTION(accel_int),\n\tMSM_PIN_FUNCTION(adsp_ext),\n\tMSM_PIN_FUNCTION(alsp_int),\n\tMSM_PIN_FUNCTION(atest_bbrx0),\n\tMSM_PIN_FUNCTION(atest_bbrx1),\n\tMSM_PIN_FUNCTION(atest_char),\n\tMSM_PIN_FUNCTION(atest_char0),\n\tMSM_PIN_FUNCTION(atest_char1),\n\tMSM_PIN_FUNCTION(atest_char2),\n\tMSM_PIN_FUNCTION(atest_char3),\n\tMSM_PIN_FUNCTION(atest_gpsadc_dtest0_native),\n\tMSM_PIN_FUNCTION(atest_gpsadc_dtest1_native),\n\tMSM_PIN_FUNCTION(atest_tsens),\n\tMSM_PIN_FUNCTION(atest_wlan0),\n\tMSM_PIN_FUNCTION(atest_wlan1),\n\tMSM_PIN_FUNCTION(bimc_dte0),\n\tMSM_PIN_FUNCTION(bimc_dte1),\n\tMSM_PIN_FUNCTION(blsp1_spi),\n\tMSM_PIN_FUNCTION(blsp3_spi),\n\tMSM_PIN_FUNCTION(blsp6_spi),\n\tMSM_PIN_FUNCTION(blsp7_spi),\n\tMSM_PIN_FUNCTION(blsp_i2c1),\n\tMSM_PIN_FUNCTION(blsp_i2c2),\n\tMSM_PIN_FUNCTION(blsp_i2c3),\n\tMSM_PIN_FUNCTION(blsp_i2c4),\n\tMSM_PIN_FUNCTION(blsp_i2c5),\n\tMSM_PIN_FUNCTION(blsp_i2c6),\n\tMSM_PIN_FUNCTION(blsp_i2c7),\n\tMSM_PIN_FUNCTION(blsp_i2c8),\n\tMSM_PIN_FUNCTION(blsp_spi1),\n\tMSM_PIN_FUNCTION(blsp_spi2),\n\tMSM_PIN_FUNCTION(blsp_spi3),\n\tMSM_PIN_FUNCTION(blsp_spi4),\n\tMSM_PIN_FUNCTION(blsp_spi5),\n\tMSM_PIN_FUNCTION(blsp_spi6),\n\tMSM_PIN_FUNCTION(blsp_spi7),\n\tMSM_PIN_FUNCTION(blsp_spi8),\n\tMSM_PIN_FUNCTION(blsp_uart2),\n\tMSM_PIN_FUNCTION(blsp_uart4),\n\tMSM_PIN_FUNCTION(blsp_uart5),\n\tMSM_PIN_FUNCTION(blsp_uart6),\n\tMSM_PIN_FUNCTION(cam0_ldo),\n\tMSM_PIN_FUNCTION(cam1_ldo),\n\tMSM_PIN_FUNCTION(cam1_rst),\n\tMSM_PIN_FUNCTION(cam1_standby),\n\tMSM_PIN_FUNCTION(cam2_rst),\n\tMSM_PIN_FUNCTION(cam2_standby),\n\tMSM_PIN_FUNCTION(cam3_rst),\n\tMSM_PIN_FUNCTION(cam3_standby),\n\tMSM_PIN_FUNCTION(cam_irq),\n\tMSM_PIN_FUNCTION(cam_mclk),\n\tMSM_PIN_FUNCTION(cap_int),\n\tMSM_PIN_FUNCTION(cci_async),\n\tMSM_PIN_FUNCTION(cci_i2c),\n\tMSM_PIN_FUNCTION(cci_timer0),\n\tMSM_PIN_FUNCTION(cci_timer1),\n\tMSM_PIN_FUNCTION(cci_timer2),\n\tMSM_PIN_FUNCTION(cci_timer3),\n\tMSM_PIN_FUNCTION(cci_timer4),\n\tMSM_PIN_FUNCTION(cdc_pdm0),\n\tMSM_PIN_FUNCTION(codec_int1),\n\tMSM_PIN_FUNCTION(codec_int2),\n\tMSM_PIN_FUNCTION(codec_reset),\n\tMSM_PIN_FUNCTION(cri_trng),\n\tMSM_PIN_FUNCTION(cri_trng0),\n\tMSM_PIN_FUNCTION(cri_trng1),\n\tMSM_PIN_FUNCTION(dac_calib0),\n\tMSM_PIN_FUNCTION(dac_calib1),\n\tMSM_PIN_FUNCTION(dac_calib10),\n\tMSM_PIN_FUNCTION(dac_calib11),\n\tMSM_PIN_FUNCTION(dac_calib12),\n\tMSM_PIN_FUNCTION(dac_calib13),\n\tMSM_PIN_FUNCTION(dac_calib14),\n\tMSM_PIN_FUNCTION(dac_calib15),\n\tMSM_PIN_FUNCTION(dac_calib16),\n\tMSM_PIN_FUNCTION(dac_calib17),\n\tMSM_PIN_FUNCTION(dac_calib18),\n\tMSM_PIN_FUNCTION(dac_calib19),\n\tMSM_PIN_FUNCTION(dac_calib2),\n\tMSM_PIN_FUNCTION(dac_calib20),\n\tMSM_PIN_FUNCTION(dac_calib21),\n\tMSM_PIN_FUNCTION(dac_calib22),\n\tMSM_PIN_FUNCTION(dac_calib23),\n\tMSM_PIN_FUNCTION(dac_calib24),\n\tMSM_PIN_FUNCTION(dac_calib25),\n\tMSM_PIN_FUNCTION(dac_calib3),\n\tMSM_PIN_FUNCTION(dac_calib4),\n\tMSM_PIN_FUNCTION(dac_calib5),\n\tMSM_PIN_FUNCTION(dac_calib6),\n\tMSM_PIN_FUNCTION(dac_calib7),\n\tMSM_PIN_FUNCTION(dac_calib8),\n\tMSM_PIN_FUNCTION(dac_calib9),\n\tMSM_PIN_FUNCTION(dbg_out),\n\tMSM_PIN_FUNCTION(ddr_bist),\n\tMSM_PIN_FUNCTION(dmic0_clk),\n\tMSM_PIN_FUNCTION(dmic0_data),\n\tMSM_PIN_FUNCTION(ebi_cdc),\n\tMSM_PIN_FUNCTION(ebi_ch0),\n\tMSM_PIN_FUNCTION(ext_lpass),\n\tMSM_PIN_FUNCTION(flash_strobe),\n\tMSM_PIN_FUNCTION(fp_int),\n\tMSM_PIN_FUNCTION(gcc_gp1_clk_a),\n\tMSM_PIN_FUNCTION(gcc_gp1_clk_b),\n\tMSM_PIN_FUNCTION(gcc_gp2_clk_a),\n\tMSM_PIN_FUNCTION(gcc_gp2_clk_b),\n\tMSM_PIN_FUNCTION(gcc_gp3_clk_a),\n\tMSM_PIN_FUNCTION(gcc_gp3_clk_b),\n\tMSM_PIN_FUNCTION(gcc_plltest),\n\tMSM_PIN_FUNCTION(gcc_tlmm),\n\tMSM_PIN_FUNCTION(gpio),\n\tMSM_PIN_FUNCTION(gsm0_tx),\n\tMSM_PIN_FUNCTION(gsm1_tx),\n\tMSM_PIN_FUNCTION(gyro_int),\n\tMSM_PIN_FUNCTION(hall_int),\n\tMSM_PIN_FUNCTION(hdmi_int),\n\tMSM_PIN_FUNCTION(key_focus),\n\tMSM_PIN_FUNCTION(key_home),\n\tMSM_PIN_FUNCTION(key_snapshot),\n\tMSM_PIN_FUNCTION(key_volp),\n\tMSM_PIN_FUNCTION(ldo_en),\n\tMSM_PIN_FUNCTION(ldo_update),\n\tMSM_PIN_FUNCTION(lpass_slimbus),\n\tMSM_PIN_FUNCTION(lpass_slimbus0),\n\tMSM_PIN_FUNCTION(lpass_slimbus1),\n\tMSM_PIN_FUNCTION(m_voc),\n\tMSM_PIN_FUNCTION(mag_int),\n\tMSM_PIN_FUNCTION(mdp_vsync),\n\tMSM_PIN_FUNCTION(mipi_dsi0),\n\tMSM_PIN_FUNCTION(modem_tsync),\n\tMSM_PIN_FUNCTION(mss_lte),\n\tMSM_PIN_FUNCTION(nav_pps),\n\tMSM_PIN_FUNCTION(nav_pps_in_a),\n\tMSM_PIN_FUNCTION(nav_pps_in_b),\n\tMSM_PIN_FUNCTION(nav_tsync),\n\tMSM_PIN_FUNCTION(nfc_disable),\n\tMSM_PIN_FUNCTION(nfc_dwl),\n\tMSM_PIN_FUNCTION(nfc_irq),\n\tMSM_PIN_FUNCTION(ois_sync),\n\tMSM_PIN_FUNCTION(pa_indicator),\n\tMSM_PIN_FUNCTION(pbs0),\n\tMSM_PIN_FUNCTION(pbs1),\n\tMSM_PIN_FUNCTION(pbs2),\n\tMSM_PIN_FUNCTION(pressure_int),\n\tMSM_PIN_FUNCTION(pri_mi2s),\n\tMSM_PIN_FUNCTION(pri_mi2s_mclk_a),\n\tMSM_PIN_FUNCTION(pri_mi2s_mclk_b),\n\tMSM_PIN_FUNCTION(pri_mi2s_ws),\n\tMSM_PIN_FUNCTION(prng_rosc),\n\tMSM_PIN_FUNCTION(pwr_crypto_enabled_a),\n\tMSM_PIN_FUNCTION(pwr_crypto_enabled_b),\n\tMSM_PIN_FUNCTION(pwr_down),\n\tMSM_PIN_FUNCTION(pwr_modem_enabled_a),\n\tMSM_PIN_FUNCTION(pwr_modem_enabled_b),\n\tMSM_PIN_FUNCTION(pwr_nav_enabled_a),\n\tMSM_PIN_FUNCTION(pwr_nav_enabled_b),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_a0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_a1),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_b0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_b1),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_a0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_a1),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_b0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_b1),\n\tMSM_PIN_FUNCTION(qdss_traceclk_a),\n\tMSM_PIN_FUNCTION(qdss_traceclk_b),\n\tMSM_PIN_FUNCTION(qdss_tracectl_a),\n\tMSM_PIN_FUNCTION(qdss_tracectl_b),\n\tMSM_PIN_FUNCTION(qdss_tracedata_a),\n\tMSM_PIN_FUNCTION(qdss_tracedata_b),\n\tMSM_PIN_FUNCTION(sd_write),\n\tMSM_PIN_FUNCTION(sdcard_det),\n\tMSM_PIN_FUNCTION(sec_mi2s),\n\tMSM_PIN_FUNCTION(sec_mi2s_mclk_a),\n\tMSM_PIN_FUNCTION(sec_mi2s_mclk_b),\n\tMSM_PIN_FUNCTION(smb_int),\n\tMSM_PIN_FUNCTION(ss_switch),\n\tMSM_PIN_FUNCTION(ssbi_wtr1),\n\tMSM_PIN_FUNCTION(ts_resout),\n\tMSM_PIN_FUNCTION(ts_sample),\n\tMSM_PIN_FUNCTION(ts_xvdd),\n\tMSM_PIN_FUNCTION(tsens_max),\n\tMSM_PIN_FUNCTION(uim1_clk),\n\tMSM_PIN_FUNCTION(uim1_data),\n\tMSM_PIN_FUNCTION(uim1_present),\n\tMSM_PIN_FUNCTION(uim1_reset),\n\tMSM_PIN_FUNCTION(uim2_clk),\n\tMSM_PIN_FUNCTION(uim2_data),\n\tMSM_PIN_FUNCTION(uim2_present),\n\tMSM_PIN_FUNCTION(uim2_reset),\n\tMSM_PIN_FUNCTION(uim_batt),\n\tMSM_PIN_FUNCTION(us_emitter),\n\tMSM_PIN_FUNCTION(us_euro),\n\tMSM_PIN_FUNCTION(wcss_bt),\n\tMSM_PIN_FUNCTION(wcss_fm),\n\tMSM_PIN_FUNCTION(wcss_wlan),\n\tMSM_PIN_FUNCTION(wcss_wlan0),\n\tMSM_PIN_FUNCTION(wcss_wlan1),\n\tMSM_PIN_FUNCTION(wcss_wlan2),\n\tMSM_PIN_FUNCTION(wsa_en),\n\tMSM_PIN_FUNCTION(wsa_io),\n\tMSM_PIN_FUNCTION(wsa_irq),\n};\n\nstatic const struct msm_pingroup msm8953_groups[] = {\n\tPINGROUP(0, blsp_spi1, _, _, _, _, _, _, _, _),\n\tPINGROUP(1, blsp_spi1, adsp_ext, _, _, _, _, _, _, _),\n\tPINGROUP(2, blsp_spi1, blsp_i2c1, prng_rosc, _, _, _, qdss_cti_trig_out_b0, _, _),\n\tPINGROUP(3, blsp_spi1, blsp_i2c1, _, _, _, qdss_cti_trig_out_a1, _, _, _),\n\tPINGROUP(4, blsp_spi2, blsp_uart2, ldo_update, _, dac_calib0, _, _, _, _),\n\tPINGROUP(5, blsp_spi2, blsp_uart2, ldo_en, _, _, _, _, _, _),\n\tPINGROUP(6, blsp_spi2, blsp_uart2, blsp_i2c2, gcc_gp1_clk_b, _, _, _, _, _),\n\tPINGROUP(7, blsp_spi2, blsp_uart2, blsp_i2c2, _, atest_gpsadc_dtest0_native, _, _, _, _),\n\tPINGROUP(8, blsp_spi3, _, _, qdss_tracedata_b, _, _, _, _, _),\n\tPINGROUP(9, blsp_spi3, pwr_modem_enabled_b, _, _, qdss_tracedata_b, _, _, _, _),\n\tPINGROUP(10, blsp_spi3, blsp_i2c3, gcc_gp2_clk_b, _, _, _, _, _, _),\n\tPINGROUP(11, blsp_spi3, blsp_i2c3, gcc_gp3_clk_b, _, _, _, _, _, _),\n\tPINGROUP(12, blsp_spi4, blsp_uart4, pwr_nav_enabled_b, _, _,\n\t\t qdss_tracedata_b, _, dac_calib1, _),\n\tPINGROUP(13, blsp_spi4, blsp_uart4, pwr_crypto_enabled_b, _, _, _,\n\t\t qdss_tracedata_b, _, dac_calib2),\n\tPINGROUP(14, blsp_spi4, blsp_uart4, blsp_i2c4, _, _, _, _, _, _),\n\tPINGROUP(15, blsp_spi4, blsp_uart4, blsp_i2c4, _, _, _, _, _, _),\n\tPINGROUP(16, blsp_spi5, blsp_uart5, _, _, qdss_traceclk_a, _, atest_bbrx1, _, _),\n\tPINGROUP(17, blsp_spi5, blsp_uart5, m_voc, qdss_cti_trig_in_a0, _, atest_bbrx0, _, _, _),\n\tPINGROUP(18, blsp_spi5, blsp_uart5, blsp_i2c5,\n\t\t qdss_tracectl_a, _, atest_gpsadc_dtest1_native, _, _, _),\n\tPINGROUP(19, blsp_spi5, blsp_uart5, blsp_i2c5, qdss_tracedata_a, _, _, _, _, _),\n\tPINGROUP(20, blsp_spi6, blsp_uart6, _, _, _, qdss_tracectl_b, _, dac_calib15, _),\n\tPINGROUP(21, blsp_spi6, blsp_uart6, m_voc, _, _, _, qdss_cti_trig_in_b0, _, dac_calib16),\n\tPINGROUP(22, blsp_spi6, blsp_uart6, blsp_i2c6, qdss_traceclk_b, _, atest_wlan0, _, _, _),\n\tPINGROUP(23, blsp_spi6, blsp_uart6, blsp_i2c6, qdss_tracedata_b, _, atest_wlan1, _, _, _),\n\tPINGROUP(24, mdp_vsync, _, _, _, _, _, _, _, _),\n\tPINGROUP(25, mdp_vsync, pri_mi2s_mclk_a, sec_mi2s_mclk_a,\n\t\t qdss_cti_trig_out_b1, _, _, _, _, _),\n\tPINGROUP(26, cam_mclk, _, _, _, qdss_tracedata_a, _, _, _, _),\n\tPINGROUP(27, cam_mclk, _, _, _, qdss_tracedata_a, _, _, _, _),\n\tPINGROUP(28, cam_mclk, _, _, _, qdss_tracedata_a, _, dac_calib3, _, _),\n\tPINGROUP(29, cci_i2c, pwr_modem_enabled_a, _, _, _, qdss_tracedata_a, _, dac_calib4, _),\n\tPINGROUP(30, cci_i2c, _, _, _, qdss_tracedata_a, _, dac_calib19, _, _),\n\tPINGROUP(31, cci_i2c, _, _, _, qdss_tracedata_a, _, _, _, _),\n\tPINGROUP(32, cci_i2c, _, _, _, qdss_tracedata_a, _, _, _, _),\n\tPINGROUP(33, cci_timer0, _, _, _, _, qdss_tracedata_a, _, _, _),\n\tPINGROUP(34, cci_timer1, _, _, _, _, qdss_tracedata_a, _, _, _),\n\tPINGROUP(35, cci_timer2, blsp1_spi, pwr_nav_enabled_a, _, _, _, qdss_tracedata_a, _, _),\n\tPINGROUP(36, cci_timer3, blsp1_spi, _, pwr_crypto_enabled_a, _, _, _, qdss_tracedata_a, _),\n\tPINGROUP(37, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(38, cci_async, _, qdss_tracedata_a, _, _, _, _, _, _),\n\tPINGROUP(39, _, _, _, qdss_tracedata_a, _, dac_calib5, _, _, _),\n\tPINGROUP(40, _, _, qdss_tracedata_a, _, dac_calib6, _, _, _, _),\n\tPINGROUP(41, cci_timer4, blsp3_spi, gcc_gp1_clk_b, _, _,\n\t\t qdss_cti_trig_out_a0, _, dac_calib7, _),\n\tPINGROUP(42, gcc_gp1_clk_a, qdss_tracedata_b, _, dac_calib8, _, _, _, _, _),\n\tPINGROUP(43, gcc_gp2_clk_a, qdss_tracedata_b, _, dac_calib9, _, _, _, _, _),\n\tPINGROUP(44, gcc_gp3_clk_a, qdss_tracedata_b, _, dac_calib10, _, _, _, _, _),\n\tPINGROUP(45, _, qdss_tracedata_b, _, dac_calib11, _, _, _, _, _),\n\tPINGROUP(46, qdss_tracedata_b, _, dac_calib12, _, _, _, _, _, _),\n\tPINGROUP(47, blsp6_spi, qdss_tracedata_b, _, dac_calib13, _, _, _, _, _),\n\tPINGROUP(48, blsp6_spi, _, qdss_cti_trig_in_b1, _, dac_calib14, _, _, _, _),\n\tPINGROUP(49, uim_batt, _, _, _, _, _, _, _, _),\n\tPINGROUP(50, blsp3_spi, sd_write, _, _, _, qdss_tracedata_a, _, _, _),\n\tPINGROUP(51, uim1_data, _, _, _, _, _, _, _, _),\n\tPINGROUP(52, uim1_clk, _, _, _, _, _, _, _, _),\n\tPINGROUP(53, uim1_reset, _, _, _, _, _, _, _, _),\n\tPINGROUP(54, uim1_present, _, _, _, _, _, _, _, _),\n\tPINGROUP(55, uim2_data, _, _, _, _, _, _, _, _),\n\tPINGROUP(56, uim2_clk, _, _, _, _, _, _, _, _),\n\tPINGROUP(57, uim2_reset, _, _, _, _, _, _, _, _),\n\tPINGROUP(58, uim2_present, _, _, _, _, _, _, _, _),\n\tPINGROUP(59, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(60, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(61, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(62, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(63, atest_char3, dbg_out, bimc_dte0, _, _, _, _, _, _),\n\tPINGROUP(64, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(65, bimc_dte0, _, _, _, _, _, _, _, _),\n\tPINGROUP(66, sec_mi2s_mclk_b, pri_mi2s, _, qdss_tracedata_b, _, _, _, _, _),\n\tPINGROUP(67, cdc_pdm0, atest_char1, ebi_cdc, _, dac_calib17, _, _, _, _),\n\tPINGROUP(68, cdc_pdm0, atest_char0, _, _, _, _, _, _, _),\n\tPINGROUP(69, cdc_pdm0, pri_mi2s_mclk_b, ebi_cdc, _, _, _, _, _, _),\n\tPINGROUP(70, lpass_slimbus, cdc_pdm0, _, _, _, _, _, _, _),\n\tPINGROUP(71, lpass_slimbus0, cdc_pdm0, _, _, _, _, _, _, _),\n\tPINGROUP(72, lpass_slimbus1, cdc_pdm0, _, _, _, _, _, _, _),\n\tPINGROUP(73, cdc_pdm0, _, _, _, _, _, _, _, _),\n\tPINGROUP(74, cdc_pdm0, _, _, _, _, _, _, _, _),\n\tPINGROUP(75, wcss_bt, atest_char2, _, ebi_ch0, _, _, _, _, _),\n\tPINGROUP(76, wcss_wlan2, _, _, _, _, _, _, _, _),\n\tPINGROUP(77, wcss_wlan1, _, _, _, _, _, _, _, _),\n\tPINGROUP(78, wcss_wlan0, _, _, _, _, _, _, _, _),\n\tPINGROUP(79, wcss_wlan, _, _, _, _, _, _, _, _),\n\tPINGROUP(80, wcss_wlan, _, _, _, _, _, _, _, _),\n\tPINGROUP(81, wcss_fm, ext_lpass, _, _, _, _, _, _, _),\n\tPINGROUP(82, wcss_fm, mss_lte, _, _, _, _, _, _, _),\n\tPINGROUP(83, wcss_bt, mss_lte, _, _, _, _, _, _, _),\n\tPINGROUP(84, wcss_bt, _, _, _, _, _, _, _, _),\n\tPINGROUP(85, pbs0, cri_trng0, _, _, _, _, _, _, _),\n\tPINGROUP(86, pbs1, cri_trng1, qdss_tracedata_b, _, _, _, _, _, _),\n\tPINGROUP(87, pbs2, cri_trng, qdss_tracedata_b, gcc_tlmm, _, _, _, _, _),\n\tPINGROUP(88, pri_mi2s, _, _, _, qdss_tracedata_b, _, _, _, _),\n\tPINGROUP(89, dmic0_clk, blsp7_spi, _, _, _, _, _, _, _),\n\tPINGROUP(90, dmic0_data, blsp7_spi, _, _, _, _, _, _, _),\n\tPINGROUP(91, pri_mi2s, _, _, _, qdss_cti_trig_in_a1, _, _, _, _),\n\tPINGROUP(92, pri_mi2s_ws, _, _, _, qdss_tracedata_b, _, _, _, _),\n\tPINGROUP(93, pri_mi2s, _, _, _, _, _, _, _, _),\n\tPINGROUP(94, wsa_io, pri_mi2s, _, _, _, _, _, _, _),\n\tPINGROUP(95, wsa_io, pri_mi2s, _, _, _, _, _, _, _),\n\tPINGROUP(96, blsp_spi8, _, _, _, _, _, _, _, _),\n\tPINGROUP(97, blsp_spi8, _, _, _, _, _, _, _, _),\n\tPINGROUP(98, blsp_i2c8, blsp_spi8, gcc_plltest, _, _, _, _, _, _),\n\tPINGROUP(99, blsp_i2c8, blsp_spi8, gcc_plltest, _, _, _, _, _, _),\n\tPINGROUP(100, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(101, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(102, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(103, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(104, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(105, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(106, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(107, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(108, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(109, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(110, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(111, _, _, nav_pps_in_a, _, _, _, _, _, _),\n\tPINGROUP(112, _, pa_indicator, _, _, _, _, _, _, _),\n\tPINGROUP(113, _, nav_pps_in_b, nav_pps, modem_tsync, nav_tsync, _, _, _, _),\n\tPINGROUP(114, _, ssbi_wtr1, _, _, _, _, _, _, _),\n\tPINGROUP(115, _, gsm1_tx, _, dac_calib18, _, _, _, _, _),\n\tPINGROUP(116, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(117, gsm0_tx, _, _, _, _, _, _, _, _),\n\tPINGROUP(118, _, ebi_cdc, _, _, _, _, _, _, _),\n\tPINGROUP(119, _, ebi_cdc, _, _, _, _, _, _, _),\n\tPINGROUP(120, _, atest_char, ebi_cdc, _, atest_tsens, _, _, _, _),\n\tPINGROUP(121, _, _, _, bimc_dte1, _, _, _, _, _),\n\tPINGROUP(122, _, _, _, bimc_dte1, _, _, _, _, _),\n\tPINGROUP(123, _, ssbi_wtr1, ebi_cdc, _, _, _, _, _, _),\n\tPINGROUP(124, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(125, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(126, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(127, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(128, cam_mclk, _, dac_calib20, _, _, _, _, _, _),\n\tPINGROUP(129, ddr_bist, _, dac_calib21, _, _, _, _, _, _),\n\tPINGROUP(130, ddr_bist, _, dac_calib22, _, _, _, _, _, _),\n\tPINGROUP(131, ddr_bist, _, dac_calib23, _, _, _, _, _, _),\n\tPINGROUP(132, ddr_bist, _, dac_calib24, _, _, _, _, _, _),\n\tPINGROUP(133, _, dac_calib25, _, _, _, _, _, _, _),\n\tPINGROUP(134, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(135, sec_mi2s, blsp_spi7, blsp_i2c7, _, _, _, _, _, _),\n\tPINGROUP(136, sec_mi2s, blsp_spi7, blsp_i2c7, _, _, _, _, _, _),\n\tPINGROUP(137, sec_mi2s, blsp_spi7, _, _, _, _, _, _, _),\n\tPINGROUP(138, sec_mi2s, blsp_spi7, _, _, _, _, _, _, _),\n\tPINGROUP(139, tsens_max, _, _, _, _, _, _, _, _),\n\tPINGROUP(140, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(141, _, _, _, _, _, _, _, _, _),\n\tSDC_QDSD_PINGROUP(qdsd_clk, 0x19c000, 3, 0),\n\tSDC_QDSD_PINGROUP(qdsd_cmd, 0x19c000, 8, 5),\n\tSDC_QDSD_PINGROUP(qdsd_data0, 0x19c000, 13, 10),\n\tSDC_QDSD_PINGROUP(qdsd_data1, 0x19c000, 18, 15),\n\tSDC_QDSD_PINGROUP(qdsd_data2, 0x19c000, 23, 20),\n\tSDC_QDSD_PINGROUP(qdsd_data3, 0x19c000, 28, 25),\n\tSDC_QDSD_PINGROUP(sdc1_clk, 0x10a000, 13, 6),\n\tSDC_QDSD_PINGROUP(sdc1_cmd, 0x10a000, 11, 3),\n\tSDC_QDSD_PINGROUP(sdc1_data, 0x10a000, 9, 0),\n\tSDC_QDSD_PINGROUP(sdc1_rclk, 0x10a000, 15, 0),\n\tSDC_QDSD_PINGROUP(sdc2_clk, 0x109000, 14, 6),\n\tSDC_QDSD_PINGROUP(sdc2_cmd, 0x109000, 11, 3),\n\tSDC_QDSD_PINGROUP(sdc2_data, 0x109000, 9, 0),\n};\n\nstatic const struct msm_pinctrl_soc_data msm8953_pinctrl = {\n\t.pins = msm8953_pins,\n\t.npins = ARRAY_SIZE(msm8953_pins),\n\t.functions = msm8953_functions,\n\t.nfunctions = ARRAY_SIZE(msm8953_functions),\n\t.groups = msm8953_groups,\n\t.ngroups = ARRAY_SIZE(msm8953_groups),\n\t.ngpios = 142,\n};\n\nstatic int msm8953_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn msm_pinctrl_probe(pdev, &msm8953_pinctrl);\n}\n\nstatic const struct of_device_id msm8953_pinctrl_of_match[] = {\n\t{ .compatible = \"qcom,msm8953-pinctrl\", },\n\t{ },\n};\n\nstatic struct platform_driver msm8953_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"msm8953-pinctrl\",\n\t\t.of_match_table = msm8953_pinctrl_of_match,\n\t},\n\t.probe = msm8953_pinctrl_probe,\n\t.remove = msm_pinctrl_remove,\n};\n\nstatic int __init msm8953_pinctrl_init(void)\n{\n\treturn platform_driver_register(&msm8953_pinctrl_driver);\n}\narch_initcall(msm8953_pinctrl_init);\n\nstatic void __exit msm8953_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&msm8953_pinctrl_driver);\n}\nmodule_exit(msm8953_pinctrl_exit);\n\nMODULE_DESCRIPTION(\"QTI msm8953 pinctrl driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_DEVICE_TABLE(of, msm8953_pinctrl_of_match);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}