// Seed: 2572906172
module module_0 (
    input  wor   id_0,
    input  tri   id_1,
    input  tri1  id_2,
    output tri1  id_3,
    output uwire id_4,
    output tri   id_5
);
  assign id_4 = -1;
  module_2 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_1,
      id_0,
      id_3,
      id_4
  );
endmodule
module module_1 (
    input  tri  id_0,
    input  tri0 id_1,
    output wor  id_2
);
  wire id_4, id_5, id_6, id_7;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    output tri1  id_0,
    output uwire id_1,
    id_8,
    output tri1  id_2,
    input  wire  id_3,
    id_9,
    input  tri0  id_4,
    output uwire id_5,
    id_10,
    output tri   id_6
);
  wire id_11;
  wire id_12;
  assign module_0.type_1 = 0;
endmodule
