Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 0332927D162
	for <lists+amd-gfx@lfdr.de>; Tue, 29 Sep 2020 16:39:41 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 8030489B68;
	Tue, 29 Sep 2020 14:39:39 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-wm1-x343.google.com (mail-wm1-x343.google.com
 [IPv6:2a00:1450:4864:20::343])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 03A4A89B68
 for <amd-gfx@lists.freedesktop.org>; Tue, 29 Sep 2020 14:39:38 +0000 (UTC)
Received: by mail-wm1-x343.google.com with SMTP id d4so4868302wmd.5
 for <amd-gfx@lists.freedesktop.org>; Tue, 29 Sep 2020 07:39:37 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=OMkpuSlgT7AWCq7rvWqShxxviXmJyZttYjQyBhZ3yXM=;
 b=cawv4qzUuQEoUaifXgARChZ/FBv3lwwO8aaZvMNz3woArCjgiHMr29DDLdS5l073yf
 dldnnCDSvVal3mqQPs79u+dhWwADHwOCTVSgz1mNZnaoGE5lHMLHmjQJALGzpJdlZ1hQ
 lsEGAZGXm3Yck4r5zqMrvIQJSci5Y8pvbe9cwp9VZxXN5C36q+VDXp+rbkvJIEgqvc6e
 4XkKOFNUMHB1ge8P5p0y6SEDeJjB9892Ot+BOgq+5Sf1JBCKIJQaTurnZ0IU80mKAOyr
 LIYYI218ZjGzV7TG8xKru0sbtwn0A8JKlnx4GL4NxbSIvVtk+SuldvjfUoYlSCpS2ASK
 qAHg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=OMkpuSlgT7AWCq7rvWqShxxviXmJyZttYjQyBhZ3yXM=;
 b=EiSy9nqZpXhjc4wBhDci5jz6agfyI/6af8FQqF0DXZcyX+WfrnmsaJ1XoJ0sepYU4s
 mi6V5bWLudw0nY4uPbDwB5pll8vzmW+kTnEYbtZyEp6aIaBpzk79F6ua/BLIJrhv8KCV
 yDpspOML5p7N0Pr74NDvpARRC1BmCYyqNCipsnXaPIkKr6JFPJ0BdDPAFIKx4IUkZDG0
 jUqr9Prv6D/468+Q3ZYmA4ag7FHWJ4+zG9jBLhnPGghYg5wrBbyMO5uDvMeyz58VAfpZ
 7TiUQevsuxf58qFrnabA50kqpuK1zON1xBvHPfKGjmawTOdl0pQgQWAnL9xLZRESpQgH
 uSog==
X-Gm-Message-State: AOAM53275CV8gplhAor5P1NlfdNONMb2Mkb2gM7OLRhjVPv4u6+L2SOE
 kHnJTy6wxCU9PsrvAq2WK3saB4lM/mGlfKhaDp78/5cu
X-Google-Smtp-Source: ABdhPJzAI34YbFhypntiwx/1HWb6aGcydpUV2SVVHCyUE307LL0Y7RGSDF1JxQ0ucR02zNoVvdkX8o3JdknxY04m+3g=
X-Received: by 2002:a7b:c090:: with SMTP id r16mr5059272wmh.56.1601390376633; 
 Tue, 29 Sep 2020 07:39:36 -0700 (PDT)
MIME-Version: 1.0
References: <20200925201029.1738724-1-alexander.deucher@amd.com>
 <20200925201029.1738724-27-alexander.deucher@amd.com>
 <f70487c4-8df2-8275-54fa-d14710257b47@amd.com>
In-Reply-To: <f70487c4-8df2-8275-54fa-d14710257b47@amd.com>
From: Alex Deucher <alexdeucher@gmail.com>
Date: Tue, 29 Sep 2020 10:39:25 -0400
Message-ID: <CADnq5_Mz2e54bJhjPHhBYXu3ESWbTyju6p1MZgoaW3+aEC-mzw@mail.gmail.com>
Subject: Re: [PATCH 27/45] drm/admgpu/powerplay: add smu v11.5 driver
 interface header for vangogh
To: Luben Tuikov <luben.tuikov@amd.com>
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: Alex Deucher <alexander.deucher@amd.com>, Kevin Wang <kevin1.wang@amd.com>,
 Huang Rui <ray.huang@amd.com>, Xiaojian Du <xiaojian.du@amd.com>,
 amd-gfx list <amd-gfx@lists.freedesktop.org>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

On Mon, Sep 28, 2020 at 5:41 PM Luben Tuikov <luben.tuikov@amd.com> wrote:
>
> On 2020-09-25 4:10 p.m., Alex Deucher wrote:
> > From: Xiaojian Du <xiaojian.du@amd.com>
> >
> > This patch is to add smu v11.5 driver interface header for vangogh.
> >
> > Signed-off-by: Xiaojian Du <xiaojian.du@amd.com>
> > Reviewed-by: Kevin Wang <kevin1.wang@amd.com>
> > Reviewed-by: Huang Rui <ray.huang@amd.com>
> > Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
> > ---
> >  .../drm/amd/pm/inc/smu11_driver_if_vangogh.h  | 239 ++++++++++++++++++
> >  1 file changed, 239 insertions(+)
> >  create mode 100644 drivers/gpu/drm/amd/pm/inc/smu11_driver_if_vangogh.h
> >
> > diff --git a/drivers/gpu/drm/amd/pm/inc/smu11_driver_if_vangogh.h b/drivers/gpu/drm/amd/pm/inc/smu11_driver_if_vangogh.h
> > new file mode 100644
> > index 000000000000..20f8c6f460b8
> > --- /dev/null
> > +++ b/drivers/gpu/drm/amd/pm/inc/smu11_driver_if_vangogh.h
> > @@ -0,0 +1,239 @@
> > +/*
> > + * Copyright 2020 Advanced Micro Devices, Inc.
> > + *
> > + * Permission is hereby granted, free of charge, to any person obtaining a
> > + * copy of this software and associated documentation files (the "Software"),
> > + * to deal in the Software without restriction, including without limitation
> > + * the rights to use, copy, modify, merge, publish, distribute, sublicense,
> > + * and/or sell copies of the Software, and to permit persons to whom the
> > + * Software is furnished to do so, subject to the following conditions:
> > + *
> > + * The above copyright notice and this permission notice shall be included in
> > + * all copies or substantial portions of the Software.
> > + *
> > + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
> > + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
> > + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
> > + * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
> > + * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
> > + * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
> > + * OTHER DEALINGS IN THE SOFTWARE.
> > + *
> > + */
> > +#ifndef __SMU11_DRIVER_IF_VANGOGH_H__
> > +#define __SMU11_DRIVER_IF_VANGOGH_H__
> > +
> > +// *** IMPORTANT ***
> > +// SMU TEAM: Always increment the interface version if
> > +// any structure is changed in this file
> > +#define SMU13_DRIVER_IF_VERSION 2
> > +
> > +typedef struct {
> > +  int32_t value;
> > +  uint32_t numFractionalBits;
> > +} FloatInIntFormat_t;
>
> GNU-style indentation as opposed to Linux-style
> throughout this file.

This file is shared across components.  I'd like to minimize the
differences for when we update it.

Alex

>
> Regards,
> Luben
>
> > +
> > +typedef enum {
> > +  DSPCLK_DCFCLK = 0,
> > +  DSPCLK_DISPCLK,
> > +  DSPCLK_PIXCLK,
> > +  DSPCLK_PHYCLK,
> > +  DSPCLK_COUNT,
> > +} DSPCLK_e;
> > +
> > +typedef struct {
> > +  uint16_t Freq; // in MHz
> > +  uint16_t Vid;  // min voltage in SVI2 VID
> > +} DisplayClockTable_t;
> > +
> > +typedef struct {
> > +  uint16_t MinClock; // This is either DCFCLK or SOCCLK (in MHz)
> > +  uint16_t MaxClock; // This is either DCFCLK or SOCCLK (in MHz)
> > +  uint16_t MinMclk;
> > +  uint16_t MaxMclk;
> > +
> > +  uint8_t  WmSetting;
> > +  uint8_t  WmType;  // Used for normal pstate change or memory retraining
> > +  uint8_t  Padding[2];
> > +} WatermarkRowGeneric_t;
> > +
> > +#define NUM_WM_RANGES 4
> > +#define WM_PSTATE_CHG 0
> > +#define WM_RETRAINING 1
> > +
> > +typedef enum {
> > +  WM_SOCCLK = 0,
> > +  WM_DCFCLK,
> > +  WM_COUNT,
> > +} WM_CLOCK_e;
> > +
> > +typedef struct {
> > +  // Watermarks
> > +  WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES];
> > +
> > +  uint32_t     MmHubPadding[7]; // SMU internal use
> > +} Watermarks_t;
> > +
> > +typedef enum {
> > +  CUSTOM_DPM_SETTING_GFXCLK,
> > +  CUSTOM_DPM_SETTING_CCLK,
> > +  CUSTOM_DPM_SETTING_FCLK_CCX,
> > +  CUSTOM_DPM_SETTING_FCLK_GFX,
> > +  CUSTOM_DPM_SETTING_FCLK_STALLS,
> > +  CUSTOM_DPM_SETTING_LCLK,
> > +  CUSTOM_DPM_SETTING_COUNT,
> > +} CUSTOM_DPM_SETTING_e;
> > +
> > +typedef struct {
> > +  uint8_t             ActiveHystLimit;
> > +  uint8_t             IdleHystLimit;
> > +  uint8_t             FPS;
> > +  uint8_t             MinActiveFreqType;
> > +  FloatInIntFormat_t  MinActiveFreq;
> > +  FloatInIntFormat_t  PD_Data_limit;
> > +  FloatInIntFormat_t  PD_Data_time_constant;
> > +  FloatInIntFormat_t  PD_Data_error_coeff;
> > +  FloatInIntFormat_t  PD_Data_error_rate_coeff;
> > +} DpmActivityMonitorCoeffExt_t;
> > +
> > +typedef struct {
> > +  DpmActivityMonitorCoeffExt_t DpmActivityMonitorCoeff[CUSTOM_DPM_SETTING_COUNT];
> > +} CustomDpmSettings_t;
> > +
> > +#define NUM_DCFCLK_DPM_LEVELS 6
> > +#define NUM_DISPCLK_DPM_LEVELS 6
> > +#define NUM_DPPCLK_DPM_LEVELS 6
> > +#define NUM_SOCCLK_DPM_LEVELS 8
> > +#define NUM_ISPICLK_DPM_LEVELS 6
> > +#define NUM_ISPXCLK_DPM_LEVELS 6
> > +#define NUM_VCN_DPM_LEVELS 8
> > +#define NUM_FCLK_DPM_LEVELS 4
> > +#define NUM_SOC_VOLTAGE_LEVELS 8
> > +
> > +typedef struct {
> > +  uint32_t fclk;
> > +  uint32_t memclk;
> > +  uint32_t voltage;
> > +} df_pstate_t;
> > +
> > +typedef struct {
> > +  uint32_t vclk;
> > +  uint32_t dclk;
> > +} vcn_clk_t;
> > +
> > +//Freq in MHz
> > +//Voltage in milli volts with 2 fractional bits
> > +
> > +typedef struct {
> > +  uint32_t DcfClocks[NUM_DCFCLK_DPM_LEVELS];
> > +  uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
> > +  uint32_t DppClocks[NUM_DPPCLK_DPM_LEVELS];
> > +  uint32_t SocClocks[NUM_SOCCLK_DPM_LEVELS];
> > +  uint32_t IspiClocks[NUM_ISPICLK_DPM_LEVELS];
> > +  uint32_t IspxClocks[NUM_ISPXCLK_DPM_LEVELS];
> > +  vcn_clk_t VcnClocks[NUM_VCN_DPM_LEVELS];
> > +
> > +  uint32_t SocVoltage[NUM_SOC_VOLTAGE_LEVELS];
> > +
> > +  df_pstate_t DfPstateTable[NUM_FCLK_DPM_LEVELS];
> > +
> > +  uint32_t MinGfxClk;
> > +  uint32_t MaxGfxClk;
> > +
> > +  uint8_t NumDfPstatesEnabled;
> > +  uint8_t NumDpmLevelsEnabled;
> > +  uint8_t spare[2];
> > +} DpmClocks_t;
> > +
> > +
> > +// Throttler Status Bitmask
> > +#define THROTTLER_STATUS_BIT_SPL 0
> > +#define THROTTLER_STATUS_BIT_FPPT 1
> > +#define THROTTLER_STATUS_BIT_SPPT 2
> > +#define THROTTLER_STATUS_BIT_SPPT_APU 3
> > +#define THROTTLER_STATUS_BIT_THM_CORE 4
> > +#define THROTTLER_STATUS_BIT_THM_GFX 5
> > +#define THROTTLER_STATUS_BIT_THM_SOC 6
> > +#define THROTTLER_STATUS_BIT_TDC_VDD 7
> > +#define THROTTLER_STATUS_BIT_TDC_SOC 8
> > +#define THROTTLER_STATUS_BIT_TDC_GFX 9
> > +#define THROTTLER_STATUS_BIT_TDC_CVIP 10
> > +
> > +typedef struct {
> > +  uint16_t AverageGfxclkFrequency; //[MHz]
> > +  uint16_t AverageSocclkFrequency; //[MHz]
> > +  uint16_t AverageVclkFrequency;   //[MHz]
> > +  uint16_t AverageDclkFrequency;   //[MHz]
> > +  uint16_t AverageMemclkFrequency; //[MHz]
> > +  uint16_t spare;
> > +
> > +  uint16_t AverageGfxActivity; //[centi]
> > +  uint16_t AverageUvdActivity; //[centi]
> > +
> > +  uint16_t Voltage[3];         //[mV] indices: VDDCR_VDD, VDDCR_SOC, VDDCR_GFX
> > +  uint16_t Current[3];         //[mA] indices: VDDCR_VDD, VDDCR_SOC, VDDCR_GFX
> > +  uint16_t Power[3];           //[mW] indices: VDDCR_VDD, VDDCR_SOC, VDDCR_GFX
> > +  uint16_t CurrentSocketPower; //[mW]
> > +
> > +  //3rd party tools in Windows need this info in the case of APUs
> > +  uint16_t CoreFrequency[8];   //[MHz]
> > +  uint16_t CorePower[8];       //[mW]
> > +  uint16_t CoreTemperature[8]; //[centi-Celsius]
> > +  uint16_t L3Frequency[2];     //[MHz]
> > +  uint16_t L3Temperature[2];   //[centi-Celsius]
> > +
> > +  uint16_t GfxTemperature; //[centi-Celsius]
> > +  uint16_t SocTemperature; //[centi-Celsius]
> > +  uint16_t EdgeTemperature;
> > +  uint16_t ThrottlerStatus;
> > +} SmuMetrics_t;
> > +
> > +
> > +// Workload bits
> > +#define WORKLOAD_PPLIB_FULL_SCREEN_3D_BIT 0
> > +#define WORKLOAD_PPLIB_VIDEO_BIT 2
> > +#define WORKLOAD_PPLIB_VR_BIT 3
> > +#define WORKLOAD_PPLIB_COMPUTE_BIT 4
> > +#define WORKLOAD_PPLIB_CUSTOM_BIT 5
> > +#define WORKLOAD_PPLIB_COUNT 6
> > +
> > +#define TABLE_BIOS_IF 0    // Called by BIOS
> > +#define TABLE_WATERMARKS 1 // Called by DAL through VBIOS
> > +#define TABLE_CUSTOM_DPM 2 // Called by Driver
> > +#define TABLE_SPARE1 3
> > +#define TABLE_DPMCLOCKS 4    // Called by Driver
> > +#define TABLE_MOMENTARY_PM 5 // Called by Tools
> > +#define TABLE_MODERN_STDBY 6 // Called by Tools for Modern Standby Log
> > +#define TABLE_SMU_METRICS 7  // Called by Driver
> > +#define TABLE_COUNT 8
> > +
> > +//ISP tile definitions
> > +typedef enum {
> > +  TILE_ISPX = 0, // ISPX
> > +  TILE_ISPM,     // ISPM
> > +  TILE_ISPC,  // ISPCORE
> > +  TILE_ISPPRE,   // ISPPRE
> > +  TILE_ISPPOST,  // ISPPOST
> > +  TILE_MAX
> > +} TILE_NUM_e;
> > +
> > +// Tile Selection (Based on arguments)
> > +#define TILE_SEL_ISPX       (1<<(TILE_ISPX))
> > +#define TILE_SEL_ISPM       (1<<(TILE_ISPM))
> > +#define TILE_SEL_ISPC       (1<<(TILE_ISPC))
> > +#define TILE_SEL_ISPPRE     (1<<(TILE_ISPPRE))
> > +#define TILE_SEL_ISPPOST    (1<<(TILE_ISPPOST))
> > +
> > +// Mask for ISP tiles in PGFSM PWR Status Registers
> > +//Bit[1:0] maps to ISPX, (ISPX)
> > +//Bit[3:2] maps to ISPM, (ISPM)
> > +//Bit[5:4] maps to ISPCORE, (ISPCORE)
> > +//Bit[7:6] maps to ISPPRE, (ISPPRE)
> > +//Bit[9:8] maps to POST, (ISPPOST
> > +#define TILE_ISPX_MASK      ((1<<0) | (1<<1))
> > +#define TILE_ISPM_MASK      ((1<<2) | (1<<3))
> > +#define TILE_ISPC_MASK      ((1<<4) | (1<<5))
> > +#define TILE_ISPPRE_MASK    ((1<<6) | (1<<7))
> > +#define TILE_ISPPOST_MASK   ((1<<8) | (1<<9))
> > +
> > +#endif
> >
>
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
