/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [4:0] _02_;
  reg [10:0] _03_;
  wire [8:0] _04_;
  wire [7:0] _05_;
  wire celloutsig_0_0z;
  wire [26:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [5:0] celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [7:0] celloutsig_0_44z;
  wire [6:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_58z;
  wire [17:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_68z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = ~(celloutsig_1_10z[0] & celloutsig_1_2z);
  assign celloutsig_0_16z = ~(celloutsig_0_13z[3] & 1'h0);
  assign celloutsig_0_28z = ~(celloutsig_0_16z & celloutsig_0_1z[10]);
  assign celloutsig_0_30z = ~(celloutsig_0_16z & celloutsig_0_24z);
  assign celloutsig_1_5z = ~(celloutsig_1_3z | celloutsig_1_2z);
  assign celloutsig_0_8z = ~(celloutsig_0_1z[2] | celloutsig_0_0z);
  assign celloutsig_0_14z = ~(celloutsig_0_12z | celloutsig_0_5z[1]);
  assign celloutsig_0_24z = ~(celloutsig_0_9z[1] | celloutsig_0_23z[4]);
  assign celloutsig_1_7z = ~celloutsig_1_0z[0];
  assign celloutsig_0_26z = ~celloutsig_0_16z;
  assign celloutsig_0_36z = ~((celloutsig_0_31z | _00_) & celloutsig_0_28z);
  assign celloutsig_1_2z = ~((celloutsig_1_0z[0] | in_data[159]) & celloutsig_1_1z[6]);
  assign celloutsig_1_12z = ~((celloutsig_1_6z[3] | celloutsig_1_4z) & celloutsig_1_11z[8]);
  assign celloutsig_0_29z = ~((celloutsig_0_10z[15] | celloutsig_0_13z[3]) & 1'h0);
  assign celloutsig_0_31z = ~((_01_ | celloutsig_0_29z) & celloutsig_0_12z);
  assign celloutsig_0_58z = { celloutsig_0_10z[18:8], 2'h0, celloutsig_0_26z } + celloutsig_0_10z[18:5];
  assign celloutsig_0_1z = { in_data[49:40], celloutsig_0_0z } + in_data[26:16];
  assign celloutsig_0_13z[3:1] = celloutsig_0_5z[3:1] + { celloutsig_0_1z[8:7], celloutsig_0_0z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _03_ <= 11'h000;
    else _03_ <= { celloutsig_0_44z[6:0], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_12z };
  reg [8:0] _25_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _25_ <= 9'h000;
    else _25_ <= in_data[55:47];
  assign { _04_[8], _01_, _04_[6:1], _00_ } = _25_;
  reg [7:0] _26_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _26_ <= 8'h00;
    else _26_ <= { 7'h7f, celloutsig_0_3z };
  assign { _05_[7], celloutsig_0_32z, _05_[0] } = _26_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _02_ <= 5'h00;
    else _02_ <= in_data[61:57];
  assign celloutsig_0_44z = { celloutsig_0_20z[3:2], celloutsig_0_14z, celloutsig_0_42z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_24z } & { celloutsig_0_25z[6], celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_36z };
  assign celloutsig_0_5z = { in_data[83:80], celloutsig_0_0z, _02_, celloutsig_0_4z, celloutsig_0_0z } & { in_data[56:51], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[149:139], celloutsig_1_0z } & { in_data[157:151], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_6z[4:2], celloutsig_1_0z } & { celloutsig_1_6z[3:2], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_9z = { celloutsig_1_6z[5:2], celloutsig_1_7z } & celloutsig_1_1z[11:7];
  assign celloutsig_0_20z = celloutsig_0_5z[15:4] & { celloutsig_0_1z[8:2], celloutsig_0_13z[3:1], celloutsig_0_5z[0], celloutsig_0_16z };
  assign celloutsig_1_3z = { celloutsig_1_1z[11:6], celloutsig_1_2z, celloutsig_1_2z } > celloutsig_1_1z[7:0];
  assign celloutsig_0_12z = celloutsig_0_5z[6:1] > { celloutsig_0_4z[5:1], celloutsig_0_3z };
  assign celloutsig_0_0z = ! in_data[73:57];
  assign celloutsig_1_19z = ! { celloutsig_1_8z[5:0], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_12z };
  assign celloutsig_0_3z = in_data[35] & ~(in_data[67]);
  assign celloutsig_0_42z = 1'h1 & ~(celloutsig_0_17z);
  assign celloutsig_1_4z = celloutsig_1_1z[4] & ~(celloutsig_1_0z[3]);
  assign celloutsig_1_0z = in_data[134:131] % { 1'h1, in_data[134:132] };
  assign celloutsig_0_9z = _02_[3:1] % { 1'h1, _02_[3:2] };
  assign celloutsig_0_4z = - { in_data[27:23], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_68z = - celloutsig_0_58z[5:1];
  assign celloutsig_1_6z = - celloutsig_1_1z[10:5];
  assign celloutsig_1_11z = - { celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_23z = - { celloutsig_0_9z[1], celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_1_10z = celloutsig_1_0z | { celloutsig_1_9z[2:1], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_1z[1:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_16z } ~^ in_data[150:143];
  assign celloutsig_0_17z = ~((celloutsig_0_12z & celloutsig_0_12z) | celloutsig_0_12z);
  assign celloutsig_0_10z[26:1] = in_data[82:57] | { celloutsig_0_5z[0], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_5z[17:1] };
  assign { celloutsig_0_25z[4:1], celloutsig_0_25z[7:5] } = { celloutsig_0_23z[4:1], celloutsig_0_5z[12:10] } ~^ { in_data[48:45], in_data[51:49] };
  assign { out_data[6:1], out_data[7], out_data[0], out_data[10:8] } = { celloutsig_0_32z, _05_[7], _05_[0], celloutsig_0_9z } & { _03_[6:1], _03_[7], _03_[0], _03_[10:8] };
  assign { _04_[7], _04_[0] } = { _01_, _00_ };
  assign _05_[6:1] = celloutsig_0_32z;
  assign celloutsig_0_10z[0] = celloutsig_0_5z[0];
  assign celloutsig_0_13z[0] = celloutsig_0_5z[0];
  assign { out_data[135:128], out_data[96], out_data[36:32], out_data[11] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, 1'h0 };
endmodule
