{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722742399990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722742399990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 03 21:33:19 2024 " "Processing started: Sat Aug 03 21:33:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722742399990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1722742399990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off labUno -c restPara --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off labUno -c restPara --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1722742399990 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1722742400890 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1722742400890 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "restPara.sv(11) " "Verilog HDL information at restPara.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "restPara.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1722742410321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restpara.sv 1 1 " "Found 1 design units, including 1 entities, in source file restpara.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restPara " "Found entity 1: restPara" {  } { { "restPara.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722742410321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1722742410321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restpara_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file restpara_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restPara_tb " "Found entity 1: restPara_tb" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722742410321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1722742410321 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "restPara_tb " "Elaborating entity \"restPara_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1722742410382 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk restPara_tb.sv(40) " "Verilog HDL warning at restPara_tb.sv(40): assignments to clk create a combinational loop" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 40 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1722742410390 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          63 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          63" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410390 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          62 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          62" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410390 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          61 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          61" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410390 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          60 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          60" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410390 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          59 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          59" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410390 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          58 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          58" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410390 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          57 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          57" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410390 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          56 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          56" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410390 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          55 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          55" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410390 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          54 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          54" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          53 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          53" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          52 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          52" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          51 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          51" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          50 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          50" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          49 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          49" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          48 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          48" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          47 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          47" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          46 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          46" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          45 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          45" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          44 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          44" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          43 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          43" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          42 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          42" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          41 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          41" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          40 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          40" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          39 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          39" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          38 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          38" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          37 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          37" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          36 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          36" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          35 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          35" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          34 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          34" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          33 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          33" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          32 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          32" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          31 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          31" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          30 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          30" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          29 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          29" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          28 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          28" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          27 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          27" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          26 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          26" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          25 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          25" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          24 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          24" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          23 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          23" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          22 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          22" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          21 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          21" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          20 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          20" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          19 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          19" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          18 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          18" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          17 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          17" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          16 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          16" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          15 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          15" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          14 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          14" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          13 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          13" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          12 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          12" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          11 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          11" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =          10 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =          10" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =           9 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =           9" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =           8 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =           8" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =           7 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =           7" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =           6 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =           6" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =           5 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =           5" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =           4 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =           4" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =           3 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =           3" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =           2 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =           2" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =           1 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =           1" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0, i =           0 restPara_tb.sv(63) " "Verilog HDL Display System Task info at restPara_tb.sv(63): q2 =  0, i =           0" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q1 =  0, i =          15 restPara_tb.sv(71) " "Verilog HDL Display System Task info at restPara_tb.sv(71): q1 =  0, i =          15" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 71 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q1 =  0, i =          14 restPara_tb.sv(71) " "Verilog HDL Display System Task info at restPara_tb.sv(71): q1 =  0, i =          14" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 71 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q1 =  0, i =          13 restPara_tb.sv(71) " "Verilog HDL Display System Task info at restPara_tb.sv(71): q1 =  0, i =          13" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 71 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410392 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q1 =  0, i =          12 restPara_tb.sv(71) " "Verilog HDL Display System Task info at restPara_tb.sv(71): q1 =  0, i =          12" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 71 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410400 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q1 =  0, i =          11 restPara_tb.sv(71) " "Verilog HDL Display System Task info at restPara_tb.sv(71): q1 =  0, i =          11" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 71 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410400 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q1 =  0, i =          10 restPara_tb.sv(71) " "Verilog HDL Display System Task info at restPara_tb.sv(71): q1 =  0, i =          10" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 71 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410400 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q1 =  0, i =           9 restPara_tb.sv(71) " "Verilog HDL Display System Task info at restPara_tb.sv(71): q1 =  0, i =           9" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 71 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410400 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q1 =  0, i =           8 restPara_tb.sv(71) " "Verilog HDL Display System Task info at restPara_tb.sv(71): q1 =  0, i =           8" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 71 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410400 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q1 =  0, i =           7 restPara_tb.sv(71) " "Verilog HDL Display System Task info at restPara_tb.sv(71): q1 =  0, i =           7" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 71 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410400 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q1 =  0, i =           6 restPara_tb.sv(71) " "Verilog HDL Display System Task info at restPara_tb.sv(71): q1 =  0, i =           6" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 71 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410400 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q1 =  0, i =           5 restPara_tb.sv(71) " "Verilog HDL Display System Task info at restPara_tb.sv(71): q1 =  0, i =           5" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 71 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410400 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q1 =  0, i =           4 restPara_tb.sv(71) " "Verilog HDL Display System Task info at restPara_tb.sv(71): q1 =  0, i =           4" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 71 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410400 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q1 =  0, i =           3 restPara_tb.sv(71) " "Verilog HDL Display System Task info at restPara_tb.sv(71): q1 =  0, i =           3" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 71 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410400 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q1 =  0, i =           2 restPara_tb.sv(71) " "Verilog HDL Display System Task info at restPara_tb.sv(71): q1 =  0, i =           2" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 71 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410400 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q1 =  0, i =           1 restPara_tb.sv(71) " "Verilog HDL Display System Task info at restPara_tb.sv(71): q1 =  0, i =           1" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 71 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410400 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q1 =  0, i =           0 restPara_tb.sv(71) " "Verilog HDL Display System Task info at restPara_tb.sv(71): q1 =  0, i =           0" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 71 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410400 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q0 = 0, i =           3 restPara_tb.sv(80) " "Verilog HDL Display System Task info at restPara_tb.sv(80): q0 = 0, i =           3" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 80 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410400 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q0 = 0, i =           2 restPara_tb.sv(80) " "Verilog HDL Display System Task info at restPara_tb.sv(80): q0 = 0, i =           2" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 80 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410400 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q0 = 0, i =           1 restPara_tb.sv(80) " "Verilog HDL Display System Task info at restPara_tb.sv(80): q0 = 0, i =           1" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 80 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410400 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q0 = 0, i =           0 restPara_tb.sv(80) " "Verilog HDL Display System Task info at restPara_tb.sv(80): q0 = 0, i =           0" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 80 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410400 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q0 = 0 restPara_tb.sv(86) " "Verilog HDL Display System Task info at restPara_tb.sv(86): q0 = 0" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 86 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410400 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q1 =  0 restPara_tb.sv(87) " "Verilog HDL Display System Task info at restPara_tb.sv(87): q1 =  0" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410400 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0 restPara_tb.sv(88) " "Verilog HDL Display System Task info at restPara_tb.sv(88): q2 =  0" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 88 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410400 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Enabling write, all counters set to one restPara_tb.sv(90) " "Verilog HDL Display System Task info at restPara_tb.sv(90): Enabling write, all counters set to one" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 90 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410400 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q0 = 0 restPara_tb.sv(104) " "Verilog HDL Display System Task info at restPara_tb.sv(104): q0 = 0" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 104 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410402 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q1 =  0 restPara_tb.sv(105) " "Verilog HDL Display System Task info at restPara_tb.sv(105): q1 =  0" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410402 "|restPara_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "q2 =  0 restPara_tb.sv(106) " "Verilog HDL Display System Task info at restPara_tb.sv(106): q2 =  0" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1722742410402 "|restPara_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "restPara_tb.sv(108) " "Verilog HDL warning at restPara_tb.sv(108): ignoring unsupported system task" {  } { { "restPara_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 108 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1722742410402 "|restPara_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restPara restPara:rest0 " "Elaborating entity \"restPara\" for hierarchy \"restPara:rest0\"" {  } { { "restPara_tb.sv" "rest0" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1722742410410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 restPara.sv(19) " "Verilog HDL assignment warning at restPara.sv(19): truncated value with size 32 to match size of target (2)" {  } { { "restPara.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1722742410410 "|restPara_tb|restPara:rest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restPara restPara:rest1 " "Elaborating entity \"restPara\" for hierarchy \"restPara:rest1\"" {  } { { "restPara_tb.sv" "rest1" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1722742410410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 restPara.sv(19) " "Verilog HDL assignment warning at restPara.sv(19): truncated value with size 32 to match size of target (4)" {  } { { "restPara.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1722742410410 "|restPara_tb|restPara:rest1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restPara restPara:rest2 " "Elaborating entity \"restPara\" for hierarchy \"restPara:rest2\"" {  } { { "restPara_tb.sv" "rest2" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1722742410410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 restPara.sv(19) " "Verilog HDL assignment warning at restPara.sv(19): truncated value with size 32 to match size of target (6)" {  } { { "restPara.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1722742410410 "|restPara_tb|restPara:rest2"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "restPara_tb.sv" "clk" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1722742410430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "restPara_tb.sv" "reset" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1722742410430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "we " "Net \"we\" is missing source, defaulting to GND" {  } { { "restPara_tb.sv" "we" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1722742410430 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1722742410430 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/output_files/restPara.map.smsg " "Generated suppressed messages file C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/output_files/restPara.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1722742410510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722742410520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 03 21:33:30 2024 " "Processing ended: Sat Aug 03 21:33:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722742410520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722742410520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722742410520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1722742410520 ""}
