INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab3/4_0/sequence_detector_101/sequence_detector_101.srcs/sim_1/new/sequence_detector_101_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detector_101_tb
