

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-192e696560217fbde0ca32c0b7f1cb04a8d61fd3_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          1 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
927825d89d90c25ad26b215e031c4e6c  /home/gpuser/Documents/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/backprop/backprop
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/backprop/backprop "
Parsing file _cuobjdump_complete_output_gm3EuD
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d5b, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_7XlLp5"
Running: cat _ptx_7XlLp5 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_rnJSkx
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_rnJSkx --output-file  /dev/null 2> _ptx_7XlLp5info"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_7XlLp5 _ptx2_rnJSkx _ptx_7XlLp5info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c0a, fat_cubin_handle = 1
Random number generator seed: 7
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
Input layer size : 18000
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c0a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 46749
gpu_sim_insn = 30888000
gpu_ipc =     660.7200
gpu_tot_sim_cycle = 268899
gpu_tot_sim_insn = 30888000
gpu_tot_ipc =     114.8684
gpu_tot_issued_cta = 1125
max_total_param_size = 0
gpu_stall_dramfull = 285
gpu_stall_icnt2sh    = 66202
partiton_reqs_in_parallel = 1028193
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9939
partiton_level_parallism_total  =       3.8237
partiton_reqs_in_parallel_util = 1028193
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 46749
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9939
partiton_level_parallism_util_total  =      21.9939
partiton_replys_in_parallel = 54758
partiton_replys_in_parallel_total    = 0
L2_BW  =     111.0223 GB/Sec
L2_BW_total  =      19.3016 GB/Sec
gpu_total_sim_rate=243212

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 642375
	L1I_total_cache_misses = 3529
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 36000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0498
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 638846
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3529
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 36000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 642375
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
904, 715, 779, 713, 845, 714, 784, 721, 902, 714, 775, 713, 842, 714, 782, 718, 902, 717, 777, 716, 843, 716, 782, 721, 902, 713, 776, 712, 841, 715, 782, 721, 903, 713, 778, 714, 842, 714, 784, 720, 903, 713, 778, 713, 843, 714, 785, 715, 903, 715, 778, 715, 844, 714, 785, 719, 901, 712, 776, 714, 841, 715, 782, 716, 
gpgpu_n_tot_thrd_icount = 39060000
gpgpu_n_tot_w_icount = 1220625
gpgpu_n_stall_shd_mem = 48107
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27562
gpgpu_n_mem_write_global = 27000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 306000
gpgpu_n_store_insn = 306000
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1152000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 6311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:55091	W0_Idle:60536	W0_Scoreboard:1425477	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:891000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 220496 {8:27562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2087968 {40:13501,72:4499,136:9000,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2200496 {40:12375,72:5624,136:9563,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 216000 {8:27000,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 492 
maxdqlatency = 0 
maxmflatency = 13758 
averagemflatency = 1569 
max_icnt2mem_latency = 13441 
max_icnt2sh_latency = 268898 
mrq_lat_table:6013 	375 	780 	2513 	1624 	1300 	1586 	1655 	1937 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26238 	11725 	925 	4490 	5176 	3575 	2461 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8895 	16481 	1303 	15 	10351 	1072 	863 	1181 	5285 	3372 	3479 	2461 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5711 	13388 	7696 	778 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	23304 	3696 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	11 	4 	6 	4 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        94       102       117        95        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        86        86        83        86        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        94        94        94        94        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:       102       102        94        81        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        94       102        78        86        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:       102       102        99        85        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        86        90        86        82        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        85        86        86        71        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        77        85        83        94        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        84        77        80        82        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        85        85        71        98        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     19042     19554     17353     17472     17888     17877     17596     17611     15045     15045     15042     15043      8615      8611     10868     10869 
dram[1]:     19575     19551     17303     15140     17873     17871     17617     17638     15047     15047     15044     15043      8604      8605     10864     10865 
dram[2]:     19442     19487     14948     14946     17868     17854     17627     17625     15044     15042     15044     15043      8597      8598     10872     10872 
dram[3]:     19541     19184     15019     14883     17849     17865     17577     17607     15044     15047     15042     15045      8610      8613     10883     10885 
dram[4]:     19260     19232     14899     14977     17864     17861     17587     17586     15044     15049     15048     15047      8608      8609     10648     10402 
dram[5]:     19368     19311     14850     14776     17865     17855     17588     17587     15047     15045     15048     15045      8580      8590     10395     10396 
dram[6]:     19293     19397     15002     14750     17856     17856     17584     17587     15046     15048     15057     15048      8582      8585     10402     10402 
dram[7]:     19262     19319     14824     14871     17858     17837     17582     17568     15043     15043     15048     15063      8606      8606     10892     10894 
dram[8]:     19143     19011     14647     14749     17885     17891     17580     17580     15041     15046     15069     15072      8599      8599     10893     10894 
dram[9]:     18977     19182     14726     14713     17858     17861     17589     17634     15046     15051     15059     15055      8587      8590     10865     10865 
dram[10]:     19106     19167     14608     14625     17859     17896     17655     17669     15050     15047     15039     15033      8606      8610     10867     10868 
average row accesses per activate:
dram[0]: 41.428570 37.714287 36.000000 31.000000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.500000 12.500000 10.666667 10.666667  9.166667  9.166667 
dram[1]: 38.857143 36.571430 31.833334 31.000000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  9.166667  6.875000 
dram[2]: 41.142857 42.285713 33.666668 32.333332 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  6.875000  6.875000 
dram[3]: 41.000000 39.428570 35.000000 32.833332 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  6.875000  6.875000 
dram[4]: 41.857143 42.285713 31.000000 35.000000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  8.000000  8.000000 
dram[5]: 40.428570 42.000000 34.500000 32.166668 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  8.000000  8.000000 
dram[6]: 42.285713 42.571430 31.000000 30.166666 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  8.000000  8.000000 
dram[7]: 40.000000 41.142857 30.833334 29.666666 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  9.166667  9.000000 
dram[8]: 37.142857 40.714287 30.333334 32.166668 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  9.000000  9.000000 
dram[9]: 43.285713 39.428570 29.833334 31.500000 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  9.000000  9.000000 
dram[10]: 40.000000 41.000000 28.333334 32.833332 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  9.000000  9.000000 
average row locality = 17783/896 = 19.847097
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        80        74        74        64        64        51        51        48        48        50        50        64        64        55        55 
dram[1]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[2]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[3]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[4]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        56        56 
dram[5]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        56        56 
dram[6]:        80        80        74        73        64        64        51        51        48        48        51        51        64        64        56        56 
dram[7]:        80        80        73        73        64        64        51        51        48        48        51        51        64        64        55        54 
dram[8]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
dram[9]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
dram[10]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
total reads: 10697
bank skew: 81/48 = 1.69
chip skew: 976/968 = 1.01
number of total write accesses:
dram[0]:       209       184       142       112         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       192       176       117       112         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       208       216       128       120         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       207       196       136       123         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       213       216       112       136         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       203       214       133       119         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       216       218       112       108         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       200       208       112       105         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       180       205       109       120         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       223       196       106       116         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       200       207        97       124         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 7086
min_bank_accesses = 0!
chip skew: 677/597 = 1.13
average mf latency per bank:
dram[0]:       2980      3255      2864      3386      8349      8323      5347      5108      6862      6968      6118      6187      6771      6836      9769      9804
dram[1]:       3130      3318      3231      3260      8310      8362      4917      5215      6849      6967      6207      6238      6810      6846      9819     10110
dram[2]:       2962      2900      3002      3149      8314      8405      5193      5266      7008      7075      6267      6246      6455      6497      9681      9677
dram[3]:       2956      3119      2924      3120      8548      8570      5093      5098      6860      6932      6190      6241      6560      6536     10079     10110
dram[4]:       2917      2859      3244      2932      8303      8323      5298      5219      6854      6938      6134      6399      6547      6548     10230     10062
dram[5]:       2987      2903      2961      3180      8301      8384      5281      5386      6860      6946      6325      6245      6449      6512      9964     10075
dram[6]:       2851      2919      3253      3370      8351      8373      5300      5100      6831      6925      6487      6409      6504      6539      9948     10069
dram[7]:       3064      2957      3257      3408      8290      8330      5145      5197      6842      7036      6442      6506      6530      6613      9907     10268
dram[8]:       3222      2985      3319      3189      8306      8370      5158      5226      6928      6948      6454      6497      6390      6537     10199     10256
dram[9]:       2805      3079      3490      3308      8301      8349      4907      4762      6845      6944      6437      6575      6422      6538     10332     10283
dram[10]:       3000      2925      3550      3102      8302      8357      5034      5072      6873      7102      6507      6563      6522      6573     10492     10377
maximum mf latency per bank:
dram[0]:      13613     13707     13331     13387     13337     13376     12589     12571      6663      6701      6426      6517      6295      6424     13674     13723
dram[1]:      13609     13758     13310     13381     13345     13378     12596     12630      6600      6704      6460      6547      6230      6315     13665     13722
dram[2]:      13625     13634     13282     13368     13365     13383     12612     12623      6645      6717      6447      6530      6224      6311     13685     13706
dram[3]:      13550     13659     13300     13380     13310     13377     12536     12532      6637      6703      6463      6541      6244      6315     13668     13689
dram[4]:      13577     13722     13371     13421     13316     13378     12496     12536      6645      6701      6496      6580      6224      6302     13683     13725
dram[5]:      13615     13699     13422     13491     13347     13410     12576     12640      6631      6723      6466      6552      6272      6351     13693     13721
dram[6]:      13605     13663     13390     13476     13332     13403     12645     12653      6640      6723      6472      6501      6264      6383     13686     13733
dram[7]:      13575     13655     13349     13395     13340     13264     12600     12569      6654      6769      6418      6495      6349      6417     13690     13710
dram[8]:      13552     13637     13318     13399     13273     13333     12518     12565      6634      6760      6431      6506      6360      6397     13681     13709
dram[9]:      13584     13667     13295     13363     13263     13320     12503     12541      6636      6732      6436      6533      6309      6392     13654     13710
dram[10]:      13596     13668     13292     13371     13300     13362     12611     12574      6654      6752      6443      6533      6258      6384     13660     13716
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86805 n_nop=82120 n_act=81 n_pre=65 n_req=1620 n_rd=3892 n_write=647 bw_util=0.1046
n_activity=12614 dram_eff=0.7197
bk0: 324a 83639i bk1: 320a 83150i bk2: 296a 83878i bk3: 296a 83415i bk4: 256a 84656i bk5: 256a 84248i bk6: 204a 85234i bk7: 204a 85005i bk8: 192a 86090i bk9: 192a 85759i bk10: 200a 85651i bk11: 200a 85403i bk12: 256a 85594i bk13: 256a 85154i bk14: 220a 85109i bk15: 220a 84781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41127
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86805 n_nop=82164 n_act=82 n_pre=66 n_req=1571 n_rd=3896 n_write=597 bw_util=0.1035
n_activity=12393 dram_eff=0.7251
bk0: 320a 83731i bk1: 320a 83106i bk2: 296a 84090i bk3: 296a 83749i bk4: 256a 84576i bk5: 256a 84256i bk6: 204a 85288i bk7: 204a 85008i bk8: 192a 86091i bk9: 192a 85751i bk10: 204a 85664i bk11: 204a 85305i bk12: 256a 85449i bk13: 256a 85061i bk14: 220a 85052i bk15: 220a 84626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38051
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86805 n_nop=82085 n_act=84 n_pre=68 n_req=1646 n_rd=3896 n_write=672 bw_util=0.1052
n_activity=12714 dram_eff=0.7186
bk0: 320a 83722i bk1: 320a 83041i bk2: 296a 84123i bk3: 296a 83659i bk4: 256a 84589i bk5: 256a 84284i bk6: 204a 85321i bk7: 204a 85009i bk8: 192a 86105i bk9: 192a 85757i bk10: 204a 85650i bk11: 204a 85302i bk12: 256a 85579i bk13: 256a 85217i bk14: 220a 85067i bk15: 220a 84727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40857
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86805 n_nop=82095 n_act=84 n_pre=68 n_req=1636 n_rd=3896 n_write=662 bw_util=0.105
n_activity=13055 dram_eff=0.6983
bk0: 320a 83820i bk1: 320a 83147i bk2: 296a 84071i bk3: 296a 83664i bk4: 256a 84590i bk5: 256a 84226i bk6: 204a 85243i bk7: 204a 84997i bk8: 192a 86115i bk9: 192a 85796i bk10: 204a 85662i bk11: 204a 85363i bk12: 256a 85599i bk13: 256a 85205i bk14: 220a 85065i bk15: 220a 84667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35836
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86805 n_nop=82076 n_act=82 n_pre=66 n_req=1653 n_rd=3904 n_write=677 bw_util=0.1055
n_activity=12999 dram_eff=0.7048
bk0: 320a 83385i bk1: 320a 82874i bk2: 296a 84064i bk3: 296a 83837i bk4: 256a 84631i bk5: 256a 84337i bk6: 204a 85215i bk7: 204a 85003i bk8: 192a 86078i bk9: 192a 85751i bk10: 204a 85638i bk11: 204a 85326i bk12: 256a 85497i bk13: 256a 85240i bk14: 224a 85094i bk15: 224a 84699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37093
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86805 n_nop=82084 n_act=82 n_pre=66 n_req=1645 n_rd=3904 n_write=669 bw_util=0.1054
n_activity=12823 dram_eff=0.7132
bk0: 320a 83526i bk1: 320a 82858i bk2: 296a 83957i bk3: 296a 83518i bk4: 256a 84585i bk5: 256a 84224i bk6: 204a 85280i bk7: 204a 85214i bk8: 192a 86112i bk9: 192a 85751i bk10: 204a 85630i bk11: 204a 85352i bk12: 256a 85516i bk13: 256a 85169i bk14: 224a 85049i bk15: 224a 84718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34482
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86805 n_nop=82103 n_act=82 n_pre=66 n_req=1629 n_rd=3900 n_write=654 bw_util=0.1049
n_activity=12636 dram_eff=0.7208
bk0: 320a 83522i bk1: 320a 82850i bk2: 296a 84051i bk3: 292a 83741i bk4: 256a 84568i bk5: 256a 84259i bk6: 204a 85400i bk7: 204a 85248i bk8: 192a 86106i bk9: 192a 85823i bk10: 204a 85659i bk11: 204a 85299i bk12: 256a 85552i bk13: 256a 85166i bk14: 224a 85047i bk15: 224a 84712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33581
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86805 n_nop=82152 n_act=80 n_pre=64 n_req=1596 n_rd=3884 n_write=625 bw_util=0.1039
n_activity=12583 dram_eff=0.7167
bk0: 320a 83645i bk1: 320a 83055i bk2: 292a 84004i bk3: 292a 83662i bk4: 256a 84625i bk5: 256a 84245i bk6: 204a 85295i bk7: 204a 85090i bk8: 192a 86093i bk9: 192a 85727i bk10: 204a 85608i bk11: 204a 85333i bk12: 256a 85479i bk13: 256a 85189i bk14: 220a 85126i bk15: 216a 84808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31233
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86805 n_nop=82175 n_act=80 n_pre=64 n_req=1582 n_rd=3872 n_write=614 bw_util=0.1034
n_activity=12156 dram_eff=0.7381
bk0: 320a 83721i bk1: 320a 82810i bk2: 292a 84060i bk3: 292a 83690i bk4: 256a 84611i bk5: 256a 84260i bk6: 200a 85346i bk7: 200a 85052i bk8: 192a 86082i bk9: 192a 85720i bk10: 204a 85612i bk11: 204a 85359i bk12: 256a 85434i bk13: 256a 85046i bk14: 216a 85096i bk15: 216a 84729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31686
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86805 n_nop=82148 n_act=80 n_pre=64 n_req=1609 n_rd=3872 n_write=641 bw_util=0.104
n_activity=12407 dram_eff=0.7275
bk0: 320a 83427i bk1: 320a 83112i bk2: 292a 84027i bk3: 292a 83568i bk4: 256a 84540i bk5: 256a 84212i bk6: 200a 85369i bk7: 200a 85161i bk8: 192a 86070i bk9: 192a 85763i bk10: 204a 85601i bk11: 204a 85328i bk12: 256a 85499i bk13: 256a 85161i bk14: 216a 84979i bk15: 216a 84730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31894
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86805 n_nop=82161 n_act=80 n_pre=64 n_req=1596 n_rd=3872 n_write=628 bw_util=0.1037
n_activity=12281 dram_eff=0.7328
bk0: 320a 83425i bk1: 320a 82903i bk2: 292a 84086i bk3: 292a 83582i bk4: 256a 84639i bk5: 256a 84357i bk6: 200a 85517i bk7: 200a 85338i bk8: 192a 86074i bk9: 192a 85685i bk10: 204a 85573i bk11: 204a 85317i bk12: 256a 85535i bk13: 256a 85187i bk14: 216a 85124i bk15: 216a 84761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35885

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2505, Miss = 487, Miss_rate = 0.194, Pending_hits = 1084, Reservation_fails = 0
L2_cache_bank[1]: Access = 2479, Miss = 486, Miss_rate = 0.196, Pending_hits = 1023, Reservation_fails = 0
L2_cache_bank[2]: Access = 2493, Miss = 487, Miss_rate = 0.195, Pending_hits = 1041, Reservation_fails = 0
L2_cache_bank[3]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1012, Reservation_fails = 0
L2_cache_bank[4]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1041, Reservation_fails = 0
L2_cache_bank[5]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1037, Reservation_fails = 0
L2_cache_bank[6]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1055, Reservation_fails = 0
L2_cache_bank[7]: Access = 2494, Miss = 487, Miss_rate = 0.195, Pending_hits = 1036, Reservation_fails = 0
L2_cache_bank[8]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1084, Reservation_fails = 0
L2_cache_bank[9]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1092, Reservation_fails = 0
L2_cache_bank[10]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1089, Reservation_fails = 0
L2_cache_bank[11]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1072, Reservation_fails = 0
L2_cache_bank[12]: Access = 2516, Miss = 488, Miss_rate = 0.194, Pending_hits = 1073, Reservation_fails = 0
L2_cache_bank[13]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1043, Reservation_fails = 0
L2_cache_bank[14]: Access = 2470, Miss = 486, Miss_rate = 0.197, Pending_hits = 1022, Reservation_fails = 0
L2_cache_bank[15]: Access = 2461, Miss = 485, Miss_rate = 0.197, Pending_hits = 998, Reservation_fails = 0
L2_cache_bank[16]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 971, Reservation_fails = 0
L2_cache_bank[17]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1049, Reservation_fails = 0
L2_cache_bank[18]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1010, Reservation_fails = 0
L2_cache_bank[19]: Access = 2457, Miss = 484, Miss_rate = 0.197, Pending_hits = 1026, Reservation_fails = 0
L2_cache_bank[20]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1021, Reservation_fails = 0
L2_cache_bank[21]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1055, Reservation_fails = 0
L2_total_cache_accesses = 54758
L2_total_cache_misses = 10697
L2_total_cache_miss_rate = 0.1954
L2_total_cache_pending_hits = 22934
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19914
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6523
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 126
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27562
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=117361
icnt_total_pkts_simt_to_mem=113257
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.4724
	minimum = 6
	maximum = 161
Network latency average = 14.7155
	minimum = 6
	maximum = 131
Slowest packet = 27
Flit latency average = 13.7177
	minimum = 6
	maximum = 127
Slowest flit = 144239
Fragmentation average = 5.47865e-05
	minimum = 0
	maximum = 1
Injected packet rate average = 0.0234269
	minimum = 0.0202682 (at node 3)
	maximum = 0.0269958 (at node 36)
Accepted packet rate average = 0.0234269
	minimum = 0.0202682 (at node 3)
	maximum = 0.0269958 (at node 36)
Injected flit rate average = 0.0493322
	minimum = 0.0418841 (at node 3)
	maximum = 0.0584089 (at node 37)
Accepted flit rate average= 0.0493322
	minimum = 0.0434885 (at node 3)
	maximum = 0.0555425 (at node 37)
Injected packet length average = 2.10579
Accepted packet length average = 2.10579
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.4724 (1 samples)
	minimum = 6 (1 samples)
	maximum = 161 (1 samples)
Network latency average = 14.7155 (1 samples)
	minimum = 6 (1 samples)
	maximum = 131 (1 samples)
Flit latency average = 13.7177 (1 samples)
	minimum = 6 (1 samples)
	maximum = 127 (1 samples)
Fragmentation average = 5.47865e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 1 (1 samples)
Injected packet rate average = 0.0234269 (1 samples)
	minimum = 0.0202682 (1 samples)
	maximum = 0.0269958 (1 samples)
Accepted packet rate average = 0.0234269 (1 samples)
	minimum = 0.0202682 (1 samples)
	maximum = 0.0269958 (1 samples)
Injected flit rate average = 0.0493322 (1 samples)
	minimum = 0.0418841 (1 samples)
	maximum = 0.0584089 (1 samples)
Accepted flit rate average = 0.0493322 (1 samples)
	minimum = 0.0434885 (1 samples)
	maximum = 0.0555425 (1 samples)
Injected packet size average = 2.10579 (1 samples)
Accepted packet size average = 2.10579 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 7 sec (127 sec)
gpgpu_simulation_rate = 243212 (inst/sec)
gpgpu_simulation_rate = 2117 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d5b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 117981
gpu_sim_insn = 15552352
gpu_ipc =     131.8208
gpu_tot_sim_cycle = 625893
gpu_tot_sim_insn = 46440352
gpu_tot_ipc =      74.1985
gpu_tot_issued_cta = 2250
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 127741
partiton_reqs_in_parallel = 2507034
partiton_reqs_in_parallel_total    = 1028193
partiton_level_parallism =      21.2495
partiton_level_parallism_total  =       5.6483
partiton_reqs_in_parallel_util = 2507034
partiton_reqs_in_parallel_util_total    = 1028193
gpu_sim_cycle_parition_util = 117589
gpu_tot_sim_cycle_parition_util    = 46749
partiton_level_parallism_util =      21.3203
partiton_level_parallism_util_total  =      21.5119
partiton_replys_in_parallel = 127244
partiton_replys_in_parallel_total    = 54758
L2_BW  =     102.2257 GB/Sec
L2_BW_total  =      27.5620 GB/Sec
gpu_total_sim_rate=72000

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 894386
	L1I_total_cache_misses = 6723
	L1I_total_cache_miss_rate = 0.0075
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 61341
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 81000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0221
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 887663
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6723
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61341
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 894386
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1203, 1017, 1078, 1013, 1145, 1016, 1083, 1018, 1200, 1015, 1072, 1011, 1141, 1013, 1081, 1015, 1199, 1014, 1073, 1013, 1138, 1013, 1077, 1017, 1199, 1009, 1073, 1006, 1137, 1011, 1079, 1018, 1198, 1010, 1074, 1009, 1138, 1012, 1079, 1020, 1198, 1013, 1073, 1014, 1140, 1016, 1081, 1016, 1140, 954, 1015, 954, 1083, 953, 1023, 958, 1139, 950, 1012, 954, 1079, 953, 1020, 957, 
gpgpu_n_tot_thrd_icount = 54612736
gpgpu_n_tot_w_icount = 1706648
gpgpu_n_stall_shd_mem = 2519571
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118691
gpgpu_n_mem_write_global = 63002
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2322080
gpgpu_n_store_insn = 882032
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2592000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2338681
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 176004
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3996054	W0_Idle:159129	W0_Scoreboard:3509146	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185648	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1377000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 949528 {8:118691,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5544176 {40:22503,72:13497,136:27002,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10778136 {40:41626,72:21371,136:55694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 504016 {8:63002,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 848 
maxdqlatency = 0 
maxmflatency = 13758 
averagemflatency = 1317 
max_icnt2mem_latency = 13441 
max_icnt2sh_latency = 625892 
mrq_lat_table:20304 	969 	1357 	3639 	4220 	3021 	3300 	2812 	4056 	276 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	82243 	19235 	38027 	13146 	12568 	10431 	6071 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12499 	34933 	16779 	18709 	17758 	1529 	21925 	19133 	12728 	11019 	9147 	5843 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	55176 	41452 	19366 	2529 	192 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	23304 	4828 	34870 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	41 	47 	114 	36 	20 	11 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        94       102       117        95        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        86        86        83        86        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        94        94        94        94        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:       102       102        94        81        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        94       102        78        86        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:       102       102        99        85        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        86        90        86        82        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        85        86        86        71        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        77        85        83        94        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        84        77        80        82        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        85        85        71        98        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     26032     19554     20917     20006     24557     24030     28707     28784     15045     20497     17693     20489     18750     14992     17211     18328 
dram[1]:     20242     19551     23759     21013     24532     25143     29823     29805     15840     21566     22550     15043     19335     15300     18313     18264 
dram[2]:     19882     19487     21032     25868     25462     25182     29934     29898     22023     22588     19101     15043     18526     13772     17599     17657 
dram[3]:     23775     22099     21116     20925     24553     22913     29879     30319     15268     19782     18204     15865     18844     18804     16435     24755 
dram[4]:     19260     19814     19944     26476     22936     22879     29977     29274     19788     21011     17536     21599     17541     17943     18576     21178 
dram[5]:     19368     19481     21041     21031     22910     22925     29394     29390     20337     19288     15048     15045     14912     20279     17587     22203 
dram[6]:     23042     20095     21543     20960     22892     22892     28867     28838     16438     21602     15057     18640     17654     17631     22203     17765 
dram[7]:     20188     20227     20955     20492     23508     22948     26558     26470     22073     19873     15936     18667     17625     16470     18237     18280 
dram[8]:     23705     24313     20492     21994     24615     24632     25512     25496     22763     22761     20451     15072     19999     20002     17621     18204 
dram[9]:     19153     19182     20968     21970     24617     24636     25491     24971     22737     15051     15059     21197     18197     18196     20967     20655 
dram[10]:     22606     19167     21355     24206     25669     25689     25020     25018     21641     22718     21691     21691     20494     19935     18334     19257 
average row accesses per activate:
dram[0]:  6.955883  7.015625  6.440678  5.677419  4.234043  4.326087  4.325582  4.428571  4.400000  4.093023  3.309091  2.983607  3.803571  3.803571  4.192307  4.739130 
dram[1]:  6.909091  6.314286  5.852459  5.555555  3.980000  3.491228  4.227273  3.875000  4.190476  4.000000  3.607843  3.680000  3.872727  3.944444  4.274510  4.113207 
dram[2]:  7.014925  7.134328  5.228571  5.983333  3.158730  3.754717  3.760000  4.133333  4.190476  4.400000  3.607843  3.538461  4.018868  3.803571  4.113207  4.037037 
dram[3]:  7.704918  6.969697  6.465517  6.241379  3.553571  3.262295  4.227273  4.325582  3.744681  4.190476  3.471698  3.607843  3.872727  3.550000  3.892857  4.360000 
dram[4]:  7.421875  7.119403  6.381818  6.962963  3.372881  3.901961  3.795918  4.227273  4.000000  4.093023  3.680000  3.755102  3.803571  4.346939  4.211538  4.055555 
dram[5]:  7.516129  7.104477  6.833333  6.436364  3.754717  4.326087  4.133333  4.325582  3.520000  3.826087  3.734694  3.755102  3.550000  3.736842  4.469388  4.132075 
dram[6]:  6.913043  7.500000  5.800000  6.218182  4.145833  3.980000  3.795918  3.720000  3.666667  4.190476  3.978261  3.519231  3.736842  3.435484  3.842105  3.711864 
dram[7]:  6.521127  7.460318  6.087719  5.500000  3.754717  3.901961  3.647059  3.700000  4.093023  4.888889  3.452830  3.370370  4.176471  4.096154  3.859649  4.132075 
dram[8]:  6.558824  6.782609  5.460318  6.210526  4.166667  3.846154  3.833333  3.538461  5.176471  4.631579  3.433962  3.192982  3.661017  4.075472  3.824561  3.758621 
dram[9]:  6.816901  6.969697  6.576923  5.932203  3.773585  4.081633  3.680000  3.833333  3.826087  4.093023  3.155172  3.588235  3.789474  3.724138  3.892857  4.909091 
dram[10]:  6.430555  6.619718  5.550000  5.790323  4.081633  4.761905  4.181818  4.181818  4.093023  4.631579  3.519231  3.452830  3.789474  3.661017  5.268293  4.909091 
average row locality = 43954/9397 = 4.677450
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       209       208       194       194       160       160       147       147       144       144       146       146       174       174       183       183 
dram[1]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       183       183 
dram[2]:       208       208       194       194       160       160       148       147       144       144       147       147       174       174       183       183 
dram[3]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       183       183 
dram[4]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       184       184 
dram[5]:       208       208       192       192       160       160       147       147       144       144       147       147       174       174       184       184 
dram[6]:       208       208       192       191       160       160       147       147       144       144       147       147       174       174       184       184 
dram[7]:       208       208       191       191       160       160       147       147       144       144       147       147       174       174       184       183 
dram[8]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       183       183 
dram[9]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       183       182 
dram[10]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       182       182 
total reads: 29831
bank skew: 209/144 = 1.45
chip skew: 2716/2708 = 1.00
number of total write accesses:
dram[0]:       264       241       186       158        39        39        39        39        32        32        36        36        39        39        35        35 
dram[1]:       248       234       163       156        39        39        39        39        32        32        37        37        39        39        35        35 
dram[2]:       262       270       172       165        39        39        40        39        32        32        37        37        39        39        35        35 
dram[3]:       262       252       181       168        39        39        39        39        32        32        37        37        39        39        35        35 
dram[4]:       267       269       157       182        39        39        39        39        32        32        37        37        39        39        35        35 
dram[5]:       258       268       177       162        39        39        39        39        32        32        36        37        39        39        35        35 
dram[6]:       269       272       156       151        39        39        39        39        32        32        36        36        39        39        35        35 
dram[7]:       255       262       156       150        39        39        39        38        32        32        36        35        39        39        36        36 
dram[8]:       238       260       153       163        40        40        38        38        32        32        35        35        40        40        35        35 
dram[9]:       276       252       151       159        40        40        38        38        32        32        36        36        40        40        35        34 
dram[10]:       255       262       142       168        40        40        38        38        32        32        36        36        40        40        34        34 
total reads: 14123
bank skew: 276/32 = 8.62
chip skew: 1317/1243 = 1.06
average mf latency per bank:
dram[0]:       3729      3899      3757      4037      6004      5969      5376      5349      4194      4317      3962      3866      7250      7303      6830      6914
dram[1]:       3821      3926      3938      3982      5961      6081      5259      5348      4298      4232      3954      4048      7484      7301      6852      6934
dram[2]:       4065      3765      4227      3990      6738      6192    112933      5544      5164      4520      4963      4210      9128      7438      8064      7055
dram[3]:       3745      3834      3728      3881      6149      6092      5294      5221      4293      4186      4089      4015      7339      7349      7160      7123
dram[4]:       3678      3638      3953      3731      6078      6162      5317      5322      4087      4121      4000      3881      7313      7320      7089      7064
dram[5]:       3727      3717      3712      3813      6116      6119      5270      5275      3999      4048      3827      3818      7207      7266      7017      7103
dram[6]:       3640      3619      3828      3947      6115      6088      5289      5336      4157      4234      4118      4026      7198      7224      6960      6929
dram[7]:       3747      3714      3900      4036      5995      6028      5367      5361      4159      4142      3981      4077      7141      7255      6881      6900
dram[8]:       3902      3737      4013      3912      6000      5979      5225      5327      4200      4172      4043      4174      7149      7101      6881      6938
dram[9]:       3632      3821      4002      3976      5943      5988      5264      5223      4057      4071      4047      4104      7017      6948      6985      7036
dram[10]:       3762      3699      4143      3872      6000      6054      5361      5364      4151      4181      4230      4269      6874      6994      7108      7065
maximum mf latency per bank:
dram[0]:      13613     13707     13331     13387     13337     13376     12589     12571      9621      7664     12297     12303     12339     12423     13674     13723
dram[1]:      13609     13758     13310     13381     13345     13378     12596     12630      8139      7711     12284     12286     12927     12382     13665     13722
dram[2]:      13625     13634     13282     13368     13365     13383     12885     12736      8597      7056     12118     12107     12776     12141     13685     13706
dram[3]:      13550     13659     13300     13380     13310     13377     12689     12532      7451      7353     12088     12089     12659     12602     13668     13689
dram[4]:      13577     13722     13371     13421     13316     13378     12496     12536      7151      7401     12291     12267     12906     12930     13683     13725
dram[5]:      13615     13699     13422     13491     13347     13410     12686     13217      7397      7391     12277     12314     12926     12927     13693     13721
dram[6]:      13605     13663     13390     13476     13332     13403     12786     12665      7441      7562     12340     12342     12619     12543     13686     13733
dram[7]:      13575     13655     13349     13395     13340     13264     12600     12569      7342      7349     12412     12058     12319     12058     13690     13710
dram[8]:      13552     13637     13318     13399     13273     13333     12518     12565      7621      9076     12092     12749     12647     12581     13681     13709
dram[9]:      13584     13667     13295     13363     13263     13320     12503     12541      9079      7328     12732     12737     12653     12549     13654     13710
dram[10]:      13596     13668     13292     13371     13300     13362     12611     12574      7662      9084     12293     12300     12790     12893     13660     13716
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305877 n_nop=290144 n_act=841 n_pre=825 n_req=4002 n_rd=10852 n_write=3215 bw_util=0.09198
n_activity=44911 dram_eff=0.6264
bk0: 836a 296560i bk1: 832a 295972i bk2: 776a 296606i bk3: 776a 296030i bk4: 640a 299674i bk5: 640a 299036i bk6: 588a 299987i bk7: 588a 299379i bk8: 576a 301541i bk9: 576a 300449i bk10: 584a 300301i bk11: 584a 299785i bk12: 696a 300957i bk13: 696a 300185i bk14: 732a 298844i bk15: 732a 298047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48871
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305877 n_nop=290138 n_act=859 n_pre=843 n_req=3957 n_rd=10856 n_write=3181 bw_util=0.09178
n_activity=44578 dram_eff=0.6298
bk0: 832a 296808i bk1: 832a 295383i bk2: 776a 296910i bk3: 776a 296500i bk4: 640a 299658i bk5: 640a 298604i bk6: 588a 299814i bk7: 588a 298945i bk8: 576a 301642i bk9: 576a 300796i bk10: 588a 300251i bk11: 588a 299954i bk12: 696a 300224i bk13: 696a 300321i bk14: 732a 298850i bk15: 732a 297869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49198
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305877 n_nop=290049 n_act=876 n_pre=860 n_req=4027 n_rd=10860 n_write=3232 bw_util=0.09214
n_activity=54587 dram_eff=0.5163
bk0: 832a 296757i bk1: 832a 295894i bk2: 776a 298024i bk3: 776a 296857i bk4: 640a 300605i bk5: 640a 300087i bk6: 592a 300235i bk7: 588a 299631i bk8: 576a 301682i bk9: 576a 301376i bk10: 588a 300329i bk11: 588a 299636i bk12: 696a 300625i bk13: 696a 300103i bk14: 732a 299274i bk15: 732a 298419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44726
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305877 n_nop=290081 n_act=861 n_pre=845 n_req=4019 n_rd=10856 n_write=3234 bw_util=0.09213
n_activity=44690 dram_eff=0.6306
bk0: 832a 296646i bk1: 832a 295433i bk2: 776a 297073i bk3: 776a 296445i bk4: 640a 300060i bk5: 640a 298975i bk6: 588a 299205i bk7: 588a 298769i bk8: 576a 301027i bk9: 576a 300059i bk10: 588a 299462i bk11: 588a 298930i bk12: 696a 300073i bk13: 696a 299190i bk14: 732a 298443i bk15: 732a 297771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48783
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305877 n_nop=290112 n_act=840 n_pre=824 n_req=4033 n_rd=10864 n_write=3237 bw_util=0.0922
n_activity=43811 dram_eff=0.6437
bk0: 832a 295812i bk1: 832a 295074i bk2: 776a 296709i bk3: 776a 296194i bk4: 640a 298850i bk5: 640a 298534i bk6: 588a 299333i bk7: 588a 298828i bk8: 576a 301157i bk9: 576a 300470i bk10: 588a 300316i bk11: 588a 299738i bk12: 696a 300201i bk13: 696a 299655i bk14: 736a 298751i bk15: 736a 298084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50297
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305877 n_nop=290152 n_act=838 n_pre=822 n_req=4018 n_rd=10848 n_write=3217 bw_util=0.09197
n_activity=43623 dram_eff=0.6448
bk0: 832a 296704i bk1: 832a 295341i bk2: 768a 296499i bk3: 768a 296336i bk4: 640a 299165i bk5: 640a 298705i bk6: 588a 299424i bk7: 588a 299073i bk8: 576a 301085i bk9: 576a 300484i bk10: 588a 300402i bk11: 588a 299695i bk12: 696a 300205i bk13: 696a 299538i bk14: 736a 298513i bk15: 736a 297968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4818
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305877 n_nop=290123 n_act=868 n_pre=852 n_req=3999 n_rd=10844 n_write=3190 bw_util=0.09176
n_activity=44205 dram_eff=0.635
bk0: 832a 296107i bk1: 832a 295231i bk2: 768a 296726i bk3: 764a 296456i bk4: 640a 299776i bk5: 640a 298876i bk6: 588a 299915i bk7: 588a 299126i bk8: 576a 300831i bk9: 576a 300484i bk10: 588a 300415i bk11: 588a 299232i bk12: 696a 300085i bk13: 696a 299866i bk14: 736a 298522i bk15: 736a 297707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47052
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305877 n_nop=290166 n_act=857 n_pre=841 n_req=3972 n_rd=10836 n_write=3177 bw_util=0.09163
n_activity=44473 dram_eff=0.6302
bk0: 832a 296208i bk1: 832a 295546i bk2: 764a 297599i bk3: 764a 296625i bk4: 640a 300496i bk5: 640a 299752i bk6: 588a 299967i bk7: 588a 299388i bk8: 576a 300962i bk9: 576a 300466i bk10: 588a 299243i bk11: 588a 299398i bk12: 696a 300677i bk13: 696a 299350i bk14: 736a 298434i bk15: 732a 297760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46112
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305877 n_nop=290147 n_act=866 n_pre=850 n_req=3964 n_rd=10840 n_write=3174 bw_util=0.09163
n_activity=43817 dram_eff=0.6397
bk0: 832a 296090i bk1: 832a 294947i bk2: 764a 297257i bk3: 764a 296766i bk4: 640a 300303i bk5: 640a 298291i bk6: 584a 299893i bk7: 584a 298781i bk8: 576a 301320i bk9: 576a 300511i bk10: 588a 299171i bk11: 588a 297954i bk12: 704a 299862i bk13: 704a 299263i bk14: 732a 298429i bk15: 732a 297589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44948
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305877 n_nop=290142 n_act=861 n_pre=845 n_req=3988 n_rd=10836 n_write=3193 bw_util=0.09173
n_activity=44063 dram_eff=0.6368
bk0: 832a 295904i bk1: 832a 295806i bk2: 764a 297868i bk3: 764a 296746i bk4: 640a 299507i bk5: 640a 298842i bk6: 584a 299533i bk7: 584a 299174i bk8: 576a 301001i bk9: 576a 300296i bk10: 588a 298660i bk11: 588a 298333i bk12: 704a 300112i bk13: 704a 299393i bk14: 732a 298688i bk15: 728a 298416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4491
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=305877 n_nop=290215 n_act=831 n_pre=815 n_req=3975 n_rd=10832 n_write=3184 bw_util=0.09164
n_activity=43857 dram_eff=0.6392
bk0: 832a 296394i bk1: 832a 295323i bk2: 764a 297949i bk3: 764a 296912i bk4: 640a 299798i bk5: 640a 299362i bk6: 584a 300320i bk7: 584a 299651i bk8: 576a 301462i bk9: 576a 300429i bk10: 588a 300606i bk11: 588a 300083i bk12: 704a 300110i bk13: 704a 299603i bk14: 728a 299212i bk15: 728a 298281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47862

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7450, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1377, Reservation_fails = 0
L2_cache_bank[1]: Access = 7419, Miss = 1356, Miss_rate = 0.183, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[2]: Access = 7470, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1334, Reservation_fails = 0
L2_cache_bank[3]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1295, Reservation_fails = 0
L2_cache_bank[4]: Access = 25477, Miss = 1358, Miss_rate = 0.053, Pending_hits = 1449, Reservation_fails = 0
L2_cache_bank[5]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1325, Reservation_fails = 0
L2_cache_bank[6]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1350, Reservation_fails = 0
L2_cache_bank[7]: Access = 7473, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1344, Reservation_fails = 0
L2_cache_bank[8]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1392, Reservation_fails = 0
L2_cache_bank[9]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1404, Reservation_fails = 0
L2_cache_bank[10]: Access = 7493, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1396, Reservation_fails = 0
L2_cache_bank[11]: Access = 7493, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1376, Reservation_fails = 0
L2_cache_bank[12]: Access = 7485, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1383, Reservation_fails = 0
L2_cache_bank[13]: Access = 7472, Miss = 1355, Miss_rate = 0.181, Pending_hits = 1359, Reservation_fails = 0
L2_cache_bank[14]: Access = 7451, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1364, Reservation_fails = 0
L2_cache_bank[15]: Access = 7424, Miss = 1354, Miss_rate = 0.182, Pending_hits = 1334, Reservation_fails = 0
L2_cache_bank[16]: Access = 7432, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1296, Reservation_fails = 0
L2_cache_bank[17]: Access = 7405, Miss = 1355, Miss_rate = 0.183, Pending_hits = 1361, Reservation_fails = 0
L2_cache_bank[18]: Access = 7427, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1309, Reservation_fails = 0
L2_cache_bank[19]: Access = 7402, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1333, Reservation_fails = 0
L2_cache_bank[20]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1330, Reservation_fails = 0
L2_cache_bank[21]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1368, Reservation_fails = 0
L2_total_cache_accesses = 182002
L2_total_cache_misses = 29831
L2_total_cache_miss_rate = 0.1639
L2_total_cache_pending_hits = 29802
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 66374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55916
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6523
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 79
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 191
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118691
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=490326
icnt_total_pkts_simt_to_mem=339507
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 231.776
	minimum = 6
	maximum = 5474
Network latency average = 131.286
	minimum = 6
	maximum = 3039
Slowest packet = 109971
Flit latency average = 81.5024
	minimum = 6
	maximum = 3039
Slowest flit = 231185
Fragmentation average = 0.111039
	minimum = 0
	maximum = 977
Injected packet rate average = 0.0215704
	minimum = 0.0177488 (at node 8)
	maximum = 0.0973936 (at node 32)
Accepted packet rate average = 0.0215704
	minimum = 0.0177488 (at node 8)
	maximum = 0.0973936 (at node 32)
Injected flit rate average = 0.0507895
	minimum = 0.0315731 (at node 8)
	maximum = 0.436032 (at node 32)
Accepted flit rate average= 0.0507895
	minimum = 0.0400237 (at node 29)
	maximum = 0.116473 (at node 32)
Injected packet length average = 2.35459
Accepted packet length average = 2.35459
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 126.124 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2817.5 (2 samples)
Network latency average = 73.001 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1585 (2 samples)
Flit latency average = 47.6101 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1583 (2 samples)
Fragmentation average = 0.0555467 (2 samples)
	minimum = 0 (2 samples)
	maximum = 489 (2 samples)
Injected packet rate average = 0.0224987 (2 samples)
	minimum = 0.0190085 (2 samples)
	maximum = 0.0621947 (2 samples)
Accepted packet rate average = 0.0224987 (2 samples)
	minimum = 0.0190085 (2 samples)
	maximum = 0.0621947 (2 samples)
Injected flit rate average = 0.0500609 (2 samples)
	minimum = 0.0367286 (2 samples)
	maximum = 0.24722 (2 samples)
Accepted flit rate average = 0.0500609 (2 samples)
	minimum = 0.0417561 (2 samples)
	maximum = 0.0860078 (2 samples)
Injected packet size average = 2.22506 (2 samples)
Accepted packet size average = 2.22506 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 45 sec (645 sec)
gpgpu_simulation_rate = 72000 (inst/sec)
gpgpu_simulation_rate = 970 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 6245 Tlb_hit: 4323 Tlb_miss: 1922 Tlb_hit_rate: 0.692234
Shader1: Tlb_access: 6497 Tlb_hit: 4524 Tlb_miss: 1973 Tlb_hit_rate: 0.696321
Shader2: Tlb_access: 6678 Tlb_hit: 4668 Tlb_miss: 2010 Tlb_hit_rate: 0.699012
Shader3: Tlb_access: 6402 Tlb_hit: 4461 Tlb_miss: 1941 Tlb_hit_rate: 0.696814
Shader4: Tlb_access: 6412 Tlb_hit: 4481 Tlb_miss: 1931 Tlb_hit_rate: 0.698846
Shader5: Tlb_access: 6505 Tlb_hit: 4589 Tlb_miss: 1916 Tlb_hit_rate: 0.705457
Shader6: Tlb_access: 6639 Tlb_hit: 4623 Tlb_miss: 2016 Tlb_hit_rate: 0.696340
Shader7: Tlb_access: 6670 Tlb_hit: 4680 Tlb_miss: 1990 Tlb_hit_rate: 0.701649
Shader8: Tlb_access: 6080 Tlb_hit: 4283 Tlb_miss: 1797 Tlb_hit_rate: 0.704441
Shader9: Tlb_access: 6407 Tlb_hit: 4530 Tlb_miss: 1877 Tlb_hit_rate: 0.707039
Shader10: Tlb_access: 6582 Tlb_hit: 4591 Tlb_miss: 1991 Tlb_hit_rate: 0.697508
Shader11: Tlb_access: 6336 Tlb_hit: 4453 Tlb_miss: 1883 Tlb_hit_rate: 0.702809
Shader12: Tlb_access: 6539 Tlb_hit: 4593 Tlb_miss: 1946 Tlb_hit_rate: 0.702401
Shader13: Tlb_access: 6613 Tlb_hit: 4664 Tlb_miss: 1949 Tlb_hit_rate: 0.705278
Shader14: Tlb_access: 6283 Tlb_hit: 4442 Tlb_miss: 1841 Tlb_hit_rate: 0.706987
Shader15: Tlb_access: 6631 Tlb_hit: 4689 Tlb_miss: 1942 Tlb_hit_rate: 0.707133
Shader16: Tlb_access: 6590 Tlb_hit: 4662 Tlb_miss: 1928 Tlb_hit_rate: 0.707435
Shader17: Tlb_access: 6327 Tlb_hit: 4389 Tlb_miss: 1938 Tlb_hit_rate: 0.693694
Shader18: Tlb_access: 6460 Tlb_hit: 4602 Tlb_miss: 1858 Tlb_hit_rate: 0.712384
Shader19: Tlb_access: 6223 Tlb_hit: 4380 Tlb_miss: 1843 Tlb_hit_rate: 0.703841
Shader20: Tlb_access: 6698 Tlb_hit: 4761 Tlb_miss: 1937 Tlb_hit_rate: 0.710809
Shader21: Tlb_access: 6608 Tlb_hit: 4671 Tlb_miss: 1937 Tlb_hit_rate: 0.706870
Shader22: Tlb_access: 6636 Tlb_hit: 4708 Tlb_miss: 1928 Tlb_hit_rate: 0.709464
Shader23: Tlb_access: 6576 Tlb_hit: 4600 Tlb_miss: 1976 Tlb_hit_rate: 0.699513
Shader24: Tlb_access: 6476 Tlb_hit: 4560 Tlb_miss: 1916 Tlb_hit_rate: 0.704138
Shader25: Tlb_access: 6713 Tlb_hit: 4693 Tlb_miss: 2020 Tlb_hit_rate: 0.699091
Shader26: Tlb_access: 6294 Tlb_hit: 4337 Tlb_miss: 1957 Tlb_hit_rate: 0.689069
Shader27: Tlb_access: 6573 Tlb_hit: 4576 Tlb_miss: 1997 Tlb_hit_rate: 0.696181
Tlb_tot_access: 181693 Tlb_tot_hit: 127533, Tlb_tot_miss: 54160, Tlb_tot_hit_rate: 0.701915
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 169 Tlb_invalidate: 150 Tlb_evict: 0 Tlb_page_evict: 150
Shader1: Tlb_validate: 174 Tlb_invalidate: 155 Tlb_evict: 0 Tlb_page_evict: 155
Shader2: Tlb_validate: 191 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Shader3: Tlb_validate: 187 Tlb_invalidate: 168 Tlb_evict: 0 Tlb_page_evict: 168
Shader4: Tlb_validate: 185 Tlb_invalidate: 166 Tlb_evict: 0 Tlb_page_evict: 166
Shader5: Tlb_validate: 184 Tlb_invalidate: 165 Tlb_evict: 0 Tlb_page_evict: 165
Shader6: Tlb_validate: 178 Tlb_invalidate: 159 Tlb_evict: 0 Tlb_page_evict: 159
Shader7: Tlb_validate: 184 Tlb_invalidate: 165 Tlb_evict: 0 Tlb_page_evict: 165
Shader8: Tlb_validate: 175 Tlb_invalidate: 156 Tlb_evict: 0 Tlb_page_evict: 156
Shader9: Tlb_validate: 179 Tlb_invalidate: 160 Tlb_evict: 0 Tlb_page_evict: 160
Shader10: Tlb_validate: 195 Tlb_invalidate: 176 Tlb_evict: 0 Tlb_page_evict: 176
Shader11: Tlb_validate: 180 Tlb_invalidate: 161 Tlb_evict: 0 Tlb_page_evict: 161
Shader12: Tlb_validate: 182 Tlb_invalidate: 163 Tlb_evict: 0 Tlb_page_evict: 163
Shader13: Tlb_validate: 186 Tlb_invalidate: 167 Tlb_evict: 0 Tlb_page_evict: 167
Shader14: Tlb_validate: 181 Tlb_invalidate: 162 Tlb_evict: 0 Tlb_page_evict: 162
Shader15: Tlb_validate: 183 Tlb_invalidate: 164 Tlb_evict: 0 Tlb_page_evict: 164
Shader16: Tlb_validate: 187 Tlb_invalidate: 168 Tlb_evict: 0 Tlb_page_evict: 168
Shader17: Tlb_validate: 180 Tlb_invalidate: 161 Tlb_evict: 0 Tlb_page_evict: 161
Shader18: Tlb_validate: 178 Tlb_invalidate: 159 Tlb_evict: 0 Tlb_page_evict: 159
Shader19: Tlb_validate: 187 Tlb_invalidate: 168 Tlb_evict: 0 Tlb_page_evict: 168
Shader20: Tlb_validate: 183 Tlb_invalidate: 164 Tlb_evict: 0 Tlb_page_evict: 164
Shader21: Tlb_validate: 186 Tlb_invalidate: 167 Tlb_evict: 0 Tlb_page_evict: 167
Shader22: Tlb_validate: 185 Tlb_invalidate: 166 Tlb_evict: 0 Tlb_page_evict: 166
Shader23: Tlb_validate: 189 Tlb_invalidate: 170 Tlb_evict: 0 Tlb_page_evict: 170
Shader24: Tlb_validate: 182 Tlb_invalidate: 163 Tlb_evict: 0 Tlb_page_evict: 163
Shader25: Tlb_validate: 178 Tlb_invalidate: 159 Tlb_evict: 0 Tlb_page_evict: 159
Shader26: Tlb_validate: 179 Tlb_invalidate: 160 Tlb_evict: 0 Tlb_page_evict: 160
Shader27: Tlb_validate: 183 Tlb_invalidate: 164 Tlb_evict: 0 Tlb_page_evict: 164
Tlb_tot_valiate: 5110 Tlb_invalidate: 4578, Tlb_tot_evict: 0, Tlb_tot_evict page: 4578
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:1922 Page_hit: 689 Page_miss: 1233 Page_hit_rate: 0.358481 Page_fault: 0 Page_pending: 1233
Shader1: Page_table_access:1973 Page_hit: 702 Page_miss: 1271 Page_hit_rate: 0.355803 Page_fault: 1 Page_pending: 1270
Shader2: Page_table_access:2010 Page_hit: 748 Page_miss: 1262 Page_hit_rate: 0.372139 Page_fault: 0 Page_pending: 1262
Shader3: Page_table_access:1941 Page_hit: 675 Page_miss: 1266 Page_hit_rate: 0.347759 Page_fault: 0 Page_pending: 1266
Shader4: Page_table_access:1931 Page_hit: 662 Page_miss: 1269 Page_hit_rate: 0.342828 Page_fault: 1 Page_pending: 1268
Shader5: Page_table_access:1916 Page_hit: 722 Page_miss: 1194 Page_hit_rate: 0.376827 Page_fault: 0 Page_pending: 1194
Shader6: Page_table_access:2016 Page_hit: 748 Page_miss: 1268 Page_hit_rate: 0.371032 Page_fault: 1 Page_pending: 1266
Shader7: Page_table_access:1990 Page_hit: 747 Page_miss: 1243 Page_hit_rate: 0.375377 Page_fault: 0 Page_pending: 1243
Shader8: Page_table_access:1797 Page_hit: 691 Page_miss: 1106 Page_hit_rate: 0.384530 Page_fault: 1 Page_pending: 1104
Shader9: Page_table_access:1877 Page_hit: 683 Page_miss: 1194 Page_hit_rate: 0.363879 Page_fault: 0 Page_pending: 1194
Shader10: Page_table_access:1991 Page_hit: 747 Page_miss: 1244 Page_hit_rate: 0.375188 Page_fault: 2 Page_pending: 1242
Shader11: Page_table_access:1883 Page_hit: 702 Page_miss: 1181 Page_hit_rate: 0.372809 Page_fault: 0 Page_pending: 1181
Shader12: Page_table_access:1946 Page_hit: 754 Page_miss: 1192 Page_hit_rate: 0.387461 Page_fault: 1 Page_pending: 1191
Shader13: Page_table_access:1949 Page_hit: 811 Page_miss: 1138 Page_hit_rate: 0.416111 Page_fault: 1 Page_pending: 1137
Shader14: Page_table_access:1841 Page_hit: 699 Page_miss: 1142 Page_hit_rate: 0.379685 Page_fault: 0 Page_pending: 1142
Shader15: Page_table_access:1942 Page_hit: 689 Page_miss: 1253 Page_hit_rate: 0.354789 Page_fault: 4 Page_pending: 1249
Shader16: Page_table_access:1928 Page_hit: 724 Page_miss: 1204 Page_hit_rate: 0.375519 Page_fault: 1 Page_pending: 1203
Shader17: Page_table_access:1938 Page_hit: 729 Page_miss: 1209 Page_hit_rate: 0.376161 Page_fault: 2 Page_pending: 1206
Shader18: Page_table_access:1858 Page_hit: 674 Page_miss: 1184 Page_hit_rate: 0.362756 Page_fault: 0 Page_pending: 1184
Shader19: Page_table_access:1843 Page_hit: 652 Page_miss: 1191 Page_hit_rate: 0.353771 Page_fault: 0 Page_pending: 1191
Shader20: Page_table_access:1937 Page_hit: 754 Page_miss: 1183 Page_hit_rate: 0.389262 Page_fault: 1 Page_pending: 1183
Shader21: Page_table_access:1937 Page_hit: 727 Page_miss: 1210 Page_hit_rate: 0.375323 Page_fault: 0 Page_pending: 1209
Shader22: Page_table_access:1928 Page_hit: 693 Page_miss: 1235 Page_hit_rate: 0.359440 Page_fault: 0 Page_pending: 1235
Shader23: Page_table_access:1976 Page_hit: 702 Page_miss: 1274 Page_hit_rate: 0.355263 Page_fault: 2 Page_pending: 1273
Shader24: Page_table_access:1916 Page_hit: 713 Page_miss: 1203 Page_hit_rate: 0.372129 Page_fault: 3 Page_pending: 1201
Shader25: Page_table_access:2020 Page_hit: 734 Page_miss: 1286 Page_hit_rate: 0.363366 Page_fault: 1 Page_pending: 1285
Shader26: Page_table_access:1957 Page_hit: 681 Page_miss: 1276 Page_hit_rate: 0.347982 Page_fault: 0 Page_pending: 1276
Shader27: Page_table_access:1997 Page_hit: 683 Page_miss: 1314 Page_hit_rate: 0.342013 Page_fault: 1 Page_pending: 1314
Page_talbe_tot_access: 54160 Page_tot_hit: 19935, Page_tot_miss 34225, Page_tot_hit_rate: 0.368076 Page_tot_fault: 23 Page_tot_pending: 34202
Total_memory_access_page_fault: 23, Average_latency: 407307.593750
========================================Page threshing statistics==============================
Page_validate: 1616 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 6.861906
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   268899 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(31.565834)
F:   223063----T:   223323 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   223323----T:   224147 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   224147----T:   224528 	 St: c0070000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(0.257259)
F:   224528----T:   225169 	 St: c0075000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(0.432816)
F:   225169----T:   225429 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   225429----T:   226253 	 St: c0081000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   226253----T:   226561 	 St: c0090000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(0.207968)
F:   226561----T:   228036 	 St: c0093000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(0.995949)
F:   228036----T:   228296 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   228296----T:   229120 	 St: c06a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   229454----T:   229714 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   229714----T:   232786 	 St: c00b1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(2.074274)
F:   236760----T:   237020 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   237020----T:   243103 	 St: c00f1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(4.107360)
F:   251699----T:   251959 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   251959----T:   252783 	 St: c0011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   252783----T:   253063 	 St: c0170000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   253063----T:   265124 	 St: c0172000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(8.143822)
F:   267010----T:   267270 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   267270----T:   268094 	 St: c06b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   268899----T:   269159 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   268899----T:   269723 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   269983----T:   270243 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   269983----T:   270807 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   271067----T:   271327 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   271067----T:   272636 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(1.059419)
F:   272896----T:   273156 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   272896----T:   275968 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(2.074274)
F:   276228----T:   276488 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   276228----T:   282311 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(4.107360)
F:   282571----T:   282831 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   282571----T:   285502 	 St: 0 Sz: 245760 	 Sm: 0 	 T: device_sync(1.979068)
F:   507912----T:   625893 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(79.663063)
F:   508685----T:   508945 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   508945----T:   509769 	 St: c0041000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   517368----T:   517789 	 St: c0480000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(0.284267)
F:   517789----T:   518385 	 St: c0486000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(0.402431)
F:   518385----T:   518728 	 St: c0490000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.231600)
F:   518728----T:   519414 	 St: c0494000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:   519414----T:   519878 	 St: c04a0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(0.313302)
F:   519878----T:   521166 	 St: c04a7000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(0.869683)
F:   521166----T:   521474 	 St: c0270000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(0.207968)
F:   521474----T:   522206 	 St: c0273000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(0.494261)
F:   522206----T:   522466 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   522466----T:   523290 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   523290----T:   523550 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   523550----T:   525119 	 St: c0291000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(1.059419)
F:   529340----T:   529600 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   529600----T:   532672 	 St: c04c1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(2.074274)
F:   532672----T:   532932 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   532932----T:   536004 	 St: c02b1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(2.074274)
F:   550060----T:   550320 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   550320----T:   556403 	 St: c0501000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(4.107360)
F:   556403----T:   556663 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   556663----T:   562746 	 St: c02f1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(4.107360)
F:   592839----T:   593099 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   593099----T:   605207 	 St: c0581000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(8.175557)
F:   605207----T:   605467 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   605467----T:   617575 	 St: c0371000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(8.175557)
F:   625893----T:   626153 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   625893----T:   626717 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   626977----T:   627237 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   626977----T:   627801 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   628061----T:   628321 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   628061----T:   629630 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(1.059419)
F:   629890----T:   630150 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   629890----T:   632962 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(2.074274)
F:   633222----T:   633482 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   633222----T:   639305 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(4.107360)
F:   639565----T:   639825 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   639565----T:   651673 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(8.175557)
F:   651933----T:   652193 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   651933----T:   652757 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   653017----T:   653277 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   653017----T:   653841 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   654101----T:   654361 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   654101----T:   655670 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(1.059419)
F:   655930----T:   656190 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   655930----T:   657032 	 St: 0 Sz: 86016 	 Sm: 0 	 T: device_sync(0.744092)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 164730(cycle), 111.228897(us)
Tot_kernel_exec_time_and_fault_time: 1697565(cycle), 1146.228882(us)
Tot_memcpy_h2d_time: 83162(cycle), 56.152599(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 83162(cycle), 56.152599(us)
Tot_devicesync_time: 48262(cycle), 32.587440(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 48262(cycle), 32.587440(us)
GPGPU-Sim: *** exit detected ***
