0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_master/simple_master.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_master/simple_master.srcs/sources_1/new/master_interface.v,1727320917,verilog,,C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_master/simple_master.srcs/sources_1/new/tb_master_interface.v,,master_interface,,,,,,,,
C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_master/simple_master.srcs/sources_1/new/simple_processor.v,1727262397,verilog,,C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_master/simple_master.srcs/sources_1/new/tb_simple_processor_ack_signal.v,,simple_processor,,,,,,,,
C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_master/simple_master.srcs/sources_1/new/tb_master_interface.v,1727267422,verilog,,,,tb_master_interface,,,,,,,,
C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_master/simple_master.srcs/sources_1/new/tb_simple_processor_ack_signal.v,1727263261,verilog,,,,tb_simple_processor,,,,,,,,
