

================================================================
== Vitis HLS Report for 'histogram'
================================================================
* Date:           Wed Apr 26 10:57:46 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.814 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        ?|  5.000 ns|         ?|    2|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                              |                                    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                   |               Module               |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_histogram_Pipeline_VITIS_LOOP_13_1_fu_47  |histogram_Pipeline_VITIS_LOOP_13_1  |        7|        ?|  35.000 ns|         ?|    7|    ?|       no|
        +----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.57>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:10]   --->   Operation 5 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %feature, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %feature"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hist, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hist"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:10]   --->   Operation 14 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.54ns)   --->   "%icmp_ln13 = icmp_sgt  i32 %n_read, i32 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 15 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.02ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.end, void %for.body.lr.ph" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 16 'br' 'br_ln13' <Predicate = true> <Delay = 1.02>

State 2 <SV = 1> <Delay = 2.57>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i32 %n_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 17 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (2.57ns)   --->   "%call_ln13 = call void @histogram_Pipeline_VITIS_LOOP_13_1, i31 %trunc_ln13, i32 %feature, i32 %weight, i32 %hist" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 18 'call' 'call_ln13' <Predicate = true> <Delay = 2.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.02>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln13 = call void @histogram_Pipeline_VITIS_LOOP_13_1, i31 %trunc_ln13, i32 %feature, i32 %weight, i32 %hist" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:13]   --->   Operation 19 'call' 'call_ln13' <Predicate = (icmp_ln13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 20 [1/1] (1.02ns)   --->   "%br_ln0 = br void %for.end"   --->   Operation 20 'br' 'br_ln0' <Predicate = (icmp_ln13)> <Delay = 1.02>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%i_0_lcssa = phi i32 %n_read, void %for.body.lr.ph, i32 0, void %entry" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:10]   --->   Operation 21 'phi' 'i_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln19 = ret i32 %i_0_lcssa" [../../../../Documents/LAP_hls_benchmarks/Vitis/histogram/src/histogram.cpp:19]   --->   Operation 22 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ feature]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ hist]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap  ) [ 0000]
spectopmodule_ln10 (spectopmodule) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
n_read             (read         ) [ 0111]
icmp_ln13          (icmp         ) [ 0111]
br_ln13            (br           ) [ 0111]
trunc_ln13         (trunc        ) [ 0001]
call_ln13          (call         ) [ 0000]
br_ln0             (br           ) [ 0000]
i_0_lcssa          (phi          ) [ 0001]
ret_ln19           (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="feature">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hist">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histogram_Pipeline_VITIS_LOOP_13_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="n_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="36" class="1005" name="i_0_lcssa_reg_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="2"/>
<pin id="38" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_0_lcssa (phireg) "/>
</bind>
</comp>

<comp id="40" class="1004" name="i_0_lcssa_phi_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="2"/>
<pin id="42" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="43" dir="0" index="2" bw="1" slack="2"/>
<pin id="44" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_lcssa/3 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_histogram_Pipeline_VITIS_LOOP_13_1_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="0" slack="0"/>
<pin id="49" dir="0" index="1" bw="31" slack="0"/>
<pin id="50" dir="0" index="2" bw="32" slack="0"/>
<pin id="51" dir="0" index="3" bw="32" slack="0"/>
<pin id="52" dir="0" index="4" bw="32" slack="0"/>
<pin id="53" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln13/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="icmp_ln13_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="trunc_ln13_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="1"/>
<pin id="66" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/2 "/>
</bind>
</comp>

<comp id="68" class="1005" name="n_read_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="1"/>
<pin id="70" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="74" class="1005" name="icmp_ln13_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="2"/>
<pin id="76" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="78" class="1005" name="trunc_ln13_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="31" slack="1"/>
<pin id="80" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="26" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="39"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="46"><net_src comp="36" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="54"><net_src comp="28" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="47" pin=2"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="47" pin=3"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="47" pin=4"/></net>

<net id="62"><net_src comp="30" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="67"><net_src comp="64" pin="1"/><net_sink comp="47" pin=1"/></net>

<net id="71"><net_src comp="30" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="72"><net_src comp="68" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="68" pin="1"/><net_sink comp="40" pin=0"/></net>

<net id="77"><net_src comp="58" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="64" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="47" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hist | {2 3 }
 - Input state : 
	Port: histogram : feature | {2 3 }
	Port: histogram : weight | {2 3 }
	Port: histogram : hist | {2 3 }
	Port: histogram : n | {1 }
  - Chain level:
	State 1
		br_ln13 : 1
	State 2
		call_ln13 : 1
	State 3
		i_0_lcssa : 1
		ret_ln19 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|   call   | grp_histogram_Pipeline_VITIS_LOOP_13_1_fu_47 |  3.087  |   351   |   182   |
|----------|----------------------------------------------|---------|---------|---------|
|   icmp   |                icmp_ln13_fu_58               |    0    |    0    |    18   |
|----------|----------------------------------------------|---------|---------|---------|
|   read   |               n_read_read_fu_30              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   trunc  |               trunc_ln13_fu_64               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |  3.087  |   351   |   200   |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| i_0_lcssa_reg_36|   32   |
| icmp_ln13_reg_74|    1   |
|  n_read_reg_68  |   32   |
|trunc_ln13_reg_78|   31   |
+-----------------+--------+
|      Total      |   96   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------|
| grp_histogram_Pipeline_VITIS_LOOP_13_1_fu_47 |  p1  |   2  |  31  |   62   ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                    |      |      |      |   62   ||  1.029  ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   351  |   200  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   96   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   447  |   209  |
+-----------+--------+--------+--------+
