
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003574                       # Number of seconds simulated
sim_ticks                                  3573684579                       # Number of ticks simulated
final_tick                               530566123191                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 174360                       # Simulator instruction rate (inst/s)
host_op_rate                                   220149                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 308243                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889064                       # Number of bytes of host memory used
host_seconds                                 11593.73                       # Real time elapsed on the host
sim_insts                                  2021483480                       # Number of instructions simulated
sim_ops                                    2552349427                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       294656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        95488                       # Number of bytes read from this memory
system.physmem.bytes_read::total               400896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10752                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       121344                       # Number of bytes written to this memory
system.physmem.bytes_written::total            121344                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2302                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          746                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3132                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             948                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  948                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1468512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     82451597                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1540147                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     26719762                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               112180018                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1468512                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1540147                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3008659                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          33954871                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               33954871                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          33954871                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1468512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     82451597                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1540147                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     26719762                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              146134889                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8569988                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3144751                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2551381                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214104                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1302481                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1238144                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334500                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9271                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3290678                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17322947                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3144751                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1572644                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3656256                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1125979                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        572194                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1620722                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       100011                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8426122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.534122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4769866     56.61%     56.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228339      2.71%     59.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          259657      3.08%     62.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          475079      5.64%     68.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          216766      2.57%     70.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328519      3.90%     74.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179510      2.13%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          153873      1.83%     78.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1814513     21.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8426122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366949                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.021350                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3473180                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       523251                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3489490                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35335                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        904865                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535021                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2110                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20620798                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5005                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        904865                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3663277                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         139265                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       123995                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3330367                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       264348                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19806527                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4171                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        142587                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76521                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1221                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27739694                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92254914                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92254914                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060667                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10679012                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4134                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2474                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           676351                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1844872                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       942828                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13929                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       336414                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18607510                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4124                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14978326                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29209                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6281540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18820204                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          754                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8426122                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.777606                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.920231                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2938702     34.88%     34.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1779955     21.12%     56.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1237285     14.68%     70.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       848307     10.07%     80.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       701994      8.33%     89.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382403      4.54%     93.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       377292      4.48%     98.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        86335      1.02%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        73849      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8426122                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108762     77.09%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     77.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15070     10.68%     87.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17257     12.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12490773     83.39%     83.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212265      1.42%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1492811      9.97%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       780827      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14978326                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.747765                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             141090                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009420                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38553070                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24893338                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14545269                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15119416                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29637                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       719531                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          219                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          175                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       237610                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        904865                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          55798                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9003                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18611639                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        66049                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1844872                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       942828                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2444                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6543                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          175                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126788                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       122632                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249420                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14695364                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392541                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       282959                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2144173                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2081247                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            751632                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.714747                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14556880                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14545269                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9521870                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26713394                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.697233                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356446                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281692                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6330016                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3370                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       216810                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7521257                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.632931                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.161206                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2961024     39.37%     39.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050818     27.27%     66.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       841259     11.19%     77.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       421058      5.60%     83.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       429283      5.71%     89.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       169738      2.26%     91.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       185047      2.46%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95162      1.27%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       367868      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7521257                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281692                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830556                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125341                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765816                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064716                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249906                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       367868                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25764928                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38129122                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4617                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 143866                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281692                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.856999                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.856999                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.166863                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.166863                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66066464                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20111477                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19076558                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8569988                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3185538                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2592129                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       216100                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1344098                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1246965                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          337116                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9650                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3344442                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17389368                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3185538                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1584081                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3857745                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1105619                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        449221                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1637823                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87030                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8538997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.518458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.325440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4681252     54.82%     54.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          398084      4.66%     59.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          399762      4.68%     64.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          499852      5.85%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          152895      1.79%     71.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          196762      2.30%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          160500      1.88%     75.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          149566      1.75%     77.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1900324     22.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8538997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371709                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.029101                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3507077                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       421584                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3688704                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        34394                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        887234                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       541889                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          451                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20728994                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1934                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        887234                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3666402                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          48401                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       189948                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3561519                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       185490                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20011241                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        115220                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        49864                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28099370                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93233575                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93233575                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17495490                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10603880                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3778                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2037                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           508445                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1846883                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       959544                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8976                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       298731                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18812283                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3791                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15176886                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31374                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6236113                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18807812                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          245                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8538997                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777362                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.911152                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3008662     35.23%     35.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1785593     20.91%     56.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1187637     13.91%     70.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       828233      9.70%     79.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       824870      9.66%     89.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       394246      4.62%     94.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       378193      4.43%     98.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61052      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70511      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8538997                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          96940     76.37%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15430     12.16%     88.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14569     11.48%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12685248     83.58%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       190265      1.25%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1736      0.01%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1501761      9.90%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       797876      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15176886                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.770934                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             126939                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008364                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39051082                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25052306                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14754636                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15303825                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18951                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       705281                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       234681                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        887234                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25749                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4216                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18816079                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42467                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1846883                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       959544                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2021                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3304                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       132565                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120754                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       253319                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14915258                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1402317                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       261628                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2173079                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2131987                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            770762                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.740406                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14771740                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14754636                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9576652                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27013774                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.721664                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354510                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10176678                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12544497                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6271622                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3546                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       217661                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7651763                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.639426                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.164270                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2987261     39.04%     39.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2101297     27.46%     66.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       854100     11.16%     77.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       466093      6.09%     83.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       406696      5.32%     89.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       166838      2.18%     91.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       185529      2.42%     93.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       109019      1.42%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       374930      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7651763                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10176678                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12544497                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1866465                       # Number of memory references committed
system.switch_cpus1.commit.loads              1141602                       # Number of loads committed
system.switch_cpus1.commit.membars               1762                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1820350                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11292619                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       259291                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       374930                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26092783                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38520330                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1898                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  30991                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10176678                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12544497                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10176678                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842120                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842120                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187479                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187479                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66951092                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20507169                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19152779                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3542                       # number of misc regfile writes
system.l2.replacements                           3132                       # number of replacements
system.l2.tagsinuse                       8189.061422                       # Cycle average of tags in use
system.l2.total_refs                           684306                       # Total number of references to valid blocks.
system.l2.sampled_refs                          11323                       # Sample count of references to valid blocks.
system.l2.avg_refs                          60.435044                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            90.125648                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     38.200204                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1063.696435                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     36.003869                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    359.150862                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4088.954770                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2512.929633                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011002                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.004663                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.129846                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.004395                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.043842                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.499140                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.306754                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999641                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         5194                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3085                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8284                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2609                       # number of Writeback hits
system.l2.Writeback_hits::total                  2609                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           62                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   100                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         5256                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3123                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8384                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         5256                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3123                       # number of overall hits
system.l2.overall_hits::total                    8384                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2302                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          746                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3132                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2302                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          746                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3132                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2302                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          746                       # number of overall misses
system.l2.overall_misses::total                  3132                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1783161                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    104568173                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2208335                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     35051614                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       143611283                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1783161                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    104568173                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2208335                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     35051614                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        143611283                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1783161                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    104568173                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2208335                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     35051614                       # number of overall miss cycles
system.l2.overall_miss_latency::total       143611283                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7496                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3831                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               11416                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2609                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2609                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               100                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7558                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3869                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11516                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7558                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3869                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11516                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.307097                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.194727                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.274352                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.304578                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.192815                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.271969                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.304578                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.192815                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.271969                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43491.731707                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45424.923110                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 51356.627907                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46986.077748                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45852.900064                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43491.731707                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45424.923110                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 51356.627907                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46986.077748                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45852.900064                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43491.731707                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45424.923110                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 51356.627907                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46986.077748                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45852.900064                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  948                       # number of writebacks
system.l2.writebacks::total                       948                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2302                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          746                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3132                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3132                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3132                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1550356                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     91247413                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1961308                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     30722346                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    125481423                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1550356                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     91247413                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1961308                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     30722346                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    125481423                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1550356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     91247413                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1961308                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     30722346                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    125481423                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.307097                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.194727                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.274352                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.304578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.192815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.271969                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.304578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.192815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.271969                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37813.560976                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39638.320156                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45611.813953                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41182.769437                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40064.311303                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37813.560976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39638.320156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 45611.813953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41182.769437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40064.311303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37813.560976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39638.320156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 45611.813953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41182.769437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40064.311303                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               515.222737                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001629389                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1937387.599613                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.222737                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.069267                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.825677                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1620662                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1620662                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1620662                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1620662                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1620662                       # number of overall hits
system.cpu0.icache.overall_hits::total        1620662                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           60                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           60                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           60                       # number of overall misses
system.cpu0.icache.overall_misses::total           60                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2775169                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2775169                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2775169                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2775169                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2775169                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2775169                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1620722                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1620722                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1620722                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1620722                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1620722                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1620722                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46252.816667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46252.816667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46252.816667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46252.816667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46252.816667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46252.816667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2190068                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2190068                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2190068                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2190068                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2190068                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2190068                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48668.177778                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 48668.177778                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 48668.177778                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 48668.177778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 48668.177778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 48668.177778                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7558                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164580335                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7814                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21062.238930                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.477887                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.522113                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888585                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111415                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1085577                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1085577                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701560                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701560                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2370                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2370                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1681                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1681                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1787137                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1787137                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1787137                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1787137                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14544                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14544                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          220                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          220                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14764                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14764                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14764                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14764                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    457748977                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    457748977                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9283852                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9283852                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    467032829                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    467032829                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    467032829                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    467032829                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1100121                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1100121                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701780                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701780                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1801901                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1801901                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1801901                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1801901                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013220                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013220                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000313                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000313                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008194                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008194                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008194                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008194                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31473.389508                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31473.389508                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 42199.327273                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42199.327273                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31633.217895                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31633.217895                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31633.217895                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31633.217895                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1674                       # number of writebacks
system.cpu0.dcache.writebacks::total             1674                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7048                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7048                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          158                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          158                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7206                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7206                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7206                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7206                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7496                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7496                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7558                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7558                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7558                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7558                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    154802235                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    154802235                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1786415                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1786415                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    156588650                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    156588650                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    156588650                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    156588650                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006814                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006814                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004194                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004194                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004194                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004194                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20651.312033                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20651.312033                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 28813.145161                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28813.145161                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20718.265414                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20718.265414                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20718.265414                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20718.265414                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               506.694595                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002953336                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   512                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1958893.234375                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.694595                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062011                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.812011                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1637767                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1637767                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1637767                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1637767                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1637767                       # number of overall hits
system.cpu1.icache.overall_hits::total        1637767                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3236570                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3236570                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3236570                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3236570                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3236570                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3236570                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1637823                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1637823                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1637823                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1637823                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1637823                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1637823                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 57795.892857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57795.892857                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 57795.892857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57795.892857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 57795.892857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57795.892857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2620161                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2620161                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2620161                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2620161                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2620161                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2620161                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 59549.113636                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59549.113636                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 59549.113636                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59549.113636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 59549.113636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59549.113636                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3869                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148132933                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4125                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35911.014061                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   218.898226                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    37.101774                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.855071                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.144929                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1098927                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1098927                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       721051                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        721051                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1963                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1963                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1771                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1771                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1819978                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1819978                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1819978                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1819978                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7516                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7516                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          162                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          162                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7678                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7678                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7678                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7678                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    207150291                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    207150291                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6027183                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6027183                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    213177474                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    213177474                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    213177474                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    213177474                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1106443                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1106443                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       721213                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       721213                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1771                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1771                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1827656                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1827656                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1827656                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1827656                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006793                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006793                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000225                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000225                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004201                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004201                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004201                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004201                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27561.241485                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27561.241485                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 37204.833333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37204.833333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27764.713988                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27764.713988                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27764.713988                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27764.713988                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          935                       # number of writebacks
system.cpu1.dcache.writebacks::total              935                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3685                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3685                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          124                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          124                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3809                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3809                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3809                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3809                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3831                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3831                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           38                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3869                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3869                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3869                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3869                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     65498786                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     65498786                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1040053                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1040053                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     66538839                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     66538839                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     66538839                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     66538839                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003462                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003462                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002117                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002117                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17097.046724                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17097.046724                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 27369.815789                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27369.815789                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17197.942362                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17197.942362                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17197.942362                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17197.942362                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
