// Seed: 1852199518
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge 1 or posedge 1'b0 & "" & "") id_1 = id_3 >= id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_3
  );
endmodule
module module_0 (
    input wor id_0,
    input supply1 module_2,
    output uwire id_2,
    input tri1 id_3,
    output tri id_4,
    output wor id_5,
    input tri1 id_6
);
  reg id_8 = 1;
  assign module_3.type_0 = 0;
  always id_8 = #1 1;
endmodule
module module_3 (
    input wor id_0,
    input supply0 id_1,
    output supply1 id_2
);
  wire id_4;
  module_2 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1
  );
endmodule
