# system info TestRO on 2018.07.18.13:30:20
system_info:
name,value
DEVICE,5CEFA7F23I7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1531888202
#
#
# Files generated for TestRO on 2018.07.18.13:30:20
files:
filepath,kind,attributes,module,is_top
simulation/TestRO.v,VERILOG,,TestRO,true
simulation/submodules/TestRO_dacctrl.v,VERILOG,,TestRO_dacctrl,false
simulation/submodules/TestRO_ext_rst.v,VERILOG,,TestRO_ext_rst,false
simulation/submodules/TestRO_fifo_0.sdc,SDC,,TestRO_fifo_0,false
simulation/submodules/TestRO_fifo_0.v,VERILOG,,TestRO_fifo_0,false
simulation/submodules/TestRO_jtag_uart_0.v,VERILOG,,TestRO_jtag_uart_0,false
simulation/submodules/TestRO_nios2_gen2_0.v,VERILOG,,TestRO_nios2_gen2_0,false
simulation/submodules/TestRO_onchip_memory2_0.hex,HEX,,TestRO_onchip_memory2_0,false
simulation/submodules/TestRO_onchip_memory2_0.v,VERILOG,,TestRO_onchip_memory2_0,false
simulation/submodules/TestRO_version_info.v,VERILOG,,TestRO_version_info,false
simulation/submodules/TestRO_mm_interconnect_0.v,VERILOG,,TestRO_mm_interconnect_0,false
simulation/submodules/TestRO_irq_mapper.sv,SYSTEM_VERILOG,,TestRO_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/TestRO_nios2_gen2_0_cpu.sdc,SDC,,TestRO_nios2_gen2_0_cpu,false
simulation/submodules/TestRO_nios2_gen2_0_cpu.v,VERILOG,,TestRO_nios2_gen2_0_cpu,false
simulation/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,TestRO_nios2_gen2_0_cpu,false
simulation/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,TestRO_nios2_gen2_0_cpu,false
simulation/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,TestRO_nios2_gen2_0_cpu,false
simulation/submodules/TestRO_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,TestRO_nios2_gen2_0_cpu,false
simulation/submodules/TestRO_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,TestRO_nios2_gen2_0_cpu,false
simulation/submodules/TestRO_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,TestRO_nios2_gen2_0_cpu,false
simulation/submodules/TestRO_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,TestRO_nios2_gen2_0_cpu,false
simulation/submodules/TestRO_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,TestRO_nios2_gen2_0_cpu,false
simulation/submodules/TestRO_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,TestRO_nios2_gen2_0_cpu,false
simulation/submodules/TestRO_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,TestRO_nios2_gen2_0_cpu,false
simulation/submodules/TestRO_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,TestRO_nios2_gen2_0_cpu,false
simulation/submodules/TestRO_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,TestRO_nios2_gen2_0_cpu,false
simulation/submodules/TestRO_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,TestRO_nios2_gen2_0_cpu,false
simulation/submodules/TestRO_nios2_gen2_0_cpu_test_bench.v,VERILOG,,TestRO_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/TestRO_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,TestRO_mm_interconnect_0_router,false
simulation/submodules/TestRO_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,TestRO_mm_interconnect_0_router_001,false
simulation/submodules/TestRO_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,TestRO_mm_interconnect_0_router_002,false
simulation/submodules/TestRO_mm_interconnect_0_router_008.sv,SYSTEM_VERILOG,,TestRO_mm_interconnect_0_router_008,false
simulation/submodules/TestRO_mm_interconnect_0_router_009.sv,SYSTEM_VERILOG,,TestRO_mm_interconnect_0_router_009,false
simulation/submodules/TestRO_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,TestRO_mm_interconnect_0_cmd_demux,false
simulation/submodules/TestRO_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,TestRO_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/TestRO_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,TestRO_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,TestRO_mm_interconnect_0_cmd_mux,false
simulation/submodules/TestRO_mm_interconnect_0_cmd_mux_007.sv,SYSTEM_VERILOG,,TestRO_mm_interconnect_0_cmd_mux_007,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,TestRO_mm_interconnect_0_cmd_mux_007,false
simulation/submodules/TestRO_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,TestRO_mm_interconnect_0_rsp_demux,false
simulation/submodules/TestRO_mm_interconnect_0_rsp_demux_007.sv,SYSTEM_VERILOG,,TestRO_mm_interconnect_0_rsp_demux_007,false
simulation/submodules/TestRO_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,TestRO_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,TestRO_mm_interconnect_0_rsp_mux,false
simulation/submodules/TestRO_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,TestRO_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,TestRO_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/TestRO_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,TestRO_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_006.v,VERILOG,,TestRO_mm_interconnect_0_avalon_st_adapter_006,false
simulation/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv,SYSTEM_VERILOG,,TestRO_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
TestRO.dacctrl,TestRO_dacctrl
TestRO.ext_rst,TestRO_ext_rst
TestRO.exttrg_0,TestRO_ext_rst
TestRO.write_en_pio,TestRO_ext_rst
TestRO.fifo_0,TestRO_fifo_0
TestRO.fifo_1,TestRO_fifo_0
TestRO.jtag_uart_0,TestRO_jtag_uart_0
TestRO.nios2_gen2_0,TestRO_nios2_gen2_0
TestRO.nios2_gen2_0.cpu,TestRO_nios2_gen2_0_cpu
TestRO.onchip_memory2_0,TestRO_onchip_memory2_0
TestRO.version_info,TestRO_version_info
TestRO.mm_interconnect_0,TestRO_mm_interconnect_0
TestRO.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
TestRO.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
TestRO.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
TestRO.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
TestRO.mm_interconnect_0.fifo_0_out_translator,altera_merlin_slave_translator
TestRO.mm_interconnect_0.fifo_1_out_translator,altera_merlin_slave_translator
TestRO.mm_interconnect_0.fifo_0_out_csr_translator,altera_merlin_slave_translator
TestRO.mm_interconnect_0.fifo_1_out_csr_translator,altera_merlin_slave_translator
TestRO.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
TestRO.mm_interconnect_0.write_en_pio_s1_translator,altera_merlin_slave_translator
TestRO.mm_interconnect_0.exttrg_0_s1_translator,altera_merlin_slave_translator
TestRO.mm_interconnect_0.dacctrl_s1_translator,altera_merlin_slave_translator
TestRO.mm_interconnect_0.version_info_s1_translator,altera_merlin_slave_translator
TestRO.mm_interconnect_0.ext_rst_s1_translator,altera_merlin_slave_translator
TestRO.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
TestRO.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
TestRO.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
TestRO.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
TestRO.mm_interconnect_0.fifo_0_out_agent,altera_merlin_slave_agent
TestRO.mm_interconnect_0.fifo_1_out_agent,altera_merlin_slave_agent
TestRO.mm_interconnect_0.fifo_0_out_csr_agent,altera_merlin_slave_agent
TestRO.mm_interconnect_0.fifo_1_out_csr_agent,altera_merlin_slave_agent
TestRO.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
TestRO.mm_interconnect_0.write_en_pio_s1_agent,altera_merlin_slave_agent
TestRO.mm_interconnect_0.exttrg_0_s1_agent,altera_merlin_slave_agent
TestRO.mm_interconnect_0.dacctrl_s1_agent,altera_merlin_slave_agent
TestRO.mm_interconnect_0.version_info_s1_agent,altera_merlin_slave_agent
TestRO.mm_interconnect_0.ext_rst_s1_agent,altera_merlin_slave_agent
TestRO.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
TestRO.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
TestRO.mm_interconnect_0.fifo_0_out_agent_rsp_fifo,altera_avalon_sc_fifo
TestRO.mm_interconnect_0.fifo_1_out_agent_rsp_fifo,altera_avalon_sc_fifo
TestRO.mm_interconnect_0.fifo_0_out_csr_agent_rsp_fifo,altera_avalon_sc_fifo
TestRO.mm_interconnect_0.fifo_1_out_csr_agent_rsp_fifo,altera_avalon_sc_fifo
TestRO.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TestRO.mm_interconnect_0.write_en_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TestRO.mm_interconnect_0.exttrg_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TestRO.mm_interconnect_0.dacctrl_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TestRO.mm_interconnect_0.version_info_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TestRO.mm_interconnect_0.ext_rst_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TestRO.mm_interconnect_0.router,TestRO_mm_interconnect_0_router
TestRO.mm_interconnect_0.router_001,TestRO_mm_interconnect_0_router_001
TestRO.mm_interconnect_0.router_002,TestRO_mm_interconnect_0_router_002
TestRO.mm_interconnect_0.router_003,TestRO_mm_interconnect_0_router_002
TestRO.mm_interconnect_0.router_004,TestRO_mm_interconnect_0_router_002
TestRO.mm_interconnect_0.router_005,TestRO_mm_interconnect_0_router_002
TestRO.mm_interconnect_0.router_006,TestRO_mm_interconnect_0_router_002
TestRO.mm_interconnect_0.router_007,TestRO_mm_interconnect_0_router_002
TestRO.mm_interconnect_0.router_008,TestRO_mm_interconnect_0_router_008
TestRO.mm_interconnect_0.router_009,TestRO_mm_interconnect_0_router_009
TestRO.mm_interconnect_0.router_010,TestRO_mm_interconnect_0_router_009
TestRO.mm_interconnect_0.router_011,TestRO_mm_interconnect_0_router_009
TestRO.mm_interconnect_0.router_012,TestRO_mm_interconnect_0_router_009
TestRO.mm_interconnect_0.router_013,TestRO_mm_interconnect_0_router_009
TestRO.mm_interconnect_0.cmd_demux,TestRO_mm_interconnect_0_cmd_demux
TestRO.mm_interconnect_0.cmd_demux_001,TestRO_mm_interconnect_0_cmd_demux_001
TestRO.mm_interconnect_0.cmd_mux,TestRO_mm_interconnect_0_cmd_mux
TestRO.mm_interconnect_0.cmd_mux_001,TestRO_mm_interconnect_0_cmd_mux
TestRO.mm_interconnect_0.cmd_mux_002,TestRO_mm_interconnect_0_cmd_mux
TestRO.mm_interconnect_0.cmd_mux_003,TestRO_mm_interconnect_0_cmd_mux
TestRO.mm_interconnect_0.cmd_mux_004,TestRO_mm_interconnect_0_cmd_mux
TestRO.mm_interconnect_0.cmd_mux_005,TestRO_mm_interconnect_0_cmd_mux
TestRO.mm_interconnect_0.cmd_mux_006,TestRO_mm_interconnect_0_cmd_mux
TestRO.mm_interconnect_0.cmd_mux_007,TestRO_mm_interconnect_0_cmd_mux_007
TestRO.mm_interconnect_0.cmd_mux_008,TestRO_mm_interconnect_0_cmd_mux_007
TestRO.mm_interconnect_0.cmd_mux_009,TestRO_mm_interconnect_0_cmd_mux_007
TestRO.mm_interconnect_0.cmd_mux_010,TestRO_mm_interconnect_0_cmd_mux_007
TestRO.mm_interconnect_0.cmd_mux_011,TestRO_mm_interconnect_0_cmd_mux_007
TestRO.mm_interconnect_0.rsp_demux,TestRO_mm_interconnect_0_rsp_demux
TestRO.mm_interconnect_0.rsp_demux_001,TestRO_mm_interconnect_0_rsp_demux
TestRO.mm_interconnect_0.rsp_demux_002,TestRO_mm_interconnect_0_rsp_demux
TestRO.mm_interconnect_0.rsp_demux_003,TestRO_mm_interconnect_0_rsp_demux
TestRO.mm_interconnect_0.rsp_demux_004,TestRO_mm_interconnect_0_rsp_demux
TestRO.mm_interconnect_0.rsp_demux_005,TestRO_mm_interconnect_0_rsp_demux
TestRO.mm_interconnect_0.rsp_demux_006,TestRO_mm_interconnect_0_rsp_demux
TestRO.mm_interconnect_0.rsp_demux_007,TestRO_mm_interconnect_0_rsp_demux_007
TestRO.mm_interconnect_0.rsp_demux_008,TestRO_mm_interconnect_0_rsp_demux_007
TestRO.mm_interconnect_0.rsp_demux_009,TestRO_mm_interconnect_0_rsp_demux_007
TestRO.mm_interconnect_0.rsp_demux_010,TestRO_mm_interconnect_0_rsp_demux_007
TestRO.mm_interconnect_0.rsp_demux_011,TestRO_mm_interconnect_0_rsp_demux_007
TestRO.mm_interconnect_0.rsp_mux,TestRO_mm_interconnect_0_rsp_mux
TestRO.mm_interconnect_0.rsp_mux_001,TestRO_mm_interconnect_0_rsp_mux_001
TestRO.mm_interconnect_0.onchip_memory2_0_s1_cmd_width_adapter,altera_merlin_width_adapter
TestRO.mm_interconnect_0.onchip_memory2_0_s1_rsp_width_adapter,altera_merlin_width_adapter
TestRO.mm_interconnect_0.avalon_st_adapter,TestRO_mm_interconnect_0_avalon_st_adapter
TestRO.mm_interconnect_0.avalon_st_adapter.error_adapter_0,TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TestRO.mm_interconnect_0.avalon_st_adapter_001,TestRO_mm_interconnect_0_avalon_st_adapter
TestRO.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TestRO.mm_interconnect_0.avalon_st_adapter_002,TestRO_mm_interconnect_0_avalon_st_adapter
TestRO.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TestRO.mm_interconnect_0.avalon_st_adapter_003,TestRO_mm_interconnect_0_avalon_st_adapter
TestRO.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TestRO.mm_interconnect_0.avalon_st_adapter_004,TestRO_mm_interconnect_0_avalon_st_adapter
TestRO.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TestRO.mm_interconnect_0.avalon_st_adapter_005,TestRO_mm_interconnect_0_avalon_st_adapter
TestRO.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TestRO.mm_interconnect_0.avalon_st_adapter_007,TestRO_mm_interconnect_0_avalon_st_adapter
TestRO.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TestRO.mm_interconnect_0.avalon_st_adapter_008,TestRO_mm_interconnect_0_avalon_st_adapter
TestRO.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TestRO.mm_interconnect_0.avalon_st_adapter_009,TestRO_mm_interconnect_0_avalon_st_adapter
TestRO.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TestRO.mm_interconnect_0.avalon_st_adapter_010,TestRO_mm_interconnect_0_avalon_st_adapter
TestRO.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TestRO.mm_interconnect_0.avalon_st_adapter_011,TestRO_mm_interconnect_0_avalon_st_adapter
TestRO.mm_interconnect_0.avalon_st_adapter_011.error_adapter_0,TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TestRO.mm_interconnect_0.avalon_st_adapter_006,TestRO_mm_interconnect_0_avalon_st_adapter_006
TestRO.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,TestRO_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
TestRO.irq_mapper,TestRO_irq_mapper
TestRO.rst_controller,altera_reset_controller
TestRO.rst_controller_001,altera_reset_controller
