-- generated by newgenasym Wed May 20 11:10:41 2015

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity tp is
    port (    
	TP1:       INOUT  STD_LOGIC);
end tp;
