============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Tue Nov  1 21:46:29 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../al_ip/Divider_32_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(159)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(164)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(522)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(529)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(536)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(543)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(550)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(557)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(564)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(571)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(578)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(585)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(592)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(599)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(606)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(613)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(620)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(627)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(634)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(641)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(648)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(655)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(662)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(669)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(676)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(683)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(690)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(697)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(704)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(711)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(718)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(725)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(732)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(739)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(746)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(753)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(760)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(767)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(774)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(781)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(788)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(795)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(802)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(809)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(816)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(823)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(830)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(837)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(844)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(851)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(858)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(865)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(872)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(879)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(886)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(893)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(900)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(907)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(914)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(921)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(928)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(935)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(942)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(949)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(956)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(963)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(970)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3138)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3250)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in ../../RTL/image_process.v(246)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(56)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(60)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(67)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(70)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(71)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(78)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(81)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(82)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(40)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(141)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(142)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(217)
HDL-1007 : analyze verilog file ../../RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Perimeter_aera.v(39)
HDL-5007 WARNING: identifier 'ok_flag_Perimeter_Aera' is used before its declaration in ../../RTL/Perimeter_aera.v(100)
HDL-5007 WARNING: identifier 'quotient' is used before its declaration in ../../RTL/Perimeter_aera.v(102)
HDL-1007 : analyze verilog file ../../RTL/Gesture_recognition.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 34 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/ov2640_sdram_gate.db" in  1.313149s wall, 1.250000s user + 0.062500s system = 1.312500s CPU (100.0%)

RUN-1004 : used memory is 246 MB, reserved memory is 225 MB, peak memory is 249 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 28 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 8569 instances
RUN-0007 : 3014 luts, 3501 seqs, 1206 mslices, 650 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 11514 nets
RUN-6004 WARNING: There are 247 nets with only 1 pin.
RUN-1001 : 7889 nets have 2 pins
RUN-1001 : 2315 nets have [3 - 5] pins
RUN-1001 : 880 nets have [6 - 10] pins
RUN-1001 : 95 nets have [11 - 20] pins
RUN-1001 : 78 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     321     
RUN-1001 :   No   |  No   |  Yes  |    2194     
RUN-1001 :   No   |  Yes  |  No   |     248     
RUN-1001 :   Yes  |  No   |  No   |     24      
RUN-1001 :   Yes  |  No   |  Yes  |     690     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    60   |  39   |    105     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 203
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8565 instances, 3014 luts, 3501 seqs, 1856 slices, 303 macros(1856 instances: 1206 mslices 650 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 2698 pins
PHY-0007 : Cell area utilization is 34%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 42407, tnet num: 11510, tinst num: 8565, tnode num: 53437, tedge num: 81764.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.438457s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (99.9%)

RUN-1004 : used memory is 357 MB, reserved memory is 339 MB, peak memory is 357 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11510 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.677221s wall, 1.671875s user + 0.015625s system = 1.687500s CPU (100.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.99808e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8565.
PHY-3001 : Level 1 #clusters 1903.
PHY-3001 : End clustering;  0.031508s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.07028e+06, overlap = 215.594
PHY-3002 : Step(2): len = 976243, overlap = 246.719
PHY-3002 : Step(3): len = 580871, overlap = 383.438
PHY-3002 : Step(4): len = 517183, overlap = 374.344
PHY-3002 : Step(5): len = 401994, overlap = 451.031
PHY-3002 : Step(6): len = 348746, overlap = 465.469
PHY-3002 : Step(7): len = 290840, overlap = 519.938
PHY-3002 : Step(8): len = 257184, overlap = 556.531
PHY-3002 : Step(9): len = 219627, overlap = 581.062
PHY-3002 : Step(10): len = 196158, overlap = 601.156
PHY-3002 : Step(11): len = 172618, overlap = 616.5
PHY-3002 : Step(12): len = 157246, overlap = 654.75
PHY-3002 : Step(13): len = 142062, overlap = 685.781
PHY-3002 : Step(14): len = 131015, overlap = 712.812
PHY-3002 : Step(15): len = 118918, overlap = 728.625
PHY-3002 : Step(16): len = 115057, overlap = 765.531
PHY-3002 : Step(17): len = 104620, overlap = 797.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.54095e-07
PHY-3002 : Step(18): len = 101110, overlap = 794.125
PHY-3002 : Step(19): len = 118324, overlap = 758.688
PHY-3002 : Step(20): len = 110216, overlap = 689.188
PHY-3002 : Step(21): len = 115721, overlap = 680.625
PHY-3002 : Step(22): len = 105138, overlap = 666.312
PHY-3002 : Step(23): len = 106230, overlap = 654.188
PHY-3002 : Step(24): len = 97961.4, overlap = 644.469
PHY-3002 : Step(25): len = 99818.6, overlap = 657.125
PHY-3002 : Step(26): len = 96274.2, overlap = 667.625
PHY-3002 : Step(27): len = 97059, overlap = 676.25
PHY-3002 : Step(28): len = 92398.7, overlap = 680.688
PHY-3002 : Step(29): len = 91675.9, overlap = 667.312
PHY-3002 : Step(30): len = 88962.8, overlap = 662.062
PHY-3002 : Step(31): len = 89060.3, overlap = 661.875
PHY-3002 : Step(32): len = 86598.2, overlap = 658.5
PHY-3002 : Step(33): len = 86902.6, overlap = 651.812
PHY-3002 : Step(34): len = 84319.4, overlap = 666.219
PHY-3002 : Step(35): len = 84864.3, overlap = 673.938
PHY-3002 : Step(36): len = 82784.7, overlap = 671.812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.50819e-06
PHY-3002 : Step(37): len = 85565.5, overlap = 661.906
PHY-3002 : Step(38): len = 92633.8, overlap = 643.719
PHY-3002 : Step(39): len = 92333.4, overlap = 584
PHY-3002 : Step(40): len = 95418.5, overlap = 561.562
PHY-3002 : Step(41): len = 93484.2, overlap = 567.094
PHY-3002 : Step(42): len = 95447.4, overlap = 585.938
PHY-3002 : Step(43): len = 93738.3, overlap = 570.25
PHY-3002 : Step(44): len = 94265.1, overlap = 565.938
PHY-3002 : Step(45): len = 91957.3, overlap = 586.156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.01638e-06
PHY-3002 : Step(46): len = 97542.7, overlap = 559.781
PHY-3002 : Step(47): len = 104501, overlap = 535.094
PHY-3002 : Step(48): len = 104743, overlap = 518.375
PHY-3002 : Step(49): len = 107407, overlap = 450.125
PHY-3002 : Step(50): len = 107258, overlap = 433.812
PHY-3002 : Step(51): len = 109175, overlap = 389.688
PHY-3002 : Step(52): len = 108573, overlap = 393.594
PHY-3002 : Step(53): len = 109298, overlap = 397.531
PHY-3002 : Step(54): len = 108904, overlap = 382
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.03276e-06
PHY-3002 : Step(55): len = 115518, overlap = 370
PHY-3002 : Step(56): len = 123490, overlap = 375.25
PHY-3002 : Step(57): len = 123296, overlap = 359.219
PHY-3002 : Step(58): len = 124969, overlap = 359.906
PHY-3002 : Step(59): len = 124037, overlap = 353.562
PHY-3002 : Step(60): len = 125953, overlap = 340.531
PHY-3002 : Step(61): len = 125008, overlap = 346.062
PHY-3002 : Step(62): len = 124893, overlap = 350.062
PHY-3002 : Step(63): len = 124462, overlap = 346.781
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.20655e-05
PHY-3002 : Step(64): len = 133732, overlap = 321.594
PHY-3002 : Step(65): len = 141960, overlap = 268.156
PHY-3002 : Step(66): len = 140643, overlap = 252.781
PHY-3002 : Step(67): len = 141314, overlap = 217.219
PHY-3002 : Step(68): len = 141449, overlap = 212.125
PHY-3002 : Step(69): len = 142645, overlap = 216.625
PHY-3002 : Step(70): len = 141004, overlap = 223.188
PHY-3002 : Step(71): len = 140566, overlap = 228.438
PHY-3002 : Step(72): len = 140528, overlap = 224.531
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.4131e-05
PHY-3002 : Step(73): len = 152058, overlap = 209.344
PHY-3002 : Step(74): len = 160493, overlap = 193.625
PHY-3002 : Step(75): len = 158702, overlap = 190.594
PHY-3002 : Step(76): len = 159646, overlap = 194.844
PHY-3002 : Step(77): len = 160485, overlap = 177.25
PHY-3002 : Step(78): len = 163318, overlap = 165.125
PHY-3002 : Step(79): len = 160832, overlap = 157.812
PHY-3002 : Step(80): len = 161351, overlap = 158.875
PHY-3002 : Step(81): len = 161797, overlap = 151.594
PHY-3002 : Step(82): len = 161321, overlap = 159.875
PHY-3002 : Step(83): len = 161037, overlap = 159.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.82621e-05
PHY-3002 : Step(84): len = 170604, overlap = 143.562
PHY-3002 : Step(85): len = 175441, overlap = 136.781
PHY-3002 : Step(86): len = 174182, overlap = 135.875
PHY-3002 : Step(87): len = 175320, overlap = 138.969
PHY-3002 : Step(88): len = 176252, overlap = 141.562
PHY-3002 : Step(89): len = 178117, overlap = 132.594
PHY-3002 : Step(90): len = 177149, overlap = 128.375
PHY-3002 : Step(91): len = 177759, overlap = 140.406
PHY-3002 : Step(92): len = 177958, overlap = 134.562
PHY-3002 : Step(93): len = 178126, overlap = 135.719
PHY-3002 : Step(94): len = 176372, overlap = 137.438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 9.63671e-05
PHY-3002 : Step(95): len = 184245, overlap = 124.219
PHY-3002 : Step(96): len = 189140, overlap = 127.438
PHY-3002 : Step(97): len = 188946, overlap = 134.375
PHY-3002 : Step(98): len = 188930, overlap = 127.344
PHY-3002 : Step(99): len = 189900, overlap = 115.312
PHY-3002 : Step(100): len = 191951, overlap = 110.562
PHY-3002 : Step(101): len = 191597, overlap = 115.656
PHY-3002 : Step(102): len = 192429, overlap = 113.75
PHY-3002 : Step(103): len = 193481, overlap = 111.844
PHY-3002 : Step(104): len = 194039, overlap = 112.156
PHY-3002 : Step(105): len = 192798, overlap = 109.625
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000187877
PHY-3002 : Step(106): len = 197565, overlap = 105.938
PHY-3002 : Step(107): len = 200870, overlap = 99.5
PHY-3002 : Step(108): len = 201560, overlap = 94.6875
PHY-3002 : Step(109): len = 202178, overlap = 92.4375
PHY-3002 : Step(110): len = 202909, overlap = 83.875
PHY-3002 : Step(111): len = 203318, overlap = 83.375
PHY-3002 : Step(112): len = 202693, overlap = 86.6875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000344904
PHY-3002 : Step(113): len = 205670, overlap = 82.3125
PHY-3002 : Step(114): len = 209416, overlap = 79.1562
PHY-3002 : Step(115): len = 210720, overlap = 77.3438
PHY-3002 : Step(116): len = 212524, overlap = 77.3438
PHY-3002 : Step(117): len = 214042, overlap = 78.5312
PHY-3002 : Step(118): len = 215222, overlap = 80.2188
PHY-3002 : Step(119): len = 214459, overlap = 75.875
PHY-3002 : Step(120): len = 214032, overlap = 72.8438
PHY-3002 : Step(121): len = 214523, overlap = 73.5312
PHY-3002 : Step(122): len = 215049, overlap = 71.5
PHY-3002 : Step(123): len = 214071, overlap = 73.3438
PHY-3002 : Step(124): len = 213766, overlap = 69.9688
PHY-3002 : Step(125): len = 213849, overlap = 71.9688
PHY-3002 : Step(126): len = 213755, overlap = 71.9688
PHY-3002 : Step(127): len = 212736, overlap = 69.375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000596296
PHY-3002 : Step(128): len = 214717, overlap = 71.8438
PHY-3002 : Step(129): len = 217160, overlap = 68.9375
PHY-3002 : Step(130): len = 217880, overlap = 69.1875
PHY-3002 : Step(131): len = 218739, overlap = 68.5625
PHY-3002 : Step(132): len = 219931, overlap = 68.4688
PHY-3002 : Step(133): len = 220598, overlap = 66.25
PHY-3002 : Step(134): len = 219715, overlap = 65.2812
PHY-3002 : Step(135): len = 219764, overlap = 66.0938
PHY-3002 : Step(136): len = 220904, overlap = 66.0312
PHY-3002 : Step(137): len = 221777, overlap = 66.0312
PHY-3002 : Step(138): len = 221360, overlap = 73.8438
PHY-3002 : Step(139): len = 221379, overlap = 73.8438
PHY-3002 : Step(140): len = 221861, overlap = 73.8438
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00114124
PHY-3002 : Step(141): len = 223832, overlap = 73.8438
PHY-3002 : Step(142): len = 226415, overlap = 74.2812
PHY-3002 : Step(143): len = 227538, overlap = 72.0312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023494s wall, 0.000000s user + 0.078125s system = 0.078125s CPU (332.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11514.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 351368, over cnt = 1085(3%), over = 5761, worst = 36
PHY-1001 : End global iterations;  0.331252s wall, 0.515625s user + 0.078125s system = 0.593750s CPU (179.2%)

PHY-1001 : Congestion index: top1 = 76.14, top5 = 52.50, top10 = 41.55, top15 = 35.27.
PHY-3001 : End congestion estimation;  0.487456s wall, 0.656250s user + 0.078125s system = 0.734375s CPU (150.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11510 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.265405s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.96779e-05
PHY-3002 : Step(144): len = 325482, overlap = 25.3438
PHY-3002 : Step(145): len = 325247, overlap = 21.9062
PHY-3002 : Step(146): len = 318280, overlap = 24.375
PHY-3002 : Step(147): len = 306284, overlap = 29.3438
PHY-3002 : Step(148): len = 297370, overlap = 30.1562
PHY-3002 : Step(149): len = 296324, overlap = 29.0312
PHY-3002 : Step(150): len = 288219, overlap = 35.25
PHY-3002 : Step(151): len = 288607, overlap = 32.125
PHY-3002 : Step(152): len = 283880, overlap = 33.2188
PHY-3002 : Step(153): len = 284231, overlap = 30.4062
PHY-3002 : Step(154): len = 279232, overlap = 31.3125
PHY-3002 : Step(155): len = 279508, overlap = 31.3125
PHY-3002 : Step(156): len = 275240, overlap = 29.4688
PHY-3002 : Step(157): len = 275240, overlap = 29.4688
PHY-3002 : Step(158): len = 273786, overlap = 30.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000159356
PHY-3002 : Step(159): len = 279791, overlap = 28.0312
PHY-3002 : Step(160): len = 279791, overlap = 28.0312
PHY-3002 : Step(161): len = 279373, overlap = 27.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000297651
PHY-3002 : Step(162): len = 287055, overlap = 21.9375
PHY-3002 : Step(163): len = 293151, overlap = 19.5625
PHY-3002 : Step(164): len = 301370, overlap = 16.9375
PHY-3002 : Step(165): len = 303177, overlap = 17.3125
PHY-3002 : Step(166): len = 303183, overlap = 19.3125
PHY-3002 : Step(167): len = 303544, overlap = 18.8125
PHY-3002 : Step(168): len = 303105, overlap = 18.625
PHY-3002 : Step(169): len = 302658, overlap = 16.6875
PHY-3002 : Step(170): len = 302213, overlap = 14.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000595301
PHY-3002 : Step(171): len = 304965, overlap = 14.375
PHY-3002 : Step(172): len = 306714, overlap = 13.9375
PHY-3002 : Step(173): len = 309929, overlap = 13.875
PHY-3002 : Step(174): len = 310685, overlap = 13.625
PHY-3002 : Step(175): len = 312016, overlap = 13.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0010798
PHY-3002 : Step(176): len = 313743, overlap = 13.6875
PHY-3002 : Step(177): len = 319483, overlap = 10.625
PHY-3002 : Step(178): len = 326392, overlap = 11.8125
PHY-3002 : Step(179): len = 328957, overlap = 10.6875
PHY-3002 : Step(180): len = 332065, overlap = 7.8125
PHY-3002 : Step(181): len = 333339, overlap = 8.3125
PHY-3002 : Step(182): len = 334710, overlap = 7.5
PHY-3002 : Step(183): len = 335279, overlap = 9.5
PHY-3002 : Step(184): len = 334300, overlap = 9.75
PHY-3002 : Step(185): len = 332977, overlap = 10.25
PHY-3002 : Step(186): len = 331172, overlap = 10.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00206299
PHY-3002 : Step(187): len = 332966, overlap = 10.25
PHY-3002 : Step(188): len = 334859, overlap = 10.25
PHY-3002 : Step(189): len = 336519, overlap = 10.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 134/11514.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 375472, over cnt = 1495(4%), over = 6314, worst = 36
PHY-1001 : End global iterations;  0.543854s wall, 1.031250s user + 0.046875s system = 1.078125s CPU (198.2%)

PHY-1001 : Congestion index: top1 = 61.44, top5 = 46.76, top10 = 39.42, top15 = 35.07.
PHY-3001 : End congestion estimation;  0.686638s wall, 1.171875s user + 0.046875s system = 1.218750s CPU (177.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11510 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.276770s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (101.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000110912
PHY-3002 : Step(190): len = 326995, overlap = 109.656
PHY-3002 : Step(191): len = 324385, overlap = 94
PHY-3002 : Step(192): len = 319343, overlap = 76.8125
PHY-3002 : Step(193): len = 316747, overlap = 64.375
PHY-3002 : Step(194): len = 312682, overlap = 66.0312
PHY-3002 : Step(195): len = 309586, overlap = 74.3125
PHY-3002 : Step(196): len = 306703, overlap = 69.4062
PHY-3002 : Step(197): len = 303917, overlap = 57.1562
PHY-3002 : Step(198): len = 302996, overlap = 57.75
PHY-3002 : Step(199): len = 301065, overlap = 60.0938
PHY-3002 : Step(200): len = 300810, overlap = 64.9375
PHY-3002 : Step(201): len = 299878, overlap = 63.5625
PHY-3002 : Step(202): len = 297929, overlap = 61.0312
PHY-3002 : Step(203): len = 296997, overlap = 63.0625
PHY-3002 : Step(204): len = 295457, overlap = 60.6562
PHY-3002 : Step(205): len = 294830, overlap = 62.2188
PHY-3002 : Step(206): len = 293559, overlap = 61.7188
PHY-3002 : Step(207): len = 293426, overlap = 60.6875
PHY-3002 : Step(208): len = 292954, overlap = 56
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000221824
PHY-3002 : Step(209): len = 299095, overlap = 52.75
PHY-3002 : Step(210): len = 300408, overlap = 53.0625
PHY-3002 : Step(211): len = 303005, overlap = 49.125
PHY-3002 : Step(212): len = 304804, overlap = 49.4375
PHY-3002 : Step(213): len = 306582, overlap = 47.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000443647
PHY-3002 : Step(214): len = 310199, overlap = 45.8125
PHY-3002 : Step(215): len = 310900, overlap = 46.2188
PHY-3002 : Step(216): len = 314938, overlap = 43.5
PHY-3002 : Step(217): len = 318308, overlap = 41.7812
PHY-3002 : Step(218): len = 320629, overlap = 41.25
PHY-3002 : Step(219): len = 321784, overlap = 39.125
PHY-3002 : Step(220): len = 322311, overlap = 41.375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 42407, tnet num: 11510, tinst num: 8565, tnode num: 53437, tedge num: 81764.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.471067s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (99.8%)

RUN-1004 : used memory is 400 MB, reserved memory is 384 MB, peak memory is 418 MB
OPT-1001 : Total overflow 299.66 peak overflow 2.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 395/11514.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 375384, over cnt = 1476(4%), over = 5172, worst = 18
PHY-1001 : End global iterations;  0.611067s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (173.9%)

PHY-1001 : Congestion index: top1 = 62.31, top5 = 43.72, top10 = 36.78, top15 = 32.77.
PHY-1001 : End incremental global routing;  0.765378s wall, 1.187500s user + 0.031250s system = 1.218750s CPU (159.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11510 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.287818s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (103.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.230956s wall, 1.656250s user + 0.031250s system = 1.687500s CPU (137.1%)

OPT-1001 : Current memory(MB): used = 411, reserve = 396, peak = 418.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8911/11514.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 375384, over cnt = 1476(4%), over = 5172, worst = 18
PHY-1002 : len = 397072, over cnt = 876(2%), over = 2325, worst = 18
PHY-1002 : len = 407808, over cnt = 443(1%), over = 1179, worst = 18
PHY-1002 : len = 412112, over cnt = 282(0%), over = 741, worst = 16
PHY-1002 : len = 419824, over cnt = 6(0%), over = 20, worst = 10
PHY-1001 : End global iterations;  0.594952s wall, 0.859375s user + 0.078125s system = 0.937500s CPU (157.6%)

PHY-1001 : Congestion index: top1 = 52.56, top5 = 39.46, top10 = 34.10, top15 = 30.97.
OPT-1001 : End congestion update;  0.740756s wall, 1.015625s user + 0.078125s system = 1.093750s CPU (147.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11510 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.217233s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (93.5%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.958120s wall, 1.218750s user + 0.078125s system = 1.296875s CPU (135.4%)

OPT-1001 : Current memory(MB): used = 416, reserve = 400, peak = 418.
OPT-1001 : End physical optimization;  3.749852s wall, 4.437500s user + 0.109375s system = 4.546875s CPU (121.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3014 LUT to BLE ...
SYN-4008 : Packed 3014 LUT and 1828 SEQ to BLE.
SYN-4003 : Packing 1673 remaining SEQ's ...
SYN-4005 : Packed 730 SEQ with LUT/SLICE
SYN-4006 : 705 single LUT's are left
SYN-4006 : 943 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3957/9103 primitive instances ...
PHY-3001 : End packing;  0.480351s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.8%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 4273 instances
RUN-1001 : 2037 mslices, 2038 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 9758 nets
RUN-6004 WARNING: There are 247 nets with only 1 pin.
RUN-1001 : 6078 nets have 2 pins
RUN-1001 : 2352 nets have [3 - 5] pins
RUN-1001 : 910 nets have [6 - 10] pins
RUN-1001 : 88 nets have [11 - 20] pins
RUN-1001 : 75 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 4269 instances, 4075 slices, 303 macros(1856 instances: 1206 mslices 650 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1518 pins
PHY-3001 : Cell area utilization is 48%
PHY-3001 : After packing: Len = 318286, Over = 118
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5139/9758.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 396816, over cnt = 563(1%), over = 857, worst = 5
PHY-1002 : len = 398856, over cnt = 354(1%), over = 480, worst = 5
PHY-1002 : len = 402200, over cnt = 108(0%), over = 141, worst = 5
PHY-1002 : len = 403456, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 403640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.695868s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (139.2%)

PHY-1001 : Congestion index: top1 = 48.99, top5 = 37.21, top10 = 32.10, top15 = 29.25.
PHY-3001 : End congestion estimation;  0.880671s wall, 1.109375s user + 0.031250s system = 1.140625s CPU (129.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 36232, tnet num: 9754, tinst num: 4269, tnode num: 44152, tedge num: 74529.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.582010s wall, 1.578125s user + 0.015625s system = 1.593750s CPU (100.7%)

RUN-1004 : used memory is 421 MB, reserved memory is 407 MB, peak memory is 421 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9754 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.853177s wall, 1.843750s user + 0.015625s system = 1.859375s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.70144e-05
PHY-3002 : Step(221): len = 305714, overlap = 112.5
PHY-3002 : Step(222): len = 300111, overlap = 114.75
PHY-3002 : Step(223): len = 287904, overlap = 137.25
PHY-3002 : Step(224): len = 283584, overlap = 140.25
PHY-3002 : Step(225): len = 282837, overlap = 143
PHY-3002 : Step(226): len = 281271, overlap = 150.75
PHY-3002 : Step(227): len = 281233, overlap = 150.25
PHY-3002 : Step(228): len = 280141, overlap = 151.5
PHY-3002 : Step(229): len = 279567, overlap = 147.25
PHY-3002 : Step(230): len = 277586, overlap = 150.5
PHY-3002 : Step(231): len = 276621, overlap = 151.75
PHY-3002 : Step(232): len = 275632, overlap = 147.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.40289e-05
PHY-3002 : Step(233): len = 282890, overlap = 142
PHY-3002 : Step(234): len = 285548, overlap = 134.25
PHY-3002 : Step(235): len = 293009, overlap = 121.75
PHY-3002 : Step(236): len = 290956, overlap = 120.25
PHY-3002 : Step(237): len = 290956, overlap = 120.25
PHY-3002 : Step(238): len = 290335, overlap = 118
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000108058
PHY-3002 : Step(239): len = 303610, overlap = 99.75
PHY-3002 : Step(240): len = 308194, overlap = 94
PHY-3002 : Step(241): len = 310769, overlap = 93.5
PHY-3002 : Step(242): len = 311729, overlap = 92
PHY-3002 : Step(243): len = 312415, overlap = 85.25
PHY-3002 : Step(244): len = 311602, overlap = 84.5
PHY-3002 : Step(245): len = 311602, overlap = 84.5
PHY-3002 : Step(246): len = 310404, overlap = 85.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.872376s wall, 0.625000s user + 1.734375s system = 2.359375s CPU (270.5%)

PHY-3001 : Trial Legalized: Len = 348403
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 374/9758.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 410408, over cnt = 896(2%), over = 1596, worst = 8
PHY-1002 : len = 417168, over cnt = 543(1%), over = 821, worst = 7
PHY-1002 : len = 422656, over cnt = 234(0%), over = 336, worst = 4
PHY-1002 : len = 425480, over cnt = 51(0%), over = 73, worst = 4
PHY-1002 : len = 426240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.246761s wall, 1.796875s user + 0.093750s system = 1.890625s CPU (151.6%)

PHY-1001 : Congestion index: top1 = 44.59, top5 = 35.37, top10 = 31.64, top15 = 29.30.
PHY-3001 : End congestion estimation;  1.446983s wall, 1.984375s user + 0.093750s system = 2.078125s CPU (143.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9754 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.259587s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (102.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.22977e-05
PHY-3002 : Step(247): len = 331597, overlap = 7
PHY-3002 : Step(248): len = 323402, overlap = 26.25
PHY-3002 : Step(249): len = 319657, overlap = 28.5
PHY-3002 : Step(250): len = 318975, overlap = 29
PHY-3002 : Step(251): len = 317151, overlap = 35
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009761s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (160.1%)

PHY-3001 : Legalized: Len = 329353, Over = 0
PHY-3001 : Spreading special nets. 60 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.032959s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.8%)

PHY-3001 : 70 instances has been re-located, deltaX = 18, deltaY = 42, maxDist = 2.
PHY-3001 : Final: Len = 330521, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 36232, tnet num: 9754, tinst num: 4269, tnode num: 44152, tedge num: 74529.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.635065s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (100.3%)

RUN-1004 : used memory is 422 MB, reserved memory is 410 MB, peak memory is 435 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4367/9758.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 404272, over cnt = 659(1%), over = 959, worst = 6
PHY-1002 : len = 406104, over cnt = 419(1%), over = 578, worst = 6
PHY-1002 : len = 410296, over cnt = 159(0%), over = 219, worst = 4
PHY-1002 : len = 412288, over cnt = 28(0%), over = 32, worst = 2
PHY-1002 : len = 412584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.834541s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (136.7%)

PHY-1001 : Congestion index: top1 = 44.25, top5 = 35.14, top10 = 31.15, top15 = 28.83.
PHY-1001 : End incremental global routing;  1.020425s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (131.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9754 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.268107s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (99.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.467919s wall, 1.750000s user + 0.031250s system = 1.781250s CPU (121.3%)

OPT-1001 : Current memory(MB): used = 426, reserve = 413, peak = 435.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8202/9758.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 412584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.058717s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.4%)

PHY-1001 : Congestion index: top1 = 44.25, top5 = 35.14, top10 = 31.15, top15 = 28.83.
OPT-1001 : End congestion update;  0.221185s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9754 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.197329s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (102.9%)

OPT-0007 : Start: WNS 4245 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.418656s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.8%)

OPT-1001 : Current memory(MB): used = 428, reserve = 414, peak = 435.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9754 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.197685s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (102.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8202/9758.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 412584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.060534s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (103.2%)

PHY-1001 : Congestion index: top1 = 44.25, top5 = 35.14, top10 = 31.15, top15 = 28.83.
PHY-1001 : End incremental global routing;  0.232248s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (100.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9754 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.252657s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.9%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8202/9758.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 412584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.062522s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (100.0%)

PHY-1001 : Congestion index: top1 = 44.25, top5 = 35.14, top10 = 31.15, top15 = 28.83.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9754 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.196448s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (95.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4245 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 43.862069
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.717048s wall, 5.000000s user + 0.031250s system = 5.031250s CPU (106.7%)

RUN-1003 : finish command "place" in  27.259491s wall, 46.171875s user + 12.515625s system = 58.687500s CPU (215.3%)

RUN-1004 : used memory is 390 MB, reserved memory is 375 MB, peak memory is 435 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_place.db" in  1.190978s wall, 1.984375s user + 0.015625s system = 2.000000s CPU (167.9%)

RUN-1004 : used memory is 390 MB, reserved memory is 376 MB, peak memory is 443 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 4273 instances
RUN-1001 : 2037 mslices, 2038 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 9758 nets
RUN-6004 WARNING: There are 247 nets with only 1 pin.
RUN-1001 : 6078 nets have 2 pins
RUN-1001 : 2352 nets have [3 - 5] pins
RUN-1001 : 910 nets have [6 - 10] pins
RUN-1001 : 88 nets have [11 - 20] pins
RUN-1001 : 75 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 36232, tnet num: 9754, tinst num: 4269, tnode num: 44152, tedge num: 74529.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.607442s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (99.1%)

RUN-1004 : used memory is 412 MB, reserved memory is 399 MB, peak memory is 443 MB
PHY-1001 : 2037 mslices, 2038 lslices, 144 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9754 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 385488, over cnt = 957(2%), over = 1712, worst = 8
PHY-1002 : len = 392936, over cnt = 591(1%), over = 899, worst = 7
PHY-1002 : len = 399544, over cnt = 229(0%), over = 322, worst = 4
PHY-1002 : len = 403608, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 403656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.339869s wall, 2.078125s user + 0.109375s system = 2.187500s CPU (163.3%)

PHY-1001 : Congestion index: top1 = 44.33, top5 = 35.06, top10 = 31.03, top15 = 28.69.
PHY-1001 : End global routing;  1.518176s wall, 2.250000s user + 0.109375s system = 2.359375s CPU (155.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 448, reserve = 436, peak = 448.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Distance_0_Ok[35] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Distance_0_Ok[34] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Distance_0_Ok[33] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Distance_0_Ok[32] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Distance_0_Ok[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Distance_0_Ok[30] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 701, reserve = 691, peak = 701.
PHY-1001 : End build detailed router design. 4.063935s wall, 4.031250s user + 0.031250s system = 4.062500s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 113912, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.310910s wall, 4.312500s user + 0.000000s system = 4.312500s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 735, reserve = 725, peak = 735.
PHY-1001 : End phase 1; 4.317600s wall, 4.312500s user + 0.000000s system = 4.312500s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 4011 net; 5.227168s wall, 5.187500s user + 0.000000s system = 5.187500s CPU (99.2%)

PHY-1022 : len = 961440, over cnt = 356(0%), over = 356, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 741, reserve = 732, peak = 741.
PHY-1001 : End initial routed; 12.641159s wall, 20.375000s user + 0.093750s system = 20.468750s CPU (161.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7887(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.041608s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 752, reserve = 744, peak = 752.
PHY-1001 : End phase 2; 14.682837s wall, 22.421875s user + 0.093750s system = 22.515625s CPU (153.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 961440, over cnt = 356(0%), over = 356, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.032291s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 959136, over cnt = 93(0%), over = 93, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.269337s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (162.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 959192, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.127303s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (135.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 959160, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.095012s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 959208, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.074212s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (105.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7887(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.027260s wall, 2.031250s user + 0.000000s system = 2.031250s CPU (100.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 87 feed throughs used by 68 nets
PHY-1001 : End commit to database; 1.009689s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (99.0%)

PHY-1001 : Current memory(MB): used = 796, reserve = 789, peak = 796.
PHY-1001 : End phase 3; 3.828582s wall, 4.015625s user + 0.015625s system = 4.031250s CPU (105.3%)

PHY-1003 : Routed, final wirelength = 959208
PHY-1001 : Current memory(MB): used = 798, reserve = 791, peak = 798.
PHY-1001 : End export database. 0.028782s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.6%)

PHY-1001 : End detail routing;  27.234785s wall, 35.125000s user + 0.140625s system = 35.265625s CPU (129.5%)

RUN-1003 : finish command "route" in  30.735588s wall, 39.343750s user + 0.265625s system = 39.609375s CPU (128.9%)

RUN-1004 : used memory is 748 MB, reserved memory is 742 MB, peak memory is 798 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     6858   out of  19600   34.99%
#reg                     3554   out of  19600   18.13%
#le                      7799
  #lut only              4245   out of   7799   54.43%
  #reg only               941   out of   7799   12.07%
  #lut&reg               2613   out of   7799   33.50%
#dsp                       29   out of     29  100.00%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                       Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                            1736
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                         180
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                         42
#4        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/reg3_syn_60.q1                 22
#5        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                         21
#6        u_camera_init/divider2[7]                                  GCLK               mslice             u_camera_init/reg3_syn_60.q0                 16
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_RGBYCbCr/reg1_syn_51.f0    11
#8        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_17.f1    9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                             6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                         0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                         0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |7799   |5002    |1856    |3554    |14      |29      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |824    |499     |205     |408     |2       |0       |
|    command1                          |command                                    |49     |49      |0       |41      |0       |0       |
|    control1                          |control_interface                          |98     |58      |24      |49      |0       |0       |
|    data_path1                        |sdr_data_path                              |6      |6       |0       |0       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |130    |67      |18      |104     |1       |0       |
|      dcfifo_component                |softfifo                                   |130    |67      |18      |104     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |41     |19      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |27      |0       |33      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |127    |55      |18      |100     |1       |0       |
|      dcfifo_component                |softfifo                                   |127    |55      |18      |100     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |18      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |18      |0       |38      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |10     |10      |0       |8       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |163    |93      |70      |37      |0       |0       |
|  u_camera_init                       |camera_init                                |529    |512     |15      |99      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |169    |167     |0       |43      |0       |0       |
|  u_camera_reader                     |camera_reader                              |90     |58      |17      |56      |0       |0       |
|  u_image_process                     |image_process                              |5880   |3606    |1470    |2864    |12      |29      |
|    u_Dilation_Detector               |Dilation_Detector                          |180    |122     |45      |83      |2       |0       |
|      u_three_martix_4                |three_martix                               |164    |111     |45      |68      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |176    |117     |45      |79      |2       |0       |
|      u_three_martix_3                |three_martix                               |170    |113     |45      |73      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_recognition             |Gesture_recognition                        |795    |419     |172     |499     |0       |9       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |1948   |1244    |457     |949     |0       |20      |
|      u_Divider_1                     |Divider                                    |159    |102     |32      |87      |0       |0       |
|      u_Divider_2                     |Divider                                    |112    |65      |32      |43      |0       |0       |
|      u_Divider_3                     |Divider_32                                 |266    |137     |46      |165     |0       |0       |
|      u_Divider_4                     |Divider_32                                 |191    |109     |46      |94      |0       |0       |
|      u_Divider_5                     |Divider_32                                 |197    |95      |46      |99      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |159    |111     |45      |66      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |6      |6       |0       |6       |0       |0       |
|      u_three_martix                  |three_martix                               |153    |105     |45      |60      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |741    |442     |235     |266     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |503    |313     |190     |124     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |25      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |24      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |14      |0       |0       |
|      u_three_martix                  |three_martix                               |238    |129     |45      |142     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |707    |420     |235     |262     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |481    |291     |190     |131     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |78     |48      |30      |23      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |35      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |15      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |15      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |226    |129     |45      |131     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Perimeter_aera                  |Perimeter_aera                             |405    |276     |81      |212     |0       |0       |
|      u_Divider_1                     |Divider                                    |185    |105     |32      |116     |0       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |161    |88      |15      |137     |0       |0       |
|    u_Sobel_Process                   |Sobel_Process                              |431    |230     |120     |182     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |200    |125     |75      |49      |0       |0       |
|      u_three_martix_2                |three_martix                               |231    |105     |45      |133     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |143    |107     |36      |55      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |119    |95      |24      |23      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6009  
    #2          2       1363  
    #3          3       524   
    #4          4       417   
    #5        5-10      917   
    #6        11-50     131   
    #7       51-100      15   
    #8       101-500     3    
    #9        >500       1    
  Average     2.52            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.313845s wall, 2.156250s user + 0.000000s system = 2.156250s CPU (164.1%)

RUN-1004 : used memory is 749 MB, reserved memory is 742 MB, peak memory is 802 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 4269
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 9758, pip num: 79365
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 87
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3112 valid insts, and 240532 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  6.180982s wall, 76.187500s user + 0.468750s system = 76.656250s CPU (1240.2%)

RUN-1004 : used memory is 748 MB, reserved memory is 748 MB, peak memory is 933 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221101_214629.log"
