
ledblink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003dec  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08003f7c  08003f7c  00013f7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004018  08004018  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004018  08004018  00014018  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004020  08004020  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004020  08004020  00014020  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004024  08004024  00014024  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004028  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b8  20000070  08004098  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000128  08004098  00020128  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007c23  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000151a  00000000  00000000  00027cc3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000708  00000000  00000000  000291e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000650  00000000  00000000  000298e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020495  00000000  00000000  00029f38  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006bec  00000000  00000000  0004a3cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c5d46  00000000  00000000  00050fb9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00116cff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002030  00000000  00000000  00116d7c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003f64 	.word	0x08003f64

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08003f64 	.word	0x08003f64

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__aeabi_d2uiz>:
 8000a3c:	004a      	lsls	r2, r1, #1
 8000a3e:	d211      	bcs.n	8000a64 <__aeabi_d2uiz+0x28>
 8000a40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a44:	d211      	bcs.n	8000a6a <__aeabi_d2uiz+0x2e>
 8000a46:	d50d      	bpl.n	8000a64 <__aeabi_d2uiz+0x28>
 8000a48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a50:	d40e      	bmi.n	8000a70 <__aeabi_d2uiz+0x34>
 8000a52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6e:	d102      	bne.n	8000a76 <__aeabi_d2uiz+0x3a>
 8000a70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a74:	4770      	bx	lr
 8000a76:	f04f 0000 	mov.w	r0, #0
 8000a7a:	4770      	bx	lr

08000a7c <__aeabi_uldivmod>:
 8000a7c:	b953      	cbnz	r3, 8000a94 <__aeabi_uldivmod+0x18>
 8000a7e:	b94a      	cbnz	r2, 8000a94 <__aeabi_uldivmod+0x18>
 8000a80:	2900      	cmp	r1, #0
 8000a82:	bf08      	it	eq
 8000a84:	2800      	cmpeq	r0, #0
 8000a86:	bf1c      	itt	ne
 8000a88:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000a8c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000a90:	f000 b972 	b.w	8000d78 <__aeabi_idiv0>
 8000a94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a9c:	f000 f806 	bl	8000aac <__udivmoddi4>
 8000aa0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa8:	b004      	add	sp, #16
 8000aaa:	4770      	bx	lr

08000aac <__udivmoddi4>:
 8000aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab0:	9e08      	ldr	r6, [sp, #32]
 8000ab2:	4604      	mov	r4, r0
 8000ab4:	4688      	mov	r8, r1
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d14b      	bne.n	8000b52 <__udivmoddi4+0xa6>
 8000aba:	428a      	cmp	r2, r1
 8000abc:	4615      	mov	r5, r2
 8000abe:	d967      	bls.n	8000b90 <__udivmoddi4+0xe4>
 8000ac0:	fab2 f282 	clz	r2, r2
 8000ac4:	b14a      	cbz	r2, 8000ada <__udivmoddi4+0x2e>
 8000ac6:	f1c2 0720 	rsb	r7, r2, #32
 8000aca:	fa01 f302 	lsl.w	r3, r1, r2
 8000ace:	fa20 f707 	lsr.w	r7, r0, r7
 8000ad2:	4095      	lsls	r5, r2
 8000ad4:	ea47 0803 	orr.w	r8, r7, r3
 8000ad8:	4094      	lsls	r4, r2
 8000ada:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ade:	0c23      	lsrs	r3, r4, #16
 8000ae0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ae4:	fa1f fc85 	uxth.w	ip, r5
 8000ae8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000aec:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000af0:	fb07 f10c 	mul.w	r1, r7, ip
 8000af4:	4299      	cmp	r1, r3
 8000af6:	d909      	bls.n	8000b0c <__udivmoddi4+0x60>
 8000af8:	18eb      	adds	r3, r5, r3
 8000afa:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000afe:	f080 811b 	bcs.w	8000d38 <__udivmoddi4+0x28c>
 8000b02:	4299      	cmp	r1, r3
 8000b04:	f240 8118 	bls.w	8000d38 <__udivmoddi4+0x28c>
 8000b08:	3f02      	subs	r7, #2
 8000b0a:	442b      	add	r3, r5
 8000b0c:	1a5b      	subs	r3, r3, r1
 8000b0e:	b2a4      	uxth	r4, r4
 8000b10:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b14:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b18:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b1c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b20:	45a4      	cmp	ip, r4
 8000b22:	d909      	bls.n	8000b38 <__udivmoddi4+0x8c>
 8000b24:	192c      	adds	r4, r5, r4
 8000b26:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000b2a:	f080 8107 	bcs.w	8000d3c <__udivmoddi4+0x290>
 8000b2e:	45a4      	cmp	ip, r4
 8000b30:	f240 8104 	bls.w	8000d3c <__udivmoddi4+0x290>
 8000b34:	3802      	subs	r0, #2
 8000b36:	442c      	add	r4, r5
 8000b38:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b3c:	eba4 040c 	sub.w	r4, r4, ip
 8000b40:	2700      	movs	r7, #0
 8000b42:	b11e      	cbz	r6, 8000b4c <__udivmoddi4+0xa0>
 8000b44:	40d4      	lsrs	r4, r2
 8000b46:	2300      	movs	r3, #0
 8000b48:	e9c6 4300 	strd	r4, r3, [r6]
 8000b4c:	4639      	mov	r1, r7
 8000b4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b52:	428b      	cmp	r3, r1
 8000b54:	d909      	bls.n	8000b6a <__udivmoddi4+0xbe>
 8000b56:	2e00      	cmp	r6, #0
 8000b58:	f000 80eb 	beq.w	8000d32 <__udivmoddi4+0x286>
 8000b5c:	2700      	movs	r7, #0
 8000b5e:	e9c6 0100 	strd	r0, r1, [r6]
 8000b62:	4638      	mov	r0, r7
 8000b64:	4639      	mov	r1, r7
 8000b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6a:	fab3 f783 	clz	r7, r3
 8000b6e:	2f00      	cmp	r7, #0
 8000b70:	d147      	bne.n	8000c02 <__udivmoddi4+0x156>
 8000b72:	428b      	cmp	r3, r1
 8000b74:	d302      	bcc.n	8000b7c <__udivmoddi4+0xd0>
 8000b76:	4282      	cmp	r2, r0
 8000b78:	f200 80fa 	bhi.w	8000d70 <__udivmoddi4+0x2c4>
 8000b7c:	1a84      	subs	r4, r0, r2
 8000b7e:	eb61 0303 	sbc.w	r3, r1, r3
 8000b82:	2001      	movs	r0, #1
 8000b84:	4698      	mov	r8, r3
 8000b86:	2e00      	cmp	r6, #0
 8000b88:	d0e0      	beq.n	8000b4c <__udivmoddi4+0xa0>
 8000b8a:	e9c6 4800 	strd	r4, r8, [r6]
 8000b8e:	e7dd      	b.n	8000b4c <__udivmoddi4+0xa0>
 8000b90:	b902      	cbnz	r2, 8000b94 <__udivmoddi4+0xe8>
 8000b92:	deff      	udf	#255	; 0xff
 8000b94:	fab2 f282 	clz	r2, r2
 8000b98:	2a00      	cmp	r2, #0
 8000b9a:	f040 808f 	bne.w	8000cbc <__udivmoddi4+0x210>
 8000b9e:	1b49      	subs	r1, r1, r5
 8000ba0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ba4:	fa1f f885 	uxth.w	r8, r5
 8000ba8:	2701      	movs	r7, #1
 8000baa:	fbb1 fcfe 	udiv	ip, r1, lr
 8000bae:	0c23      	lsrs	r3, r4, #16
 8000bb0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000bb4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bb8:	fb08 f10c 	mul.w	r1, r8, ip
 8000bbc:	4299      	cmp	r1, r3
 8000bbe:	d907      	bls.n	8000bd0 <__udivmoddi4+0x124>
 8000bc0:	18eb      	adds	r3, r5, r3
 8000bc2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000bc6:	d202      	bcs.n	8000bce <__udivmoddi4+0x122>
 8000bc8:	4299      	cmp	r1, r3
 8000bca:	f200 80cd 	bhi.w	8000d68 <__udivmoddi4+0x2bc>
 8000bce:	4684      	mov	ip, r0
 8000bd0:	1a59      	subs	r1, r3, r1
 8000bd2:	b2a3      	uxth	r3, r4
 8000bd4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bd8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000bdc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000be0:	fb08 f800 	mul.w	r8, r8, r0
 8000be4:	45a0      	cmp	r8, r4
 8000be6:	d907      	bls.n	8000bf8 <__udivmoddi4+0x14c>
 8000be8:	192c      	adds	r4, r5, r4
 8000bea:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000bee:	d202      	bcs.n	8000bf6 <__udivmoddi4+0x14a>
 8000bf0:	45a0      	cmp	r8, r4
 8000bf2:	f200 80b6 	bhi.w	8000d62 <__udivmoddi4+0x2b6>
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	eba4 0408 	sub.w	r4, r4, r8
 8000bfc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c00:	e79f      	b.n	8000b42 <__udivmoddi4+0x96>
 8000c02:	f1c7 0c20 	rsb	ip, r7, #32
 8000c06:	40bb      	lsls	r3, r7
 8000c08:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c0c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c10:	fa01 f407 	lsl.w	r4, r1, r7
 8000c14:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c18:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c1c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c20:	4325      	orrs	r5, r4
 8000c22:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c26:	0c2c      	lsrs	r4, r5, #16
 8000c28:	fb08 3319 	mls	r3, r8, r9, r3
 8000c2c:	fa1f fa8e 	uxth.w	sl, lr
 8000c30:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c34:	fb09 f40a 	mul.w	r4, r9, sl
 8000c38:	429c      	cmp	r4, r3
 8000c3a:	fa02 f207 	lsl.w	r2, r2, r7
 8000c3e:	fa00 f107 	lsl.w	r1, r0, r7
 8000c42:	d90b      	bls.n	8000c5c <__udivmoddi4+0x1b0>
 8000c44:	eb1e 0303 	adds.w	r3, lr, r3
 8000c48:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000c4c:	f080 8087 	bcs.w	8000d5e <__udivmoddi4+0x2b2>
 8000c50:	429c      	cmp	r4, r3
 8000c52:	f240 8084 	bls.w	8000d5e <__udivmoddi4+0x2b2>
 8000c56:	f1a9 0902 	sub.w	r9, r9, #2
 8000c5a:	4473      	add	r3, lr
 8000c5c:	1b1b      	subs	r3, r3, r4
 8000c5e:	b2ad      	uxth	r5, r5
 8000c60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c64:	fb08 3310 	mls	r3, r8, r0, r3
 8000c68:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c6c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000c70:	45a2      	cmp	sl, r4
 8000c72:	d908      	bls.n	8000c86 <__udivmoddi4+0x1da>
 8000c74:	eb1e 0404 	adds.w	r4, lr, r4
 8000c78:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c7c:	d26b      	bcs.n	8000d56 <__udivmoddi4+0x2aa>
 8000c7e:	45a2      	cmp	sl, r4
 8000c80:	d969      	bls.n	8000d56 <__udivmoddi4+0x2aa>
 8000c82:	3802      	subs	r0, #2
 8000c84:	4474      	add	r4, lr
 8000c86:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c8a:	fba0 8902 	umull	r8, r9, r0, r2
 8000c8e:	eba4 040a 	sub.w	r4, r4, sl
 8000c92:	454c      	cmp	r4, r9
 8000c94:	46c2      	mov	sl, r8
 8000c96:	464b      	mov	r3, r9
 8000c98:	d354      	bcc.n	8000d44 <__udivmoddi4+0x298>
 8000c9a:	d051      	beq.n	8000d40 <__udivmoddi4+0x294>
 8000c9c:	2e00      	cmp	r6, #0
 8000c9e:	d069      	beq.n	8000d74 <__udivmoddi4+0x2c8>
 8000ca0:	ebb1 050a 	subs.w	r5, r1, sl
 8000ca4:	eb64 0403 	sbc.w	r4, r4, r3
 8000ca8:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000cac:	40fd      	lsrs	r5, r7
 8000cae:	40fc      	lsrs	r4, r7
 8000cb0:	ea4c 0505 	orr.w	r5, ip, r5
 8000cb4:	e9c6 5400 	strd	r5, r4, [r6]
 8000cb8:	2700      	movs	r7, #0
 8000cba:	e747      	b.n	8000b4c <__udivmoddi4+0xa0>
 8000cbc:	f1c2 0320 	rsb	r3, r2, #32
 8000cc0:	fa20 f703 	lsr.w	r7, r0, r3
 8000cc4:	4095      	lsls	r5, r2
 8000cc6:	fa01 f002 	lsl.w	r0, r1, r2
 8000cca:	fa21 f303 	lsr.w	r3, r1, r3
 8000cce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd2:	4338      	orrs	r0, r7
 8000cd4:	0c01      	lsrs	r1, r0, #16
 8000cd6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000cda:	fa1f f885 	uxth.w	r8, r5
 8000cde:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ce2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce6:	fb07 f308 	mul.w	r3, r7, r8
 8000cea:	428b      	cmp	r3, r1
 8000cec:	fa04 f402 	lsl.w	r4, r4, r2
 8000cf0:	d907      	bls.n	8000d02 <__udivmoddi4+0x256>
 8000cf2:	1869      	adds	r1, r5, r1
 8000cf4:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000cf8:	d22f      	bcs.n	8000d5a <__udivmoddi4+0x2ae>
 8000cfa:	428b      	cmp	r3, r1
 8000cfc:	d92d      	bls.n	8000d5a <__udivmoddi4+0x2ae>
 8000cfe:	3f02      	subs	r7, #2
 8000d00:	4429      	add	r1, r5
 8000d02:	1acb      	subs	r3, r1, r3
 8000d04:	b281      	uxth	r1, r0
 8000d06:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d0a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d12:	fb00 f308 	mul.w	r3, r0, r8
 8000d16:	428b      	cmp	r3, r1
 8000d18:	d907      	bls.n	8000d2a <__udivmoddi4+0x27e>
 8000d1a:	1869      	adds	r1, r5, r1
 8000d1c:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000d20:	d217      	bcs.n	8000d52 <__udivmoddi4+0x2a6>
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d915      	bls.n	8000d52 <__udivmoddi4+0x2a6>
 8000d26:	3802      	subs	r0, #2
 8000d28:	4429      	add	r1, r5
 8000d2a:	1ac9      	subs	r1, r1, r3
 8000d2c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d30:	e73b      	b.n	8000baa <__udivmoddi4+0xfe>
 8000d32:	4637      	mov	r7, r6
 8000d34:	4630      	mov	r0, r6
 8000d36:	e709      	b.n	8000b4c <__udivmoddi4+0xa0>
 8000d38:	4607      	mov	r7, r0
 8000d3a:	e6e7      	b.n	8000b0c <__udivmoddi4+0x60>
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	e6fb      	b.n	8000b38 <__udivmoddi4+0x8c>
 8000d40:	4541      	cmp	r1, r8
 8000d42:	d2ab      	bcs.n	8000c9c <__udivmoddi4+0x1f0>
 8000d44:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d48:	eb69 020e 	sbc.w	r2, r9, lr
 8000d4c:	3801      	subs	r0, #1
 8000d4e:	4613      	mov	r3, r2
 8000d50:	e7a4      	b.n	8000c9c <__udivmoddi4+0x1f0>
 8000d52:	4660      	mov	r0, ip
 8000d54:	e7e9      	b.n	8000d2a <__udivmoddi4+0x27e>
 8000d56:	4618      	mov	r0, r3
 8000d58:	e795      	b.n	8000c86 <__udivmoddi4+0x1da>
 8000d5a:	4667      	mov	r7, ip
 8000d5c:	e7d1      	b.n	8000d02 <__udivmoddi4+0x256>
 8000d5e:	4681      	mov	r9, r0
 8000d60:	e77c      	b.n	8000c5c <__udivmoddi4+0x1b0>
 8000d62:	3802      	subs	r0, #2
 8000d64:	442c      	add	r4, r5
 8000d66:	e747      	b.n	8000bf8 <__udivmoddi4+0x14c>
 8000d68:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d6c:	442b      	add	r3, r5
 8000d6e:	e72f      	b.n	8000bd0 <__udivmoddi4+0x124>
 8000d70:	4638      	mov	r0, r7
 8000d72:	e708      	b.n	8000b86 <__udivmoddi4+0xda>
 8000d74:	4637      	mov	r7, r6
 8000d76:	e6e9      	b.n	8000b4c <__udivmoddi4+0xa0>

08000d78 <__aeabi_idiv0>:
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop

08000d7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	f5ad 5ddb 	sub.w	sp, sp, #7008	; 0x1b60
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d86:	f000 fc3f 	bl	8001608 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d8a:	f000 f915 	bl	8000fb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d8e:	f000 f9ed 	bl	800116c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000d92:	f000 f9c1 	bl	8001118 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8000d96:	f000 f96d 	bl	8001074 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc1);
 8000d9a:	487d      	ldr	r0, [pc, #500]	; (8000f90 <main+0x214>)
 8000d9c:	f000 fd0c 	bl	80017b8 <HAL_ADC_Start>

  uint16_t average = 0;
 8000da0:	2300      	movs	r3, #0
 8000da2:	f507 52db 	add.w	r2, r7, #7008	; 0x1b60
 8000da6:	f102 0204 	add.w	r2, r2, #4
 8000daa:	8013      	strh	r3, [r2, #0]
  uint16_t red_values[DataNumber] = {};
 8000dac:	f507 53bb 	add.w	r3, r7, #5984	; 0x1760
 8000db0:	f103 031c 	add.w	r3, r3, #28
 8000db4:	4618      	mov	r0, r3
 8000db6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dba:	461a      	mov	r2, r3
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	f002 fcc3 	bl	8003748 <memset>
  uint16_t blue_values[DataNumber] = {};
 8000dc2:	f507 539c 	add.w	r3, r7, #4992	; 0x1380
 8000dc6:	f103 0314 	add.w	r3, r3, #20
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dd0:	461a      	mov	r2, r3
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	f002 fcb8 	bl	8003748 <memset>
  uint16_t green_values[DataNumber] = {};
 8000dd8:	f607 73ac 	addw	r3, r7, #4012	; 0xfac
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000de2:	461a      	mov	r2, r3
 8000de4:	2100      	movs	r1, #0
 8000de6:	f002 fcaf 	bl	8003748 <memset>
  uint16_t pink_values[DataNumber] = {};
 8000dea:	f607 33c4 	addw	r3, r7, #3012	; 0xbc4
 8000dee:	4618      	mov	r0, r3
 8000df0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000df4:	461a      	mov	r2, r3
 8000df6:	2100      	movs	r1, #0
 8000df8:	f002 fca6 	bl	8003748 <memset>
  uint16_t white_values[DataNumber] = {};
 8000dfc:	f507 63fd 	add.w	r3, r7, #2024	; 0x7e8
 8000e00:	3b0c      	subs	r3, #12
 8000e02:	4618      	mov	r0, r3
 8000e04:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e08:	461a      	mov	r2, r3
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	f002 fc9c 	bl	8003748 <memset>
  uint16_t orange_values[DataNumber] = {};
 8000e10:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 8000e14:	3b14      	subs	r3, #20
 8000e16:	4618      	mov	r0, r3
 8000e18:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e1c:	461a      	mov	r2, r3
 8000e1e:	2100      	movs	r1, #0
 8000e20:	f002 fc92 	bl	8003748 <memset>
  uint16_t IR_values[DataNumber] = {};
 8000e24:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e28:	3b1c      	subs	r3, #28
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e30:	461a      	mov	r2, r3
 8000e32:	2100      	movs	r1, #0
 8000e34:	f002 fc88 	bl	8003748 <memset>


  uint16_t counter = 0; // is the counter of data. will be DataNumber as max value.
 8000e38:	2300      	movs	r3, #0
 8000e3a:	f507 52db 	add.w	r2, r7, #7008	; 0x1b60
 8000e3e:	f102 0206 	add.w	r2, r2, #6
 8000e42:	8013      	strh	r3, [r2, #0]
  char buffer[10] = "";
 8000e44:	f107 0308 	add.w	r3, r7, #8
 8000e48:	3b08      	subs	r3, #8
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	601a      	str	r2, [r3, #0]
 8000e4e:	3304      	adds	r3, #4
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]
 8000e54:	809a      	strh	r2, [r3, #4]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	  while (strcmp(buffer, "start")){
 8000e56:	e008      	b.n	8000e6a <main+0xee>
		  HAL_UART_Receive(&huart3, buffer, strlen("start"), HAL_MAX_DELAY);
 8000e58:	f107 0108 	add.w	r1, r7, #8
 8000e5c:	3908      	subs	r1, #8
 8000e5e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e62:	2205      	movs	r2, #5
 8000e64:	484b      	ldr	r0, [pc, #300]	; (8000f94 <main+0x218>)
 8000e66:	f001 ffd9 	bl	8002e1c <HAL_UART_Receive>
	  while (strcmp(buffer, "start")){
 8000e6a:	f107 0308 	add.w	r3, r7, #8
 8000e6e:	3b08      	subs	r3, #8
 8000e70:	4949      	ldr	r1, [pc, #292]	; (8000f98 <main+0x21c>)
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff f9ac 	bl	80001d0 <strcmp>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d1ec      	bne.n	8000e58 <main+0xdc>
//	  HAL_Delay(2);
//	  HAL_UART_Transmit(&huart3, "getting data...\r\n", strlen("getting data...\r\n"), HAL_MAX_DELAY);
//	  HAL_Delay(2);
//	  HAL_UART_Transmit(&huart3, "getting data....\r\n", strlen("getting data....\r\n"), HAL_MAX_DELAY);

	  for (counter = 0; counter < DataNumber ; ++counter) {
 8000e7e:	2300      	movs	r3, #0
 8000e80:	f507 52db 	add.w	r2, r7, #7008	; 0x1b60
 8000e84:	f102 0206 	add.w	r2, r2, #6
 8000e88:	8013      	strh	r3, [r2, #0]
 8000e8a:	e047      	b.n	8000f1c <main+0x1a0>

	  Get_data(LED_RED_PORT, LED_RED_PIN, red_values, counter);
 8000e8c:	f507 53db 	add.w	r3, r7, #7008	; 0x1b60
 8000e90:	f103 0306 	add.w	r3, r3, #6
 8000e94:	881b      	ldrh	r3, [r3, #0]
 8000e96:	f507 52bb 	add.w	r2, r7, #5984	; 0x1760
 8000e9a:	f102 021c 	add.w	r2, r2, #28
 8000e9e:	2101      	movs	r1, #1
 8000ea0:	483e      	ldr	r0, [pc, #248]	; (8000f9c <main+0x220>)
 8000ea2:	f000 f9b5 	bl	8001210 <Get_data>
	  Get_data(LED_PINK_PORT, LED_PINK_PIN, pink_values, counter);
 8000ea6:	f507 53db 	add.w	r3, r7, #7008	; 0x1b60
 8000eaa:	f103 0306 	add.w	r3, r3, #6
 8000eae:	881b      	ldrh	r3, [r3, #0]
 8000eb0:	f607 32c4 	addw	r2, r7, #3012	; 0xbc4
 8000eb4:	2108      	movs	r1, #8
 8000eb6:	4839      	ldr	r0, [pc, #228]	; (8000f9c <main+0x220>)
 8000eb8:	f000 f9aa 	bl	8001210 <Get_data>
	  Get_data(LED_BLUE_PORT, LED_BLUE_PIN, blue_values, counter);
 8000ebc:	f507 53db 	add.w	r3, r7, #7008	; 0x1b60
 8000ec0:	f103 0306 	add.w	r3, r3, #6
 8000ec4:	881b      	ldrh	r3, [r3, #0]
 8000ec6:	f507 529c 	add.w	r2, r7, #4992	; 0x1380
 8000eca:	f102 0214 	add.w	r2, r2, #20
 8000ece:	2104      	movs	r1, #4
 8000ed0:	4832      	ldr	r0, [pc, #200]	; (8000f9c <main+0x220>)
 8000ed2:	f000 f99d 	bl	8001210 <Get_data>
	  Get_data(LED_WHITE_PORT, LED_WHITE_PIN, white_values, counter);
 8000ed6:	f507 53db 	add.w	r3, r7, #7008	; 0x1b60
 8000eda:	f103 0306 	add.w	r3, r3, #6
 8000ede:	881b      	ldrh	r3, [r3, #0]
 8000ee0:	f507 62fd 	add.w	r2, r7, #2024	; 0x7e8
 8000ee4:	3a0c      	subs	r2, #12
 8000ee6:	2120      	movs	r1, #32
 8000ee8:	482c      	ldr	r0, [pc, #176]	; (8000f9c <main+0x220>)
 8000eea:	f000 f991 	bl	8001210 <Get_data>
//	  Get_data(LED_GREEN_PORT, LED_GREEN_PIN, green_values, counter);
	  Get_data(LED_ORANGE_PORT, LED_ORANGE_PIN, orange_values, counter);
 8000eee:	f507 53db 	add.w	r3, r7, #7008	; 0x1b60
 8000ef2:	f103 0306 	add.w	r3, r3, #6
 8000ef6:	881b      	ldrh	r3, [r3, #0]
 8000ef8:	f507 6281 	add.w	r2, r7, #1032	; 0x408
 8000efc:	3a14      	subs	r2, #20
 8000efe:	2110      	movs	r1, #16
 8000f00:	4826      	ldr	r0, [pc, #152]	; (8000f9c <main+0x220>)
 8000f02:	f000 f985 	bl	8001210 <Get_data>
	  for (counter = 0; counter < DataNumber ; ++counter) {
 8000f06:	f507 53db 	add.w	r3, r7, #7008	; 0x1b60
 8000f0a:	f103 0306 	add.w	r3, r3, #6
 8000f0e:	881b      	ldrh	r3, [r3, #0]
 8000f10:	3301      	adds	r3, #1
 8000f12:	f507 52db 	add.w	r2, r7, #7008	; 0x1b60
 8000f16:	f102 0206 	add.w	r2, r2, #6
 8000f1a:	8013      	strh	r3, [r2, #0]
 8000f1c:	f507 53db 	add.w	r3, r7, #7008	; 0x1b60
 8000f20:	f103 0306 	add.w	r3, r3, #6
 8000f24:	881b      	ldrh	r3, [r3, #0]
 8000f26:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000f2a:	d3af      	bcc.n	8000e8c <main+0x110>

	  }

	  Transmit_data("red\r\n", red_values);
 8000f2c:	f507 53bb 	add.w	r3, r7, #5984	; 0x1760
 8000f30:	f103 031c 	add.w	r3, r3, #28
 8000f34:	4619      	mov	r1, r3
 8000f36:	481a      	ldr	r0, [pc, #104]	; (8000fa0 <main+0x224>)
 8000f38:	f000 f9c0 	bl	80012bc <Transmit_data>
	  Transmit_data("blue\r\n", blue_values);
 8000f3c:	f507 539c 	add.w	r3, r7, #4992	; 0x1380
 8000f40:	f103 0314 	add.w	r3, r3, #20
 8000f44:	4619      	mov	r1, r3
 8000f46:	4817      	ldr	r0, [pc, #92]	; (8000fa4 <main+0x228>)
 8000f48:	f000 f9b8 	bl	80012bc <Transmit_data>
	  Transmit_data("white\r\n", white_values);
 8000f4c:	f507 63fd 	add.w	r3, r7, #2024	; 0x7e8
 8000f50:	3b0c      	subs	r3, #12
 8000f52:	4619      	mov	r1, r3
 8000f54:	4814      	ldr	r0, [pc, #80]	; (8000fa8 <main+0x22c>)
 8000f56:	f000 f9b1 	bl	80012bc <Transmit_data>
	  Transmit_data("pink\r\n", pink_values);
 8000f5a:	f607 33c4 	addw	r3, r7, #3012	; 0xbc4
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4812      	ldr	r0, [pc, #72]	; (8000fac <main+0x230>)
 8000f62:	f000 f9ab 	bl	80012bc <Transmit_data>
//	  Transmit_data("green\r\n", green_values);
	  Transmit_data("orange\r\n", orange_values);
 8000f66:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 8000f6a:	3b14      	subs	r3, #20
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	4810      	ldr	r0, [pc, #64]	; (8000fb0 <main+0x234>)
 8000f70:	f000 f9a4 	bl	80012bc <Transmit_data>

	  HAL_UART_Transmit(&huart3, "AllDone!", strlen("AllDone!"), HAL_MAX_DELAY);
 8000f74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f78:	2208      	movs	r2, #8
 8000f7a:	490e      	ldr	r1, [pc, #56]	; (8000fb4 <main+0x238>)
 8000f7c:	4805      	ldr	r0, [pc, #20]	; (8000f94 <main+0x218>)
 8000f7e:	f001 feb4 	bl	8002cea <HAL_UART_Transmit>
	  strcpy(buffer, "");
 8000f82:	f107 0308 	add.w	r3, r7, #8
 8000f86:	3b08      	subs	r3, #8
 8000f88:	2200      	movs	r2, #0
 8000f8a:	701a      	strb	r2, [r3, #0]
	  while (strcmp(buffer, "start")){
 8000f8c:	e76d      	b.n	8000e6a <main+0xee>
 8000f8e:	bf00      	nop
 8000f90:	200000d8 	.word	0x200000d8
 8000f94:	20000098 	.word	0x20000098
 8000f98:	08003f7c 	.word	0x08003f7c
 8000f9c:	40020800 	.word	0x40020800
 8000fa0:	08003f84 	.word	0x08003f84
 8000fa4:	08003f8c 	.word	0x08003f8c
 8000fa8:	08003f94 	.word	0x08003f94
 8000fac:	08003f9c 	.word	0x08003f9c
 8000fb0:	08003fa4 	.word	0x08003fa4
 8000fb4:	08003fb0 	.word	0x08003fb0

08000fb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b094      	sub	sp, #80	; 0x50
 8000fbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fbe:	f107 0320 	add.w	r3, r7, #32
 8000fc2:	2230      	movs	r2, #48	; 0x30
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f002 fbbe 	bl	8003748 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fcc:	f107 030c 	add.w	r3, r7, #12
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	605a      	str	r2, [r3, #4]
 8000fd6:	609a      	str	r2, [r3, #8]
 8000fd8:	60da      	str	r2, [r3, #12]
 8000fda:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fdc:	2300      	movs	r3, #0
 8000fde:	60bb      	str	r3, [r7, #8]
 8000fe0:	4b22      	ldr	r3, [pc, #136]	; (800106c <SystemClock_Config+0xb4>)
 8000fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe4:	4a21      	ldr	r2, [pc, #132]	; (800106c <SystemClock_Config+0xb4>)
 8000fe6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fea:	6413      	str	r3, [r2, #64]	; 0x40
 8000fec:	4b1f      	ldr	r3, [pc, #124]	; (800106c <SystemClock_Config+0xb4>)
 8000fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ff4:	60bb      	str	r3, [r7, #8]
 8000ff6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	607b      	str	r3, [r7, #4]
 8000ffc:	4b1c      	ldr	r3, [pc, #112]	; (8001070 <SystemClock_Config+0xb8>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a1b      	ldr	r2, [pc, #108]	; (8001070 <SystemClock_Config+0xb8>)
 8001002:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001006:	6013      	str	r3, [r2, #0]
 8001008:	4b19      	ldr	r3, [pc, #100]	; (8001070 <SystemClock_Config+0xb8>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001010:	607b      	str	r3, [r7, #4]
 8001012:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001014:	2302      	movs	r3, #2
 8001016:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001018:	2301      	movs	r3, #1
 800101a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800101c:	2310      	movs	r3, #16
 800101e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001020:	2300      	movs	r3, #0
 8001022:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001024:	f107 0320 	add.w	r3, r7, #32
 8001028:	4618      	mov	r0, r3
 800102a:	f001 f9d5 	bl	80023d8 <HAL_RCC_OscConfig>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001034:	f000 f990 	bl	8001358 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001038:	230f      	movs	r3, #15
 800103a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800103c:	2300      	movs	r3, #0
 800103e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001040:	2300      	movs	r3, #0
 8001042:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001044:	2300      	movs	r3, #0
 8001046:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001048:	2300      	movs	r3, #0
 800104a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800104c:	f107 030c 	add.w	r3, r7, #12
 8001050:	2100      	movs	r1, #0
 8001052:	4618      	mov	r0, r3
 8001054:	f001 fc30 	bl	80028b8 <HAL_RCC_ClockConfig>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800105e:	f000 f97b 	bl	8001358 <Error_Handler>
  }
}
 8001062:	bf00      	nop
 8001064:	3750      	adds	r7, #80	; 0x50
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	40023800 	.word	0x40023800
 8001070:	40007000 	.word	0x40007000

08001074 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800107a:	463b      	mov	r3, r7
 800107c:	2200      	movs	r2, #0
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	605a      	str	r2, [r3, #4]
 8001082:	609a      	str	r2, [r3, #8]
 8001084:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001086:	4b21      	ldr	r3, [pc, #132]	; (800110c <MX_ADC1_Init+0x98>)
 8001088:	4a21      	ldr	r2, [pc, #132]	; (8001110 <MX_ADC1_Init+0x9c>)
 800108a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800108c:	4b1f      	ldr	r3, [pc, #124]	; (800110c <MX_ADC1_Init+0x98>)
 800108e:	2200      	movs	r2, #0
 8001090:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001092:	4b1e      	ldr	r3, [pc, #120]	; (800110c <MX_ADC1_Init+0x98>)
 8001094:	2200      	movs	r2, #0
 8001096:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001098:	4b1c      	ldr	r3, [pc, #112]	; (800110c <MX_ADC1_Init+0x98>)
 800109a:	2200      	movs	r2, #0
 800109c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800109e:	4b1b      	ldr	r3, [pc, #108]	; (800110c <MX_ADC1_Init+0x98>)
 80010a0:	2201      	movs	r2, #1
 80010a2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010a4:	4b19      	ldr	r3, [pc, #100]	; (800110c <MX_ADC1_Init+0x98>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010ac:	4b17      	ldr	r3, [pc, #92]	; (800110c <MX_ADC1_Init+0x98>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010b2:	4b16      	ldr	r3, [pc, #88]	; (800110c <MX_ADC1_Init+0x98>)
 80010b4:	4a17      	ldr	r2, [pc, #92]	; (8001114 <MX_ADC1_Init+0xa0>)
 80010b6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010b8:	4b14      	ldr	r3, [pc, #80]	; (800110c <MX_ADC1_Init+0x98>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010be:	4b13      	ldr	r3, [pc, #76]	; (800110c <MX_ADC1_Init+0x98>)
 80010c0:	2201      	movs	r2, #1
 80010c2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010c4:	4b11      	ldr	r3, [pc, #68]	; (800110c <MX_ADC1_Init+0x98>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80010cc:	4b0f      	ldr	r3, [pc, #60]	; (800110c <MX_ADC1_Init+0x98>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010d2:	480e      	ldr	r0, [pc, #56]	; (800110c <MX_ADC1_Init+0x98>)
 80010d4:	f000 fb2c 	bl	8001730 <HAL_ADC_Init>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80010de:	f000 f93b 	bl	8001358 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80010e2:	2300      	movs	r3, #0
 80010e4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010e6:	2301      	movs	r3, #1
 80010e8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010ea:	2300      	movs	r3, #0
 80010ec:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010ee:	463b      	mov	r3, r7
 80010f0:	4619      	mov	r1, r3
 80010f2:	4806      	ldr	r0, [pc, #24]	; (800110c <MX_ADC1_Init+0x98>)
 80010f4:	f000 fcb8 	bl	8001a68 <HAL_ADC_ConfigChannel>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80010fe:	f000 f92b 	bl	8001358 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001102:	bf00      	nop
 8001104:	3710      	adds	r7, #16
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	200000d8 	.word	0x200000d8
 8001110:	40012000 	.word	0x40012000
 8001114:	0f000001 	.word	0x0f000001

08001118 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800111c:	4b11      	ldr	r3, [pc, #68]	; (8001164 <MX_USART3_UART_Init+0x4c>)
 800111e:	4a12      	ldr	r2, [pc, #72]	; (8001168 <MX_USART3_UART_Init+0x50>)
 8001120:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001122:	4b10      	ldr	r3, [pc, #64]	; (8001164 <MX_USART3_UART_Init+0x4c>)
 8001124:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001128:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800112a:	4b0e      	ldr	r3, [pc, #56]	; (8001164 <MX_USART3_UART_Init+0x4c>)
 800112c:	2200      	movs	r2, #0
 800112e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001130:	4b0c      	ldr	r3, [pc, #48]	; (8001164 <MX_USART3_UART_Init+0x4c>)
 8001132:	2200      	movs	r2, #0
 8001134:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001136:	4b0b      	ldr	r3, [pc, #44]	; (8001164 <MX_USART3_UART_Init+0x4c>)
 8001138:	2200      	movs	r2, #0
 800113a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800113c:	4b09      	ldr	r3, [pc, #36]	; (8001164 <MX_USART3_UART_Init+0x4c>)
 800113e:	220c      	movs	r2, #12
 8001140:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001142:	4b08      	ldr	r3, [pc, #32]	; (8001164 <MX_USART3_UART_Init+0x4c>)
 8001144:	2200      	movs	r2, #0
 8001146:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001148:	4b06      	ldr	r3, [pc, #24]	; (8001164 <MX_USART3_UART_Init+0x4c>)
 800114a:	2200      	movs	r2, #0
 800114c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800114e:	4805      	ldr	r0, [pc, #20]	; (8001164 <MX_USART3_UART_Init+0x4c>)
 8001150:	f001 fd7e 	bl	8002c50 <HAL_UART_Init>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800115a:	f000 f8fd 	bl	8001358 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800115e:	bf00      	nop
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	20000098 	.word	0x20000098
 8001168:	40004800 	.word	0x40004800

0800116c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b088      	sub	sp, #32
 8001170:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001172:	f107 030c 	add.w	r3, r7, #12
 8001176:	2200      	movs	r2, #0
 8001178:	601a      	str	r2, [r3, #0]
 800117a:	605a      	str	r2, [r3, #4]
 800117c:	609a      	str	r2, [r3, #8]
 800117e:	60da      	str	r2, [r3, #12]
 8001180:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001182:	2300      	movs	r3, #0
 8001184:	60bb      	str	r3, [r7, #8]
 8001186:	4b1f      	ldr	r3, [pc, #124]	; (8001204 <MX_GPIO_Init+0x98>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118a:	4a1e      	ldr	r2, [pc, #120]	; (8001204 <MX_GPIO_Init+0x98>)
 800118c:	f043 0304 	orr.w	r3, r3, #4
 8001190:	6313      	str	r3, [r2, #48]	; 0x30
 8001192:	4b1c      	ldr	r3, [pc, #112]	; (8001204 <MX_GPIO_Init+0x98>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001196:	f003 0304 	and.w	r3, r3, #4
 800119a:	60bb      	str	r3, [r7, #8]
 800119c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800119e:	2300      	movs	r3, #0
 80011a0:	607b      	str	r3, [r7, #4]
 80011a2:	4b18      	ldr	r3, [pc, #96]	; (8001204 <MX_GPIO_Init+0x98>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a6:	4a17      	ldr	r2, [pc, #92]	; (8001204 <MX_GPIO_Init+0x98>)
 80011a8:	f043 0301 	orr.w	r3, r3, #1
 80011ac:	6313      	str	r3, [r2, #48]	; 0x30
 80011ae:	4b15      	ldr	r3, [pc, #84]	; (8001204 <MX_GPIO_Init+0x98>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b2:	f003 0301 	and.w	r3, r3, #1
 80011b6:	607b      	str	r3, [r7, #4]
 80011b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ba:	2300      	movs	r3, #0
 80011bc:	603b      	str	r3, [r7, #0]
 80011be:	4b11      	ldr	r3, [pc, #68]	; (8001204 <MX_GPIO_Init+0x98>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c2:	4a10      	ldr	r2, [pc, #64]	; (8001204 <MX_GPIO_Init+0x98>)
 80011c4:	f043 0302 	orr.w	r3, r3, #2
 80011c8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ca:	4b0e      	ldr	r3, [pc, #56]	; (8001204 <MX_GPIO_Init+0x98>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ce:	f003 0302 	and.w	r3, r3, #2
 80011d2:	603b      	str	r3, [r7, #0]
 80011d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80011d6:	2200      	movs	r2, #0
 80011d8:	217f      	movs	r1, #127	; 0x7f
 80011da:	480b      	ldr	r0, [pc, #44]	; (8001208 <MX_GPIO_Init+0x9c>)
 80011dc:	f001 f8e2 	bl	80023a4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80011e0:	237f      	movs	r3, #127	; 0x7f
 80011e2:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e4:	2301      	movs	r3, #1
 80011e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e8:	2300      	movs	r3, #0
 80011ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ec:	2300      	movs	r3, #0
 80011ee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011f0:	f107 030c 	add.w	r3, r7, #12
 80011f4:	4619      	mov	r1, r3
 80011f6:	4804      	ldr	r0, [pc, #16]	; (8001208 <MX_GPIO_Init+0x9c>)
 80011f8:	f000 ff3a 	bl	8002070 <HAL_GPIO_Init>

}
 80011fc:	bf00      	nop
 80011fe:	3720      	adds	r7, #32
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	40023800 	.word	0x40023800
 8001208:	40020800 	.word	0x40020800
 800120c:	00000000 	.word	0x00000000

08001210 <Get_data>:

/* USER CODE BEGIN 4 */

void Get_data(GPIO_TypeDef *LED_PORT,GPIO_TypeDef *LED_PIN, uint16_t * values_list, uint16_t counter){
 8001210:	b590      	push	{r4, r7, lr}
 8001212:	b087      	sub	sp, #28
 8001214:	af00      	add	r7, sp, #0
 8001216:	60f8      	str	r0, [r7, #12]
 8001218:	60b9      	str	r1, [r7, #8]
 800121a:	607a      	str	r2, [r7, #4]
 800121c:	807b      	strh	r3, [r7, #2]

	uint16_t average = 0;
 800121e:	2300      	movs	r3, #0
 8001220:	82fb      	strh	r3, [r7, #22]

	HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_SET);
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	b29b      	uxth	r3, r3
 8001226:	2201      	movs	r2, #1
 8001228:	4619      	mov	r1, r3
 800122a:	68f8      	ldr	r0, [r7, #12]
 800122c:	f001 f8ba 	bl	80023a4 <HAL_GPIO_WritePin>
	average = 0;
 8001230:	2300      	movs	r3, #0
 8001232:	82fb      	strh	r3, [r7, #22]
	for (int i = 0; i < 10; i++ ) {
 8001234:	2300      	movs	r3, #0
 8001236:	613b      	str	r3, [r7, #16]
 8001238:	e00f      	b.n	800125a <Get_data+0x4a>
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800123a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800123e:	481e      	ldr	r0, [pc, #120]	; (80012b8 <Get_data+0xa8>)
 8001240:	f000 fb80 	bl	8001944 <HAL_ADC_PollForConversion>
	  average += HAL_ADC_GetValue(&hadc1);
 8001244:	481c      	ldr	r0, [pc, #112]	; (80012b8 <Get_data+0xa8>)
 8001246:	f000 fc01 	bl	8001a4c <HAL_ADC_GetValue>
 800124a:	4603      	mov	r3, r0
 800124c:	b29a      	uxth	r2, r3
 800124e:	8afb      	ldrh	r3, [r7, #22]
 8001250:	4413      	add	r3, r2
 8001252:	82fb      	strh	r3, [r7, #22]
	for (int i = 0; i < 10; i++ ) {
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	3301      	adds	r3, #1
 8001258:	613b      	str	r3, [r7, #16]
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	2b09      	cmp	r3, #9
 800125e:	ddec      	ble.n	800123a <Get_data+0x2a>
	}
	average *= 0.1;
 8001260:	8afb      	ldrh	r3, [r7, #22]
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff f96e 	bl	8000544 <__aeabi_i2d>
 8001268:	a311      	add	r3, pc, #68	; (adr r3, 80012b0 <Get_data+0xa0>)
 800126a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800126e:	f7ff f9d3 	bl	8000618 <__aeabi_dmul>
 8001272:	4603      	mov	r3, r0
 8001274:	460c      	mov	r4, r1
 8001276:	4618      	mov	r0, r3
 8001278:	4621      	mov	r1, r4
 800127a:	f7ff fbdf 	bl	8000a3c <__aeabi_d2uiz>
 800127e:	4603      	mov	r3, r0
 8001280:	82fb      	strh	r3, [r7, #22]
	values_list[counter] = average;
 8001282:	887b      	ldrh	r3, [r7, #2]
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	687a      	ldr	r2, [r7, #4]
 8001288:	4413      	add	r3, r2
 800128a:	8afa      	ldrh	r2, [r7, #22]
 800128c:	801a      	strh	r2, [r3, #0]
	HAL_Delay(1);
 800128e:	2001      	movs	r0, #1
 8001290:	f000 fa2c 	bl	80016ec <HAL_Delay>
	HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_RESET);
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	b29b      	uxth	r3, r3
 8001298:	2200      	movs	r2, #0
 800129a:	4619      	mov	r1, r3
 800129c:	68f8      	ldr	r0, [r7, #12]
 800129e:	f001 f881 	bl	80023a4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80012a2:	2001      	movs	r0, #1
 80012a4:	f000 fa22 	bl	80016ec <HAL_Delay>

}
 80012a8:	bf00      	nop
 80012aa:	371c      	adds	r7, #28
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd90      	pop	{r4, r7, pc}
 80012b0:	9999999a 	.word	0x9999999a
 80012b4:	3fb99999 	.word	0x3fb99999
 80012b8:	200000d8 	.word	0x200000d8

080012bc <Transmit_data>:


void Transmit_data(char *name, uint16_t *values_list){
 80012bc:	b580      	push	{r7, lr}
 80012be:	b086      	sub	sp, #24
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	6039      	str	r1, [r7, #0]

	char msg[10] = "hello\r\n";
 80012c6:	4a21      	ldr	r2, [pc, #132]	; (800134c <Transmit_data+0x90>)
 80012c8:	f107 0308 	add.w	r3, r7, #8
 80012cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012d0:	e883 0003 	stmia.w	r3, {r0, r1}
 80012d4:	2300      	movs	r3, #0
 80012d6:	823b      	strh	r3, [r7, #16]

	HAL_UART_Transmit(&huart3, name, strlen(name), HAL_MAX_DELAY);
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f7fe ff83 	bl	80001e4 <strlen>
 80012de:	4603      	mov	r3, r0
 80012e0:	b29a      	uxth	r2, r3
 80012e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012e6:	6879      	ldr	r1, [r7, #4]
 80012e8:	4819      	ldr	r0, [pc, #100]	; (8001350 <Transmit_data+0x94>)
 80012ea:	f001 fcfe 	bl	8002cea <HAL_UART_Transmit>
	HAL_Delay(200);
 80012ee:	20c8      	movs	r0, #200	; 0xc8
 80012f0:	f000 f9fc 	bl	80016ec <HAL_Delay>
	for (int i = 0; i < DataNumber ; i++) {
 80012f4:	2300      	movs	r3, #0
 80012f6:	617b      	str	r3, [r7, #20]
 80012f8:	e01c      	b.n	8001334 <Transmit_data+0x78>
		sprintf(msg, "%d\n", values_list[i]);
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	683a      	ldr	r2, [r7, #0]
 8001300:	4413      	add	r3, r2
 8001302:	881b      	ldrh	r3, [r3, #0]
 8001304:	461a      	mov	r2, r3
 8001306:	f107 0308 	add.w	r3, r7, #8
 800130a:	4912      	ldr	r1, [pc, #72]	; (8001354 <Transmit_data+0x98>)
 800130c:	4618      	mov	r0, r3
 800130e:	f002 fa23 	bl	8003758 <siprintf>
		HAL_UART_Transmit(&huart3, msg, strlen(msg), HAL_MAX_DELAY);
 8001312:	f107 0308 	add.w	r3, r7, #8
 8001316:	4618      	mov	r0, r3
 8001318:	f7fe ff64 	bl	80001e4 <strlen>
 800131c:	4603      	mov	r3, r0
 800131e:	b29a      	uxth	r2, r3
 8001320:	f107 0108 	add.w	r1, r7, #8
 8001324:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001328:	4809      	ldr	r0, [pc, #36]	; (8001350 <Transmit_data+0x94>)
 800132a:	f001 fcde 	bl	8002cea <HAL_UART_Transmit>
	for (int i = 0; i < DataNumber ; i++) {
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	3301      	adds	r3, #1
 8001332:	617b      	str	r3, [r7, #20]
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800133a:	dbde      	blt.n	80012fa <Transmit_data+0x3e>
	}
	//HAL_UART_Transmit(&huart3, "done!\r\n", strlen("done!\r\n"), HAL_MAX_DELAY);
	HAL_Delay(200);
 800133c:	20c8      	movs	r0, #200	; 0xc8
 800133e:	f000 f9d5 	bl	80016ec <HAL_Delay>
}
 8001342:	bf00      	nop
 8001344:	3718      	adds	r7, #24
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	08003fc0 	.word	0x08003fc0
 8001350:	20000098 	.word	0x20000098
 8001354:	08003fbc 	.word	0x08003fbc

08001358 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800135c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800135e:	e7fe      	b.n	800135e <Error_Handler+0x6>

08001360 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001366:	2300      	movs	r3, #0
 8001368:	607b      	str	r3, [r7, #4]
 800136a:	4b10      	ldr	r3, [pc, #64]	; (80013ac <HAL_MspInit+0x4c>)
 800136c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800136e:	4a0f      	ldr	r2, [pc, #60]	; (80013ac <HAL_MspInit+0x4c>)
 8001370:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001374:	6453      	str	r3, [r2, #68]	; 0x44
 8001376:	4b0d      	ldr	r3, [pc, #52]	; (80013ac <HAL_MspInit+0x4c>)
 8001378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800137a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800137e:	607b      	str	r3, [r7, #4]
 8001380:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001382:	2300      	movs	r3, #0
 8001384:	603b      	str	r3, [r7, #0]
 8001386:	4b09      	ldr	r3, [pc, #36]	; (80013ac <HAL_MspInit+0x4c>)
 8001388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800138a:	4a08      	ldr	r2, [pc, #32]	; (80013ac <HAL_MspInit+0x4c>)
 800138c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001390:	6413      	str	r3, [r2, #64]	; 0x40
 8001392:	4b06      	ldr	r3, [pc, #24]	; (80013ac <HAL_MspInit+0x4c>)
 8001394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001396:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800139a:	603b      	str	r3, [r7, #0]
 800139c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800139e:	bf00      	nop
 80013a0:	370c      	adds	r7, #12
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	40023800 	.word	0x40023800

080013b0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b08a      	sub	sp, #40	; 0x28
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b8:	f107 0314 	add.w	r3, r7, #20
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]
 80013c6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a17      	ldr	r2, [pc, #92]	; (800142c <HAL_ADC_MspInit+0x7c>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d127      	bne.n	8001422 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80013d2:	2300      	movs	r3, #0
 80013d4:	613b      	str	r3, [r7, #16]
 80013d6:	4b16      	ldr	r3, [pc, #88]	; (8001430 <HAL_ADC_MspInit+0x80>)
 80013d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013da:	4a15      	ldr	r2, [pc, #84]	; (8001430 <HAL_ADC_MspInit+0x80>)
 80013dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013e0:	6453      	str	r3, [r2, #68]	; 0x44
 80013e2:	4b13      	ldr	r3, [pc, #76]	; (8001430 <HAL_ADC_MspInit+0x80>)
 80013e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013ea:	613b      	str	r3, [r7, #16]
 80013ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ee:	2300      	movs	r3, #0
 80013f0:	60fb      	str	r3, [r7, #12]
 80013f2:	4b0f      	ldr	r3, [pc, #60]	; (8001430 <HAL_ADC_MspInit+0x80>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f6:	4a0e      	ldr	r2, [pc, #56]	; (8001430 <HAL_ADC_MspInit+0x80>)
 80013f8:	f043 0301 	orr.w	r3, r3, #1
 80013fc:	6313      	str	r3, [r2, #48]	; 0x30
 80013fe:	4b0c      	ldr	r3, [pc, #48]	; (8001430 <HAL_ADC_MspInit+0x80>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001402:	f003 0301 	and.w	r3, r3, #1
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800140a:	2301      	movs	r3, #1
 800140c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800140e:	2303      	movs	r3, #3
 8001410:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001412:	2300      	movs	r3, #0
 8001414:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001416:	f107 0314 	add.w	r3, r7, #20
 800141a:	4619      	mov	r1, r3
 800141c:	4805      	ldr	r0, [pc, #20]	; (8001434 <HAL_ADC_MspInit+0x84>)
 800141e:	f000 fe27 	bl	8002070 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001422:	bf00      	nop
 8001424:	3728      	adds	r7, #40	; 0x28
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	40012000 	.word	0x40012000
 8001430:	40023800 	.word	0x40023800
 8001434:	40020000 	.word	0x40020000

08001438 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b08a      	sub	sp, #40	; 0x28
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001440:	f107 0314 	add.w	r3, r7, #20
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	609a      	str	r2, [r3, #8]
 800144c:	60da      	str	r2, [r3, #12]
 800144e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a19      	ldr	r2, [pc, #100]	; (80014bc <HAL_UART_MspInit+0x84>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d12c      	bne.n	80014b4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800145a:	2300      	movs	r3, #0
 800145c:	613b      	str	r3, [r7, #16]
 800145e:	4b18      	ldr	r3, [pc, #96]	; (80014c0 <HAL_UART_MspInit+0x88>)
 8001460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001462:	4a17      	ldr	r2, [pc, #92]	; (80014c0 <HAL_UART_MspInit+0x88>)
 8001464:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001468:	6413      	str	r3, [r2, #64]	; 0x40
 800146a:	4b15      	ldr	r3, [pc, #84]	; (80014c0 <HAL_UART_MspInit+0x88>)
 800146c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800146e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001472:	613b      	str	r3, [r7, #16]
 8001474:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001476:	2300      	movs	r3, #0
 8001478:	60fb      	str	r3, [r7, #12]
 800147a:	4b11      	ldr	r3, [pc, #68]	; (80014c0 <HAL_UART_MspInit+0x88>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147e:	4a10      	ldr	r2, [pc, #64]	; (80014c0 <HAL_UART_MspInit+0x88>)
 8001480:	f043 0302 	orr.w	r3, r3, #2
 8001484:	6313      	str	r3, [r2, #48]	; 0x30
 8001486:	4b0e      	ldr	r3, [pc, #56]	; (80014c0 <HAL_UART_MspInit+0x88>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148a:	f003 0302 	and.w	r3, r3, #2
 800148e:	60fb      	str	r3, [r7, #12]
 8001490:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001492:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001496:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001498:	2302      	movs	r3, #2
 800149a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149c:	2300      	movs	r3, #0
 800149e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014a0:	2303      	movs	r3, #3
 80014a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80014a4:	2307      	movs	r3, #7
 80014a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a8:	f107 0314 	add.w	r3, r7, #20
 80014ac:	4619      	mov	r1, r3
 80014ae:	4805      	ldr	r0, [pc, #20]	; (80014c4 <HAL_UART_MspInit+0x8c>)
 80014b0:	f000 fdde 	bl	8002070 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80014b4:	bf00      	nop
 80014b6:	3728      	adds	r7, #40	; 0x28
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	40004800 	.word	0x40004800
 80014c0:	40023800 	.word	0x40023800
 80014c4:	40020400 	.word	0x40020400

080014c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014cc:	e7fe      	b.n	80014cc <NMI_Handler+0x4>

080014ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014ce:	b480      	push	{r7}
 80014d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014d2:	e7fe      	b.n	80014d2 <HardFault_Handler+0x4>

080014d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014d8:	e7fe      	b.n	80014d8 <MemManage_Handler+0x4>

080014da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014da:	b480      	push	{r7}
 80014dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014de:	e7fe      	b.n	80014de <BusFault_Handler+0x4>

080014e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014e4:	e7fe      	b.n	80014e4 <UsageFault_Handler+0x4>

080014e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014e6:	b480      	push	{r7}
 80014e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014ea:	bf00      	nop
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014f8:	bf00      	nop
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr

08001502 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001502:	b480      	push	{r7}
 8001504:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001506:	bf00      	nop
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr

08001510 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001514:	f000 f8ca 	bl	80016ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001518:	bf00      	nop
 800151a:	bd80      	pop	{r7, pc}

0800151c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001524:	4a14      	ldr	r2, [pc, #80]	; (8001578 <_sbrk+0x5c>)
 8001526:	4b15      	ldr	r3, [pc, #84]	; (800157c <_sbrk+0x60>)
 8001528:	1ad3      	subs	r3, r2, r3
 800152a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001530:	4b13      	ldr	r3, [pc, #76]	; (8001580 <_sbrk+0x64>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d102      	bne.n	800153e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001538:	4b11      	ldr	r3, [pc, #68]	; (8001580 <_sbrk+0x64>)
 800153a:	4a12      	ldr	r2, [pc, #72]	; (8001584 <_sbrk+0x68>)
 800153c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800153e:	4b10      	ldr	r3, [pc, #64]	; (8001580 <_sbrk+0x64>)
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	4413      	add	r3, r2
 8001546:	693a      	ldr	r2, [r7, #16]
 8001548:	429a      	cmp	r2, r3
 800154a:	d207      	bcs.n	800155c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800154c:	f002 f8d2 	bl	80036f4 <__errno>
 8001550:	4602      	mov	r2, r0
 8001552:	230c      	movs	r3, #12
 8001554:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001556:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800155a:	e009      	b.n	8001570 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800155c:	4b08      	ldr	r3, [pc, #32]	; (8001580 <_sbrk+0x64>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001562:	4b07      	ldr	r3, [pc, #28]	; (8001580 <_sbrk+0x64>)
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4413      	add	r3, r2
 800156a:	4a05      	ldr	r2, [pc, #20]	; (8001580 <_sbrk+0x64>)
 800156c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800156e:	68fb      	ldr	r3, [r7, #12]
}
 8001570:	4618      	mov	r0, r3
 8001572:	3718      	adds	r7, #24
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	20020000 	.word	0x20020000
 800157c:	00000400 	.word	0x00000400
 8001580:	2000008c 	.word	0x2000008c
 8001584:	20000128 	.word	0x20000128

08001588 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800158c:	4b08      	ldr	r3, [pc, #32]	; (80015b0 <SystemInit+0x28>)
 800158e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001592:	4a07      	ldr	r2, [pc, #28]	; (80015b0 <SystemInit+0x28>)
 8001594:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001598:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800159c:	4b04      	ldr	r3, [pc, #16]	; (80015b0 <SystemInit+0x28>)
 800159e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80015a2:	609a      	str	r2, [r3, #8]
#endif
}
 80015a4:	bf00      	nop
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	e000ed00 	.word	0xe000ed00

080015b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80015b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015ec <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80015b8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80015ba:	e003      	b.n	80015c4 <LoopCopyDataInit>

080015bc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80015bc:	4b0c      	ldr	r3, [pc, #48]	; (80015f0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80015be:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80015c0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80015c2:	3104      	adds	r1, #4

080015c4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80015c4:	480b      	ldr	r0, [pc, #44]	; (80015f4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80015c6:	4b0c      	ldr	r3, [pc, #48]	; (80015f8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80015c8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80015ca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80015cc:	d3f6      	bcc.n	80015bc <CopyDataInit>
  ldr  r2, =_sbss
 80015ce:	4a0b      	ldr	r2, [pc, #44]	; (80015fc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80015d0:	e002      	b.n	80015d8 <LoopFillZerobss>

080015d2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80015d2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80015d4:	f842 3b04 	str.w	r3, [r2], #4

080015d8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80015d8:	4b09      	ldr	r3, [pc, #36]	; (8001600 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80015da:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80015dc:	d3f9      	bcc.n	80015d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80015de:	f7ff ffd3 	bl	8001588 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015e2:	f002 f88d 	bl	8003700 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015e6:	f7ff fbc9 	bl	8000d7c <main>
  bx  lr    
 80015ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80015ec:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80015f0:	08004028 	.word	0x08004028
  ldr  r0, =_sdata
 80015f4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80015f8:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 80015fc:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8001600:	20000128 	.word	0x20000128

08001604 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001604:	e7fe      	b.n	8001604 <ADC_IRQHandler>
	...

08001608 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800160c:	4b0e      	ldr	r3, [pc, #56]	; (8001648 <HAL_Init+0x40>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a0d      	ldr	r2, [pc, #52]	; (8001648 <HAL_Init+0x40>)
 8001612:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001616:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001618:	4b0b      	ldr	r3, [pc, #44]	; (8001648 <HAL_Init+0x40>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a0a      	ldr	r2, [pc, #40]	; (8001648 <HAL_Init+0x40>)
 800161e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001622:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001624:	4b08      	ldr	r3, [pc, #32]	; (8001648 <HAL_Init+0x40>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a07      	ldr	r2, [pc, #28]	; (8001648 <HAL_Init+0x40>)
 800162a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800162e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001630:	2003      	movs	r0, #3
 8001632:	f000 fce9 	bl	8002008 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001636:	2000      	movs	r0, #0
 8001638:	f000 f808 	bl	800164c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800163c:	f7ff fe90 	bl	8001360 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40023c00 	.word	0x40023c00

0800164c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001654:	4b12      	ldr	r3, [pc, #72]	; (80016a0 <HAL_InitTick+0x54>)
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	4b12      	ldr	r3, [pc, #72]	; (80016a4 <HAL_InitTick+0x58>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	4619      	mov	r1, r3
 800165e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001662:	fbb3 f3f1 	udiv	r3, r3, r1
 8001666:	fbb2 f3f3 	udiv	r3, r2, r3
 800166a:	4618      	mov	r0, r3
 800166c:	f000 fcf3 	bl	8002056 <HAL_SYSTICK_Config>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001676:	2301      	movs	r3, #1
 8001678:	e00e      	b.n	8001698 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2b0f      	cmp	r3, #15
 800167e:	d80a      	bhi.n	8001696 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001680:	2200      	movs	r2, #0
 8001682:	6879      	ldr	r1, [r7, #4]
 8001684:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001688:	f000 fcc9 	bl	800201e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800168c:	4a06      	ldr	r2, [pc, #24]	; (80016a8 <HAL_InitTick+0x5c>)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001692:	2300      	movs	r3, #0
 8001694:	e000      	b.n	8001698 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001696:	2301      	movs	r3, #1
}
 8001698:	4618      	mov	r0, r3
 800169a:	3708      	adds	r7, #8
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	20000000 	.word	0x20000000
 80016a4:	20000008 	.word	0x20000008
 80016a8:	20000004 	.word	0x20000004

080016ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016b0:	4b06      	ldr	r3, [pc, #24]	; (80016cc <HAL_IncTick+0x20>)
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	461a      	mov	r2, r3
 80016b6:	4b06      	ldr	r3, [pc, #24]	; (80016d0 <HAL_IncTick+0x24>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4413      	add	r3, r2
 80016bc:	4a04      	ldr	r2, [pc, #16]	; (80016d0 <HAL_IncTick+0x24>)
 80016be:	6013      	str	r3, [r2, #0]
}
 80016c0:	bf00      	nop
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	20000008 	.word	0x20000008
 80016d0:	20000120 	.word	0x20000120

080016d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  return uwTick;
 80016d8:	4b03      	ldr	r3, [pc, #12]	; (80016e8 <HAL_GetTick+0x14>)
 80016da:	681b      	ldr	r3, [r3, #0]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	20000120 	.word	0x20000120

080016ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016f4:	f7ff ffee 	bl	80016d4 <HAL_GetTick>
 80016f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001704:	d005      	beq.n	8001712 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001706:	4b09      	ldr	r3, [pc, #36]	; (800172c <HAL_Delay+0x40>)
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	461a      	mov	r2, r3
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	4413      	add	r3, r2
 8001710:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001712:	bf00      	nop
 8001714:	f7ff ffde 	bl	80016d4 <HAL_GetTick>
 8001718:	4602      	mov	r2, r0
 800171a:	68bb      	ldr	r3, [r7, #8]
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	68fa      	ldr	r2, [r7, #12]
 8001720:	429a      	cmp	r2, r3
 8001722:	d8f7      	bhi.n	8001714 <HAL_Delay+0x28>
  {
  }
}
 8001724:	bf00      	nop
 8001726:	3710      	adds	r7, #16
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20000008 	.word	0x20000008

08001730 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001738:	2300      	movs	r3, #0
 800173a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d101      	bne.n	8001746 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	e033      	b.n	80017ae <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800174a:	2b00      	cmp	r3, #0
 800174c:	d109      	bne.n	8001762 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800174e:	6878      	ldr	r0, [r7, #4]
 8001750:	f7ff fe2e 	bl	80013b0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2200      	movs	r2, #0
 8001758:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2200      	movs	r2, #0
 800175e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001766:	f003 0310 	and.w	r3, r3, #16
 800176a:	2b00      	cmp	r3, #0
 800176c:	d118      	bne.n	80017a0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001772:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001776:	f023 0302 	bic.w	r3, r3, #2
 800177a:	f043 0202 	orr.w	r2, r3, #2
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001782:	6878      	ldr	r0, [r7, #4]
 8001784:	f000 fa92 	bl	8001cac <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2200      	movs	r2, #0
 800178c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001792:	f023 0303 	bic.w	r3, r3, #3
 8001796:	f043 0201 	orr.w	r2, r3, #1
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	641a      	str	r2, [r3, #64]	; 0x40
 800179e:	e001      	b.n	80017a4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2200      	movs	r2, #0
 80017a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80017ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3710      	adds	r7, #16
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
	...

080017b8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b085      	sub	sp, #20
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80017c0:	2300      	movs	r3, #0
 80017c2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80017ca:	2b01      	cmp	r3, #1
 80017cc:	d101      	bne.n	80017d2 <HAL_ADC_Start+0x1a>
 80017ce:	2302      	movs	r3, #2
 80017d0:	e0a5      	b.n	800191e <HAL_ADC_Start+0x166>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2201      	movs	r2, #1
 80017d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	f003 0301 	and.w	r3, r3, #1
 80017e4:	2b01      	cmp	r3, #1
 80017e6:	d018      	beq.n	800181a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	689a      	ldr	r2, [r3, #8]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f042 0201 	orr.w	r2, r2, #1
 80017f6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80017f8:	4b4c      	ldr	r3, [pc, #304]	; (800192c <HAL_ADC_Start+0x174>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a4c      	ldr	r2, [pc, #304]	; (8001930 <HAL_ADC_Start+0x178>)
 80017fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001802:	0c9a      	lsrs	r2, r3, #18
 8001804:	4613      	mov	r3, r2
 8001806:	005b      	lsls	r3, r3, #1
 8001808:	4413      	add	r3, r2
 800180a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800180c:	e002      	b.n	8001814 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	3b01      	subs	r3, #1
 8001812:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d1f9      	bne.n	800180e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	f003 0301 	and.w	r3, r3, #1
 8001824:	2b01      	cmp	r3, #1
 8001826:	d179      	bne.n	800191c <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001830:	f023 0301 	bic.w	r3, r3, #1
 8001834:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001846:	2b00      	cmp	r3, #0
 8001848:	d007      	beq.n	800185a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001852:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001862:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001866:	d106      	bne.n	8001876 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800186c:	f023 0206 	bic.w	r2, r3, #6
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	645a      	str	r2, [r3, #68]	; 0x44
 8001874:	e002      	b.n	800187c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2200      	movs	r2, #0
 800187a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2200      	movs	r2, #0
 8001880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001884:	4b2b      	ldr	r3, [pc, #172]	; (8001934 <HAL_ADC_Start+0x17c>)
 8001886:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001890:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f003 031f 	and.w	r3, r3, #31
 800189a:	2b00      	cmp	r3, #0
 800189c:	d12a      	bne.n	80018f4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a25      	ldr	r2, [pc, #148]	; (8001938 <HAL_ADC_Start+0x180>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d015      	beq.n	80018d4 <HAL_ADC_Start+0x11c>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a23      	ldr	r2, [pc, #140]	; (800193c <HAL_ADC_Start+0x184>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d105      	bne.n	80018be <HAL_ADC_Start+0x106>
 80018b2:	4b20      	ldr	r3, [pc, #128]	; (8001934 <HAL_ADC_Start+0x17c>)
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	f003 031f 	and.w	r3, r3, #31
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d00a      	beq.n	80018d4 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a1f      	ldr	r2, [pc, #124]	; (8001940 <HAL_ADC_Start+0x188>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d129      	bne.n	800191c <HAL_ADC_Start+0x164>
 80018c8:	4b1a      	ldr	r3, [pc, #104]	; (8001934 <HAL_ADC_Start+0x17c>)
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	f003 031f 	and.w	r3, r3, #31
 80018d0:	2b0f      	cmp	r3, #15
 80018d2:	d823      	bhi.n	800191c <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d11c      	bne.n	800191c <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	689a      	ldr	r2, [r3, #8]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80018f0:	609a      	str	r2, [r3, #8]
 80018f2:	e013      	b.n	800191c <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a0f      	ldr	r2, [pc, #60]	; (8001938 <HAL_ADC_Start+0x180>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d10e      	bne.n	800191c <HAL_ADC_Start+0x164>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001908:	2b00      	cmp	r3, #0
 800190a:	d107      	bne.n	800191c <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	689a      	ldr	r2, [r3, #8]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800191a:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800191c:	2300      	movs	r3, #0
}
 800191e:	4618      	mov	r0, r3
 8001920:	3714      	adds	r7, #20
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	20000000 	.word	0x20000000
 8001930:	431bde83 	.word	0x431bde83
 8001934:	40012300 	.word	0x40012300
 8001938:	40012000 	.word	0x40012000
 800193c:	40012100 	.word	0x40012100
 8001940:	40012200 	.word	0x40012200

08001944 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b084      	sub	sp, #16
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800194e:	2300      	movs	r3, #0
 8001950:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800195c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001960:	d113      	bne.n	800198a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800196c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001970:	d10b      	bne.n	800198a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001976:	f043 0220 	orr.w	r2, r3, #32
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e05c      	b.n	8001a44 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800198a:	f7ff fea3 	bl	80016d4 <HAL_GetTick>
 800198e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001990:	e01a      	b.n	80019c8 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001998:	d016      	beq.n	80019c8 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d007      	beq.n	80019b0 <HAL_ADC_PollForConversion+0x6c>
 80019a0:	f7ff fe98 	bl	80016d4 <HAL_GetTick>
 80019a4:	4602      	mov	r2, r0
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	683a      	ldr	r2, [r7, #0]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d20b      	bcs.n	80019c8 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b4:	f043 0204 	orr.w	r2, r3, #4
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2200      	movs	r2, #0
 80019c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80019c4:	2303      	movs	r3, #3
 80019c6:	e03d      	b.n	8001a44 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 0302 	and.w	r3, r3, #2
 80019d2:	2b02      	cmp	r3, #2
 80019d4:	d1dd      	bne.n	8001992 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f06f 0212 	mvn.w	r2, #18
 80019de:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d123      	bne.n	8001a42 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d11f      	bne.n	8001a42 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a08:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d006      	beq.n	8001a1e <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d111      	bne.n	8001a42 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a22:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d105      	bne.n	8001a42 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3a:	f043 0201 	orr.w	r2, r3, #1
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001a42:	2300      	movs	r3, #0
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3710      	adds	r7, #16
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	370c      	adds	r7, #12
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
	...

08001a68 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b085      	sub	sp, #20
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001a72:	2300      	movs	r3, #0
 8001a74:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d101      	bne.n	8001a84 <HAL_ADC_ConfigChannel+0x1c>
 8001a80:	2302      	movs	r3, #2
 8001a82:	e105      	b.n	8001c90 <HAL_ADC_ConfigChannel+0x228>
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2201      	movs	r2, #1
 8001a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	2b09      	cmp	r3, #9
 8001a92:	d925      	bls.n	8001ae0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	68d9      	ldr	r1, [r3, #12]
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	b29b      	uxth	r3, r3
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	4613      	mov	r3, r2
 8001aa4:	005b      	lsls	r3, r3, #1
 8001aa6:	4413      	add	r3, r2
 8001aa8:	3b1e      	subs	r3, #30
 8001aaa:	2207      	movs	r2, #7
 8001aac:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab0:	43da      	mvns	r2, r3
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	400a      	ands	r2, r1
 8001ab8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	68d9      	ldr	r1, [r3, #12]
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	689a      	ldr	r2, [r3, #8]
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	b29b      	uxth	r3, r3
 8001aca:	4618      	mov	r0, r3
 8001acc:	4603      	mov	r3, r0
 8001ace:	005b      	lsls	r3, r3, #1
 8001ad0:	4403      	add	r3, r0
 8001ad2:	3b1e      	subs	r3, #30
 8001ad4:	409a      	lsls	r2, r3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	430a      	orrs	r2, r1
 8001adc:	60da      	str	r2, [r3, #12]
 8001ade:	e022      	b.n	8001b26 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	6919      	ldr	r1, [r3, #16]
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	461a      	mov	r2, r3
 8001aee:	4613      	mov	r3, r2
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	4413      	add	r3, r2
 8001af4:	2207      	movs	r2, #7
 8001af6:	fa02 f303 	lsl.w	r3, r2, r3
 8001afa:	43da      	mvns	r2, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	400a      	ands	r2, r1
 8001b02:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	6919      	ldr	r1, [r3, #16]
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	689a      	ldr	r2, [r3, #8]
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	b29b      	uxth	r3, r3
 8001b14:	4618      	mov	r0, r3
 8001b16:	4603      	mov	r3, r0
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	4403      	add	r3, r0
 8001b1c:	409a      	lsls	r2, r3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	430a      	orrs	r2, r1
 8001b24:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	2b06      	cmp	r3, #6
 8001b2c:	d824      	bhi.n	8001b78 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685a      	ldr	r2, [r3, #4]
 8001b38:	4613      	mov	r3, r2
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	4413      	add	r3, r2
 8001b3e:	3b05      	subs	r3, #5
 8001b40:	221f      	movs	r2, #31
 8001b42:	fa02 f303 	lsl.w	r3, r2, r3
 8001b46:	43da      	mvns	r2, r3
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	400a      	ands	r2, r1
 8001b4e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	685a      	ldr	r2, [r3, #4]
 8001b62:	4613      	mov	r3, r2
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	4413      	add	r3, r2
 8001b68:	3b05      	subs	r3, #5
 8001b6a:	fa00 f203 	lsl.w	r2, r0, r3
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	430a      	orrs	r2, r1
 8001b74:	635a      	str	r2, [r3, #52]	; 0x34
 8001b76:	e04c      	b.n	8001c12 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	2b0c      	cmp	r3, #12
 8001b7e:	d824      	bhi.n	8001bca <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	685a      	ldr	r2, [r3, #4]
 8001b8a:	4613      	mov	r3, r2
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	4413      	add	r3, r2
 8001b90:	3b23      	subs	r3, #35	; 0x23
 8001b92:	221f      	movs	r2, #31
 8001b94:	fa02 f303 	lsl.w	r3, r2, r3
 8001b98:	43da      	mvns	r2, r3
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	400a      	ands	r2, r1
 8001ba0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	b29b      	uxth	r3, r3
 8001bae:	4618      	mov	r0, r3
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	685a      	ldr	r2, [r3, #4]
 8001bb4:	4613      	mov	r3, r2
 8001bb6:	009b      	lsls	r3, r3, #2
 8001bb8:	4413      	add	r3, r2
 8001bba:	3b23      	subs	r3, #35	; 0x23
 8001bbc:	fa00 f203 	lsl.w	r2, r0, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	430a      	orrs	r2, r1
 8001bc6:	631a      	str	r2, [r3, #48]	; 0x30
 8001bc8:	e023      	b.n	8001c12 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	685a      	ldr	r2, [r3, #4]
 8001bd4:	4613      	mov	r3, r2
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	4413      	add	r3, r2
 8001bda:	3b41      	subs	r3, #65	; 0x41
 8001bdc:	221f      	movs	r2, #31
 8001bde:	fa02 f303 	lsl.w	r3, r2, r3
 8001be2:	43da      	mvns	r2, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	400a      	ands	r2, r1
 8001bea:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	b29b      	uxth	r3, r3
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	685a      	ldr	r2, [r3, #4]
 8001bfe:	4613      	mov	r3, r2
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	4413      	add	r3, r2
 8001c04:	3b41      	subs	r3, #65	; 0x41
 8001c06:	fa00 f203 	lsl.w	r2, r0, r3
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	430a      	orrs	r2, r1
 8001c10:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c12:	4b22      	ldr	r3, [pc, #136]	; (8001c9c <HAL_ADC_ConfigChannel+0x234>)
 8001c14:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a21      	ldr	r2, [pc, #132]	; (8001ca0 <HAL_ADC_ConfigChannel+0x238>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d109      	bne.n	8001c34 <HAL_ADC_ConfigChannel+0x1cc>
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2b12      	cmp	r3, #18
 8001c26:	d105      	bne.n	8001c34 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a19      	ldr	r2, [pc, #100]	; (8001ca0 <HAL_ADC_ConfigChannel+0x238>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d123      	bne.n	8001c86 <HAL_ADC_ConfigChannel+0x21e>
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	2b10      	cmp	r3, #16
 8001c44:	d003      	beq.n	8001c4e <HAL_ADC_ConfigChannel+0x1e6>
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	2b11      	cmp	r3, #17
 8001c4c:	d11b      	bne.n	8001c86 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2b10      	cmp	r3, #16
 8001c60:	d111      	bne.n	8001c86 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c62:	4b10      	ldr	r3, [pc, #64]	; (8001ca4 <HAL_ADC_ConfigChannel+0x23c>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4a10      	ldr	r2, [pc, #64]	; (8001ca8 <HAL_ADC_ConfigChannel+0x240>)
 8001c68:	fba2 2303 	umull	r2, r3, r2, r3
 8001c6c:	0c9a      	lsrs	r2, r3, #18
 8001c6e:	4613      	mov	r3, r2
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	4413      	add	r3, r2
 8001c74:	005b      	lsls	r3, r3, #1
 8001c76:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001c78:	e002      	b.n	8001c80 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	3b01      	subs	r3, #1
 8001c7e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d1f9      	bne.n	8001c7a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001c8e:	2300      	movs	r3, #0
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3714      	adds	r7, #20
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr
 8001c9c:	40012300 	.word	0x40012300
 8001ca0:	40012000 	.word	0x40012000
 8001ca4:	20000000 	.word	0x20000000
 8001ca8:	431bde83 	.word	0x431bde83

08001cac <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b085      	sub	sp, #20
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001cb4:	4b79      	ldr	r3, [pc, #484]	; (8001e9c <ADC_Init+0x1f0>)
 8001cb6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	685a      	ldr	r2, [r3, #4]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	431a      	orrs	r2, r3
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	685a      	ldr	r2, [r3, #4]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001ce0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	6859      	ldr	r1, [r3, #4]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	691b      	ldr	r3, [r3, #16]
 8001cec:	021a      	lsls	r2, r3, #8
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	430a      	orrs	r2, r1
 8001cf4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	685a      	ldr	r2, [r3, #4]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001d04:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	6859      	ldr	r1, [r3, #4]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	689a      	ldr	r2, [r3, #8]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	430a      	orrs	r2, r1
 8001d16:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	689a      	ldr	r2, [r3, #8]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d26:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	6899      	ldr	r1, [r3, #8]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	68da      	ldr	r2, [r3, #12]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	430a      	orrs	r2, r1
 8001d38:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d3e:	4a58      	ldr	r2, [pc, #352]	; (8001ea0 <ADC_Init+0x1f4>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d022      	beq.n	8001d8a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	689a      	ldr	r2, [r3, #8]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001d52:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	6899      	ldr	r1, [r3, #8]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	430a      	orrs	r2, r1
 8001d64:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	689a      	ldr	r2, [r3, #8]
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001d74:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	6899      	ldr	r1, [r3, #8]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	430a      	orrs	r2, r1
 8001d86:	609a      	str	r2, [r3, #8]
 8001d88:	e00f      	b.n	8001daa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	689a      	ldr	r2, [r3, #8]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001d98:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	689a      	ldr	r2, [r3, #8]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001da8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	689a      	ldr	r2, [r3, #8]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f022 0202 	bic.w	r2, r2, #2
 8001db8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	6899      	ldr	r1, [r3, #8]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	7e1b      	ldrb	r3, [r3, #24]
 8001dc4:	005a      	lsls	r2, r3, #1
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	430a      	orrs	r2, r1
 8001dcc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d01b      	beq.n	8001e10 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	685a      	ldr	r2, [r3, #4]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001de6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	685a      	ldr	r2, [r3, #4]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001df6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	6859      	ldr	r1, [r3, #4]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e02:	3b01      	subs	r3, #1
 8001e04:	035a      	lsls	r2, r3, #13
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	430a      	orrs	r2, r1
 8001e0c:	605a      	str	r2, [r3, #4]
 8001e0e:	e007      	b.n	8001e20 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	685a      	ldr	r2, [r3, #4]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e1e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001e2e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	69db      	ldr	r3, [r3, #28]
 8001e3a:	3b01      	subs	r3, #1
 8001e3c:	051a      	lsls	r2, r3, #20
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	430a      	orrs	r2, r1
 8001e44:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	689a      	ldr	r2, [r3, #8]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001e54:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	6899      	ldr	r1, [r3, #8]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001e62:	025a      	lsls	r2, r3, #9
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	430a      	orrs	r2, r1
 8001e6a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	689a      	ldr	r2, [r3, #8]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e7a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	6899      	ldr	r1, [r3, #8]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	695b      	ldr	r3, [r3, #20]
 8001e86:	029a      	lsls	r2, r3, #10
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	430a      	orrs	r2, r1
 8001e8e:	609a      	str	r2, [r3, #8]
}
 8001e90:	bf00      	nop
 8001e92:	3714      	adds	r7, #20
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr
 8001e9c:	40012300 	.word	0x40012300
 8001ea0:	0f000001 	.word	0x0f000001

08001ea4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b085      	sub	sp, #20
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	f003 0307 	and.w	r3, r3, #7
 8001eb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001eb4:	4b0c      	ldr	r3, [pc, #48]	; (8001ee8 <__NVIC_SetPriorityGrouping+0x44>)
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eba:	68ba      	ldr	r2, [r7, #8]
 8001ebc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ecc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ed0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ed4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ed6:	4a04      	ldr	r2, [pc, #16]	; (8001ee8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	60d3      	str	r3, [r2, #12]
}
 8001edc:	bf00      	nop
 8001ede:	3714      	adds	r7, #20
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr
 8001ee8:	e000ed00 	.word	0xe000ed00

08001eec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ef0:	4b04      	ldr	r3, [pc, #16]	; (8001f04 <__NVIC_GetPriorityGrouping+0x18>)
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	0a1b      	lsrs	r3, r3, #8
 8001ef6:	f003 0307 	and.w	r3, r3, #7
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr
 8001f04:	e000ed00 	.word	0xe000ed00

08001f08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	6039      	str	r1, [r7, #0]
 8001f12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	db0a      	blt.n	8001f32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	b2da      	uxtb	r2, r3
 8001f20:	490c      	ldr	r1, [pc, #48]	; (8001f54 <__NVIC_SetPriority+0x4c>)
 8001f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f26:	0112      	lsls	r2, r2, #4
 8001f28:	b2d2      	uxtb	r2, r2
 8001f2a:	440b      	add	r3, r1
 8001f2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f30:	e00a      	b.n	8001f48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	b2da      	uxtb	r2, r3
 8001f36:	4908      	ldr	r1, [pc, #32]	; (8001f58 <__NVIC_SetPriority+0x50>)
 8001f38:	79fb      	ldrb	r3, [r7, #7]
 8001f3a:	f003 030f 	and.w	r3, r3, #15
 8001f3e:	3b04      	subs	r3, #4
 8001f40:	0112      	lsls	r2, r2, #4
 8001f42:	b2d2      	uxtb	r2, r2
 8001f44:	440b      	add	r3, r1
 8001f46:	761a      	strb	r2, [r3, #24]
}
 8001f48:	bf00      	nop
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr
 8001f54:	e000e100 	.word	0xe000e100
 8001f58:	e000ed00 	.word	0xe000ed00

08001f5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b089      	sub	sp, #36	; 0x24
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	60f8      	str	r0, [r7, #12]
 8001f64:	60b9      	str	r1, [r7, #8]
 8001f66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	f003 0307 	and.w	r3, r3, #7
 8001f6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	f1c3 0307 	rsb	r3, r3, #7
 8001f76:	2b04      	cmp	r3, #4
 8001f78:	bf28      	it	cs
 8001f7a:	2304      	movcs	r3, #4
 8001f7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	3304      	adds	r3, #4
 8001f82:	2b06      	cmp	r3, #6
 8001f84:	d902      	bls.n	8001f8c <NVIC_EncodePriority+0x30>
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	3b03      	subs	r3, #3
 8001f8a:	e000      	b.n	8001f8e <NVIC_EncodePriority+0x32>
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f90:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9a:	43da      	mvns	r2, r3
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	401a      	ands	r2, r3
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fa4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	fa01 f303 	lsl.w	r3, r1, r3
 8001fae:	43d9      	mvns	r1, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fb4:	4313      	orrs	r3, r2
         );
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3724      	adds	r7, #36	; 0x24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
	...

08001fc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	3b01      	subs	r3, #1
 8001fd0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fd4:	d301      	bcc.n	8001fda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e00f      	b.n	8001ffa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fda:	4a0a      	ldr	r2, [pc, #40]	; (8002004 <SysTick_Config+0x40>)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	3b01      	subs	r3, #1
 8001fe0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fe2:	210f      	movs	r1, #15
 8001fe4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001fe8:	f7ff ff8e 	bl	8001f08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fec:	4b05      	ldr	r3, [pc, #20]	; (8002004 <SysTick_Config+0x40>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ff2:	4b04      	ldr	r3, [pc, #16]	; (8002004 <SysTick_Config+0x40>)
 8001ff4:	2207      	movs	r2, #7
 8001ff6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	e000e010 	.word	0xe000e010

08002008 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	f7ff ff47 	bl	8001ea4 <__NVIC_SetPriorityGrouping>
}
 8002016:	bf00      	nop
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}

0800201e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800201e:	b580      	push	{r7, lr}
 8002020:	b086      	sub	sp, #24
 8002022:	af00      	add	r7, sp, #0
 8002024:	4603      	mov	r3, r0
 8002026:	60b9      	str	r1, [r7, #8]
 8002028:	607a      	str	r2, [r7, #4]
 800202a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800202c:	2300      	movs	r3, #0
 800202e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002030:	f7ff ff5c 	bl	8001eec <__NVIC_GetPriorityGrouping>
 8002034:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	68b9      	ldr	r1, [r7, #8]
 800203a:	6978      	ldr	r0, [r7, #20]
 800203c:	f7ff ff8e 	bl	8001f5c <NVIC_EncodePriority>
 8002040:	4602      	mov	r2, r0
 8002042:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002046:	4611      	mov	r1, r2
 8002048:	4618      	mov	r0, r3
 800204a:	f7ff ff5d 	bl	8001f08 <__NVIC_SetPriority>
}
 800204e:	bf00      	nop
 8002050:	3718      	adds	r7, #24
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b082      	sub	sp, #8
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f7ff ffb0 	bl	8001fc4 <SysTick_Config>
 8002064:	4603      	mov	r3, r0
}
 8002066:	4618      	mov	r0, r3
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
	...

08002070 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002070:	b480      	push	{r7}
 8002072:	b089      	sub	sp, #36	; 0x24
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800207a:	2300      	movs	r3, #0
 800207c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800207e:	2300      	movs	r3, #0
 8002080:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002082:	2300      	movs	r3, #0
 8002084:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002086:	2300      	movs	r3, #0
 8002088:	61fb      	str	r3, [r7, #28]
 800208a:	e16b      	b.n	8002364 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800208c:	2201      	movs	r2, #1
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	fa02 f303 	lsl.w	r3, r2, r3
 8002094:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	697a      	ldr	r2, [r7, #20]
 800209c:	4013      	ands	r3, r2
 800209e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020a0:	693a      	ldr	r2, [r7, #16]
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	429a      	cmp	r2, r3
 80020a6:	f040 815a 	bne.w	800235e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d00b      	beq.n	80020ca <HAL_GPIO_Init+0x5a>
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d007      	beq.n	80020ca <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80020be:	2b11      	cmp	r3, #17
 80020c0:	d003      	beq.n	80020ca <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	2b12      	cmp	r3, #18
 80020c8:	d130      	bne.n	800212c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	005b      	lsls	r3, r3, #1
 80020d4:	2203      	movs	r2, #3
 80020d6:	fa02 f303 	lsl.w	r3, r2, r3
 80020da:	43db      	mvns	r3, r3
 80020dc:	69ba      	ldr	r2, [r7, #24]
 80020de:	4013      	ands	r3, r2
 80020e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	68da      	ldr	r2, [r3, #12]
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	005b      	lsls	r3, r3, #1
 80020ea:	fa02 f303 	lsl.w	r3, r2, r3
 80020ee:	69ba      	ldr	r2, [r7, #24]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	69ba      	ldr	r2, [r7, #24]
 80020f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002100:	2201      	movs	r2, #1
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	fa02 f303 	lsl.w	r3, r2, r3
 8002108:	43db      	mvns	r3, r3
 800210a:	69ba      	ldr	r2, [r7, #24]
 800210c:	4013      	ands	r3, r2
 800210e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	091b      	lsrs	r3, r3, #4
 8002116:	f003 0201 	and.w	r2, r3, #1
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	fa02 f303 	lsl.w	r3, r2, r3
 8002120:	69ba      	ldr	r2, [r7, #24]
 8002122:	4313      	orrs	r3, r2
 8002124:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	69ba      	ldr	r2, [r7, #24]
 800212a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	2203      	movs	r2, #3
 8002138:	fa02 f303 	lsl.w	r3, r2, r3
 800213c:	43db      	mvns	r3, r3
 800213e:	69ba      	ldr	r2, [r7, #24]
 8002140:	4013      	ands	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	689a      	ldr	r2, [r3, #8]
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	005b      	lsls	r3, r3, #1
 800214c:	fa02 f303 	lsl.w	r3, r2, r3
 8002150:	69ba      	ldr	r2, [r7, #24]
 8002152:	4313      	orrs	r3, r2
 8002154:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	69ba      	ldr	r2, [r7, #24]
 800215a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	2b02      	cmp	r3, #2
 8002162:	d003      	beq.n	800216c <HAL_GPIO_Init+0xfc>
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	2b12      	cmp	r3, #18
 800216a:	d123      	bne.n	80021b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800216c:	69fb      	ldr	r3, [r7, #28]
 800216e:	08da      	lsrs	r2, r3, #3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	3208      	adds	r2, #8
 8002174:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002178:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	f003 0307 	and.w	r3, r3, #7
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	220f      	movs	r2, #15
 8002184:	fa02 f303 	lsl.w	r3, r2, r3
 8002188:	43db      	mvns	r3, r3
 800218a:	69ba      	ldr	r2, [r7, #24]
 800218c:	4013      	ands	r3, r2
 800218e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	691a      	ldr	r2, [r3, #16]
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	f003 0307 	and.w	r3, r3, #7
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	fa02 f303 	lsl.w	r3, r2, r3
 80021a0:	69ba      	ldr	r2, [r7, #24]
 80021a2:	4313      	orrs	r3, r2
 80021a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	08da      	lsrs	r2, r3, #3
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	3208      	adds	r2, #8
 80021ae:	69b9      	ldr	r1, [r7, #24]
 80021b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	005b      	lsls	r3, r3, #1
 80021be:	2203      	movs	r2, #3
 80021c0:	fa02 f303 	lsl.w	r3, r2, r3
 80021c4:	43db      	mvns	r3, r3
 80021c6:	69ba      	ldr	r2, [r7, #24]
 80021c8:	4013      	ands	r3, r2
 80021ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f003 0203 	and.w	r2, r3, #3
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	005b      	lsls	r3, r3, #1
 80021d8:	fa02 f303 	lsl.w	r3, r2, r3
 80021dc:	69ba      	ldr	r2, [r7, #24]
 80021de:	4313      	orrs	r3, r2
 80021e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	69ba      	ldr	r2, [r7, #24]
 80021e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	f000 80b4 	beq.w	800235e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021f6:	2300      	movs	r3, #0
 80021f8:	60fb      	str	r3, [r7, #12]
 80021fa:	4b5f      	ldr	r3, [pc, #380]	; (8002378 <HAL_GPIO_Init+0x308>)
 80021fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021fe:	4a5e      	ldr	r2, [pc, #376]	; (8002378 <HAL_GPIO_Init+0x308>)
 8002200:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002204:	6453      	str	r3, [r2, #68]	; 0x44
 8002206:	4b5c      	ldr	r3, [pc, #368]	; (8002378 <HAL_GPIO_Init+0x308>)
 8002208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800220a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800220e:	60fb      	str	r3, [r7, #12]
 8002210:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002212:	4a5a      	ldr	r2, [pc, #360]	; (800237c <HAL_GPIO_Init+0x30c>)
 8002214:	69fb      	ldr	r3, [r7, #28]
 8002216:	089b      	lsrs	r3, r3, #2
 8002218:	3302      	adds	r3, #2
 800221a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800221e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	f003 0303 	and.w	r3, r3, #3
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	220f      	movs	r2, #15
 800222a:	fa02 f303 	lsl.w	r3, r2, r3
 800222e:	43db      	mvns	r3, r3
 8002230:	69ba      	ldr	r2, [r7, #24]
 8002232:	4013      	ands	r3, r2
 8002234:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a51      	ldr	r2, [pc, #324]	; (8002380 <HAL_GPIO_Init+0x310>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d02b      	beq.n	8002296 <HAL_GPIO_Init+0x226>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a50      	ldr	r2, [pc, #320]	; (8002384 <HAL_GPIO_Init+0x314>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d025      	beq.n	8002292 <HAL_GPIO_Init+0x222>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a4f      	ldr	r2, [pc, #316]	; (8002388 <HAL_GPIO_Init+0x318>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d01f      	beq.n	800228e <HAL_GPIO_Init+0x21e>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a4e      	ldr	r2, [pc, #312]	; (800238c <HAL_GPIO_Init+0x31c>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d019      	beq.n	800228a <HAL_GPIO_Init+0x21a>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a4d      	ldr	r2, [pc, #308]	; (8002390 <HAL_GPIO_Init+0x320>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d013      	beq.n	8002286 <HAL_GPIO_Init+0x216>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4a4c      	ldr	r2, [pc, #304]	; (8002394 <HAL_GPIO_Init+0x324>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d00d      	beq.n	8002282 <HAL_GPIO_Init+0x212>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a4b      	ldr	r2, [pc, #300]	; (8002398 <HAL_GPIO_Init+0x328>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d007      	beq.n	800227e <HAL_GPIO_Init+0x20e>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a4a      	ldr	r2, [pc, #296]	; (800239c <HAL_GPIO_Init+0x32c>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d101      	bne.n	800227a <HAL_GPIO_Init+0x20a>
 8002276:	2307      	movs	r3, #7
 8002278:	e00e      	b.n	8002298 <HAL_GPIO_Init+0x228>
 800227a:	2308      	movs	r3, #8
 800227c:	e00c      	b.n	8002298 <HAL_GPIO_Init+0x228>
 800227e:	2306      	movs	r3, #6
 8002280:	e00a      	b.n	8002298 <HAL_GPIO_Init+0x228>
 8002282:	2305      	movs	r3, #5
 8002284:	e008      	b.n	8002298 <HAL_GPIO_Init+0x228>
 8002286:	2304      	movs	r3, #4
 8002288:	e006      	b.n	8002298 <HAL_GPIO_Init+0x228>
 800228a:	2303      	movs	r3, #3
 800228c:	e004      	b.n	8002298 <HAL_GPIO_Init+0x228>
 800228e:	2302      	movs	r3, #2
 8002290:	e002      	b.n	8002298 <HAL_GPIO_Init+0x228>
 8002292:	2301      	movs	r3, #1
 8002294:	e000      	b.n	8002298 <HAL_GPIO_Init+0x228>
 8002296:	2300      	movs	r3, #0
 8002298:	69fa      	ldr	r2, [r7, #28]
 800229a:	f002 0203 	and.w	r2, r2, #3
 800229e:	0092      	lsls	r2, r2, #2
 80022a0:	4093      	lsls	r3, r2
 80022a2:	69ba      	ldr	r2, [r7, #24]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022a8:	4934      	ldr	r1, [pc, #208]	; (800237c <HAL_GPIO_Init+0x30c>)
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	089b      	lsrs	r3, r3, #2
 80022ae:	3302      	adds	r3, #2
 80022b0:	69ba      	ldr	r2, [r7, #24]
 80022b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022b6:	4b3a      	ldr	r3, [pc, #232]	; (80023a0 <HAL_GPIO_Init+0x330>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	43db      	mvns	r3, r3
 80022c0:	69ba      	ldr	r2, [r7, #24]
 80022c2:	4013      	ands	r3, r2
 80022c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d003      	beq.n	80022da <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80022d2:	69ba      	ldr	r2, [r7, #24]
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80022da:	4a31      	ldr	r2, [pc, #196]	; (80023a0 <HAL_GPIO_Init+0x330>)
 80022dc:	69bb      	ldr	r3, [r7, #24]
 80022de:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80022e0:	4b2f      	ldr	r3, [pc, #188]	; (80023a0 <HAL_GPIO_Init+0x330>)
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	43db      	mvns	r3, r3
 80022ea:	69ba      	ldr	r2, [r7, #24]
 80022ec:	4013      	ands	r3, r2
 80022ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d003      	beq.n	8002304 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80022fc:	69ba      	ldr	r2, [r7, #24]
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	4313      	orrs	r3, r2
 8002302:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002304:	4a26      	ldr	r2, [pc, #152]	; (80023a0 <HAL_GPIO_Init+0x330>)
 8002306:	69bb      	ldr	r3, [r7, #24]
 8002308:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800230a:	4b25      	ldr	r3, [pc, #148]	; (80023a0 <HAL_GPIO_Init+0x330>)
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	43db      	mvns	r3, r3
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	4013      	ands	r3, r2
 8002318:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d003      	beq.n	800232e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002326:	69ba      	ldr	r2, [r7, #24]
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	4313      	orrs	r3, r2
 800232c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800232e:	4a1c      	ldr	r2, [pc, #112]	; (80023a0 <HAL_GPIO_Init+0x330>)
 8002330:	69bb      	ldr	r3, [r7, #24]
 8002332:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002334:	4b1a      	ldr	r3, [pc, #104]	; (80023a0 <HAL_GPIO_Init+0x330>)
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	43db      	mvns	r3, r3
 800233e:	69ba      	ldr	r2, [r7, #24]
 8002340:	4013      	ands	r3, r2
 8002342:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800234c:	2b00      	cmp	r3, #0
 800234e:	d003      	beq.n	8002358 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	4313      	orrs	r3, r2
 8002356:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002358:	4a11      	ldr	r2, [pc, #68]	; (80023a0 <HAL_GPIO_Init+0x330>)
 800235a:	69bb      	ldr	r3, [r7, #24]
 800235c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	3301      	adds	r3, #1
 8002362:	61fb      	str	r3, [r7, #28]
 8002364:	69fb      	ldr	r3, [r7, #28]
 8002366:	2b0f      	cmp	r3, #15
 8002368:	f67f ae90 	bls.w	800208c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800236c:	bf00      	nop
 800236e:	3724      	adds	r7, #36	; 0x24
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr
 8002378:	40023800 	.word	0x40023800
 800237c:	40013800 	.word	0x40013800
 8002380:	40020000 	.word	0x40020000
 8002384:	40020400 	.word	0x40020400
 8002388:	40020800 	.word	0x40020800
 800238c:	40020c00 	.word	0x40020c00
 8002390:	40021000 	.word	0x40021000
 8002394:	40021400 	.word	0x40021400
 8002398:	40021800 	.word	0x40021800
 800239c:	40021c00 	.word	0x40021c00
 80023a0:	40013c00 	.word	0x40013c00

080023a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
 80023ac:	460b      	mov	r3, r1
 80023ae:	807b      	strh	r3, [r7, #2]
 80023b0:	4613      	mov	r3, r2
 80023b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023b4:	787b      	ldrb	r3, [r7, #1]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d003      	beq.n	80023c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023ba:	887a      	ldrh	r2, [r7, #2]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80023c0:	e003      	b.n	80023ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80023c2:	887b      	ldrh	r3, [r7, #2]
 80023c4:	041a      	lsls	r2, r3, #16
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	619a      	str	r2, [r3, #24]
}
 80023ca:	bf00      	nop
 80023cc:	370c      	adds	r7, #12
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
	...

080023d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b086      	sub	sp, #24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d101      	bne.n	80023ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e25b      	b.n	80028a2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d075      	beq.n	80024e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80023f6:	4ba3      	ldr	r3, [pc, #652]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	f003 030c 	and.w	r3, r3, #12
 80023fe:	2b04      	cmp	r3, #4
 8002400:	d00c      	beq.n	800241c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002402:	4ba0      	ldr	r3, [pc, #640]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800240a:	2b08      	cmp	r3, #8
 800240c:	d112      	bne.n	8002434 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800240e:	4b9d      	ldr	r3, [pc, #628]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002416:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800241a:	d10b      	bne.n	8002434 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800241c:	4b99      	ldr	r3, [pc, #612]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002424:	2b00      	cmp	r3, #0
 8002426:	d05b      	beq.n	80024e0 <HAL_RCC_OscConfig+0x108>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d157      	bne.n	80024e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e236      	b.n	80028a2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800243c:	d106      	bne.n	800244c <HAL_RCC_OscConfig+0x74>
 800243e:	4b91      	ldr	r3, [pc, #580]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a90      	ldr	r2, [pc, #576]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 8002444:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002448:	6013      	str	r3, [r2, #0]
 800244a:	e01d      	b.n	8002488 <HAL_RCC_OscConfig+0xb0>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002454:	d10c      	bne.n	8002470 <HAL_RCC_OscConfig+0x98>
 8002456:	4b8b      	ldr	r3, [pc, #556]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a8a      	ldr	r2, [pc, #552]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 800245c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002460:	6013      	str	r3, [r2, #0]
 8002462:	4b88      	ldr	r3, [pc, #544]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a87      	ldr	r2, [pc, #540]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 8002468:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800246c:	6013      	str	r3, [r2, #0]
 800246e:	e00b      	b.n	8002488 <HAL_RCC_OscConfig+0xb0>
 8002470:	4b84      	ldr	r3, [pc, #528]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a83      	ldr	r2, [pc, #524]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 8002476:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800247a:	6013      	str	r3, [r2, #0]
 800247c:	4b81      	ldr	r3, [pc, #516]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a80      	ldr	r2, [pc, #512]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 8002482:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002486:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d013      	beq.n	80024b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002490:	f7ff f920 	bl	80016d4 <HAL_GetTick>
 8002494:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002496:	e008      	b.n	80024aa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002498:	f7ff f91c 	bl	80016d4 <HAL_GetTick>
 800249c:	4602      	mov	r2, r0
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	2b64      	cmp	r3, #100	; 0x64
 80024a4:	d901      	bls.n	80024aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80024a6:	2303      	movs	r3, #3
 80024a8:	e1fb      	b.n	80028a2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024aa:	4b76      	ldr	r3, [pc, #472]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d0f0      	beq.n	8002498 <HAL_RCC_OscConfig+0xc0>
 80024b6:	e014      	b.n	80024e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024b8:	f7ff f90c 	bl	80016d4 <HAL_GetTick>
 80024bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024be:	e008      	b.n	80024d2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024c0:	f7ff f908 	bl	80016d4 <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	2b64      	cmp	r3, #100	; 0x64
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e1e7      	b.n	80028a2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024d2:	4b6c      	ldr	r3, [pc, #432]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d1f0      	bne.n	80024c0 <HAL_RCC_OscConfig+0xe8>
 80024de:	e000      	b.n	80024e2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d063      	beq.n	80025b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80024ee:	4b65      	ldr	r3, [pc, #404]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f003 030c 	and.w	r3, r3, #12
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d00b      	beq.n	8002512 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024fa:	4b62      	ldr	r3, [pc, #392]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002502:	2b08      	cmp	r3, #8
 8002504:	d11c      	bne.n	8002540 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002506:	4b5f      	ldr	r3, [pc, #380]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d116      	bne.n	8002540 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002512:	4b5c      	ldr	r3, [pc, #368]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0302 	and.w	r3, r3, #2
 800251a:	2b00      	cmp	r3, #0
 800251c:	d005      	beq.n	800252a <HAL_RCC_OscConfig+0x152>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	2b01      	cmp	r3, #1
 8002524:	d001      	beq.n	800252a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e1bb      	b.n	80028a2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800252a:	4b56      	ldr	r3, [pc, #344]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	00db      	lsls	r3, r3, #3
 8002538:	4952      	ldr	r1, [pc, #328]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 800253a:	4313      	orrs	r3, r2
 800253c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800253e:	e03a      	b.n	80025b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d020      	beq.n	800258a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002548:	4b4f      	ldr	r3, [pc, #316]	; (8002688 <HAL_RCC_OscConfig+0x2b0>)
 800254a:	2201      	movs	r2, #1
 800254c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800254e:	f7ff f8c1 	bl	80016d4 <HAL_GetTick>
 8002552:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002554:	e008      	b.n	8002568 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002556:	f7ff f8bd 	bl	80016d4 <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	2b02      	cmp	r3, #2
 8002562:	d901      	bls.n	8002568 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002564:	2303      	movs	r3, #3
 8002566:	e19c      	b.n	80028a2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002568:	4b46      	ldr	r3, [pc, #280]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f003 0302 	and.w	r3, r3, #2
 8002570:	2b00      	cmp	r3, #0
 8002572:	d0f0      	beq.n	8002556 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002574:	4b43      	ldr	r3, [pc, #268]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	691b      	ldr	r3, [r3, #16]
 8002580:	00db      	lsls	r3, r3, #3
 8002582:	4940      	ldr	r1, [pc, #256]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 8002584:	4313      	orrs	r3, r2
 8002586:	600b      	str	r3, [r1, #0]
 8002588:	e015      	b.n	80025b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800258a:	4b3f      	ldr	r3, [pc, #252]	; (8002688 <HAL_RCC_OscConfig+0x2b0>)
 800258c:	2200      	movs	r2, #0
 800258e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002590:	f7ff f8a0 	bl	80016d4 <HAL_GetTick>
 8002594:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002596:	e008      	b.n	80025aa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002598:	f7ff f89c 	bl	80016d4 <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	2b02      	cmp	r3, #2
 80025a4:	d901      	bls.n	80025aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80025a6:	2303      	movs	r3, #3
 80025a8:	e17b      	b.n	80028a2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025aa:	4b36      	ldr	r3, [pc, #216]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 0302 	and.w	r3, r3, #2
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d1f0      	bne.n	8002598 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f003 0308 	and.w	r3, r3, #8
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d030      	beq.n	8002624 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	695b      	ldr	r3, [r3, #20]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d016      	beq.n	80025f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025ca:	4b30      	ldr	r3, [pc, #192]	; (800268c <HAL_RCC_OscConfig+0x2b4>)
 80025cc:	2201      	movs	r2, #1
 80025ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025d0:	f7ff f880 	bl	80016d4 <HAL_GetTick>
 80025d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025d6:	e008      	b.n	80025ea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025d8:	f7ff f87c 	bl	80016d4 <HAL_GetTick>
 80025dc:	4602      	mov	r2, r0
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d901      	bls.n	80025ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80025e6:	2303      	movs	r3, #3
 80025e8:	e15b      	b.n	80028a2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025ea:	4b26      	ldr	r3, [pc, #152]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 80025ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025ee:	f003 0302 	and.w	r3, r3, #2
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d0f0      	beq.n	80025d8 <HAL_RCC_OscConfig+0x200>
 80025f6:	e015      	b.n	8002624 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025f8:	4b24      	ldr	r3, [pc, #144]	; (800268c <HAL_RCC_OscConfig+0x2b4>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025fe:	f7ff f869 	bl	80016d4 <HAL_GetTick>
 8002602:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002604:	e008      	b.n	8002618 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002606:	f7ff f865 	bl	80016d4 <HAL_GetTick>
 800260a:	4602      	mov	r2, r0
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	1ad3      	subs	r3, r2, r3
 8002610:	2b02      	cmp	r3, #2
 8002612:	d901      	bls.n	8002618 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002614:	2303      	movs	r3, #3
 8002616:	e144      	b.n	80028a2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002618:	4b1a      	ldr	r3, [pc, #104]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 800261a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800261c:	f003 0302 	and.w	r3, r3, #2
 8002620:	2b00      	cmp	r3, #0
 8002622:	d1f0      	bne.n	8002606 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 0304 	and.w	r3, r3, #4
 800262c:	2b00      	cmp	r3, #0
 800262e:	f000 80a0 	beq.w	8002772 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002632:	2300      	movs	r3, #0
 8002634:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002636:	4b13      	ldr	r3, [pc, #76]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 8002638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d10f      	bne.n	8002662 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002642:	2300      	movs	r3, #0
 8002644:	60bb      	str	r3, [r7, #8]
 8002646:	4b0f      	ldr	r3, [pc, #60]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 8002648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264a:	4a0e      	ldr	r2, [pc, #56]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 800264c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002650:	6413      	str	r3, [r2, #64]	; 0x40
 8002652:	4b0c      	ldr	r3, [pc, #48]	; (8002684 <HAL_RCC_OscConfig+0x2ac>)
 8002654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002656:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800265a:	60bb      	str	r3, [r7, #8]
 800265c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800265e:	2301      	movs	r3, #1
 8002660:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002662:	4b0b      	ldr	r3, [pc, #44]	; (8002690 <HAL_RCC_OscConfig+0x2b8>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800266a:	2b00      	cmp	r3, #0
 800266c:	d121      	bne.n	80026b2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800266e:	4b08      	ldr	r3, [pc, #32]	; (8002690 <HAL_RCC_OscConfig+0x2b8>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a07      	ldr	r2, [pc, #28]	; (8002690 <HAL_RCC_OscConfig+0x2b8>)
 8002674:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002678:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800267a:	f7ff f82b 	bl	80016d4 <HAL_GetTick>
 800267e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002680:	e011      	b.n	80026a6 <HAL_RCC_OscConfig+0x2ce>
 8002682:	bf00      	nop
 8002684:	40023800 	.word	0x40023800
 8002688:	42470000 	.word	0x42470000
 800268c:	42470e80 	.word	0x42470e80
 8002690:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002694:	f7ff f81e 	bl	80016d4 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e0fd      	b.n	80028a2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026a6:	4b81      	ldr	r3, [pc, #516]	; (80028ac <HAL_RCC_OscConfig+0x4d4>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d0f0      	beq.n	8002694 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d106      	bne.n	80026c8 <HAL_RCC_OscConfig+0x2f0>
 80026ba:	4b7d      	ldr	r3, [pc, #500]	; (80028b0 <HAL_RCC_OscConfig+0x4d8>)
 80026bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026be:	4a7c      	ldr	r2, [pc, #496]	; (80028b0 <HAL_RCC_OscConfig+0x4d8>)
 80026c0:	f043 0301 	orr.w	r3, r3, #1
 80026c4:	6713      	str	r3, [r2, #112]	; 0x70
 80026c6:	e01c      	b.n	8002702 <HAL_RCC_OscConfig+0x32a>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	2b05      	cmp	r3, #5
 80026ce:	d10c      	bne.n	80026ea <HAL_RCC_OscConfig+0x312>
 80026d0:	4b77      	ldr	r3, [pc, #476]	; (80028b0 <HAL_RCC_OscConfig+0x4d8>)
 80026d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026d4:	4a76      	ldr	r2, [pc, #472]	; (80028b0 <HAL_RCC_OscConfig+0x4d8>)
 80026d6:	f043 0304 	orr.w	r3, r3, #4
 80026da:	6713      	str	r3, [r2, #112]	; 0x70
 80026dc:	4b74      	ldr	r3, [pc, #464]	; (80028b0 <HAL_RCC_OscConfig+0x4d8>)
 80026de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026e0:	4a73      	ldr	r2, [pc, #460]	; (80028b0 <HAL_RCC_OscConfig+0x4d8>)
 80026e2:	f043 0301 	orr.w	r3, r3, #1
 80026e6:	6713      	str	r3, [r2, #112]	; 0x70
 80026e8:	e00b      	b.n	8002702 <HAL_RCC_OscConfig+0x32a>
 80026ea:	4b71      	ldr	r3, [pc, #452]	; (80028b0 <HAL_RCC_OscConfig+0x4d8>)
 80026ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026ee:	4a70      	ldr	r2, [pc, #448]	; (80028b0 <HAL_RCC_OscConfig+0x4d8>)
 80026f0:	f023 0301 	bic.w	r3, r3, #1
 80026f4:	6713      	str	r3, [r2, #112]	; 0x70
 80026f6:	4b6e      	ldr	r3, [pc, #440]	; (80028b0 <HAL_RCC_OscConfig+0x4d8>)
 80026f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026fa:	4a6d      	ldr	r2, [pc, #436]	; (80028b0 <HAL_RCC_OscConfig+0x4d8>)
 80026fc:	f023 0304 	bic.w	r3, r3, #4
 8002700:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d015      	beq.n	8002736 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800270a:	f7fe ffe3 	bl	80016d4 <HAL_GetTick>
 800270e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002710:	e00a      	b.n	8002728 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002712:	f7fe ffdf 	bl	80016d4 <HAL_GetTick>
 8002716:	4602      	mov	r2, r0
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	1ad3      	subs	r3, r2, r3
 800271c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002720:	4293      	cmp	r3, r2
 8002722:	d901      	bls.n	8002728 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002724:	2303      	movs	r3, #3
 8002726:	e0bc      	b.n	80028a2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002728:	4b61      	ldr	r3, [pc, #388]	; (80028b0 <HAL_RCC_OscConfig+0x4d8>)
 800272a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800272c:	f003 0302 	and.w	r3, r3, #2
 8002730:	2b00      	cmp	r3, #0
 8002732:	d0ee      	beq.n	8002712 <HAL_RCC_OscConfig+0x33a>
 8002734:	e014      	b.n	8002760 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002736:	f7fe ffcd 	bl	80016d4 <HAL_GetTick>
 800273a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800273c:	e00a      	b.n	8002754 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800273e:	f7fe ffc9 	bl	80016d4 <HAL_GetTick>
 8002742:	4602      	mov	r2, r0
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	1ad3      	subs	r3, r2, r3
 8002748:	f241 3288 	movw	r2, #5000	; 0x1388
 800274c:	4293      	cmp	r3, r2
 800274e:	d901      	bls.n	8002754 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e0a6      	b.n	80028a2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002754:	4b56      	ldr	r3, [pc, #344]	; (80028b0 <HAL_RCC_OscConfig+0x4d8>)
 8002756:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002758:	f003 0302 	and.w	r3, r3, #2
 800275c:	2b00      	cmp	r3, #0
 800275e:	d1ee      	bne.n	800273e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002760:	7dfb      	ldrb	r3, [r7, #23]
 8002762:	2b01      	cmp	r3, #1
 8002764:	d105      	bne.n	8002772 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002766:	4b52      	ldr	r3, [pc, #328]	; (80028b0 <HAL_RCC_OscConfig+0x4d8>)
 8002768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276a:	4a51      	ldr	r2, [pc, #324]	; (80028b0 <HAL_RCC_OscConfig+0x4d8>)
 800276c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002770:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	699b      	ldr	r3, [r3, #24]
 8002776:	2b00      	cmp	r3, #0
 8002778:	f000 8092 	beq.w	80028a0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800277c:	4b4c      	ldr	r3, [pc, #304]	; (80028b0 <HAL_RCC_OscConfig+0x4d8>)
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	f003 030c 	and.w	r3, r3, #12
 8002784:	2b08      	cmp	r3, #8
 8002786:	d05c      	beq.n	8002842 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	699b      	ldr	r3, [r3, #24]
 800278c:	2b02      	cmp	r3, #2
 800278e:	d141      	bne.n	8002814 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002790:	4b48      	ldr	r3, [pc, #288]	; (80028b4 <HAL_RCC_OscConfig+0x4dc>)
 8002792:	2200      	movs	r2, #0
 8002794:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002796:	f7fe ff9d 	bl	80016d4 <HAL_GetTick>
 800279a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800279c:	e008      	b.n	80027b0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800279e:	f7fe ff99 	bl	80016d4 <HAL_GetTick>
 80027a2:	4602      	mov	r2, r0
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	1ad3      	subs	r3, r2, r3
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	d901      	bls.n	80027b0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80027ac:	2303      	movs	r3, #3
 80027ae:	e078      	b.n	80028a2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027b0:	4b3f      	ldr	r3, [pc, #252]	; (80028b0 <HAL_RCC_OscConfig+0x4d8>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d1f0      	bne.n	800279e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	69da      	ldr	r2, [r3, #28]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6a1b      	ldr	r3, [r3, #32]
 80027c4:	431a      	orrs	r2, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ca:	019b      	lsls	r3, r3, #6
 80027cc:	431a      	orrs	r2, r3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027d2:	085b      	lsrs	r3, r3, #1
 80027d4:	3b01      	subs	r3, #1
 80027d6:	041b      	lsls	r3, r3, #16
 80027d8:	431a      	orrs	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027de:	061b      	lsls	r3, r3, #24
 80027e0:	4933      	ldr	r1, [pc, #204]	; (80028b0 <HAL_RCC_OscConfig+0x4d8>)
 80027e2:	4313      	orrs	r3, r2
 80027e4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027e6:	4b33      	ldr	r3, [pc, #204]	; (80028b4 <HAL_RCC_OscConfig+0x4dc>)
 80027e8:	2201      	movs	r2, #1
 80027ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ec:	f7fe ff72 	bl	80016d4 <HAL_GetTick>
 80027f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027f2:	e008      	b.n	8002806 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027f4:	f7fe ff6e 	bl	80016d4 <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d901      	bls.n	8002806 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002802:	2303      	movs	r3, #3
 8002804:	e04d      	b.n	80028a2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002806:	4b2a      	ldr	r3, [pc, #168]	; (80028b0 <HAL_RCC_OscConfig+0x4d8>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d0f0      	beq.n	80027f4 <HAL_RCC_OscConfig+0x41c>
 8002812:	e045      	b.n	80028a0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002814:	4b27      	ldr	r3, [pc, #156]	; (80028b4 <HAL_RCC_OscConfig+0x4dc>)
 8002816:	2200      	movs	r2, #0
 8002818:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800281a:	f7fe ff5b 	bl	80016d4 <HAL_GetTick>
 800281e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002820:	e008      	b.n	8002834 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002822:	f7fe ff57 	bl	80016d4 <HAL_GetTick>
 8002826:	4602      	mov	r2, r0
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	2b02      	cmp	r3, #2
 800282e:	d901      	bls.n	8002834 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e036      	b.n	80028a2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002834:	4b1e      	ldr	r3, [pc, #120]	; (80028b0 <HAL_RCC_OscConfig+0x4d8>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800283c:	2b00      	cmp	r3, #0
 800283e:	d1f0      	bne.n	8002822 <HAL_RCC_OscConfig+0x44a>
 8002840:	e02e      	b.n	80028a0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	699b      	ldr	r3, [r3, #24]
 8002846:	2b01      	cmp	r3, #1
 8002848:	d101      	bne.n	800284e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e029      	b.n	80028a2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800284e:	4b18      	ldr	r3, [pc, #96]	; (80028b0 <HAL_RCC_OscConfig+0x4d8>)
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	69db      	ldr	r3, [r3, #28]
 800285e:	429a      	cmp	r2, r3
 8002860:	d11c      	bne.n	800289c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800286c:	429a      	cmp	r2, r3
 800286e:	d115      	bne.n	800289c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002870:	68fa      	ldr	r2, [r7, #12]
 8002872:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002876:	4013      	ands	r3, r2
 8002878:	687a      	ldr	r2, [r7, #4]
 800287a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800287c:	4293      	cmp	r3, r2
 800287e:	d10d      	bne.n	800289c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800288a:	429a      	cmp	r2, r3
 800288c:	d106      	bne.n	800289c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002898:	429a      	cmp	r2, r3
 800289a:	d001      	beq.n	80028a0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e000      	b.n	80028a2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3718      	adds	r7, #24
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	40007000 	.word	0x40007000
 80028b0:	40023800 	.word	0x40023800
 80028b4:	42470060 	.word	0x42470060

080028b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d101      	bne.n	80028cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e0cc      	b.n	8002a66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028cc:	4b68      	ldr	r3, [pc, #416]	; (8002a70 <HAL_RCC_ClockConfig+0x1b8>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 030f 	and.w	r3, r3, #15
 80028d4:	683a      	ldr	r2, [r7, #0]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d90c      	bls.n	80028f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028da:	4b65      	ldr	r3, [pc, #404]	; (8002a70 <HAL_RCC_ClockConfig+0x1b8>)
 80028dc:	683a      	ldr	r2, [r7, #0]
 80028de:	b2d2      	uxtb	r2, r2
 80028e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028e2:	4b63      	ldr	r3, [pc, #396]	; (8002a70 <HAL_RCC_ClockConfig+0x1b8>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 030f 	and.w	r3, r3, #15
 80028ea:	683a      	ldr	r2, [r7, #0]
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d001      	beq.n	80028f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	e0b8      	b.n	8002a66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0302 	and.w	r3, r3, #2
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d020      	beq.n	8002942 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0304 	and.w	r3, r3, #4
 8002908:	2b00      	cmp	r3, #0
 800290a:	d005      	beq.n	8002918 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800290c:	4b59      	ldr	r3, [pc, #356]	; (8002a74 <HAL_RCC_ClockConfig+0x1bc>)
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	4a58      	ldr	r2, [pc, #352]	; (8002a74 <HAL_RCC_ClockConfig+0x1bc>)
 8002912:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002916:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 0308 	and.w	r3, r3, #8
 8002920:	2b00      	cmp	r3, #0
 8002922:	d005      	beq.n	8002930 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002924:	4b53      	ldr	r3, [pc, #332]	; (8002a74 <HAL_RCC_ClockConfig+0x1bc>)
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	4a52      	ldr	r2, [pc, #328]	; (8002a74 <HAL_RCC_ClockConfig+0x1bc>)
 800292a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800292e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002930:	4b50      	ldr	r3, [pc, #320]	; (8002a74 <HAL_RCC_ClockConfig+0x1bc>)
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	494d      	ldr	r1, [pc, #308]	; (8002a74 <HAL_RCC_ClockConfig+0x1bc>)
 800293e:	4313      	orrs	r3, r2
 8002940:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	2b00      	cmp	r3, #0
 800294c:	d044      	beq.n	80029d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	2b01      	cmp	r3, #1
 8002954:	d107      	bne.n	8002966 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002956:	4b47      	ldr	r3, [pc, #284]	; (8002a74 <HAL_RCC_ClockConfig+0x1bc>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800295e:	2b00      	cmp	r3, #0
 8002960:	d119      	bne.n	8002996 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e07f      	b.n	8002a66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	2b02      	cmp	r3, #2
 800296c:	d003      	beq.n	8002976 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002972:	2b03      	cmp	r3, #3
 8002974:	d107      	bne.n	8002986 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002976:	4b3f      	ldr	r3, [pc, #252]	; (8002a74 <HAL_RCC_ClockConfig+0x1bc>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d109      	bne.n	8002996 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e06f      	b.n	8002a66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002986:	4b3b      	ldr	r3, [pc, #236]	; (8002a74 <HAL_RCC_ClockConfig+0x1bc>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 0302 	and.w	r3, r3, #2
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e067      	b.n	8002a66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002996:	4b37      	ldr	r3, [pc, #220]	; (8002a74 <HAL_RCC_ClockConfig+0x1bc>)
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	f023 0203 	bic.w	r2, r3, #3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	4934      	ldr	r1, [pc, #208]	; (8002a74 <HAL_RCC_ClockConfig+0x1bc>)
 80029a4:	4313      	orrs	r3, r2
 80029a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029a8:	f7fe fe94 	bl	80016d4 <HAL_GetTick>
 80029ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029ae:	e00a      	b.n	80029c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029b0:	f7fe fe90 	bl	80016d4 <HAL_GetTick>
 80029b4:	4602      	mov	r2, r0
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	1ad3      	subs	r3, r2, r3
 80029ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80029be:	4293      	cmp	r3, r2
 80029c0:	d901      	bls.n	80029c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e04f      	b.n	8002a66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029c6:	4b2b      	ldr	r3, [pc, #172]	; (8002a74 <HAL_RCC_ClockConfig+0x1bc>)
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	f003 020c 	and.w	r2, r3, #12
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d1eb      	bne.n	80029b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029d8:	4b25      	ldr	r3, [pc, #148]	; (8002a70 <HAL_RCC_ClockConfig+0x1b8>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 030f 	and.w	r3, r3, #15
 80029e0:	683a      	ldr	r2, [r7, #0]
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d20c      	bcs.n	8002a00 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029e6:	4b22      	ldr	r3, [pc, #136]	; (8002a70 <HAL_RCC_ClockConfig+0x1b8>)
 80029e8:	683a      	ldr	r2, [r7, #0]
 80029ea:	b2d2      	uxtb	r2, r2
 80029ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ee:	4b20      	ldr	r3, [pc, #128]	; (8002a70 <HAL_RCC_ClockConfig+0x1b8>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f003 030f 	and.w	r3, r3, #15
 80029f6:	683a      	ldr	r2, [r7, #0]
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d001      	beq.n	8002a00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e032      	b.n	8002a66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f003 0304 	and.w	r3, r3, #4
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d008      	beq.n	8002a1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a0c:	4b19      	ldr	r3, [pc, #100]	; (8002a74 <HAL_RCC_ClockConfig+0x1bc>)
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	4916      	ldr	r1, [pc, #88]	; (8002a74 <HAL_RCC_ClockConfig+0x1bc>)
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0308 	and.w	r3, r3, #8
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d009      	beq.n	8002a3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a2a:	4b12      	ldr	r3, [pc, #72]	; (8002a74 <HAL_RCC_ClockConfig+0x1bc>)
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	691b      	ldr	r3, [r3, #16]
 8002a36:	00db      	lsls	r3, r3, #3
 8002a38:	490e      	ldr	r1, [pc, #56]	; (8002a74 <HAL_RCC_ClockConfig+0x1bc>)
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002a3e:	f000 f821 	bl	8002a84 <HAL_RCC_GetSysClockFreq>
 8002a42:	4601      	mov	r1, r0
 8002a44:	4b0b      	ldr	r3, [pc, #44]	; (8002a74 <HAL_RCC_ClockConfig+0x1bc>)
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	091b      	lsrs	r3, r3, #4
 8002a4a:	f003 030f 	and.w	r3, r3, #15
 8002a4e:	4a0a      	ldr	r2, [pc, #40]	; (8002a78 <HAL_RCC_ClockConfig+0x1c0>)
 8002a50:	5cd3      	ldrb	r3, [r2, r3]
 8002a52:	fa21 f303 	lsr.w	r3, r1, r3
 8002a56:	4a09      	ldr	r2, [pc, #36]	; (8002a7c <HAL_RCC_ClockConfig+0x1c4>)
 8002a58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002a5a:	4b09      	ldr	r3, [pc, #36]	; (8002a80 <HAL_RCC_ClockConfig+0x1c8>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7fe fdf4 	bl	800164c <HAL_InitTick>

  return HAL_OK;
 8002a64:	2300      	movs	r3, #0
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3710      	adds	r7, #16
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	40023c00 	.word	0x40023c00
 8002a74:	40023800 	.word	0x40023800
 8002a78:	08003fcc 	.word	0x08003fcc
 8002a7c:	20000000 	.word	0x20000000
 8002a80:	20000004 	.word	0x20000004

08002a84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a86:	b085      	sub	sp, #20
 8002a88:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	607b      	str	r3, [r7, #4]
 8002a8e:	2300      	movs	r3, #0
 8002a90:	60fb      	str	r3, [r7, #12]
 8002a92:	2300      	movs	r3, #0
 8002a94:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002a96:	2300      	movs	r3, #0
 8002a98:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a9a:	4b50      	ldr	r3, [pc, #320]	; (8002bdc <HAL_RCC_GetSysClockFreq+0x158>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f003 030c 	and.w	r3, r3, #12
 8002aa2:	2b04      	cmp	r3, #4
 8002aa4:	d007      	beq.n	8002ab6 <HAL_RCC_GetSysClockFreq+0x32>
 8002aa6:	2b08      	cmp	r3, #8
 8002aa8:	d008      	beq.n	8002abc <HAL_RCC_GetSysClockFreq+0x38>
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	f040 808d 	bne.w	8002bca <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ab0:	4b4b      	ldr	r3, [pc, #300]	; (8002be0 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002ab2:	60bb      	str	r3, [r7, #8]
       break;
 8002ab4:	e08c      	b.n	8002bd0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ab6:	4b4b      	ldr	r3, [pc, #300]	; (8002be4 <HAL_RCC_GetSysClockFreq+0x160>)
 8002ab8:	60bb      	str	r3, [r7, #8]
      break;
 8002aba:	e089      	b.n	8002bd0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002abc:	4b47      	ldr	r3, [pc, #284]	; (8002bdc <HAL_RCC_GetSysClockFreq+0x158>)
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ac4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ac6:	4b45      	ldr	r3, [pc, #276]	; (8002bdc <HAL_RCC_GetSysClockFreq+0x158>)
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d023      	beq.n	8002b1a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ad2:	4b42      	ldr	r3, [pc, #264]	; (8002bdc <HAL_RCC_GetSysClockFreq+0x158>)
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	099b      	lsrs	r3, r3, #6
 8002ad8:	f04f 0400 	mov.w	r4, #0
 8002adc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002ae0:	f04f 0200 	mov.w	r2, #0
 8002ae4:	ea03 0501 	and.w	r5, r3, r1
 8002ae8:	ea04 0602 	and.w	r6, r4, r2
 8002aec:	4a3d      	ldr	r2, [pc, #244]	; (8002be4 <HAL_RCC_GetSysClockFreq+0x160>)
 8002aee:	fb02 f106 	mul.w	r1, r2, r6
 8002af2:	2200      	movs	r2, #0
 8002af4:	fb02 f205 	mul.w	r2, r2, r5
 8002af8:	440a      	add	r2, r1
 8002afa:	493a      	ldr	r1, [pc, #232]	; (8002be4 <HAL_RCC_GetSysClockFreq+0x160>)
 8002afc:	fba5 0101 	umull	r0, r1, r5, r1
 8002b00:	1853      	adds	r3, r2, r1
 8002b02:	4619      	mov	r1, r3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	f04f 0400 	mov.w	r4, #0
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	4623      	mov	r3, r4
 8002b0e:	f7fd ffb5 	bl	8000a7c <__aeabi_uldivmod>
 8002b12:	4603      	mov	r3, r0
 8002b14:	460c      	mov	r4, r1
 8002b16:	60fb      	str	r3, [r7, #12]
 8002b18:	e049      	b.n	8002bae <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b1a:	4b30      	ldr	r3, [pc, #192]	; (8002bdc <HAL_RCC_GetSysClockFreq+0x158>)
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	099b      	lsrs	r3, r3, #6
 8002b20:	f04f 0400 	mov.w	r4, #0
 8002b24:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002b28:	f04f 0200 	mov.w	r2, #0
 8002b2c:	ea03 0501 	and.w	r5, r3, r1
 8002b30:	ea04 0602 	and.w	r6, r4, r2
 8002b34:	4629      	mov	r1, r5
 8002b36:	4632      	mov	r2, r6
 8002b38:	f04f 0300 	mov.w	r3, #0
 8002b3c:	f04f 0400 	mov.w	r4, #0
 8002b40:	0154      	lsls	r4, r2, #5
 8002b42:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002b46:	014b      	lsls	r3, r1, #5
 8002b48:	4619      	mov	r1, r3
 8002b4a:	4622      	mov	r2, r4
 8002b4c:	1b49      	subs	r1, r1, r5
 8002b4e:	eb62 0206 	sbc.w	r2, r2, r6
 8002b52:	f04f 0300 	mov.w	r3, #0
 8002b56:	f04f 0400 	mov.w	r4, #0
 8002b5a:	0194      	lsls	r4, r2, #6
 8002b5c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002b60:	018b      	lsls	r3, r1, #6
 8002b62:	1a5b      	subs	r3, r3, r1
 8002b64:	eb64 0402 	sbc.w	r4, r4, r2
 8002b68:	f04f 0100 	mov.w	r1, #0
 8002b6c:	f04f 0200 	mov.w	r2, #0
 8002b70:	00e2      	lsls	r2, r4, #3
 8002b72:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002b76:	00d9      	lsls	r1, r3, #3
 8002b78:	460b      	mov	r3, r1
 8002b7a:	4614      	mov	r4, r2
 8002b7c:	195b      	adds	r3, r3, r5
 8002b7e:	eb44 0406 	adc.w	r4, r4, r6
 8002b82:	f04f 0100 	mov.w	r1, #0
 8002b86:	f04f 0200 	mov.w	r2, #0
 8002b8a:	02a2      	lsls	r2, r4, #10
 8002b8c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002b90:	0299      	lsls	r1, r3, #10
 8002b92:	460b      	mov	r3, r1
 8002b94:	4614      	mov	r4, r2
 8002b96:	4618      	mov	r0, r3
 8002b98:	4621      	mov	r1, r4
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	f04f 0400 	mov.w	r4, #0
 8002ba0:	461a      	mov	r2, r3
 8002ba2:	4623      	mov	r3, r4
 8002ba4:	f7fd ff6a 	bl	8000a7c <__aeabi_uldivmod>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	460c      	mov	r4, r1
 8002bac:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002bae:	4b0b      	ldr	r3, [pc, #44]	; (8002bdc <HAL_RCC_GetSysClockFreq+0x158>)
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	0c1b      	lsrs	r3, r3, #16
 8002bb4:	f003 0303 	and.w	r3, r3, #3
 8002bb8:	3301      	adds	r3, #1
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002bbe:	68fa      	ldr	r2, [r7, #12]
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bc6:	60bb      	str	r3, [r7, #8]
      break;
 8002bc8:	e002      	b.n	8002bd0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002bca:	4b05      	ldr	r3, [pc, #20]	; (8002be0 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002bcc:	60bb      	str	r3, [r7, #8]
      break;
 8002bce:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002bd0:	68bb      	ldr	r3, [r7, #8]
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3714      	adds	r7, #20
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	40023800 	.word	0x40023800
 8002be0:	00f42400 	.word	0x00f42400
 8002be4:	017d7840 	.word	0x017d7840

08002be8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bec:	4b03      	ldr	r3, [pc, #12]	; (8002bfc <HAL_RCC_GetHCLKFreq+0x14>)
 8002bee:	681b      	ldr	r3, [r3, #0]
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
 8002bfa:	bf00      	nop
 8002bfc:	20000000 	.word	0x20000000

08002c00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002c04:	f7ff fff0 	bl	8002be8 <HAL_RCC_GetHCLKFreq>
 8002c08:	4601      	mov	r1, r0
 8002c0a:	4b05      	ldr	r3, [pc, #20]	; (8002c20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	0a9b      	lsrs	r3, r3, #10
 8002c10:	f003 0307 	and.w	r3, r3, #7
 8002c14:	4a03      	ldr	r2, [pc, #12]	; (8002c24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c16:	5cd3      	ldrb	r3, [r2, r3]
 8002c18:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	40023800 	.word	0x40023800
 8002c24:	08003fdc 	.word	0x08003fdc

08002c28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002c2c:	f7ff ffdc 	bl	8002be8 <HAL_RCC_GetHCLKFreq>
 8002c30:	4601      	mov	r1, r0
 8002c32:	4b05      	ldr	r3, [pc, #20]	; (8002c48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	0b5b      	lsrs	r3, r3, #13
 8002c38:	f003 0307 	and.w	r3, r3, #7
 8002c3c:	4a03      	ldr	r2, [pc, #12]	; (8002c4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c3e:	5cd3      	ldrb	r3, [r2, r3]
 8002c40:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	bd80      	pop	{r7, pc}
 8002c48:	40023800 	.word	0x40023800
 8002c4c:	08003fdc 	.word	0x08003fdc

08002c50 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d101      	bne.n	8002c62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e03f      	b.n	8002ce2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d106      	bne.n	8002c7c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2200      	movs	r2, #0
 8002c72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f7fe fbde 	bl	8001438 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2224      	movs	r2, #36	; 0x24
 8002c80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	68da      	ldr	r2, [r3, #12]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002c92:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	f000 f9b1 	bl	8002ffc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	691a      	ldr	r2, [r3, #16]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002ca8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	695a      	ldr	r2, [r3, #20]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002cb8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	68da      	ldr	r2, [r3, #12]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002cc8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2220      	movs	r2, #32
 8002cd4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2220      	movs	r2, #32
 8002cdc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002ce0:	2300      	movs	r3, #0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3708      	adds	r7, #8
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}

08002cea <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cea:	b580      	push	{r7, lr}
 8002cec:	b088      	sub	sp, #32
 8002cee:	af02      	add	r7, sp, #8
 8002cf0:	60f8      	str	r0, [r7, #12]
 8002cf2:	60b9      	str	r1, [r7, #8]
 8002cf4:	603b      	str	r3, [r7, #0]
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	2b20      	cmp	r3, #32
 8002d08:	f040 8083 	bne.w	8002e12 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d002      	beq.n	8002d18 <HAL_UART_Transmit+0x2e>
 8002d12:	88fb      	ldrh	r3, [r7, #6]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d101      	bne.n	8002d1c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e07b      	b.n	8002e14 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d101      	bne.n	8002d2a <HAL_UART_Transmit+0x40>
 8002d26:	2302      	movs	r3, #2
 8002d28:	e074      	b.n	8002e14 <HAL_UART_Transmit+0x12a>
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2200      	movs	r2, #0
 8002d36:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2221      	movs	r2, #33	; 0x21
 8002d3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002d40:	f7fe fcc8 	bl	80016d4 <HAL_GetTick>
 8002d44:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	88fa      	ldrh	r2, [r7, #6]
 8002d4a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	88fa      	ldrh	r2, [r7, #6]
 8002d50:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2200      	movs	r2, #0
 8002d56:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8002d5a:	e042      	b.n	8002de2 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	3b01      	subs	r3, #1
 8002d64:	b29a      	uxth	r2, r3
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d72:	d122      	bne.n	8002dba <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	9300      	str	r3, [sp, #0]
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	2180      	movs	r1, #128	; 0x80
 8002d7e:	68f8      	ldr	r0, [r7, #12]
 8002d80:	f000 f8f2 	bl	8002f68 <UART_WaitOnFlagUntilTimeout>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d001      	beq.n	8002d8e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8002d8a:	2303      	movs	r3, #3
 8002d8c:	e042      	b.n	8002e14 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	881b      	ldrh	r3, [r3, #0]
 8002d96:	461a      	mov	r2, r3
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002da0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	691b      	ldr	r3, [r3, #16]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d103      	bne.n	8002db2 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	3302      	adds	r3, #2
 8002dae:	60bb      	str	r3, [r7, #8]
 8002db0:	e017      	b.n	8002de2 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	3301      	adds	r3, #1
 8002db6:	60bb      	str	r3, [r7, #8]
 8002db8:	e013      	b.n	8002de2 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	9300      	str	r3, [sp, #0]
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	2180      	movs	r1, #128	; 0x80
 8002dc4:	68f8      	ldr	r0, [r7, #12]
 8002dc6:	f000 f8cf 	bl	8002f68 <UART_WaitOnFlagUntilTimeout>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d001      	beq.n	8002dd4 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	e01f      	b.n	8002e14 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	1c5a      	adds	r2, r3, #1
 8002dd8:	60ba      	str	r2, [r7, #8]
 8002dda:	781a      	ldrb	r2, [r3, #0]
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002de6:	b29b      	uxth	r3, r3
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d1b7      	bne.n	8002d5c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	9300      	str	r3, [sp, #0]
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	2200      	movs	r2, #0
 8002df4:	2140      	movs	r1, #64	; 0x40
 8002df6:	68f8      	ldr	r0, [r7, #12]
 8002df8:	f000 f8b6 	bl	8002f68 <UART_WaitOnFlagUntilTimeout>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e006      	b.n	8002e14 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2220      	movs	r2, #32
 8002e0a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	e000      	b.n	8002e14 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8002e12:	2302      	movs	r3, #2
  }
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3718      	adds	r7, #24
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b088      	sub	sp, #32
 8002e20:	af02      	add	r7, sp, #8
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	60b9      	str	r1, [r7, #8]
 8002e26:	603b      	str	r3, [r7, #0]
 8002e28:	4613      	mov	r3, r2
 8002e2a:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	2b20      	cmp	r3, #32
 8002e3a:	f040 8090 	bne.w	8002f5e <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d002      	beq.n	8002e4a <HAL_UART_Receive+0x2e>
 8002e44:	88fb      	ldrh	r3, [r7, #6]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d101      	bne.n	8002e4e <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e088      	b.n	8002f60 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d101      	bne.n	8002e5c <HAL_UART_Receive+0x40>
 8002e58:	2302      	movs	r3, #2
 8002e5a:	e081      	b.n	8002f60 <HAL_UART_Receive+0x144>
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2201      	movs	r2, #1
 8002e60:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2200      	movs	r2, #0
 8002e68:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2222      	movs	r2, #34	; 0x22
 8002e6e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002e72:	f7fe fc2f 	bl	80016d4 <HAL_GetTick>
 8002e76:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	88fa      	ldrh	r2, [r7, #6]
 8002e7c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	88fa      	ldrh	r2, [r7, #6]
 8002e82:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002e8c:	e05c      	b.n	8002f48 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e92:	b29b      	uxth	r3, r3
 8002e94:	3b01      	subs	r3, #1
 8002e96:	b29a      	uxth	r2, r3
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ea4:	d12b      	bne.n	8002efe <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	9300      	str	r3, [sp, #0]
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	2200      	movs	r2, #0
 8002eae:	2120      	movs	r1, #32
 8002eb0:	68f8      	ldr	r0, [r7, #12]
 8002eb2:	f000 f859 	bl	8002f68 <UART_WaitOnFlagUntilTimeout>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d001      	beq.n	8002ec0 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e04f      	b.n	8002f60 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	691b      	ldr	r3, [r3, #16]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d10c      	bne.n	8002ee6 <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	b29b      	uxth	r3, r3
 8002ed4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ed8:	b29a      	uxth	r2, r3
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	3302      	adds	r3, #2
 8002ee2:	60bb      	str	r3, [r7, #8]
 8002ee4:	e030      	b.n	8002f48 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	b29b      	uxth	r3, r3
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	b29a      	uxth	r2, r3
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	3301      	adds	r3, #1
 8002efa:	60bb      	str	r3, [r7, #8]
 8002efc:	e024      	b.n	8002f48 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	9300      	str	r3, [sp, #0]
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	2200      	movs	r2, #0
 8002f06:	2120      	movs	r1, #32
 8002f08:	68f8      	ldr	r0, [r7, #12]
 8002f0a:	f000 f82d 	bl	8002f68 <UART_WaitOnFlagUntilTimeout>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d001      	beq.n	8002f18 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	e023      	b.n	8002f60 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	691b      	ldr	r3, [r3, #16]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d108      	bne.n	8002f32 <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	6859      	ldr	r1, [r3, #4]
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	1c5a      	adds	r2, r3, #1
 8002f2a:	60ba      	str	r2, [r7, #8]
 8002f2c:	b2ca      	uxtb	r2, r1
 8002f2e:	701a      	strb	r2, [r3, #0]
 8002f30:	e00a      	b.n	8002f48 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	b2da      	uxtb	r2, r3
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	1c59      	adds	r1, r3, #1
 8002f3e:	60b9      	str	r1, [r7, #8]
 8002f40:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002f44:	b2d2      	uxtb	r2, r2
 8002f46:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f4c:	b29b      	uxth	r3, r3
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d19d      	bne.n	8002e8e <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2220      	movs	r2, #32
 8002f56:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	e000      	b.n	8002f60 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8002f5e:	2302      	movs	r3, #2
  }
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3718      	adds	r7, #24
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b084      	sub	sp, #16
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	60f8      	str	r0, [r7, #12]
 8002f70:	60b9      	str	r1, [r7, #8]
 8002f72:	603b      	str	r3, [r7, #0]
 8002f74:	4613      	mov	r3, r2
 8002f76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f78:	e02c      	b.n	8002fd4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f80:	d028      	beq.n	8002fd4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002f82:	69bb      	ldr	r3, [r7, #24]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d007      	beq.n	8002f98 <UART_WaitOnFlagUntilTimeout+0x30>
 8002f88:	f7fe fba4 	bl	80016d4 <HAL_GetTick>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	69ba      	ldr	r2, [r7, #24]
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d21d      	bcs.n	8002fd4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	68da      	ldr	r2, [r3, #12]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002fa6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	695a      	ldr	r2, [r3, #20]
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f022 0201 	bic.w	r2, r2, #1
 8002fb6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2220      	movs	r2, #32
 8002fbc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2220      	movs	r2, #32
 8002fc4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e00f      	b.n	8002ff4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	4013      	ands	r3, r2
 8002fde:	68ba      	ldr	r2, [r7, #8]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	bf0c      	ite	eq
 8002fe4:	2301      	moveq	r3, #1
 8002fe6:	2300      	movne	r3, #0
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	461a      	mov	r2, r3
 8002fec:	79fb      	ldrb	r3, [r7, #7]
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d0c3      	beq.n	8002f7a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002ff2:	2300      	movs	r3, #0
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3710      	adds	r7, #16
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003000:	b085      	sub	sp, #20
 8003002:	af00      	add	r7, sp, #0
 8003004:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	691b      	ldr	r3, [r3, #16]
 800300c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	68da      	ldr	r2, [r3, #12]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	430a      	orrs	r2, r1
 800301a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	689a      	ldr	r2, [r3, #8]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	691b      	ldr	r3, [r3, #16]
 8003024:	431a      	orrs	r2, r3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	695b      	ldr	r3, [r3, #20]
 800302a:	431a      	orrs	r2, r3
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	69db      	ldr	r3, [r3, #28]
 8003030:	4313      	orrs	r3, r2
 8003032:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800303e:	f023 030c 	bic.w	r3, r3, #12
 8003042:	687a      	ldr	r2, [r7, #4]
 8003044:	6812      	ldr	r2, [r2, #0]
 8003046:	68f9      	ldr	r1, [r7, #12]
 8003048:	430b      	orrs	r3, r1
 800304a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	695b      	ldr	r3, [r3, #20]
 8003052:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	699a      	ldr	r2, [r3, #24]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	430a      	orrs	r2, r1
 8003060:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	69db      	ldr	r3, [r3, #28]
 8003066:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800306a:	f040 818b 	bne.w	8003384 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4ac1      	ldr	r2, [pc, #772]	; (8003378 <UART_SetConfig+0x37c>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d005      	beq.n	8003084 <UART_SetConfig+0x88>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4abf      	ldr	r2, [pc, #764]	; (800337c <UART_SetConfig+0x380>)
 800307e:	4293      	cmp	r3, r2
 8003080:	f040 80bd 	bne.w	80031fe <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003084:	f7ff fdd0 	bl	8002c28 <HAL_RCC_GetPCLK2Freq>
 8003088:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	461d      	mov	r5, r3
 800308e:	f04f 0600 	mov.w	r6, #0
 8003092:	46a8      	mov	r8, r5
 8003094:	46b1      	mov	r9, r6
 8003096:	eb18 0308 	adds.w	r3, r8, r8
 800309a:	eb49 0409 	adc.w	r4, r9, r9
 800309e:	4698      	mov	r8, r3
 80030a0:	46a1      	mov	r9, r4
 80030a2:	eb18 0805 	adds.w	r8, r8, r5
 80030a6:	eb49 0906 	adc.w	r9, r9, r6
 80030aa:	f04f 0100 	mov.w	r1, #0
 80030ae:	f04f 0200 	mov.w	r2, #0
 80030b2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80030b6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80030ba:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80030be:	4688      	mov	r8, r1
 80030c0:	4691      	mov	r9, r2
 80030c2:	eb18 0005 	adds.w	r0, r8, r5
 80030c6:	eb49 0106 	adc.w	r1, r9, r6
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	461d      	mov	r5, r3
 80030d0:	f04f 0600 	mov.w	r6, #0
 80030d4:	196b      	adds	r3, r5, r5
 80030d6:	eb46 0406 	adc.w	r4, r6, r6
 80030da:	461a      	mov	r2, r3
 80030dc:	4623      	mov	r3, r4
 80030de:	f7fd fccd 	bl	8000a7c <__aeabi_uldivmod>
 80030e2:	4603      	mov	r3, r0
 80030e4:	460c      	mov	r4, r1
 80030e6:	461a      	mov	r2, r3
 80030e8:	4ba5      	ldr	r3, [pc, #660]	; (8003380 <UART_SetConfig+0x384>)
 80030ea:	fba3 2302 	umull	r2, r3, r3, r2
 80030ee:	095b      	lsrs	r3, r3, #5
 80030f0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	461d      	mov	r5, r3
 80030f8:	f04f 0600 	mov.w	r6, #0
 80030fc:	46a9      	mov	r9, r5
 80030fe:	46b2      	mov	sl, r6
 8003100:	eb19 0309 	adds.w	r3, r9, r9
 8003104:	eb4a 040a 	adc.w	r4, sl, sl
 8003108:	4699      	mov	r9, r3
 800310a:	46a2      	mov	sl, r4
 800310c:	eb19 0905 	adds.w	r9, r9, r5
 8003110:	eb4a 0a06 	adc.w	sl, sl, r6
 8003114:	f04f 0100 	mov.w	r1, #0
 8003118:	f04f 0200 	mov.w	r2, #0
 800311c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003120:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003124:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003128:	4689      	mov	r9, r1
 800312a:	4692      	mov	sl, r2
 800312c:	eb19 0005 	adds.w	r0, r9, r5
 8003130:	eb4a 0106 	adc.w	r1, sl, r6
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	461d      	mov	r5, r3
 800313a:	f04f 0600 	mov.w	r6, #0
 800313e:	196b      	adds	r3, r5, r5
 8003140:	eb46 0406 	adc.w	r4, r6, r6
 8003144:	461a      	mov	r2, r3
 8003146:	4623      	mov	r3, r4
 8003148:	f7fd fc98 	bl	8000a7c <__aeabi_uldivmod>
 800314c:	4603      	mov	r3, r0
 800314e:	460c      	mov	r4, r1
 8003150:	461a      	mov	r2, r3
 8003152:	4b8b      	ldr	r3, [pc, #556]	; (8003380 <UART_SetConfig+0x384>)
 8003154:	fba3 1302 	umull	r1, r3, r3, r2
 8003158:	095b      	lsrs	r3, r3, #5
 800315a:	2164      	movs	r1, #100	; 0x64
 800315c:	fb01 f303 	mul.w	r3, r1, r3
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	00db      	lsls	r3, r3, #3
 8003164:	3332      	adds	r3, #50	; 0x32
 8003166:	4a86      	ldr	r2, [pc, #536]	; (8003380 <UART_SetConfig+0x384>)
 8003168:	fba2 2303 	umull	r2, r3, r2, r3
 800316c:	095b      	lsrs	r3, r3, #5
 800316e:	005b      	lsls	r3, r3, #1
 8003170:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003174:	4498      	add	r8, r3
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	461d      	mov	r5, r3
 800317a:	f04f 0600 	mov.w	r6, #0
 800317e:	46a9      	mov	r9, r5
 8003180:	46b2      	mov	sl, r6
 8003182:	eb19 0309 	adds.w	r3, r9, r9
 8003186:	eb4a 040a 	adc.w	r4, sl, sl
 800318a:	4699      	mov	r9, r3
 800318c:	46a2      	mov	sl, r4
 800318e:	eb19 0905 	adds.w	r9, r9, r5
 8003192:	eb4a 0a06 	adc.w	sl, sl, r6
 8003196:	f04f 0100 	mov.w	r1, #0
 800319a:	f04f 0200 	mov.w	r2, #0
 800319e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80031a2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80031a6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80031aa:	4689      	mov	r9, r1
 80031ac:	4692      	mov	sl, r2
 80031ae:	eb19 0005 	adds.w	r0, r9, r5
 80031b2:	eb4a 0106 	adc.w	r1, sl, r6
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	461d      	mov	r5, r3
 80031bc:	f04f 0600 	mov.w	r6, #0
 80031c0:	196b      	adds	r3, r5, r5
 80031c2:	eb46 0406 	adc.w	r4, r6, r6
 80031c6:	461a      	mov	r2, r3
 80031c8:	4623      	mov	r3, r4
 80031ca:	f7fd fc57 	bl	8000a7c <__aeabi_uldivmod>
 80031ce:	4603      	mov	r3, r0
 80031d0:	460c      	mov	r4, r1
 80031d2:	461a      	mov	r2, r3
 80031d4:	4b6a      	ldr	r3, [pc, #424]	; (8003380 <UART_SetConfig+0x384>)
 80031d6:	fba3 1302 	umull	r1, r3, r3, r2
 80031da:	095b      	lsrs	r3, r3, #5
 80031dc:	2164      	movs	r1, #100	; 0x64
 80031de:	fb01 f303 	mul.w	r3, r1, r3
 80031e2:	1ad3      	subs	r3, r2, r3
 80031e4:	00db      	lsls	r3, r3, #3
 80031e6:	3332      	adds	r3, #50	; 0x32
 80031e8:	4a65      	ldr	r2, [pc, #404]	; (8003380 <UART_SetConfig+0x384>)
 80031ea:	fba2 2303 	umull	r2, r3, r2, r3
 80031ee:	095b      	lsrs	r3, r3, #5
 80031f0:	f003 0207 	and.w	r2, r3, #7
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4442      	add	r2, r8
 80031fa:	609a      	str	r2, [r3, #8]
 80031fc:	e26f      	b.n	80036de <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80031fe:	f7ff fcff 	bl	8002c00 <HAL_RCC_GetPCLK1Freq>
 8003202:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	461d      	mov	r5, r3
 8003208:	f04f 0600 	mov.w	r6, #0
 800320c:	46a8      	mov	r8, r5
 800320e:	46b1      	mov	r9, r6
 8003210:	eb18 0308 	adds.w	r3, r8, r8
 8003214:	eb49 0409 	adc.w	r4, r9, r9
 8003218:	4698      	mov	r8, r3
 800321a:	46a1      	mov	r9, r4
 800321c:	eb18 0805 	adds.w	r8, r8, r5
 8003220:	eb49 0906 	adc.w	r9, r9, r6
 8003224:	f04f 0100 	mov.w	r1, #0
 8003228:	f04f 0200 	mov.w	r2, #0
 800322c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003230:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003234:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003238:	4688      	mov	r8, r1
 800323a:	4691      	mov	r9, r2
 800323c:	eb18 0005 	adds.w	r0, r8, r5
 8003240:	eb49 0106 	adc.w	r1, r9, r6
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	461d      	mov	r5, r3
 800324a:	f04f 0600 	mov.w	r6, #0
 800324e:	196b      	adds	r3, r5, r5
 8003250:	eb46 0406 	adc.w	r4, r6, r6
 8003254:	461a      	mov	r2, r3
 8003256:	4623      	mov	r3, r4
 8003258:	f7fd fc10 	bl	8000a7c <__aeabi_uldivmod>
 800325c:	4603      	mov	r3, r0
 800325e:	460c      	mov	r4, r1
 8003260:	461a      	mov	r2, r3
 8003262:	4b47      	ldr	r3, [pc, #284]	; (8003380 <UART_SetConfig+0x384>)
 8003264:	fba3 2302 	umull	r2, r3, r3, r2
 8003268:	095b      	lsrs	r3, r3, #5
 800326a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	461d      	mov	r5, r3
 8003272:	f04f 0600 	mov.w	r6, #0
 8003276:	46a9      	mov	r9, r5
 8003278:	46b2      	mov	sl, r6
 800327a:	eb19 0309 	adds.w	r3, r9, r9
 800327e:	eb4a 040a 	adc.w	r4, sl, sl
 8003282:	4699      	mov	r9, r3
 8003284:	46a2      	mov	sl, r4
 8003286:	eb19 0905 	adds.w	r9, r9, r5
 800328a:	eb4a 0a06 	adc.w	sl, sl, r6
 800328e:	f04f 0100 	mov.w	r1, #0
 8003292:	f04f 0200 	mov.w	r2, #0
 8003296:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800329a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800329e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80032a2:	4689      	mov	r9, r1
 80032a4:	4692      	mov	sl, r2
 80032a6:	eb19 0005 	adds.w	r0, r9, r5
 80032aa:	eb4a 0106 	adc.w	r1, sl, r6
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	461d      	mov	r5, r3
 80032b4:	f04f 0600 	mov.w	r6, #0
 80032b8:	196b      	adds	r3, r5, r5
 80032ba:	eb46 0406 	adc.w	r4, r6, r6
 80032be:	461a      	mov	r2, r3
 80032c0:	4623      	mov	r3, r4
 80032c2:	f7fd fbdb 	bl	8000a7c <__aeabi_uldivmod>
 80032c6:	4603      	mov	r3, r0
 80032c8:	460c      	mov	r4, r1
 80032ca:	461a      	mov	r2, r3
 80032cc:	4b2c      	ldr	r3, [pc, #176]	; (8003380 <UART_SetConfig+0x384>)
 80032ce:	fba3 1302 	umull	r1, r3, r3, r2
 80032d2:	095b      	lsrs	r3, r3, #5
 80032d4:	2164      	movs	r1, #100	; 0x64
 80032d6:	fb01 f303 	mul.w	r3, r1, r3
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	00db      	lsls	r3, r3, #3
 80032de:	3332      	adds	r3, #50	; 0x32
 80032e0:	4a27      	ldr	r2, [pc, #156]	; (8003380 <UART_SetConfig+0x384>)
 80032e2:	fba2 2303 	umull	r2, r3, r2, r3
 80032e6:	095b      	lsrs	r3, r3, #5
 80032e8:	005b      	lsls	r3, r3, #1
 80032ea:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80032ee:	4498      	add	r8, r3
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	461d      	mov	r5, r3
 80032f4:	f04f 0600 	mov.w	r6, #0
 80032f8:	46a9      	mov	r9, r5
 80032fa:	46b2      	mov	sl, r6
 80032fc:	eb19 0309 	adds.w	r3, r9, r9
 8003300:	eb4a 040a 	adc.w	r4, sl, sl
 8003304:	4699      	mov	r9, r3
 8003306:	46a2      	mov	sl, r4
 8003308:	eb19 0905 	adds.w	r9, r9, r5
 800330c:	eb4a 0a06 	adc.w	sl, sl, r6
 8003310:	f04f 0100 	mov.w	r1, #0
 8003314:	f04f 0200 	mov.w	r2, #0
 8003318:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800331c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003320:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003324:	4689      	mov	r9, r1
 8003326:	4692      	mov	sl, r2
 8003328:	eb19 0005 	adds.w	r0, r9, r5
 800332c:	eb4a 0106 	adc.w	r1, sl, r6
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	461d      	mov	r5, r3
 8003336:	f04f 0600 	mov.w	r6, #0
 800333a:	196b      	adds	r3, r5, r5
 800333c:	eb46 0406 	adc.w	r4, r6, r6
 8003340:	461a      	mov	r2, r3
 8003342:	4623      	mov	r3, r4
 8003344:	f7fd fb9a 	bl	8000a7c <__aeabi_uldivmod>
 8003348:	4603      	mov	r3, r0
 800334a:	460c      	mov	r4, r1
 800334c:	461a      	mov	r2, r3
 800334e:	4b0c      	ldr	r3, [pc, #48]	; (8003380 <UART_SetConfig+0x384>)
 8003350:	fba3 1302 	umull	r1, r3, r3, r2
 8003354:	095b      	lsrs	r3, r3, #5
 8003356:	2164      	movs	r1, #100	; 0x64
 8003358:	fb01 f303 	mul.w	r3, r1, r3
 800335c:	1ad3      	subs	r3, r2, r3
 800335e:	00db      	lsls	r3, r3, #3
 8003360:	3332      	adds	r3, #50	; 0x32
 8003362:	4a07      	ldr	r2, [pc, #28]	; (8003380 <UART_SetConfig+0x384>)
 8003364:	fba2 2303 	umull	r2, r3, r2, r3
 8003368:	095b      	lsrs	r3, r3, #5
 800336a:	f003 0207 	and.w	r2, r3, #7
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4442      	add	r2, r8
 8003374:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8003376:	e1b2      	b.n	80036de <UART_SetConfig+0x6e2>
 8003378:	40011000 	.word	0x40011000
 800337c:	40011400 	.word	0x40011400
 8003380:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4ad7      	ldr	r2, [pc, #860]	; (80036e8 <UART_SetConfig+0x6ec>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d005      	beq.n	800339a <UART_SetConfig+0x39e>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4ad6      	ldr	r2, [pc, #856]	; (80036ec <UART_SetConfig+0x6f0>)
 8003394:	4293      	cmp	r3, r2
 8003396:	f040 80d1 	bne.w	800353c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800339a:	f7ff fc45 	bl	8002c28 <HAL_RCC_GetPCLK2Freq>
 800339e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	469a      	mov	sl, r3
 80033a4:	f04f 0b00 	mov.w	fp, #0
 80033a8:	46d0      	mov	r8, sl
 80033aa:	46d9      	mov	r9, fp
 80033ac:	eb18 0308 	adds.w	r3, r8, r8
 80033b0:	eb49 0409 	adc.w	r4, r9, r9
 80033b4:	4698      	mov	r8, r3
 80033b6:	46a1      	mov	r9, r4
 80033b8:	eb18 080a 	adds.w	r8, r8, sl
 80033bc:	eb49 090b 	adc.w	r9, r9, fp
 80033c0:	f04f 0100 	mov.w	r1, #0
 80033c4:	f04f 0200 	mov.w	r2, #0
 80033c8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80033cc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80033d0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80033d4:	4688      	mov	r8, r1
 80033d6:	4691      	mov	r9, r2
 80033d8:	eb1a 0508 	adds.w	r5, sl, r8
 80033dc:	eb4b 0609 	adc.w	r6, fp, r9
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	4619      	mov	r1, r3
 80033e6:	f04f 0200 	mov.w	r2, #0
 80033ea:	f04f 0300 	mov.w	r3, #0
 80033ee:	f04f 0400 	mov.w	r4, #0
 80033f2:	0094      	lsls	r4, r2, #2
 80033f4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80033f8:	008b      	lsls	r3, r1, #2
 80033fa:	461a      	mov	r2, r3
 80033fc:	4623      	mov	r3, r4
 80033fe:	4628      	mov	r0, r5
 8003400:	4631      	mov	r1, r6
 8003402:	f7fd fb3b 	bl	8000a7c <__aeabi_uldivmod>
 8003406:	4603      	mov	r3, r0
 8003408:	460c      	mov	r4, r1
 800340a:	461a      	mov	r2, r3
 800340c:	4bb8      	ldr	r3, [pc, #736]	; (80036f0 <UART_SetConfig+0x6f4>)
 800340e:	fba3 2302 	umull	r2, r3, r3, r2
 8003412:	095b      	lsrs	r3, r3, #5
 8003414:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	469b      	mov	fp, r3
 800341c:	f04f 0c00 	mov.w	ip, #0
 8003420:	46d9      	mov	r9, fp
 8003422:	46e2      	mov	sl, ip
 8003424:	eb19 0309 	adds.w	r3, r9, r9
 8003428:	eb4a 040a 	adc.w	r4, sl, sl
 800342c:	4699      	mov	r9, r3
 800342e:	46a2      	mov	sl, r4
 8003430:	eb19 090b 	adds.w	r9, r9, fp
 8003434:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003438:	f04f 0100 	mov.w	r1, #0
 800343c:	f04f 0200 	mov.w	r2, #0
 8003440:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003444:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003448:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800344c:	4689      	mov	r9, r1
 800344e:	4692      	mov	sl, r2
 8003450:	eb1b 0509 	adds.w	r5, fp, r9
 8003454:	eb4c 060a 	adc.w	r6, ip, sl
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	4619      	mov	r1, r3
 800345e:	f04f 0200 	mov.w	r2, #0
 8003462:	f04f 0300 	mov.w	r3, #0
 8003466:	f04f 0400 	mov.w	r4, #0
 800346a:	0094      	lsls	r4, r2, #2
 800346c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003470:	008b      	lsls	r3, r1, #2
 8003472:	461a      	mov	r2, r3
 8003474:	4623      	mov	r3, r4
 8003476:	4628      	mov	r0, r5
 8003478:	4631      	mov	r1, r6
 800347a:	f7fd faff 	bl	8000a7c <__aeabi_uldivmod>
 800347e:	4603      	mov	r3, r0
 8003480:	460c      	mov	r4, r1
 8003482:	461a      	mov	r2, r3
 8003484:	4b9a      	ldr	r3, [pc, #616]	; (80036f0 <UART_SetConfig+0x6f4>)
 8003486:	fba3 1302 	umull	r1, r3, r3, r2
 800348a:	095b      	lsrs	r3, r3, #5
 800348c:	2164      	movs	r1, #100	; 0x64
 800348e:	fb01 f303 	mul.w	r3, r1, r3
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	011b      	lsls	r3, r3, #4
 8003496:	3332      	adds	r3, #50	; 0x32
 8003498:	4a95      	ldr	r2, [pc, #596]	; (80036f0 <UART_SetConfig+0x6f4>)
 800349a:	fba2 2303 	umull	r2, r3, r2, r3
 800349e:	095b      	lsrs	r3, r3, #5
 80034a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034a4:	4498      	add	r8, r3
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	469b      	mov	fp, r3
 80034aa:	f04f 0c00 	mov.w	ip, #0
 80034ae:	46d9      	mov	r9, fp
 80034b0:	46e2      	mov	sl, ip
 80034b2:	eb19 0309 	adds.w	r3, r9, r9
 80034b6:	eb4a 040a 	adc.w	r4, sl, sl
 80034ba:	4699      	mov	r9, r3
 80034bc:	46a2      	mov	sl, r4
 80034be:	eb19 090b 	adds.w	r9, r9, fp
 80034c2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80034c6:	f04f 0100 	mov.w	r1, #0
 80034ca:	f04f 0200 	mov.w	r2, #0
 80034ce:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80034d2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80034d6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80034da:	4689      	mov	r9, r1
 80034dc:	4692      	mov	sl, r2
 80034de:	eb1b 0509 	adds.w	r5, fp, r9
 80034e2:	eb4c 060a 	adc.w	r6, ip, sl
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	4619      	mov	r1, r3
 80034ec:	f04f 0200 	mov.w	r2, #0
 80034f0:	f04f 0300 	mov.w	r3, #0
 80034f4:	f04f 0400 	mov.w	r4, #0
 80034f8:	0094      	lsls	r4, r2, #2
 80034fa:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80034fe:	008b      	lsls	r3, r1, #2
 8003500:	461a      	mov	r2, r3
 8003502:	4623      	mov	r3, r4
 8003504:	4628      	mov	r0, r5
 8003506:	4631      	mov	r1, r6
 8003508:	f7fd fab8 	bl	8000a7c <__aeabi_uldivmod>
 800350c:	4603      	mov	r3, r0
 800350e:	460c      	mov	r4, r1
 8003510:	461a      	mov	r2, r3
 8003512:	4b77      	ldr	r3, [pc, #476]	; (80036f0 <UART_SetConfig+0x6f4>)
 8003514:	fba3 1302 	umull	r1, r3, r3, r2
 8003518:	095b      	lsrs	r3, r3, #5
 800351a:	2164      	movs	r1, #100	; 0x64
 800351c:	fb01 f303 	mul.w	r3, r1, r3
 8003520:	1ad3      	subs	r3, r2, r3
 8003522:	011b      	lsls	r3, r3, #4
 8003524:	3332      	adds	r3, #50	; 0x32
 8003526:	4a72      	ldr	r2, [pc, #456]	; (80036f0 <UART_SetConfig+0x6f4>)
 8003528:	fba2 2303 	umull	r2, r3, r2, r3
 800352c:	095b      	lsrs	r3, r3, #5
 800352e:	f003 020f 	and.w	r2, r3, #15
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4442      	add	r2, r8
 8003538:	609a      	str	r2, [r3, #8]
 800353a:	e0d0      	b.n	80036de <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800353c:	f7ff fb60 	bl	8002c00 <HAL_RCC_GetPCLK1Freq>
 8003540:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	469a      	mov	sl, r3
 8003546:	f04f 0b00 	mov.w	fp, #0
 800354a:	46d0      	mov	r8, sl
 800354c:	46d9      	mov	r9, fp
 800354e:	eb18 0308 	adds.w	r3, r8, r8
 8003552:	eb49 0409 	adc.w	r4, r9, r9
 8003556:	4698      	mov	r8, r3
 8003558:	46a1      	mov	r9, r4
 800355a:	eb18 080a 	adds.w	r8, r8, sl
 800355e:	eb49 090b 	adc.w	r9, r9, fp
 8003562:	f04f 0100 	mov.w	r1, #0
 8003566:	f04f 0200 	mov.w	r2, #0
 800356a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800356e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003572:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003576:	4688      	mov	r8, r1
 8003578:	4691      	mov	r9, r2
 800357a:	eb1a 0508 	adds.w	r5, sl, r8
 800357e:	eb4b 0609 	adc.w	r6, fp, r9
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	4619      	mov	r1, r3
 8003588:	f04f 0200 	mov.w	r2, #0
 800358c:	f04f 0300 	mov.w	r3, #0
 8003590:	f04f 0400 	mov.w	r4, #0
 8003594:	0094      	lsls	r4, r2, #2
 8003596:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800359a:	008b      	lsls	r3, r1, #2
 800359c:	461a      	mov	r2, r3
 800359e:	4623      	mov	r3, r4
 80035a0:	4628      	mov	r0, r5
 80035a2:	4631      	mov	r1, r6
 80035a4:	f7fd fa6a 	bl	8000a7c <__aeabi_uldivmod>
 80035a8:	4603      	mov	r3, r0
 80035aa:	460c      	mov	r4, r1
 80035ac:	461a      	mov	r2, r3
 80035ae:	4b50      	ldr	r3, [pc, #320]	; (80036f0 <UART_SetConfig+0x6f4>)
 80035b0:	fba3 2302 	umull	r2, r3, r3, r2
 80035b4:	095b      	lsrs	r3, r3, #5
 80035b6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	469b      	mov	fp, r3
 80035be:	f04f 0c00 	mov.w	ip, #0
 80035c2:	46d9      	mov	r9, fp
 80035c4:	46e2      	mov	sl, ip
 80035c6:	eb19 0309 	adds.w	r3, r9, r9
 80035ca:	eb4a 040a 	adc.w	r4, sl, sl
 80035ce:	4699      	mov	r9, r3
 80035d0:	46a2      	mov	sl, r4
 80035d2:	eb19 090b 	adds.w	r9, r9, fp
 80035d6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80035da:	f04f 0100 	mov.w	r1, #0
 80035de:	f04f 0200 	mov.w	r2, #0
 80035e2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80035e6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80035ea:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80035ee:	4689      	mov	r9, r1
 80035f0:	4692      	mov	sl, r2
 80035f2:	eb1b 0509 	adds.w	r5, fp, r9
 80035f6:	eb4c 060a 	adc.w	r6, ip, sl
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	4619      	mov	r1, r3
 8003600:	f04f 0200 	mov.w	r2, #0
 8003604:	f04f 0300 	mov.w	r3, #0
 8003608:	f04f 0400 	mov.w	r4, #0
 800360c:	0094      	lsls	r4, r2, #2
 800360e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003612:	008b      	lsls	r3, r1, #2
 8003614:	461a      	mov	r2, r3
 8003616:	4623      	mov	r3, r4
 8003618:	4628      	mov	r0, r5
 800361a:	4631      	mov	r1, r6
 800361c:	f7fd fa2e 	bl	8000a7c <__aeabi_uldivmod>
 8003620:	4603      	mov	r3, r0
 8003622:	460c      	mov	r4, r1
 8003624:	461a      	mov	r2, r3
 8003626:	4b32      	ldr	r3, [pc, #200]	; (80036f0 <UART_SetConfig+0x6f4>)
 8003628:	fba3 1302 	umull	r1, r3, r3, r2
 800362c:	095b      	lsrs	r3, r3, #5
 800362e:	2164      	movs	r1, #100	; 0x64
 8003630:	fb01 f303 	mul.w	r3, r1, r3
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	011b      	lsls	r3, r3, #4
 8003638:	3332      	adds	r3, #50	; 0x32
 800363a:	4a2d      	ldr	r2, [pc, #180]	; (80036f0 <UART_SetConfig+0x6f4>)
 800363c:	fba2 2303 	umull	r2, r3, r2, r3
 8003640:	095b      	lsrs	r3, r3, #5
 8003642:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003646:	4498      	add	r8, r3
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	469b      	mov	fp, r3
 800364c:	f04f 0c00 	mov.w	ip, #0
 8003650:	46d9      	mov	r9, fp
 8003652:	46e2      	mov	sl, ip
 8003654:	eb19 0309 	adds.w	r3, r9, r9
 8003658:	eb4a 040a 	adc.w	r4, sl, sl
 800365c:	4699      	mov	r9, r3
 800365e:	46a2      	mov	sl, r4
 8003660:	eb19 090b 	adds.w	r9, r9, fp
 8003664:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003668:	f04f 0100 	mov.w	r1, #0
 800366c:	f04f 0200 	mov.w	r2, #0
 8003670:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003674:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003678:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800367c:	4689      	mov	r9, r1
 800367e:	4692      	mov	sl, r2
 8003680:	eb1b 0509 	adds.w	r5, fp, r9
 8003684:	eb4c 060a 	adc.w	r6, ip, sl
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	4619      	mov	r1, r3
 800368e:	f04f 0200 	mov.w	r2, #0
 8003692:	f04f 0300 	mov.w	r3, #0
 8003696:	f04f 0400 	mov.w	r4, #0
 800369a:	0094      	lsls	r4, r2, #2
 800369c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80036a0:	008b      	lsls	r3, r1, #2
 80036a2:	461a      	mov	r2, r3
 80036a4:	4623      	mov	r3, r4
 80036a6:	4628      	mov	r0, r5
 80036a8:	4631      	mov	r1, r6
 80036aa:	f7fd f9e7 	bl	8000a7c <__aeabi_uldivmod>
 80036ae:	4603      	mov	r3, r0
 80036b0:	460c      	mov	r4, r1
 80036b2:	461a      	mov	r2, r3
 80036b4:	4b0e      	ldr	r3, [pc, #56]	; (80036f0 <UART_SetConfig+0x6f4>)
 80036b6:	fba3 1302 	umull	r1, r3, r3, r2
 80036ba:	095b      	lsrs	r3, r3, #5
 80036bc:	2164      	movs	r1, #100	; 0x64
 80036be:	fb01 f303 	mul.w	r3, r1, r3
 80036c2:	1ad3      	subs	r3, r2, r3
 80036c4:	011b      	lsls	r3, r3, #4
 80036c6:	3332      	adds	r3, #50	; 0x32
 80036c8:	4a09      	ldr	r2, [pc, #36]	; (80036f0 <UART_SetConfig+0x6f4>)
 80036ca:	fba2 2303 	umull	r2, r3, r2, r3
 80036ce:	095b      	lsrs	r3, r3, #5
 80036d0:	f003 020f 	and.w	r2, r3, #15
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4442      	add	r2, r8
 80036da:	609a      	str	r2, [r3, #8]
}
 80036dc:	e7ff      	b.n	80036de <UART_SetConfig+0x6e2>
 80036de:	bf00      	nop
 80036e0:	3714      	adds	r7, #20
 80036e2:	46bd      	mov	sp, r7
 80036e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036e8:	40011000 	.word	0x40011000
 80036ec:	40011400 	.word	0x40011400
 80036f0:	51eb851f 	.word	0x51eb851f

080036f4 <__errno>:
 80036f4:	4b01      	ldr	r3, [pc, #4]	; (80036fc <__errno+0x8>)
 80036f6:	6818      	ldr	r0, [r3, #0]
 80036f8:	4770      	bx	lr
 80036fa:	bf00      	nop
 80036fc:	2000000c 	.word	0x2000000c

08003700 <__libc_init_array>:
 8003700:	b570      	push	{r4, r5, r6, lr}
 8003702:	4e0d      	ldr	r6, [pc, #52]	; (8003738 <__libc_init_array+0x38>)
 8003704:	4c0d      	ldr	r4, [pc, #52]	; (800373c <__libc_init_array+0x3c>)
 8003706:	1ba4      	subs	r4, r4, r6
 8003708:	10a4      	asrs	r4, r4, #2
 800370a:	2500      	movs	r5, #0
 800370c:	42a5      	cmp	r5, r4
 800370e:	d109      	bne.n	8003724 <__libc_init_array+0x24>
 8003710:	4e0b      	ldr	r6, [pc, #44]	; (8003740 <__libc_init_array+0x40>)
 8003712:	4c0c      	ldr	r4, [pc, #48]	; (8003744 <__libc_init_array+0x44>)
 8003714:	f000 fc26 	bl	8003f64 <_init>
 8003718:	1ba4      	subs	r4, r4, r6
 800371a:	10a4      	asrs	r4, r4, #2
 800371c:	2500      	movs	r5, #0
 800371e:	42a5      	cmp	r5, r4
 8003720:	d105      	bne.n	800372e <__libc_init_array+0x2e>
 8003722:	bd70      	pop	{r4, r5, r6, pc}
 8003724:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003728:	4798      	blx	r3
 800372a:	3501      	adds	r5, #1
 800372c:	e7ee      	b.n	800370c <__libc_init_array+0xc>
 800372e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003732:	4798      	blx	r3
 8003734:	3501      	adds	r5, #1
 8003736:	e7f2      	b.n	800371e <__libc_init_array+0x1e>
 8003738:	08004020 	.word	0x08004020
 800373c:	08004020 	.word	0x08004020
 8003740:	08004020 	.word	0x08004020
 8003744:	08004024 	.word	0x08004024

08003748 <memset>:
 8003748:	4402      	add	r2, r0
 800374a:	4603      	mov	r3, r0
 800374c:	4293      	cmp	r3, r2
 800374e:	d100      	bne.n	8003752 <memset+0xa>
 8003750:	4770      	bx	lr
 8003752:	f803 1b01 	strb.w	r1, [r3], #1
 8003756:	e7f9      	b.n	800374c <memset+0x4>

08003758 <siprintf>:
 8003758:	b40e      	push	{r1, r2, r3}
 800375a:	b500      	push	{lr}
 800375c:	b09c      	sub	sp, #112	; 0x70
 800375e:	ab1d      	add	r3, sp, #116	; 0x74
 8003760:	9002      	str	r0, [sp, #8]
 8003762:	9006      	str	r0, [sp, #24]
 8003764:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003768:	4809      	ldr	r0, [pc, #36]	; (8003790 <siprintf+0x38>)
 800376a:	9107      	str	r1, [sp, #28]
 800376c:	9104      	str	r1, [sp, #16]
 800376e:	4909      	ldr	r1, [pc, #36]	; (8003794 <siprintf+0x3c>)
 8003770:	f853 2b04 	ldr.w	r2, [r3], #4
 8003774:	9105      	str	r1, [sp, #20]
 8003776:	6800      	ldr	r0, [r0, #0]
 8003778:	9301      	str	r3, [sp, #4]
 800377a:	a902      	add	r1, sp, #8
 800377c:	f000 f866 	bl	800384c <_svfiprintf_r>
 8003780:	9b02      	ldr	r3, [sp, #8]
 8003782:	2200      	movs	r2, #0
 8003784:	701a      	strb	r2, [r3, #0]
 8003786:	b01c      	add	sp, #112	; 0x70
 8003788:	f85d eb04 	ldr.w	lr, [sp], #4
 800378c:	b003      	add	sp, #12
 800378e:	4770      	bx	lr
 8003790:	2000000c 	.word	0x2000000c
 8003794:	ffff0208 	.word	0xffff0208

08003798 <__ssputs_r>:
 8003798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800379c:	688e      	ldr	r6, [r1, #8]
 800379e:	429e      	cmp	r6, r3
 80037a0:	4682      	mov	sl, r0
 80037a2:	460c      	mov	r4, r1
 80037a4:	4690      	mov	r8, r2
 80037a6:	4699      	mov	r9, r3
 80037a8:	d837      	bhi.n	800381a <__ssputs_r+0x82>
 80037aa:	898a      	ldrh	r2, [r1, #12]
 80037ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80037b0:	d031      	beq.n	8003816 <__ssputs_r+0x7e>
 80037b2:	6825      	ldr	r5, [r4, #0]
 80037b4:	6909      	ldr	r1, [r1, #16]
 80037b6:	1a6f      	subs	r7, r5, r1
 80037b8:	6965      	ldr	r5, [r4, #20]
 80037ba:	2302      	movs	r3, #2
 80037bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80037c0:	fb95 f5f3 	sdiv	r5, r5, r3
 80037c4:	f109 0301 	add.w	r3, r9, #1
 80037c8:	443b      	add	r3, r7
 80037ca:	429d      	cmp	r5, r3
 80037cc:	bf38      	it	cc
 80037ce:	461d      	movcc	r5, r3
 80037d0:	0553      	lsls	r3, r2, #21
 80037d2:	d530      	bpl.n	8003836 <__ssputs_r+0x9e>
 80037d4:	4629      	mov	r1, r5
 80037d6:	f000 fb2b 	bl	8003e30 <_malloc_r>
 80037da:	4606      	mov	r6, r0
 80037dc:	b950      	cbnz	r0, 80037f4 <__ssputs_r+0x5c>
 80037de:	230c      	movs	r3, #12
 80037e0:	f8ca 3000 	str.w	r3, [sl]
 80037e4:	89a3      	ldrh	r3, [r4, #12]
 80037e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80037ea:	81a3      	strh	r3, [r4, #12]
 80037ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80037f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037f4:	463a      	mov	r2, r7
 80037f6:	6921      	ldr	r1, [r4, #16]
 80037f8:	f000 faa8 	bl	8003d4c <memcpy>
 80037fc:	89a3      	ldrh	r3, [r4, #12]
 80037fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003802:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003806:	81a3      	strh	r3, [r4, #12]
 8003808:	6126      	str	r6, [r4, #16]
 800380a:	6165      	str	r5, [r4, #20]
 800380c:	443e      	add	r6, r7
 800380e:	1bed      	subs	r5, r5, r7
 8003810:	6026      	str	r6, [r4, #0]
 8003812:	60a5      	str	r5, [r4, #8]
 8003814:	464e      	mov	r6, r9
 8003816:	454e      	cmp	r6, r9
 8003818:	d900      	bls.n	800381c <__ssputs_r+0x84>
 800381a:	464e      	mov	r6, r9
 800381c:	4632      	mov	r2, r6
 800381e:	4641      	mov	r1, r8
 8003820:	6820      	ldr	r0, [r4, #0]
 8003822:	f000 fa9e 	bl	8003d62 <memmove>
 8003826:	68a3      	ldr	r3, [r4, #8]
 8003828:	1b9b      	subs	r3, r3, r6
 800382a:	60a3      	str	r3, [r4, #8]
 800382c:	6823      	ldr	r3, [r4, #0]
 800382e:	441e      	add	r6, r3
 8003830:	6026      	str	r6, [r4, #0]
 8003832:	2000      	movs	r0, #0
 8003834:	e7dc      	b.n	80037f0 <__ssputs_r+0x58>
 8003836:	462a      	mov	r2, r5
 8003838:	f000 fb54 	bl	8003ee4 <_realloc_r>
 800383c:	4606      	mov	r6, r0
 800383e:	2800      	cmp	r0, #0
 8003840:	d1e2      	bne.n	8003808 <__ssputs_r+0x70>
 8003842:	6921      	ldr	r1, [r4, #16]
 8003844:	4650      	mov	r0, sl
 8003846:	f000 faa5 	bl	8003d94 <_free_r>
 800384a:	e7c8      	b.n	80037de <__ssputs_r+0x46>

0800384c <_svfiprintf_r>:
 800384c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003850:	461d      	mov	r5, r3
 8003852:	898b      	ldrh	r3, [r1, #12]
 8003854:	061f      	lsls	r7, r3, #24
 8003856:	b09d      	sub	sp, #116	; 0x74
 8003858:	4680      	mov	r8, r0
 800385a:	460c      	mov	r4, r1
 800385c:	4616      	mov	r6, r2
 800385e:	d50f      	bpl.n	8003880 <_svfiprintf_r+0x34>
 8003860:	690b      	ldr	r3, [r1, #16]
 8003862:	b96b      	cbnz	r3, 8003880 <_svfiprintf_r+0x34>
 8003864:	2140      	movs	r1, #64	; 0x40
 8003866:	f000 fae3 	bl	8003e30 <_malloc_r>
 800386a:	6020      	str	r0, [r4, #0]
 800386c:	6120      	str	r0, [r4, #16]
 800386e:	b928      	cbnz	r0, 800387c <_svfiprintf_r+0x30>
 8003870:	230c      	movs	r3, #12
 8003872:	f8c8 3000 	str.w	r3, [r8]
 8003876:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800387a:	e0c8      	b.n	8003a0e <_svfiprintf_r+0x1c2>
 800387c:	2340      	movs	r3, #64	; 0x40
 800387e:	6163      	str	r3, [r4, #20]
 8003880:	2300      	movs	r3, #0
 8003882:	9309      	str	r3, [sp, #36]	; 0x24
 8003884:	2320      	movs	r3, #32
 8003886:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800388a:	2330      	movs	r3, #48	; 0x30
 800388c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003890:	9503      	str	r5, [sp, #12]
 8003892:	f04f 0b01 	mov.w	fp, #1
 8003896:	4637      	mov	r7, r6
 8003898:	463d      	mov	r5, r7
 800389a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800389e:	b10b      	cbz	r3, 80038a4 <_svfiprintf_r+0x58>
 80038a0:	2b25      	cmp	r3, #37	; 0x25
 80038a2:	d13e      	bne.n	8003922 <_svfiprintf_r+0xd6>
 80038a4:	ebb7 0a06 	subs.w	sl, r7, r6
 80038a8:	d00b      	beq.n	80038c2 <_svfiprintf_r+0x76>
 80038aa:	4653      	mov	r3, sl
 80038ac:	4632      	mov	r2, r6
 80038ae:	4621      	mov	r1, r4
 80038b0:	4640      	mov	r0, r8
 80038b2:	f7ff ff71 	bl	8003798 <__ssputs_r>
 80038b6:	3001      	adds	r0, #1
 80038b8:	f000 80a4 	beq.w	8003a04 <_svfiprintf_r+0x1b8>
 80038bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038be:	4453      	add	r3, sl
 80038c0:	9309      	str	r3, [sp, #36]	; 0x24
 80038c2:	783b      	ldrb	r3, [r7, #0]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	f000 809d 	beq.w	8003a04 <_svfiprintf_r+0x1b8>
 80038ca:	2300      	movs	r3, #0
 80038cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80038d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80038d4:	9304      	str	r3, [sp, #16]
 80038d6:	9307      	str	r3, [sp, #28]
 80038d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80038dc:	931a      	str	r3, [sp, #104]	; 0x68
 80038de:	462f      	mov	r7, r5
 80038e0:	2205      	movs	r2, #5
 80038e2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80038e6:	4850      	ldr	r0, [pc, #320]	; (8003a28 <_svfiprintf_r+0x1dc>)
 80038e8:	f7fc fc8a 	bl	8000200 <memchr>
 80038ec:	9b04      	ldr	r3, [sp, #16]
 80038ee:	b9d0      	cbnz	r0, 8003926 <_svfiprintf_r+0xda>
 80038f0:	06d9      	lsls	r1, r3, #27
 80038f2:	bf44      	itt	mi
 80038f4:	2220      	movmi	r2, #32
 80038f6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80038fa:	071a      	lsls	r2, r3, #28
 80038fc:	bf44      	itt	mi
 80038fe:	222b      	movmi	r2, #43	; 0x2b
 8003900:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003904:	782a      	ldrb	r2, [r5, #0]
 8003906:	2a2a      	cmp	r2, #42	; 0x2a
 8003908:	d015      	beq.n	8003936 <_svfiprintf_r+0xea>
 800390a:	9a07      	ldr	r2, [sp, #28]
 800390c:	462f      	mov	r7, r5
 800390e:	2000      	movs	r0, #0
 8003910:	250a      	movs	r5, #10
 8003912:	4639      	mov	r1, r7
 8003914:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003918:	3b30      	subs	r3, #48	; 0x30
 800391a:	2b09      	cmp	r3, #9
 800391c:	d94d      	bls.n	80039ba <_svfiprintf_r+0x16e>
 800391e:	b1b8      	cbz	r0, 8003950 <_svfiprintf_r+0x104>
 8003920:	e00f      	b.n	8003942 <_svfiprintf_r+0xf6>
 8003922:	462f      	mov	r7, r5
 8003924:	e7b8      	b.n	8003898 <_svfiprintf_r+0x4c>
 8003926:	4a40      	ldr	r2, [pc, #256]	; (8003a28 <_svfiprintf_r+0x1dc>)
 8003928:	1a80      	subs	r0, r0, r2
 800392a:	fa0b f000 	lsl.w	r0, fp, r0
 800392e:	4318      	orrs	r0, r3
 8003930:	9004      	str	r0, [sp, #16]
 8003932:	463d      	mov	r5, r7
 8003934:	e7d3      	b.n	80038de <_svfiprintf_r+0x92>
 8003936:	9a03      	ldr	r2, [sp, #12]
 8003938:	1d11      	adds	r1, r2, #4
 800393a:	6812      	ldr	r2, [r2, #0]
 800393c:	9103      	str	r1, [sp, #12]
 800393e:	2a00      	cmp	r2, #0
 8003940:	db01      	blt.n	8003946 <_svfiprintf_r+0xfa>
 8003942:	9207      	str	r2, [sp, #28]
 8003944:	e004      	b.n	8003950 <_svfiprintf_r+0x104>
 8003946:	4252      	negs	r2, r2
 8003948:	f043 0302 	orr.w	r3, r3, #2
 800394c:	9207      	str	r2, [sp, #28]
 800394e:	9304      	str	r3, [sp, #16]
 8003950:	783b      	ldrb	r3, [r7, #0]
 8003952:	2b2e      	cmp	r3, #46	; 0x2e
 8003954:	d10c      	bne.n	8003970 <_svfiprintf_r+0x124>
 8003956:	787b      	ldrb	r3, [r7, #1]
 8003958:	2b2a      	cmp	r3, #42	; 0x2a
 800395a:	d133      	bne.n	80039c4 <_svfiprintf_r+0x178>
 800395c:	9b03      	ldr	r3, [sp, #12]
 800395e:	1d1a      	adds	r2, r3, #4
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	9203      	str	r2, [sp, #12]
 8003964:	2b00      	cmp	r3, #0
 8003966:	bfb8      	it	lt
 8003968:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800396c:	3702      	adds	r7, #2
 800396e:	9305      	str	r3, [sp, #20]
 8003970:	4d2e      	ldr	r5, [pc, #184]	; (8003a2c <_svfiprintf_r+0x1e0>)
 8003972:	7839      	ldrb	r1, [r7, #0]
 8003974:	2203      	movs	r2, #3
 8003976:	4628      	mov	r0, r5
 8003978:	f7fc fc42 	bl	8000200 <memchr>
 800397c:	b138      	cbz	r0, 800398e <_svfiprintf_r+0x142>
 800397e:	2340      	movs	r3, #64	; 0x40
 8003980:	1b40      	subs	r0, r0, r5
 8003982:	fa03 f000 	lsl.w	r0, r3, r0
 8003986:	9b04      	ldr	r3, [sp, #16]
 8003988:	4303      	orrs	r3, r0
 800398a:	3701      	adds	r7, #1
 800398c:	9304      	str	r3, [sp, #16]
 800398e:	7839      	ldrb	r1, [r7, #0]
 8003990:	4827      	ldr	r0, [pc, #156]	; (8003a30 <_svfiprintf_r+0x1e4>)
 8003992:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003996:	2206      	movs	r2, #6
 8003998:	1c7e      	adds	r6, r7, #1
 800399a:	f7fc fc31 	bl	8000200 <memchr>
 800399e:	2800      	cmp	r0, #0
 80039a0:	d038      	beq.n	8003a14 <_svfiprintf_r+0x1c8>
 80039a2:	4b24      	ldr	r3, [pc, #144]	; (8003a34 <_svfiprintf_r+0x1e8>)
 80039a4:	bb13      	cbnz	r3, 80039ec <_svfiprintf_r+0x1a0>
 80039a6:	9b03      	ldr	r3, [sp, #12]
 80039a8:	3307      	adds	r3, #7
 80039aa:	f023 0307 	bic.w	r3, r3, #7
 80039ae:	3308      	adds	r3, #8
 80039b0:	9303      	str	r3, [sp, #12]
 80039b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039b4:	444b      	add	r3, r9
 80039b6:	9309      	str	r3, [sp, #36]	; 0x24
 80039b8:	e76d      	b.n	8003896 <_svfiprintf_r+0x4a>
 80039ba:	fb05 3202 	mla	r2, r5, r2, r3
 80039be:	2001      	movs	r0, #1
 80039c0:	460f      	mov	r7, r1
 80039c2:	e7a6      	b.n	8003912 <_svfiprintf_r+0xc6>
 80039c4:	2300      	movs	r3, #0
 80039c6:	3701      	adds	r7, #1
 80039c8:	9305      	str	r3, [sp, #20]
 80039ca:	4619      	mov	r1, r3
 80039cc:	250a      	movs	r5, #10
 80039ce:	4638      	mov	r0, r7
 80039d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80039d4:	3a30      	subs	r2, #48	; 0x30
 80039d6:	2a09      	cmp	r2, #9
 80039d8:	d903      	bls.n	80039e2 <_svfiprintf_r+0x196>
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d0c8      	beq.n	8003970 <_svfiprintf_r+0x124>
 80039de:	9105      	str	r1, [sp, #20]
 80039e0:	e7c6      	b.n	8003970 <_svfiprintf_r+0x124>
 80039e2:	fb05 2101 	mla	r1, r5, r1, r2
 80039e6:	2301      	movs	r3, #1
 80039e8:	4607      	mov	r7, r0
 80039ea:	e7f0      	b.n	80039ce <_svfiprintf_r+0x182>
 80039ec:	ab03      	add	r3, sp, #12
 80039ee:	9300      	str	r3, [sp, #0]
 80039f0:	4622      	mov	r2, r4
 80039f2:	4b11      	ldr	r3, [pc, #68]	; (8003a38 <_svfiprintf_r+0x1ec>)
 80039f4:	a904      	add	r1, sp, #16
 80039f6:	4640      	mov	r0, r8
 80039f8:	f3af 8000 	nop.w
 80039fc:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8003a00:	4681      	mov	r9, r0
 8003a02:	d1d6      	bne.n	80039b2 <_svfiprintf_r+0x166>
 8003a04:	89a3      	ldrh	r3, [r4, #12]
 8003a06:	065b      	lsls	r3, r3, #25
 8003a08:	f53f af35 	bmi.w	8003876 <_svfiprintf_r+0x2a>
 8003a0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003a0e:	b01d      	add	sp, #116	; 0x74
 8003a10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a14:	ab03      	add	r3, sp, #12
 8003a16:	9300      	str	r3, [sp, #0]
 8003a18:	4622      	mov	r2, r4
 8003a1a:	4b07      	ldr	r3, [pc, #28]	; (8003a38 <_svfiprintf_r+0x1ec>)
 8003a1c:	a904      	add	r1, sp, #16
 8003a1e:	4640      	mov	r0, r8
 8003a20:	f000 f882 	bl	8003b28 <_printf_i>
 8003a24:	e7ea      	b.n	80039fc <_svfiprintf_r+0x1b0>
 8003a26:	bf00      	nop
 8003a28:	08003fe4 	.word	0x08003fe4
 8003a2c:	08003fea 	.word	0x08003fea
 8003a30:	08003fee 	.word	0x08003fee
 8003a34:	00000000 	.word	0x00000000
 8003a38:	08003799 	.word	0x08003799

08003a3c <_printf_common>:
 8003a3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a40:	4691      	mov	r9, r2
 8003a42:	461f      	mov	r7, r3
 8003a44:	688a      	ldr	r2, [r1, #8]
 8003a46:	690b      	ldr	r3, [r1, #16]
 8003a48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	bfb8      	it	lt
 8003a50:	4613      	movlt	r3, r2
 8003a52:	f8c9 3000 	str.w	r3, [r9]
 8003a56:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003a5a:	4606      	mov	r6, r0
 8003a5c:	460c      	mov	r4, r1
 8003a5e:	b112      	cbz	r2, 8003a66 <_printf_common+0x2a>
 8003a60:	3301      	adds	r3, #1
 8003a62:	f8c9 3000 	str.w	r3, [r9]
 8003a66:	6823      	ldr	r3, [r4, #0]
 8003a68:	0699      	lsls	r1, r3, #26
 8003a6a:	bf42      	ittt	mi
 8003a6c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003a70:	3302      	addmi	r3, #2
 8003a72:	f8c9 3000 	strmi.w	r3, [r9]
 8003a76:	6825      	ldr	r5, [r4, #0]
 8003a78:	f015 0506 	ands.w	r5, r5, #6
 8003a7c:	d107      	bne.n	8003a8e <_printf_common+0x52>
 8003a7e:	f104 0a19 	add.w	sl, r4, #25
 8003a82:	68e3      	ldr	r3, [r4, #12]
 8003a84:	f8d9 2000 	ldr.w	r2, [r9]
 8003a88:	1a9b      	subs	r3, r3, r2
 8003a8a:	42ab      	cmp	r3, r5
 8003a8c:	dc28      	bgt.n	8003ae0 <_printf_common+0xa4>
 8003a8e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003a92:	6822      	ldr	r2, [r4, #0]
 8003a94:	3300      	adds	r3, #0
 8003a96:	bf18      	it	ne
 8003a98:	2301      	movne	r3, #1
 8003a9a:	0692      	lsls	r2, r2, #26
 8003a9c:	d42d      	bmi.n	8003afa <_printf_common+0xbe>
 8003a9e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003aa2:	4639      	mov	r1, r7
 8003aa4:	4630      	mov	r0, r6
 8003aa6:	47c0      	blx	r8
 8003aa8:	3001      	adds	r0, #1
 8003aaa:	d020      	beq.n	8003aee <_printf_common+0xb2>
 8003aac:	6823      	ldr	r3, [r4, #0]
 8003aae:	68e5      	ldr	r5, [r4, #12]
 8003ab0:	f8d9 2000 	ldr.w	r2, [r9]
 8003ab4:	f003 0306 	and.w	r3, r3, #6
 8003ab8:	2b04      	cmp	r3, #4
 8003aba:	bf08      	it	eq
 8003abc:	1aad      	subeq	r5, r5, r2
 8003abe:	68a3      	ldr	r3, [r4, #8]
 8003ac0:	6922      	ldr	r2, [r4, #16]
 8003ac2:	bf0c      	ite	eq
 8003ac4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003ac8:	2500      	movne	r5, #0
 8003aca:	4293      	cmp	r3, r2
 8003acc:	bfc4      	itt	gt
 8003ace:	1a9b      	subgt	r3, r3, r2
 8003ad0:	18ed      	addgt	r5, r5, r3
 8003ad2:	f04f 0900 	mov.w	r9, #0
 8003ad6:	341a      	adds	r4, #26
 8003ad8:	454d      	cmp	r5, r9
 8003ada:	d11a      	bne.n	8003b12 <_printf_common+0xd6>
 8003adc:	2000      	movs	r0, #0
 8003ade:	e008      	b.n	8003af2 <_printf_common+0xb6>
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	4652      	mov	r2, sl
 8003ae4:	4639      	mov	r1, r7
 8003ae6:	4630      	mov	r0, r6
 8003ae8:	47c0      	blx	r8
 8003aea:	3001      	adds	r0, #1
 8003aec:	d103      	bne.n	8003af6 <_printf_common+0xba>
 8003aee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003af2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003af6:	3501      	adds	r5, #1
 8003af8:	e7c3      	b.n	8003a82 <_printf_common+0x46>
 8003afa:	18e1      	adds	r1, r4, r3
 8003afc:	1c5a      	adds	r2, r3, #1
 8003afe:	2030      	movs	r0, #48	; 0x30
 8003b00:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003b04:	4422      	add	r2, r4
 8003b06:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003b0a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003b0e:	3302      	adds	r3, #2
 8003b10:	e7c5      	b.n	8003a9e <_printf_common+0x62>
 8003b12:	2301      	movs	r3, #1
 8003b14:	4622      	mov	r2, r4
 8003b16:	4639      	mov	r1, r7
 8003b18:	4630      	mov	r0, r6
 8003b1a:	47c0      	blx	r8
 8003b1c:	3001      	adds	r0, #1
 8003b1e:	d0e6      	beq.n	8003aee <_printf_common+0xb2>
 8003b20:	f109 0901 	add.w	r9, r9, #1
 8003b24:	e7d8      	b.n	8003ad8 <_printf_common+0x9c>
	...

08003b28 <_printf_i>:
 8003b28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003b2c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003b30:	460c      	mov	r4, r1
 8003b32:	7e09      	ldrb	r1, [r1, #24]
 8003b34:	b085      	sub	sp, #20
 8003b36:	296e      	cmp	r1, #110	; 0x6e
 8003b38:	4617      	mov	r7, r2
 8003b3a:	4606      	mov	r6, r0
 8003b3c:	4698      	mov	r8, r3
 8003b3e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003b40:	f000 80b3 	beq.w	8003caa <_printf_i+0x182>
 8003b44:	d822      	bhi.n	8003b8c <_printf_i+0x64>
 8003b46:	2963      	cmp	r1, #99	; 0x63
 8003b48:	d036      	beq.n	8003bb8 <_printf_i+0x90>
 8003b4a:	d80a      	bhi.n	8003b62 <_printf_i+0x3a>
 8003b4c:	2900      	cmp	r1, #0
 8003b4e:	f000 80b9 	beq.w	8003cc4 <_printf_i+0x19c>
 8003b52:	2958      	cmp	r1, #88	; 0x58
 8003b54:	f000 8083 	beq.w	8003c5e <_printf_i+0x136>
 8003b58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003b5c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003b60:	e032      	b.n	8003bc8 <_printf_i+0xa0>
 8003b62:	2964      	cmp	r1, #100	; 0x64
 8003b64:	d001      	beq.n	8003b6a <_printf_i+0x42>
 8003b66:	2969      	cmp	r1, #105	; 0x69
 8003b68:	d1f6      	bne.n	8003b58 <_printf_i+0x30>
 8003b6a:	6820      	ldr	r0, [r4, #0]
 8003b6c:	6813      	ldr	r3, [r2, #0]
 8003b6e:	0605      	lsls	r5, r0, #24
 8003b70:	f103 0104 	add.w	r1, r3, #4
 8003b74:	d52a      	bpl.n	8003bcc <_printf_i+0xa4>
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	6011      	str	r1, [r2, #0]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	da03      	bge.n	8003b86 <_printf_i+0x5e>
 8003b7e:	222d      	movs	r2, #45	; 0x2d
 8003b80:	425b      	negs	r3, r3
 8003b82:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003b86:	486f      	ldr	r0, [pc, #444]	; (8003d44 <_printf_i+0x21c>)
 8003b88:	220a      	movs	r2, #10
 8003b8a:	e039      	b.n	8003c00 <_printf_i+0xd8>
 8003b8c:	2973      	cmp	r1, #115	; 0x73
 8003b8e:	f000 809d 	beq.w	8003ccc <_printf_i+0x1a4>
 8003b92:	d808      	bhi.n	8003ba6 <_printf_i+0x7e>
 8003b94:	296f      	cmp	r1, #111	; 0x6f
 8003b96:	d020      	beq.n	8003bda <_printf_i+0xb2>
 8003b98:	2970      	cmp	r1, #112	; 0x70
 8003b9a:	d1dd      	bne.n	8003b58 <_printf_i+0x30>
 8003b9c:	6823      	ldr	r3, [r4, #0]
 8003b9e:	f043 0320 	orr.w	r3, r3, #32
 8003ba2:	6023      	str	r3, [r4, #0]
 8003ba4:	e003      	b.n	8003bae <_printf_i+0x86>
 8003ba6:	2975      	cmp	r1, #117	; 0x75
 8003ba8:	d017      	beq.n	8003bda <_printf_i+0xb2>
 8003baa:	2978      	cmp	r1, #120	; 0x78
 8003bac:	d1d4      	bne.n	8003b58 <_printf_i+0x30>
 8003bae:	2378      	movs	r3, #120	; 0x78
 8003bb0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003bb4:	4864      	ldr	r0, [pc, #400]	; (8003d48 <_printf_i+0x220>)
 8003bb6:	e055      	b.n	8003c64 <_printf_i+0x13c>
 8003bb8:	6813      	ldr	r3, [r2, #0]
 8003bba:	1d19      	adds	r1, r3, #4
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	6011      	str	r1, [r2, #0]
 8003bc0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003bc4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e08c      	b.n	8003ce6 <_printf_i+0x1be>
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	6011      	str	r1, [r2, #0]
 8003bd0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003bd4:	bf18      	it	ne
 8003bd6:	b21b      	sxthne	r3, r3
 8003bd8:	e7cf      	b.n	8003b7a <_printf_i+0x52>
 8003bda:	6813      	ldr	r3, [r2, #0]
 8003bdc:	6825      	ldr	r5, [r4, #0]
 8003bde:	1d18      	adds	r0, r3, #4
 8003be0:	6010      	str	r0, [r2, #0]
 8003be2:	0628      	lsls	r0, r5, #24
 8003be4:	d501      	bpl.n	8003bea <_printf_i+0xc2>
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	e002      	b.n	8003bf0 <_printf_i+0xc8>
 8003bea:	0668      	lsls	r0, r5, #25
 8003bec:	d5fb      	bpl.n	8003be6 <_printf_i+0xbe>
 8003bee:	881b      	ldrh	r3, [r3, #0]
 8003bf0:	4854      	ldr	r0, [pc, #336]	; (8003d44 <_printf_i+0x21c>)
 8003bf2:	296f      	cmp	r1, #111	; 0x6f
 8003bf4:	bf14      	ite	ne
 8003bf6:	220a      	movne	r2, #10
 8003bf8:	2208      	moveq	r2, #8
 8003bfa:	2100      	movs	r1, #0
 8003bfc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003c00:	6865      	ldr	r5, [r4, #4]
 8003c02:	60a5      	str	r5, [r4, #8]
 8003c04:	2d00      	cmp	r5, #0
 8003c06:	f2c0 8095 	blt.w	8003d34 <_printf_i+0x20c>
 8003c0a:	6821      	ldr	r1, [r4, #0]
 8003c0c:	f021 0104 	bic.w	r1, r1, #4
 8003c10:	6021      	str	r1, [r4, #0]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d13d      	bne.n	8003c92 <_printf_i+0x16a>
 8003c16:	2d00      	cmp	r5, #0
 8003c18:	f040 808e 	bne.w	8003d38 <_printf_i+0x210>
 8003c1c:	4665      	mov	r5, ip
 8003c1e:	2a08      	cmp	r2, #8
 8003c20:	d10b      	bne.n	8003c3a <_printf_i+0x112>
 8003c22:	6823      	ldr	r3, [r4, #0]
 8003c24:	07db      	lsls	r3, r3, #31
 8003c26:	d508      	bpl.n	8003c3a <_printf_i+0x112>
 8003c28:	6923      	ldr	r3, [r4, #16]
 8003c2a:	6862      	ldr	r2, [r4, #4]
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	bfde      	ittt	le
 8003c30:	2330      	movle	r3, #48	; 0x30
 8003c32:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003c36:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003c3a:	ebac 0305 	sub.w	r3, ip, r5
 8003c3e:	6123      	str	r3, [r4, #16]
 8003c40:	f8cd 8000 	str.w	r8, [sp]
 8003c44:	463b      	mov	r3, r7
 8003c46:	aa03      	add	r2, sp, #12
 8003c48:	4621      	mov	r1, r4
 8003c4a:	4630      	mov	r0, r6
 8003c4c:	f7ff fef6 	bl	8003a3c <_printf_common>
 8003c50:	3001      	adds	r0, #1
 8003c52:	d14d      	bne.n	8003cf0 <_printf_i+0x1c8>
 8003c54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003c58:	b005      	add	sp, #20
 8003c5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003c5e:	4839      	ldr	r0, [pc, #228]	; (8003d44 <_printf_i+0x21c>)
 8003c60:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003c64:	6813      	ldr	r3, [r2, #0]
 8003c66:	6821      	ldr	r1, [r4, #0]
 8003c68:	1d1d      	adds	r5, r3, #4
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	6015      	str	r5, [r2, #0]
 8003c6e:	060a      	lsls	r2, r1, #24
 8003c70:	d50b      	bpl.n	8003c8a <_printf_i+0x162>
 8003c72:	07ca      	lsls	r2, r1, #31
 8003c74:	bf44      	itt	mi
 8003c76:	f041 0120 	orrmi.w	r1, r1, #32
 8003c7a:	6021      	strmi	r1, [r4, #0]
 8003c7c:	b91b      	cbnz	r3, 8003c86 <_printf_i+0x15e>
 8003c7e:	6822      	ldr	r2, [r4, #0]
 8003c80:	f022 0220 	bic.w	r2, r2, #32
 8003c84:	6022      	str	r2, [r4, #0]
 8003c86:	2210      	movs	r2, #16
 8003c88:	e7b7      	b.n	8003bfa <_printf_i+0xd2>
 8003c8a:	064d      	lsls	r5, r1, #25
 8003c8c:	bf48      	it	mi
 8003c8e:	b29b      	uxthmi	r3, r3
 8003c90:	e7ef      	b.n	8003c72 <_printf_i+0x14a>
 8003c92:	4665      	mov	r5, ip
 8003c94:	fbb3 f1f2 	udiv	r1, r3, r2
 8003c98:	fb02 3311 	mls	r3, r2, r1, r3
 8003c9c:	5cc3      	ldrb	r3, [r0, r3]
 8003c9e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003ca2:	460b      	mov	r3, r1
 8003ca4:	2900      	cmp	r1, #0
 8003ca6:	d1f5      	bne.n	8003c94 <_printf_i+0x16c>
 8003ca8:	e7b9      	b.n	8003c1e <_printf_i+0xf6>
 8003caa:	6813      	ldr	r3, [r2, #0]
 8003cac:	6825      	ldr	r5, [r4, #0]
 8003cae:	6961      	ldr	r1, [r4, #20]
 8003cb0:	1d18      	adds	r0, r3, #4
 8003cb2:	6010      	str	r0, [r2, #0]
 8003cb4:	0628      	lsls	r0, r5, #24
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	d501      	bpl.n	8003cbe <_printf_i+0x196>
 8003cba:	6019      	str	r1, [r3, #0]
 8003cbc:	e002      	b.n	8003cc4 <_printf_i+0x19c>
 8003cbe:	066a      	lsls	r2, r5, #25
 8003cc0:	d5fb      	bpl.n	8003cba <_printf_i+0x192>
 8003cc2:	8019      	strh	r1, [r3, #0]
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	6123      	str	r3, [r4, #16]
 8003cc8:	4665      	mov	r5, ip
 8003cca:	e7b9      	b.n	8003c40 <_printf_i+0x118>
 8003ccc:	6813      	ldr	r3, [r2, #0]
 8003cce:	1d19      	adds	r1, r3, #4
 8003cd0:	6011      	str	r1, [r2, #0]
 8003cd2:	681d      	ldr	r5, [r3, #0]
 8003cd4:	6862      	ldr	r2, [r4, #4]
 8003cd6:	2100      	movs	r1, #0
 8003cd8:	4628      	mov	r0, r5
 8003cda:	f7fc fa91 	bl	8000200 <memchr>
 8003cde:	b108      	cbz	r0, 8003ce4 <_printf_i+0x1bc>
 8003ce0:	1b40      	subs	r0, r0, r5
 8003ce2:	6060      	str	r0, [r4, #4]
 8003ce4:	6863      	ldr	r3, [r4, #4]
 8003ce6:	6123      	str	r3, [r4, #16]
 8003ce8:	2300      	movs	r3, #0
 8003cea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003cee:	e7a7      	b.n	8003c40 <_printf_i+0x118>
 8003cf0:	6923      	ldr	r3, [r4, #16]
 8003cf2:	462a      	mov	r2, r5
 8003cf4:	4639      	mov	r1, r7
 8003cf6:	4630      	mov	r0, r6
 8003cf8:	47c0      	blx	r8
 8003cfa:	3001      	adds	r0, #1
 8003cfc:	d0aa      	beq.n	8003c54 <_printf_i+0x12c>
 8003cfe:	6823      	ldr	r3, [r4, #0]
 8003d00:	079b      	lsls	r3, r3, #30
 8003d02:	d413      	bmi.n	8003d2c <_printf_i+0x204>
 8003d04:	68e0      	ldr	r0, [r4, #12]
 8003d06:	9b03      	ldr	r3, [sp, #12]
 8003d08:	4298      	cmp	r0, r3
 8003d0a:	bfb8      	it	lt
 8003d0c:	4618      	movlt	r0, r3
 8003d0e:	e7a3      	b.n	8003c58 <_printf_i+0x130>
 8003d10:	2301      	movs	r3, #1
 8003d12:	464a      	mov	r2, r9
 8003d14:	4639      	mov	r1, r7
 8003d16:	4630      	mov	r0, r6
 8003d18:	47c0      	blx	r8
 8003d1a:	3001      	adds	r0, #1
 8003d1c:	d09a      	beq.n	8003c54 <_printf_i+0x12c>
 8003d1e:	3501      	adds	r5, #1
 8003d20:	68e3      	ldr	r3, [r4, #12]
 8003d22:	9a03      	ldr	r2, [sp, #12]
 8003d24:	1a9b      	subs	r3, r3, r2
 8003d26:	42ab      	cmp	r3, r5
 8003d28:	dcf2      	bgt.n	8003d10 <_printf_i+0x1e8>
 8003d2a:	e7eb      	b.n	8003d04 <_printf_i+0x1dc>
 8003d2c:	2500      	movs	r5, #0
 8003d2e:	f104 0919 	add.w	r9, r4, #25
 8003d32:	e7f5      	b.n	8003d20 <_printf_i+0x1f8>
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d1ac      	bne.n	8003c92 <_printf_i+0x16a>
 8003d38:	7803      	ldrb	r3, [r0, #0]
 8003d3a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003d3e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003d42:	e76c      	b.n	8003c1e <_printf_i+0xf6>
 8003d44:	08003ff5 	.word	0x08003ff5
 8003d48:	08004006 	.word	0x08004006

08003d4c <memcpy>:
 8003d4c:	b510      	push	{r4, lr}
 8003d4e:	1e43      	subs	r3, r0, #1
 8003d50:	440a      	add	r2, r1
 8003d52:	4291      	cmp	r1, r2
 8003d54:	d100      	bne.n	8003d58 <memcpy+0xc>
 8003d56:	bd10      	pop	{r4, pc}
 8003d58:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003d5c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003d60:	e7f7      	b.n	8003d52 <memcpy+0x6>

08003d62 <memmove>:
 8003d62:	4288      	cmp	r0, r1
 8003d64:	b510      	push	{r4, lr}
 8003d66:	eb01 0302 	add.w	r3, r1, r2
 8003d6a:	d807      	bhi.n	8003d7c <memmove+0x1a>
 8003d6c:	1e42      	subs	r2, r0, #1
 8003d6e:	4299      	cmp	r1, r3
 8003d70:	d00a      	beq.n	8003d88 <memmove+0x26>
 8003d72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003d76:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003d7a:	e7f8      	b.n	8003d6e <memmove+0xc>
 8003d7c:	4283      	cmp	r3, r0
 8003d7e:	d9f5      	bls.n	8003d6c <memmove+0xa>
 8003d80:	1881      	adds	r1, r0, r2
 8003d82:	1ad2      	subs	r2, r2, r3
 8003d84:	42d3      	cmn	r3, r2
 8003d86:	d100      	bne.n	8003d8a <memmove+0x28>
 8003d88:	bd10      	pop	{r4, pc}
 8003d8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003d8e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003d92:	e7f7      	b.n	8003d84 <memmove+0x22>

08003d94 <_free_r>:
 8003d94:	b538      	push	{r3, r4, r5, lr}
 8003d96:	4605      	mov	r5, r0
 8003d98:	2900      	cmp	r1, #0
 8003d9a:	d045      	beq.n	8003e28 <_free_r+0x94>
 8003d9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003da0:	1f0c      	subs	r4, r1, #4
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	bfb8      	it	lt
 8003da6:	18e4      	addlt	r4, r4, r3
 8003da8:	f000 f8d2 	bl	8003f50 <__malloc_lock>
 8003dac:	4a1f      	ldr	r2, [pc, #124]	; (8003e2c <_free_r+0x98>)
 8003dae:	6813      	ldr	r3, [r2, #0]
 8003db0:	4610      	mov	r0, r2
 8003db2:	b933      	cbnz	r3, 8003dc2 <_free_r+0x2e>
 8003db4:	6063      	str	r3, [r4, #4]
 8003db6:	6014      	str	r4, [r2, #0]
 8003db8:	4628      	mov	r0, r5
 8003dba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003dbe:	f000 b8c8 	b.w	8003f52 <__malloc_unlock>
 8003dc2:	42a3      	cmp	r3, r4
 8003dc4:	d90c      	bls.n	8003de0 <_free_r+0x4c>
 8003dc6:	6821      	ldr	r1, [r4, #0]
 8003dc8:	1862      	adds	r2, r4, r1
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	bf04      	itt	eq
 8003dce:	681a      	ldreq	r2, [r3, #0]
 8003dd0:	685b      	ldreq	r3, [r3, #4]
 8003dd2:	6063      	str	r3, [r4, #4]
 8003dd4:	bf04      	itt	eq
 8003dd6:	1852      	addeq	r2, r2, r1
 8003dd8:	6022      	streq	r2, [r4, #0]
 8003dda:	6004      	str	r4, [r0, #0]
 8003ddc:	e7ec      	b.n	8003db8 <_free_r+0x24>
 8003dde:	4613      	mov	r3, r2
 8003de0:	685a      	ldr	r2, [r3, #4]
 8003de2:	b10a      	cbz	r2, 8003de8 <_free_r+0x54>
 8003de4:	42a2      	cmp	r2, r4
 8003de6:	d9fa      	bls.n	8003dde <_free_r+0x4a>
 8003de8:	6819      	ldr	r1, [r3, #0]
 8003dea:	1858      	adds	r0, r3, r1
 8003dec:	42a0      	cmp	r0, r4
 8003dee:	d10b      	bne.n	8003e08 <_free_r+0x74>
 8003df0:	6820      	ldr	r0, [r4, #0]
 8003df2:	4401      	add	r1, r0
 8003df4:	1858      	adds	r0, r3, r1
 8003df6:	4282      	cmp	r2, r0
 8003df8:	6019      	str	r1, [r3, #0]
 8003dfa:	d1dd      	bne.n	8003db8 <_free_r+0x24>
 8003dfc:	6810      	ldr	r0, [r2, #0]
 8003dfe:	6852      	ldr	r2, [r2, #4]
 8003e00:	605a      	str	r2, [r3, #4]
 8003e02:	4401      	add	r1, r0
 8003e04:	6019      	str	r1, [r3, #0]
 8003e06:	e7d7      	b.n	8003db8 <_free_r+0x24>
 8003e08:	d902      	bls.n	8003e10 <_free_r+0x7c>
 8003e0a:	230c      	movs	r3, #12
 8003e0c:	602b      	str	r3, [r5, #0]
 8003e0e:	e7d3      	b.n	8003db8 <_free_r+0x24>
 8003e10:	6820      	ldr	r0, [r4, #0]
 8003e12:	1821      	adds	r1, r4, r0
 8003e14:	428a      	cmp	r2, r1
 8003e16:	bf04      	itt	eq
 8003e18:	6811      	ldreq	r1, [r2, #0]
 8003e1a:	6852      	ldreq	r2, [r2, #4]
 8003e1c:	6062      	str	r2, [r4, #4]
 8003e1e:	bf04      	itt	eq
 8003e20:	1809      	addeq	r1, r1, r0
 8003e22:	6021      	streq	r1, [r4, #0]
 8003e24:	605c      	str	r4, [r3, #4]
 8003e26:	e7c7      	b.n	8003db8 <_free_r+0x24>
 8003e28:	bd38      	pop	{r3, r4, r5, pc}
 8003e2a:	bf00      	nop
 8003e2c:	20000090 	.word	0x20000090

08003e30 <_malloc_r>:
 8003e30:	b570      	push	{r4, r5, r6, lr}
 8003e32:	1ccd      	adds	r5, r1, #3
 8003e34:	f025 0503 	bic.w	r5, r5, #3
 8003e38:	3508      	adds	r5, #8
 8003e3a:	2d0c      	cmp	r5, #12
 8003e3c:	bf38      	it	cc
 8003e3e:	250c      	movcc	r5, #12
 8003e40:	2d00      	cmp	r5, #0
 8003e42:	4606      	mov	r6, r0
 8003e44:	db01      	blt.n	8003e4a <_malloc_r+0x1a>
 8003e46:	42a9      	cmp	r1, r5
 8003e48:	d903      	bls.n	8003e52 <_malloc_r+0x22>
 8003e4a:	230c      	movs	r3, #12
 8003e4c:	6033      	str	r3, [r6, #0]
 8003e4e:	2000      	movs	r0, #0
 8003e50:	bd70      	pop	{r4, r5, r6, pc}
 8003e52:	f000 f87d 	bl	8003f50 <__malloc_lock>
 8003e56:	4a21      	ldr	r2, [pc, #132]	; (8003edc <_malloc_r+0xac>)
 8003e58:	6814      	ldr	r4, [r2, #0]
 8003e5a:	4621      	mov	r1, r4
 8003e5c:	b991      	cbnz	r1, 8003e84 <_malloc_r+0x54>
 8003e5e:	4c20      	ldr	r4, [pc, #128]	; (8003ee0 <_malloc_r+0xb0>)
 8003e60:	6823      	ldr	r3, [r4, #0]
 8003e62:	b91b      	cbnz	r3, 8003e6c <_malloc_r+0x3c>
 8003e64:	4630      	mov	r0, r6
 8003e66:	f000 f863 	bl	8003f30 <_sbrk_r>
 8003e6a:	6020      	str	r0, [r4, #0]
 8003e6c:	4629      	mov	r1, r5
 8003e6e:	4630      	mov	r0, r6
 8003e70:	f000 f85e 	bl	8003f30 <_sbrk_r>
 8003e74:	1c43      	adds	r3, r0, #1
 8003e76:	d124      	bne.n	8003ec2 <_malloc_r+0x92>
 8003e78:	230c      	movs	r3, #12
 8003e7a:	6033      	str	r3, [r6, #0]
 8003e7c:	4630      	mov	r0, r6
 8003e7e:	f000 f868 	bl	8003f52 <__malloc_unlock>
 8003e82:	e7e4      	b.n	8003e4e <_malloc_r+0x1e>
 8003e84:	680b      	ldr	r3, [r1, #0]
 8003e86:	1b5b      	subs	r3, r3, r5
 8003e88:	d418      	bmi.n	8003ebc <_malloc_r+0x8c>
 8003e8a:	2b0b      	cmp	r3, #11
 8003e8c:	d90f      	bls.n	8003eae <_malloc_r+0x7e>
 8003e8e:	600b      	str	r3, [r1, #0]
 8003e90:	50cd      	str	r5, [r1, r3]
 8003e92:	18cc      	adds	r4, r1, r3
 8003e94:	4630      	mov	r0, r6
 8003e96:	f000 f85c 	bl	8003f52 <__malloc_unlock>
 8003e9a:	f104 000b 	add.w	r0, r4, #11
 8003e9e:	1d23      	adds	r3, r4, #4
 8003ea0:	f020 0007 	bic.w	r0, r0, #7
 8003ea4:	1ac3      	subs	r3, r0, r3
 8003ea6:	d0d3      	beq.n	8003e50 <_malloc_r+0x20>
 8003ea8:	425a      	negs	r2, r3
 8003eaa:	50e2      	str	r2, [r4, r3]
 8003eac:	e7d0      	b.n	8003e50 <_malloc_r+0x20>
 8003eae:	428c      	cmp	r4, r1
 8003eb0:	684b      	ldr	r3, [r1, #4]
 8003eb2:	bf16      	itet	ne
 8003eb4:	6063      	strne	r3, [r4, #4]
 8003eb6:	6013      	streq	r3, [r2, #0]
 8003eb8:	460c      	movne	r4, r1
 8003eba:	e7eb      	b.n	8003e94 <_malloc_r+0x64>
 8003ebc:	460c      	mov	r4, r1
 8003ebe:	6849      	ldr	r1, [r1, #4]
 8003ec0:	e7cc      	b.n	8003e5c <_malloc_r+0x2c>
 8003ec2:	1cc4      	adds	r4, r0, #3
 8003ec4:	f024 0403 	bic.w	r4, r4, #3
 8003ec8:	42a0      	cmp	r0, r4
 8003eca:	d005      	beq.n	8003ed8 <_malloc_r+0xa8>
 8003ecc:	1a21      	subs	r1, r4, r0
 8003ece:	4630      	mov	r0, r6
 8003ed0:	f000 f82e 	bl	8003f30 <_sbrk_r>
 8003ed4:	3001      	adds	r0, #1
 8003ed6:	d0cf      	beq.n	8003e78 <_malloc_r+0x48>
 8003ed8:	6025      	str	r5, [r4, #0]
 8003eda:	e7db      	b.n	8003e94 <_malloc_r+0x64>
 8003edc:	20000090 	.word	0x20000090
 8003ee0:	20000094 	.word	0x20000094

08003ee4 <_realloc_r>:
 8003ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ee6:	4607      	mov	r7, r0
 8003ee8:	4614      	mov	r4, r2
 8003eea:	460e      	mov	r6, r1
 8003eec:	b921      	cbnz	r1, 8003ef8 <_realloc_r+0x14>
 8003eee:	4611      	mov	r1, r2
 8003ef0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003ef4:	f7ff bf9c 	b.w	8003e30 <_malloc_r>
 8003ef8:	b922      	cbnz	r2, 8003f04 <_realloc_r+0x20>
 8003efa:	f7ff ff4b 	bl	8003d94 <_free_r>
 8003efe:	4625      	mov	r5, r4
 8003f00:	4628      	mov	r0, r5
 8003f02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f04:	f000 f826 	bl	8003f54 <_malloc_usable_size_r>
 8003f08:	42a0      	cmp	r0, r4
 8003f0a:	d20f      	bcs.n	8003f2c <_realloc_r+0x48>
 8003f0c:	4621      	mov	r1, r4
 8003f0e:	4638      	mov	r0, r7
 8003f10:	f7ff ff8e 	bl	8003e30 <_malloc_r>
 8003f14:	4605      	mov	r5, r0
 8003f16:	2800      	cmp	r0, #0
 8003f18:	d0f2      	beq.n	8003f00 <_realloc_r+0x1c>
 8003f1a:	4631      	mov	r1, r6
 8003f1c:	4622      	mov	r2, r4
 8003f1e:	f7ff ff15 	bl	8003d4c <memcpy>
 8003f22:	4631      	mov	r1, r6
 8003f24:	4638      	mov	r0, r7
 8003f26:	f7ff ff35 	bl	8003d94 <_free_r>
 8003f2a:	e7e9      	b.n	8003f00 <_realloc_r+0x1c>
 8003f2c:	4635      	mov	r5, r6
 8003f2e:	e7e7      	b.n	8003f00 <_realloc_r+0x1c>

08003f30 <_sbrk_r>:
 8003f30:	b538      	push	{r3, r4, r5, lr}
 8003f32:	4c06      	ldr	r4, [pc, #24]	; (8003f4c <_sbrk_r+0x1c>)
 8003f34:	2300      	movs	r3, #0
 8003f36:	4605      	mov	r5, r0
 8003f38:	4608      	mov	r0, r1
 8003f3a:	6023      	str	r3, [r4, #0]
 8003f3c:	f7fd faee 	bl	800151c <_sbrk>
 8003f40:	1c43      	adds	r3, r0, #1
 8003f42:	d102      	bne.n	8003f4a <_sbrk_r+0x1a>
 8003f44:	6823      	ldr	r3, [r4, #0]
 8003f46:	b103      	cbz	r3, 8003f4a <_sbrk_r+0x1a>
 8003f48:	602b      	str	r3, [r5, #0]
 8003f4a:	bd38      	pop	{r3, r4, r5, pc}
 8003f4c:	20000124 	.word	0x20000124

08003f50 <__malloc_lock>:
 8003f50:	4770      	bx	lr

08003f52 <__malloc_unlock>:
 8003f52:	4770      	bx	lr

08003f54 <_malloc_usable_size_r>:
 8003f54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f58:	1f18      	subs	r0, r3, #4
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	bfbc      	itt	lt
 8003f5e:	580b      	ldrlt	r3, [r1, r0]
 8003f60:	18c0      	addlt	r0, r0, r3
 8003f62:	4770      	bx	lr

08003f64 <_init>:
 8003f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f66:	bf00      	nop
 8003f68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f6a:	bc08      	pop	{r3}
 8003f6c:	469e      	mov	lr, r3
 8003f6e:	4770      	bx	lr

08003f70 <_fini>:
 8003f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f72:	bf00      	nop
 8003f74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f76:	bc08      	pop	{r3}
 8003f78:	469e      	mov	lr, r3
 8003f7a:	4770      	bx	lr
