// Seed: 3706675111
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout id_10;
  input id_9;
  output id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  inout id_4;
  output id_3;
  output id_2;
  inout id_1;
  type_11(
      id_10, 1, id_8
  );
  logic id_10;
  always @(posedge id_1[1]) id_10 = 1;
endmodule
