From 0601e1b1c150907d9544871b22ad70a6b0deeee3 Mon Sep 17 00:00:00 2001
From: Hyun Kwon <hyun.kwon@xilinx.com>
Date: Mon, 5 May 2014 19:52:38 -0700
Subject: [PATCH 106/456] Documentation: devicetree: bindings: drm: xilinx:
 Add 'xlnx' prefix

This patch comes from:
  https://github.com/Xilinx/linux-xlnx.git

Add 'xlnx' prefix to Xilinx IP core specific properties.

Signed-off-by: Hyun Kwon <hyunk@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
(cherry picked from commit 8784669d84a768111ac6e88fbb04942cc26403c4)
Signed-off-by: Zumeng Chen <zumeng.chen@windriver.com>
---
 .../devicetree/bindings/drm/xilinx/xilinx_drm.txt  |   33 ++++++++++---------
 1 files changed, 17 insertions(+), 16 deletions(-)

diff --git a/Documentation/devicetree/bindings/drm/xilinx/xilinx_drm.txt b/Documentation/devicetree/bindings/drm/xilinx/xilinx_drm.txt
index b21d946..efbbb28 100644
--- a/Documentation/devicetree/bindings/drm/xilinx/xilinx_drm.txt
+++ b/Documentation/devicetree/bindings/drm/xilinx/xilinx_drm.txt
@@ -11,19 +11,20 @@ vdma-[remap]-(rgb2yuv)-(cresample)-(osd)-(rgb2yuv)-(cresample)-[axi2vid]-adv7511
 
 Required properties:
  - compatible: value should be "xlnx,drm".
- - osd: the phandle for on screen display IP if used in the hardware design
- - rgb2yuv: the phandle for rgb2ycrcb IP if used in the hardware design
- - cresample: the phandle for chroma resampler IP if used in the hardware design
- - vtc: the phandle for video timing controller IP
- - encoder-slave: the phandle for the encoder slave.
+ - xlnx,osd: the phandle for on screen display IP if used in the hardware design
+ - xlnx,rgb2yuv: the phandle for rgb2ycrcb IP if used in the hardware design
+ - xlnx,cresample: the phandle for chroma resampler IP if used in the hardware
+   design
+ - xlnx,vtc: the phandle for video timing controller IP
+ - xlnx,encoder-slave: the phandle for the encoder slave.
  - clocks: the phandle for the pixel clock
  - planes: the subnode for resources for each plane
 
 Required plane properties:
  - dmas: the phandle list of DMA specifiers
  - dma-names: the indentifier strings for DMAs
- - rgb2yuv: the phandle for rgb2ycrcb IP if used for plane
- - cresample: the phandle for chroma resampler IP if used for plane
+ - xlnx,rgb2yuv: the phandle for rgb2ycrcb IP if used for plane
+ - xlnx,cresample: the phandle for chroma resampler IP if used for plane
 
 The pipeline can be configured as following examples or more.
  - Example 1:
@@ -32,15 +33,15 @@ vdma - [remap] - rgb2yuv - cresample - [axi2vid] - adv7511
                                              si570 - vtc
 	xilinx_drm {
 		compatible = "xlnx,drm";
-		vtc = <&v_tc_0>;
-		encoder-slave = <&adv7511>;
+		xlnx,vtc = <&v_tc_0>;
+		xlnx,encoder-slave = <&adv7511>;
 		clocks = <&si570>;
 		planes {
 			plane0 {
 				dma = <&axi_vdma_0>;
 				dma-names = "vdma";
-				rgb2yuv = <&v_rgb2ycrcb_0>;
-				cresample = <&v_cresample_0>;
+				xlnx,rgb2yuv = <&v_rgb2ycrcb_0>;
+				xlnx,cresample = <&v_cresample_0>;
 			};
 		};
 	};
@@ -52,10 +53,10 @@ vdma - [remap] - rgb2yuv -|                               |
 
 	xilinx_drm {
 		compatible = "xlnx,drm";
-		osd = <&v_osd_0>;
-		cresample = <&v_cresample_0>;
-		vtc = <&v_tc_0>;
-		encoder-slave = <&adv7511>;
+		xlnx,osd = <&v_osd_0>;
+		xlnx,cresample = <&v_cresample_0>;
+		xlnx,vtc = <&v_tc_0>;
+		xlnx,encoder-slave = <&adv7511>;
 		clocks = <&si570>;
 		planes {
 			plane0 {
@@ -65,7 +66,7 @@ vdma - [remap] - rgb2yuv -|                               |
 			plane1 {
 				dma = <&axi_vdma_1>;
 				dma-names = "vdma";
-				rgb2yuv = <&v_rgb2ycrcb_0>;
+				xlnx,rgb2yuv = <&v_rgb2ycrcb_0>;
 			};
 		};
 	};
-- 
1.7.5.4

