
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001041                       # Number of seconds simulated
sim_ticks                                  1041491694                       # Number of ticks simulated
final_tick                               398769842949                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 181347                       # Simulator instruction rate (inst/s)
host_op_rate                                   238579                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  32528                       # Simulator tick rate (ticks/s)
host_mem_usage                               67381844                       # Number of bytes of host memory used
host_seconds                                 32018.66                       # Real time elapsed on the host
sim_insts                                  5806471716                       # Number of instructions simulated
sim_ops                                    7638988946                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data         7296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        20352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        37376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        10368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        20352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data         7296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        58624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        59264                       # Number of bytes read from this memory
system.physmem.bytes_read::total               239744                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           18816                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       104576                       # Number of bytes written to this memory
system.physmem.bytes_written::total            104576                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           57                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          159                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          292                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           81                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          159                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           57                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          458                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          463                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1873                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             817                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  817                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7005337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1597708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19541202                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1720609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     35886988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9954952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1597708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     19541202                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      7005337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1597708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     56288495                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1597708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     56902998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               230192906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1597708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1720609                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1597708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1597708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1597708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18066395                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         100409826                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              100409826                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         100409826                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7005337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1597708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19541202                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1720609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     35886988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9954952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1597708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     19541202                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      7005337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1597708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     56288495                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1597708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     56902998                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              330602733                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          224665                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       187032                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21949                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        84744                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79942                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           23722                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          986                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1946025                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1231685                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             224665                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       103664                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               255889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61855                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         85405                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles          319                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           122257                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        20907                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2327378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.650905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.027317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2071489     89.01%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           15520      0.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           19584      0.84%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31293      1.34%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           12686      0.55%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           16908      0.73%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           19491      0.84%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            9152      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          131255      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2327378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089953                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.493151                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1935085                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        98049                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           254640                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          113                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         39485                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34047                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1504599                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1271                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         39485                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1937467                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles           5314                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        87029                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           252349                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         5729                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1494754                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents           669                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4039                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2088590                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6946431                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6946431                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1718824                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          369738                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            20898                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       141355                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72281                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          756                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15950                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1388661                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1824                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       194906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       411402                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2327378                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596663                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.319859                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1740216     74.77%     74.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       266656     11.46%     86.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110153      4.73%     90.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        61406      2.64%     93.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        82911      3.56%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        25944      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        25608      1.10%     99.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        13403      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1081      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2327378                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           9743     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1346     10.91%     89.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1253     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1169903     84.25%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        18835      1.36%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       127840      9.21%     94.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        71913      5.18%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1388661                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.556002                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              12342                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008888                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5118866                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1653121                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1350585                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1401003                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads          954                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        29647                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1374                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         39485                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           4040                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          478                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1458197                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1047                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       141355                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72281                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           396                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12198                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12796                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        24994                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1363327                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       125272                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        25334                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              197145                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          192387                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71873                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.545859                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1350618                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1350585                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           809020                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2172924                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.540757                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372319                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1232105                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       226085                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        21924                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2287893                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538533                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.357513                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1765812     77.18%     77.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       265069     11.59%     88.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        95916      4.19%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        47563      2.08%     95.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        43817      1.92%     96.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        18491      0.81%     97.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        18163      0.79%     98.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8682      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        24380      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2287893                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1232105                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182615                       # Number of memory references committed
system.switch_cpus0.commit.loads               111708                       # Number of loads committed
system.switch_cpus0.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            178645                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1109201                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25420                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        24380                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3721690                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2955882                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30967                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 170205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1232105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.497571                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.497571                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400389                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400389                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6131254                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1889325                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1389976                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          188064                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       165041                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        17182                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       114586                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          111240                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           12496                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          571                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1919687                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1066494                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             188064                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       123736                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               235008                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          55722                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         43718                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           118210                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        16716                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2236861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.542679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.810673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2001853     89.49%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           32763      1.46%     90.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           19718      0.88%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           32092      1.43%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           12305      0.55%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           29420      1.32%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5377      0.24%     95.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            9823      0.44%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           93510      4.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2236861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075298                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.427010                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1904999                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        59112                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           234379                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          277                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         38090                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        20113                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          358                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1209684                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1403                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         38090                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1906974                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          32181                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        21231                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           232483                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         5898                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1207288                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1011                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4176                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1602262                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      5499104                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      5499104                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1265583                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          336679                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            16062                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       201771                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        38797                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          368                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8729                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1198834                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1110766                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1169                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       237601                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       505150                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      2236861                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.496574                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.123710                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1754541     78.44%     78.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       158865      7.10%     85.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       150027      6.71%     92.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        90429      4.04%     96.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        52191      2.33%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        14088      0.63%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        16003      0.72%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          398      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          319      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2236861                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2218     59.04%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           843     22.44%     81.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          696     18.53%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       881210     79.33%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         9616      0.87%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           88      0.01%     80.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     80.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       181552     16.34%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        38300      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1110766                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.444736                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3757                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003382                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4463319                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1436616                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1079270                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1114523                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         1137                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        46120                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1425                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         38090                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26557                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          785                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1199006                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           62                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       201771                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        38797                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           462                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        10080                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         8201                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        18281                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1093497                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       177999                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        17269                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              216288                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          163896                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             38289                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.437822                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1079788                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1079270                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           649783                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1484706                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.432126                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.437651                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       839298                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps       958692                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       240353                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        16910                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2198771                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.436013                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294164                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1834144     83.42%     83.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       148263      6.74%     90.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        89728      4.08%     94.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        29733      1.35%     95.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        45987      2.09%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        10110      0.46%     98.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         6657      0.30%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         5858      0.27%     98.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        28291      1.29%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2198771                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       839298                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        958692                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                193023                       # Number of memory references committed
system.switch_cpus1.commit.loads               155651                       # Number of loads committed
system.switch_cpus1.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            145672                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           842087                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        13284                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        28291                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3369525                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2436200                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43687                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 260722                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             839298                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               958692                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       839298                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.975800                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.975800                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.336044                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.336044                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5053644                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1424074                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1254302                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          184992                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       166705                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        11469                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        69526                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           63989                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           10027                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          536                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1948060                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1163386                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             184992                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        74016                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               229173                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          36483                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        130813                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           113529                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        11337                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2332802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.585821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.908770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2103629     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1            8037      0.34%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           16537      0.71%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3            6778      0.29%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           37522      1.61%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           33783      1.45%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            6173      0.26%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           13625      0.58%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          106718      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2332802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074068                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.465805                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1934696                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       144594                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           228179                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          778                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         24549                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        16219                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1363468                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1259                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         24549                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1937491                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         122814                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        14231                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           226292                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         7419                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1361485                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2937                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         2833                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           44                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1603967                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6408539                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6408539                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1384257                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          219698                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            20346                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       319733                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       160461                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1483                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         7737                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1356475                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1292160                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          946                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       126794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       310534                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2332802                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.553909                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.349641                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1872437     80.27%     80.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       138424      5.93%     86.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       113430      4.86%     91.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        48891      2.10%     93.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        62046      2.66%     95.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        59392      2.55%     98.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        33809      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         2779      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1594      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2332802                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3240     11.13%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         25118     86.25%     97.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          763      2.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       811668     62.81%     62.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        11190      0.87%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           76      0.01%     63.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       309412     23.95%     87.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       159814     12.37%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1292160                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.517364                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              29121                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022537                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4947189                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1483480                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1279078                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1321281                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2268                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        15980                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1667                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          113                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         24549                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         118488                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1965                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1356635                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           21                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       319733                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       160461                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           84                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1312                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         5880                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7278                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        13158                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1281649                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       308264                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        10511                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              468043                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          167315                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            159779                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.513156                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1279198                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1279078                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           691808                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1365271                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.512126                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.506718                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1029808                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1209859                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       146906                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        11481                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2308253                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.524145                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.344048                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1868711     80.96%     80.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       160768      6.96%     87.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        75087      3.25%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        74665      3.23%     94.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        20075      0.87%     95.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        86342      3.74%     99.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         6635      0.29%     99.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         4658      0.20%     99.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        11312      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2308253                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1029808                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1209859                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                462540                       # Number of memory references committed
system.switch_cpus2.commit.loads               303746                       # Number of loads committed
system.switch_cpus2.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            159553                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1075869                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        11632                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        11312                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3653706                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2738099                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43911                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 164781                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1029808                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1209859                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1029808                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.425290                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.425290                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.412322                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.412322                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6333760                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1487811                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1617426                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           152                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          203063                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       166155                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        21734                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        81436                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           77280                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           20424                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          969                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1947251                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1136006                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             203063                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        97704                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               235349                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          60200                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         55340                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           120827                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21583                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2276162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.612979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.959675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2040813     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10839      0.48%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16766      0.74%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           22636      0.99%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           24285      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           20543      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10889      0.48%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           17356      0.76%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          112035      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2276162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081304                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.454842                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1927302                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        75762                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           234733                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          371                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         37990                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        33227                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1391847                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1270                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         37990                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1933029                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          16229                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        46849                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           229382                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        12679                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1390519                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1777                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5507                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1941637                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6463137                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6463137                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1649653                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          291955                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          335                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          173                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            39564                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       130973                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        69414                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          824                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        33012                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1387737                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1307651                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          274                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       172226                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       417130                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2276162                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.574498                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.258797                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1710809     75.16%     75.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       242053     10.63%     85.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       120388      5.29%     91.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        81973      3.60%     94.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        65556      2.88%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        27253      1.20%     98.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        17732      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         9162      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1236      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2276162                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            306     12.93%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           882     37.26%     50.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1179     49.81%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1100789     84.18%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        19342      1.48%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          162      0.01%     85.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       118226      9.04%     94.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        69132      5.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1307651                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.523567                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2367                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001810                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4894101                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1560312                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1285610                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1310018                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2657                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        23781                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1242                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         37990                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          13538                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1141                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1388080                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           13                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       130973                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        69414                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           947                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11661                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12979                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24640                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1287623                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       111116                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        20024                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              180229                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          182501                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             69113                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.515548                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1285678                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1285610                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           739112                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1991986                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.514742                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371043                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       961475                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1183036                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       205032                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21783                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2238172                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.528572                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.355583                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1741794     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       251398     11.23%     89.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        89803      4.01%     93.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        42963      1.92%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        43420      1.94%     96.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        21379      0.96%     97.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        14220      0.64%     98.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         8312      0.37%     98.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        24883      1.11%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2238172                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       961475                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1183036                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                175361                       # Number of memory references committed
system.switch_cpus3.commit.loads               107189                       # Number of loads committed
system.switch_cpus3.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            170557                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1065920                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        24353                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        24883                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3601344                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2814152                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 221421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             961475                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1183036                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       961475                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.597658                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.597658                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.384962                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.384962                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5792205                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1793447                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1289522                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          188037                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       165018                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        17181                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       114573                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          111227                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           12493                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          571                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1919457                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1066325                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             188037                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       123720                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               234971                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          55718                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         44452                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           118196                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        16716                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2237325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.542469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.810344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2002354     89.50%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           32759      1.46%     90.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           19718      0.88%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           32090      1.43%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           12299      0.55%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           29417      1.31%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            5375      0.24%     95.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9821      0.44%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8           93492      4.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2237325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.075288                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.426943                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1904774                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        59841                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           234339                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          280                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         38087                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        20109                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          358                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1209477                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1403                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         38087                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1906744                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          33644                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        20500                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           232455                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         5891                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1207086                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1011                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4172                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1602018                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      5498136                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      5498136                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1265374                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          336639                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            16044                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       201748                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        38779                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          370                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         8729                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1198651                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1110590                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1169                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       237587                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       505080                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.issued_per_cycle::samples      2237325                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.496392                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.123544                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1755084     78.45%     78.45% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       158821      7.10%     85.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       150028      6.71%     92.25% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        90417      4.04%     96.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        52170      2.33%     98.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        14086      0.63%     99.25% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        16001      0.72%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7          398      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8          320      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2237325                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2218     59.02%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           844     22.46%     81.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          696     18.52%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       881075     79.33%     79.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult         9616      0.87%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           88      0.01%     80.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     80.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       181529     16.35%     96.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        38282      3.45%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1110590                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.444666                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3758                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.003384                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4463431                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1436419                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1079103                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1114348                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         1137                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        46118                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1425                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         38087                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          28019                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          784                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1198823                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           67                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       201748                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        38779                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           461                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        10079                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         8201                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        18280                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1093324                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       177976                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        17265                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              216247                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          163874                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             38271                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.437753                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1079618                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1079103                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           649688                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1484396                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.432059                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.437678                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       839160                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps       958520                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       240339                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        16909                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2199238                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.435842                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.293957                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1834681     83.42%     83.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       148234      6.74%     90.16% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        89711      4.08%     94.24% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        29728      1.35%     95.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        45978      2.09%     97.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        10105      0.46%     98.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         6654      0.30%     98.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         5857      0.27%     98.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        28290      1.29%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2199238                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       839160                       # Number of instructions committed
system.switch_cpus4.commit.committedOps        958520                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                192984                       # Number of memory references committed
system.switch_cpus4.commit.loads               155630                       # Number of loads committed
system.switch_cpus4.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            145650                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           841931                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        13282                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        28290                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3369807                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2435828                       # The number of ROB writes
system.switch_cpus4.timesIdled                  43687                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 260258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             839160                       # Number of Instructions Simulated
system.switch_cpus4.committedOps               958520                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       839160                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.976289                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.976289                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.335989                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.335989                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5052853                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1423874                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1254101                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          224708                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       187069                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        21952                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        84761                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           79959                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           23726                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          986                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1946245                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1231871                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             224708                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       103685                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               255932                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          61865                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         85081                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles          346                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines           122272                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        20911                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2327351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.651012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.027459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2071419     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           15523      0.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           19588      0.84%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           31299      1.34%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12692      0.55%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           16910      0.73%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           19494      0.84%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9152      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          131274      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2327351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089970                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.493225                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1935332                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        97725                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           254683                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          113                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         39492                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        34053                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1504832                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1271                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         39492                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1937714                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles           5314                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        86705                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           252392                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         5729                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1494987                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           669                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4039                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2088922                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6947493                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6947493                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1719078                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          369815                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            20898                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       141380                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        72287                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          756                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        15950                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1458060                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1388860                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1824                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       194938                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       411446                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2327351                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.596756                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.319947                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1740110     74.77%     74.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       266690     11.46%     86.23% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       110168      4.73%     90.96% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        61410      2.64%     93.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        82926      3.56%     97.16% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        25950      1.12%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        25611      1.10%     99.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        13404      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1082      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2327351                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           9745     78.95%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1346     10.90%     89.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1253     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1170077     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        18835      1.36%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       127859      9.21%     94.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        71919      5.18%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1388860                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.556082                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              12344                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008888                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5119238                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1653374                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1350774                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1401204                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads          954                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        29653                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1374                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         39492                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           4039                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          478                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1458418                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1047                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       141380                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        72287                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           396                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12198                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        12800                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        24998                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1363519                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       125291                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        25340                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              197170                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          192421                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             71879                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.545935                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1350807                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1350774                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           809135                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2173214                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.540832                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372322                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1000143                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1232275                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       226127                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        21927                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2287859                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.538615                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.357600                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1765706     77.18%     77.18% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       265105     11.59%     88.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        95929      4.19%     92.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        47569      2.08%     95.04% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        43828      1.92%     96.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        18491      0.81%     97.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        18163      0.79%     98.55% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         8684      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        24384      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2287859                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1000143                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1232275                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                182637                       # Number of memory references committed
system.switch_cpus5.commit.loads               111724                       # Number of loads committed
system.switch_cpus5.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            178678                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1109344                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        25422                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        24384                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3721864                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2956322                       # The number of ROB writes
system.switch_cpus5.timesIdled                  30971                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 170232                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1000143                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1232275                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1000143                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.497226                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.497226                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.400444                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.400444                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6132107                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1889602                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1390178                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          174691                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       142590                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        18775                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        70748                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           66012                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           17376                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          836                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1693978                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1035427                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             174691                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        83388                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               212246                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          59065                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        104996                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           106098                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        18786                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2050830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.613643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.974821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         1838584     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           11226      0.55%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           17776      0.87%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           26830      1.31%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           11081      0.54%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           12817      0.62%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           13849      0.68%     94.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            9630      0.47%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          109037      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2050830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.069944                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.414572                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1671999                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       127625                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           210670                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1228                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         39307                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        28187                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          305                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1254640                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1098                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         39307                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1676433                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          44743                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        69969                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           207569                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        12806                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1251233                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          514                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2289                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         6598                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          834                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1713513                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      5831962                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      5831962                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1404753                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          308712                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          274                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          146                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            38441                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       126756                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        69790                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         3404                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        13339                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1246267                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          274                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1160980                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1944                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       194737                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       451838                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2050830                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.566103                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.252374                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1555800     75.86%     75.86% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       200963      9.80%     85.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       111111      5.42%     91.08% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        73045      3.56%     94.64% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        66210      3.23%     97.87% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        20355      0.99%     98.86% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        14746      0.72%     99.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5231      0.26%     99.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         3369      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2050830                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            335     12.11%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1120     40.48%     52.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1312     47.42%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       956053     82.35%     82.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        21420      1.84%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          128      0.01%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       115062      9.91%     94.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        68317      5.88%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1160980                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.464841                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2767                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002383                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4377500                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1441343                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1139410                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1163747                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         5521                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        27361                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         4705                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          913                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         39307                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          34092                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1496                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1246541                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          532                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       126756                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        69790                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          146                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           859                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        10036                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        11693                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        21729                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1143815                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       108929                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        17164                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              177109                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          154933                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             68180                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.457969                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1139517                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1139410                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           675183                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1711235                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.456205                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.394559                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       841565                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1026196                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       221354                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        19102                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2011523                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.510159                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.357442                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1595248     79.31%     79.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       198244      9.86%     89.16% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        82396      4.10%     93.26% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        42208      2.10%     95.36% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        31335      1.56%     96.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        17967      0.89%     97.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        11200      0.56%     98.36% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         9239      0.46%     98.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        23686      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2011523                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       841565                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1026196                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                164477                       # Number of memory references committed
system.switch_cpus6.commit.loads                99392                       # Number of loads committed
system.switch_cpus6.commit.membars                128                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            142435                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts           927835                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        20011                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        23686                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3235387                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2534446                       # The number of ROB writes
system.switch_cpus6.timesIdled                  30501                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 446753                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             841565                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1026196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       841565                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.967784                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.967784                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.336952                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.336952                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5191804                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1558748                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1188697                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           256                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2497520                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          174477                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       142462                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        18596                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        70634                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           66044                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           17285                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          823                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1685520                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1031327                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             174477                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        83329                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               211453                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          58346                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        108988                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           105454                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        18615                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2045042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.612913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.973266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1833589     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11186      0.55%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           17617      0.86%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           26686      1.30%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           11069      0.54%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           13082      0.64%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           13848      0.68%     94.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9539      0.47%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          108426      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2045042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.069860                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.412940                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1664100                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       131040                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           209883                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1240                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         38778                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        28136                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          305                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1249705                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1098                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         38778                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1668412                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          49649                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        68552                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           206904                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        12744                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1246591                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          622                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2543                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         6400                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          790                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1706756                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      5808791                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      5808791                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1401671                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          305005                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          269                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          142                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            37782                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       126243                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        69330                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         3392                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        13337                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1241817                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          268                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1156967                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1972                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       191980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       449003                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2045042                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.565742                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.252150                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1551932     75.89%     75.89% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       199973      9.78%     85.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       110787      5.42%     91.08% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        72670      3.55%     94.64% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        66085      3.23%     97.87% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        20425      1.00%     98.87% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        14565      0.71%     99.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5285      0.26%     99.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         3320      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2045042                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            353     12.69%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1137     40.87%     53.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1292     46.44%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       953020     82.37%     82.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        21345      1.84%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          127      0.01%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       114575      9.90%     94.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        67900      5.87%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1156967                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.463246                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2782                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002405                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4363730                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1434132                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1135602                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1159749                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         5521                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        27032                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         4392                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          884                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         38778                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          38945                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1483                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1242085                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          528                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       126243                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        69330                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          142                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           837                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           33                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         9941                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        11590                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        21531                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1139998                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       108444                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        16969                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              176213                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          154661                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             67769                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.456452                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1135716                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1135602                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           672784                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1706077                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.454692                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.394346                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       839723                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1024013                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       218974                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        18909                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2006264                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.510408                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.358770                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1591449     79.32%     79.32% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       197349      9.84%     89.16% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        81980      4.09%     93.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        42094      2.10%     95.34% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        31394      1.56%     96.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        17879      0.89%     97.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        11122      0.55%     98.36% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9257      0.46%     98.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        23740      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2006264                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       839723                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1024013                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                164133                       # Number of memory references committed
system.switch_cpus7.commit.loads                99199                       # Number of loads committed
system.switch_cpus7.commit.membars                126                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            142165                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           925853                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        19978                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        23740                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3225511                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2524834                       # The number of ROB writes
system.switch_cpus7.timesIdled                  30230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 452478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             839723                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1024013                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       839723                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.974219                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.974219                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.336223                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.336223                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5173337                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1553151                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1183738                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           252                       # number of misc regfile writes
system.l20.replacements                            84                       # number of replacements
system.l20.tagsinuse                      4094.870677                       # Cycle average of tags in use
system.l20.total_refs                          180653                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4179                       # Sample count of references to valid blocks.
system.l20.avg_refs                         43.228763                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          135.870677                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    17.216053                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    29.569558                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3912.214389                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.033172                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004203                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.007219                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.955130                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999724                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          285                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    287                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l20.Writeback_hits::total                   89                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          288                       # number of demand (read+write) hits
system.l20.demand_hits::total                     290                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          288                       # number of overall hits
system.l20.overall_hits::total                    290                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data           57                       # number of ReadReq misses
system.l20.ReadReq_misses::total                   84                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data           57                       # number of demand (read+write) misses
system.l20.demand_misses::total                    84                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data           57                       # number of overall misses
system.l20.overall_misses::total                   84                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     47079182                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     31079306                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       78158488                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     47079182                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     31079306                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        78158488                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     47079182                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     31079306                       # number of overall miss cycles
system.l20.overall_miss_latency::total       78158488                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          342                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                371                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          345                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 374                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          345                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                374                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.166667                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.226415                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.165217                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.224599                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.165217                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.224599                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1743673.407407                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 545250.982456                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 930458.190476                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1743673.407407                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 545250.982456                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 930458.190476                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1743673.407407                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 545250.982456                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 930458.190476                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  44                       # number of writebacks
system.l20.writebacks::total                       44                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data           57                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total              84                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data           57                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total               84                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data           57                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total              84                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     45139858                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     26985747                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     72125605                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     45139858                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     26985747                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     72125605                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     45139858                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     26985747                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     72125605                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.166667                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.226415                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.165217                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.224599                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.165217                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.224599                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1671846.592593                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 473434.157895                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 858638.154762                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1671846.592593                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 473434.157895                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 858638.154762                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1671846.592593                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 473434.157895                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 858638.154762                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           172                       # number of replacements
system.l21.tagsinuse                      4095.972553                       # Cycle average of tags in use
system.l21.total_refs                           73962                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4268                       # Sample count of references to valid blocks.
system.l21.avg_refs                         17.329428                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           78.972553                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.269063                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    92.175314                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3912.555623                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019280                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002995                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.022504                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.955214                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          314                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    314                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks              48                       # number of Writeback hits
system.l21.Writeback_hits::total                   48                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          314                       # number of demand (read+write) hits
system.l21.demand_hits::total                     314                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          314                       # number of overall hits
system.l21.overall_hits::total                    314                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          159                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  172                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          159                       # number of demand (read+write) misses
system.l21.demand_misses::total                   172                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          159                       # number of overall misses
system.l21.overall_misses::total                  172                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      6253244                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     70091681                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       76344925                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      6253244                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     70091681                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        76344925                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      6253244                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     70091681                       # number of overall miss cycles
system.l21.overall_miss_latency::total       76344925                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          473                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                486                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks           48                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total               48                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          473                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 486                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          473                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                486                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.336152                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.353909                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.336152                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.353909                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.336152                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.353909                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 481018.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 440828.182390                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 443865.843023                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 481018.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 440828.182390                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 443865.843023                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 481018.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 440828.182390                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 443865.843023                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  25                       # number of writebacks
system.l21.writebacks::total                       25                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          159                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             172                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          159                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              172                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          159                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             172                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5314469                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     58593314                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     63907783                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5314469                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     58593314                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     63907783                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5314469                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     58593314                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     63907783                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.336152                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.353909                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.336152                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.353909                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.336152                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.353909                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 408805.307692                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 368511.408805                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 371556.877907                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 408805.307692                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 368511.408805                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 371556.877907                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 408805.307692                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 368511.408805                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 371556.877907                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           306                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          223857                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4402                       # Sample count of references to valid blocks.
system.l22.avg_refs                         50.853476                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                  11                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.416108                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   151.972919                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3919.610972                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002686                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003275                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.037103                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.956936                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data          461                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    461                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             186                       # number of Writeback hits
system.l22.Writeback_hits::total                  186                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data          461                       # number of demand (read+write) hits
system.l22.demand_hits::total                     461                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data          461                       # number of overall hits
system.l22.overall_hits::total                    461                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          292                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  306                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          292                       # number of demand (read+write) misses
system.l22.demand_misses::total                   306                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          292                       # number of overall misses
system.l22.overall_misses::total                  306                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      6800092                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    146030628                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      152830720                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      6800092                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    146030628                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       152830720                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      6800092                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    146030628                       # number of overall miss cycles
system.l22.overall_miss_latency::total      152830720                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          753                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                767                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          186                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              186                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          753                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 767                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          753                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                767                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.387782                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.398957                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.387782                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.398957                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.387782                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.398957                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 485720.857143                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 500104.890411                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 499446.797386                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 485720.857143                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 500104.890411                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 499446.797386                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 485720.857143                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 500104.890411                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 499446.797386                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  64                       # number of writebacks
system.l22.writebacks::total                       64                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          292                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             306                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          292                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              306                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          292                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             306                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      5794892                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    125065028                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    130859920                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      5794892                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    125065028                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    130859920                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      5794892                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    125065028                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    130859920                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.387782                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.398957                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.387782                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.398957                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.387782                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.398957                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 413920.857143                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 428304.890411                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 427646.797386                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 413920.857143                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 428304.890411                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 427646.797386                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 413920.857143                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 428304.890411                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 427646.797386                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           108                       # number of replacements
system.l23.tagsinuse                      4094.574766                       # Cycle average of tags in use
system.l23.total_refs                          192884                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4204                       # Sample count of references to valid blocks.
system.l23.avg_refs                         45.881066                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           90.588097                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    26.429822                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    44.391775                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3933.165073                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.022116                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006453                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.010838                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.960245                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999652                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          320                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    321                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks              96                       # number of Writeback hits
system.l23.Writeback_hits::total                   96                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          323                       # number of demand (read+write) hits
system.l23.demand_hits::total                     324                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          323                       # number of overall hits
system.l23.overall_hits::total                    324                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           27                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data           81                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  108                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           27                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data           81                       # number of demand (read+write) misses
system.l23.demand_misses::total                   108                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           27                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data           81                       # number of overall misses
system.l23.overall_misses::total                  108                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     33609087                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     37280835                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       70889922                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     33609087                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     37280835                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        70889922                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     33609087                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     37280835                       # number of overall miss cycles
system.l23.overall_miss_latency::total       70889922                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           28                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          401                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                429                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks           96                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total               96                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           28                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          404                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 432                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           28                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          404                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                432                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.201995                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.251748                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.200495                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.250000                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.200495                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.250000                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst      1244781                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 460257.222222                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 656388.166667                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst      1244781                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 460257.222222                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 656388.166667                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst      1244781                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 460257.222222                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 656388.166667                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  63                       # number of writebacks
system.l23.writebacks::total                       63                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data           81                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             108                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data           81                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              108                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data           81                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             108                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     31669089                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     31460103                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     63129192                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     31669089                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     31460103                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     63129192                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     31669089                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     31460103                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     63129192                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.201995                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.251748                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.200495                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.250000                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.200495                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.250000                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1172929.222222                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 388396.333333                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 584529.555556                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1172929.222222                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 388396.333333                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 584529.555556                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1172929.222222                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 388396.333333                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 584529.555556                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           172                       # number of replacements
system.l24.tagsinuse                      4095.972435                       # Cycle average of tags in use
system.l24.total_refs                           73962                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4268                       # Sample count of references to valid blocks.
system.l24.avg_refs                         17.329428                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.972435                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    12.257352                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    92.012077                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3912.730571                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019280                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002993                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.022464                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.955256                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          314                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    314                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks              48                       # number of Writeback hits
system.l24.Writeback_hits::total                   48                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          314                       # number of demand (read+write) hits
system.l24.demand_hits::total                     314                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          314                       # number of overall hits
system.l24.overall_hits::total                    314                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          159                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  172                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          159                       # number of demand (read+write) misses
system.l24.demand_misses::total                   172                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          159                       # number of overall misses
system.l24.overall_misses::total                  172                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      6900433                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     69913832                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       76814265                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      6900433                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     69913832                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        76814265                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      6900433                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     69913832                       # number of overall miss cycles
system.l24.overall_miss_latency::total       76814265                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           13                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          473                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                486                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks           48                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total               48                       # number of Writeback accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           13                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          473                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 486                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           13                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          473                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                486                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.336152                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.353909                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.336152                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.353909                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.336152                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.353909                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 530802.538462                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 439709.635220                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 446594.563953                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 530802.538462                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 439709.635220                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 446594.563953                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 530802.538462                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 439709.635220                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 446594.563953                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  25                       # number of writebacks
system.l24.writebacks::total                       25                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          159                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             172                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          159                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              172                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          159                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             172                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      5967033                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     58492653                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     64459686                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      5967033                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     58492653                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     64459686                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      5967033                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     58492653                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     64459686                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.336152                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.353909                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.336152                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.353909                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.336152                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.353909                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 459002.538462                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 367878.320755                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 374765.616279                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 459002.538462                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 367878.320755                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 374765.616279                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 459002.538462                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 367878.320755                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 374765.616279                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                            84                       # number of replacements
system.l25.tagsinuse                      4094.870521                       # Cycle average of tags in use
system.l25.total_refs                          180653                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4179                       # Sample count of references to valid blocks.
system.l25.avg_refs                         43.228763                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          135.870521                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    17.217367                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    29.576297                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3912.206336                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.033172                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.004203                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.007221                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.955129                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999724                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          285                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    287                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l25.Writeback_hits::total                   89                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          288                       # number of demand (read+write) hits
system.l25.demand_hits::total                     290                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          288                       # number of overall hits
system.l25.overall_hits::total                    290                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           27                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data           57                       # number of ReadReq misses
system.l25.ReadReq_misses::total                   84                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           27                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data           57                       # number of demand (read+write) misses
system.l25.demand_misses::total                    84                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           27                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data           57                       # number of overall misses
system.l25.overall_misses::total                   84                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     48081163                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     30671646                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       78752809                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     48081163                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     30671646                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        78752809                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     48081163                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     30671646                       # number of overall miss cycles
system.l25.overall_miss_latency::total       78752809                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           29                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          342                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                371                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           29                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          345                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 374                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           29                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          345                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                374                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.931034                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.166667                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.226415                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.931034                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.165217                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.224599                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.931034                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.165217                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.224599                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1780783.814815                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 538099.052632                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 937533.440476                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1780783.814815                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 538099.052632                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 937533.440476                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1780783.814815                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 538099.052632                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 937533.440476                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  44                       # number of writebacks
system.l25.writebacks::total                       44                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data           57                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total              84                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data           57                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total               84                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data           57                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total              84                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     46142563                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     26578845                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     72721408                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     46142563                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     26578845                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     72721408                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     46142563                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     26578845                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     72721408                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.166667                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.226415                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.931034                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.165217                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.224599                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.931034                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.165217                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.224599                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1708983.814815                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 466295.526316                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 865731.047619                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1708983.814815                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 466295.526316                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 865731.047619                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1708983.814815                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 466295.526316                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 865731.047619                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           474                       # number of replacements
system.l26.tagsinuse                      4091.472535                       # Cycle average of tags in use
system.l26.total_refs                          317594                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4569                       # Sample count of references to valid blocks.
system.l26.avg_refs                         69.510615                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          290.546504                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    12.472389                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   195.508418                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3592.945225                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.070934                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003045                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.047732                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.877184                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.998895                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          466                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    466                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             470                       # number of Writeback hits
system.l26.Writeback_hits::total                  470                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          466                       # number of demand (read+write) hits
system.l26.demand_hits::total                     466                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          466                       # number of overall hits
system.l26.overall_hits::total                    466                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           13                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          413                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  426                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data           45                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                 45                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           13                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          458                       # number of demand (read+write) misses
system.l26.demand_misses::total                   471                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           13                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          458                       # number of overall misses
system.l26.overall_misses::total                  471                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      6386254                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    218837870                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      225224124                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data     21377106                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total     21377106                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      6386254                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    240214976                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       246601230                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      6386254                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    240214976                       # number of overall miss cycles
system.l26.overall_miss_latency::total      246601230                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           13                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          879                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                892                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          470                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              470                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           45                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               45                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           13                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          924                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 937                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           13                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          924                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                937                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.469852                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.477578                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.495671                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.502668                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.495671                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.502668                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 491250.307692                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 529873.777240                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 528695.126761                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 475046.800000                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 475046.800000                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 491250.307692                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 524486.847162                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 523569.490446                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 491250.307692                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 524486.847162                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 523569.490446                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 273                       # number of writebacks
system.l26.writebacks::total                      273                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          413                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             426                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data           45                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total            45                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          458                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              471                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          458                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             471                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      5452020                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    189163322                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    194615342                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data     18144839                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total     18144839                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      5452020                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    207308161                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    212760181                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      5452020                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    207308161                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    212760181                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.469852                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.477578                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data            1                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.495671                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.502668                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.495671                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.502668                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 419386.153846                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 458022.571429                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 456843.525822                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 403218.644444                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 403218.644444                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 419386.153846                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 452637.906114                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 451720.129512                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 419386.153846                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 452637.906114                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 451720.129512                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           480                       # number of replacements
system.l27.tagsinuse                      4091.551006                       # Cycle average of tags in use
system.l27.total_refs                          317594                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4572                       # Sample count of references to valid blocks.
system.l27.avg_refs                         69.465004                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          290.471472                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    12.468681                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   196.718882                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3591.891971                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.070916                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003044                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.048027                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.876927                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.998914                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          464                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    464                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             471                       # number of Writeback hits
system.l27.Writeback_hits::total                  471                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          464                       # number of demand (read+write) hits
system.l27.demand_hits::total                     464                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          464                       # number of overall hits
system.l27.overall_hits::total                    464                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          418                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  431                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data           46                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                 46                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          464                       # number of demand (read+write) misses
system.l27.demand_misses::total                   477                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          464                       # number of overall misses
system.l27.overall_misses::total                  477                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      4641953                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    222216328                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      226858281                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data     22893642                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total     22893642                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      4641953                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    245109970                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       249751923                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      4641953                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    245109970                       # number of overall miss cycles
system.l27.overall_miss_latency::total      249751923                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           13                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          882                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                895                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          471                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              471                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           46                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               46                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           13                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          928                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 941                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           13                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          928                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                941                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.473923                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.481564                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.500000                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.506908                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.500000                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.506908                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 357073.307692                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 531618.009569                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 526353.320186                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data 497687.869565                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total 497687.869565                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 357073.307692                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 528254.245690                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 523588.937107                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 357073.307692                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 528254.245690                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 523588.937107                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 279                       # number of writebacks
system.l27.writebacks::total                      279                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          418                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             431                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data           46                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total            46                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          464                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              477                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          464                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             477                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      3707708                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    192257190                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    195964898                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data     19588995                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total     19588995                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      3707708                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    211846185                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    215553893                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      3707708                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    211846185                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    215553893                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.473923                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.481564                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data            1                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.500000                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.506908                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.500000                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.506908                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 285208.307692                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 459945.430622                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 454674.937355                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 425847.717391                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total 425847.717391                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 285208.307692                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 456565.053879                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 451894.953878                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 285208.307692                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 456565.053879                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 451894.953878                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               473.034901                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750130181                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1549855.745868                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    18.034901                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.028902                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.758069                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       122214                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         122214                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       122214                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          122214                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       122214                       # number of overall hits
system.cpu0.icache.overall_hits::total         122214                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.cpu0.icache.overall_misses::total           42                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     75140431                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     75140431                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     75140431                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     75140431                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     75140431                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     75140431                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       122256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       122256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       122256                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       122256                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       122256                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       122256                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1789057.880952                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1789057.880952                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1789057.880952                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1789057.880952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1789057.880952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1789057.880952                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       516349                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 258174.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     47433192                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     47433192                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     47433192                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     47433192                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     47433192                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     47433192                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1635627.310345                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1635627.310345                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1635627.310345                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1635627.310345                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1635627.310345                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1635627.310345                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   345                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               108893299                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   601                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              181186.853577                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   117.510540                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   138.489460                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.459026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.540974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        96276                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          96276                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70544                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70544                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          172                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       166820                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          166820                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       166820                       # number of overall hits
system.cpu0.dcache.overall_hits::total         166820                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          848                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          848                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           12                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          860                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           860                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          860                       # number of overall misses
system.cpu0.dcache.overall_misses::total          860                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    117104123                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    117104123                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       993479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       993479                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    118097602                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    118097602                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    118097602                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    118097602                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       167680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       167680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       167680                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       167680                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008731                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008731                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005129                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005129                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005129                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005129                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 138094.484670                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 138094.484670                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82789.916667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82789.916667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 137322.793023                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 137322.793023                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 137322.793023                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 137322.793023                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu0.dcache.writebacks::total               89                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          506                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          506                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          515                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          515                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          515                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          515                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          342                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          345                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     50106286                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     50106286                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       208449                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       208449                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     50314735                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     50314735                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     50314735                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     50314735                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002057                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002057                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002057                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002057                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146509.608187                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 146509.608187                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        69483                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        69483                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 145839.811594                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 145839.811594                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 145839.811594                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 145839.811594                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               538.268161                       # Cycle average of tags in use
system.cpu1.icache.total_refs               643365232                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1193627.517625                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.268161                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          526                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.019661                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.842949                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.862609                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       118196                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         118196                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       118196                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          118196                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       118196                       # number of overall hits
system.cpu1.icache.overall_hits::total         118196                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6931910                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6931910                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6931910                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6931910                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6931910                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6931910                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       118210                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       118210                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       118210                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       118210                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       118210                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       118210                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000118                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000118                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000118                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000118                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000118                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000118                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 495136.428571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 495136.428571                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 495136.428571                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 495136.428571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 495136.428571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 495136.428571                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6361144                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6361144                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6361144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6361144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6361144                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6361144                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000110                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000110                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000110                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000110                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 489318.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 489318.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 489318.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 489318.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 489318.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 489318.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   473                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               150637190                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   729                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              206635.377229                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   143.545982                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   112.454018                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.560726                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.439274                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       159884                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         159884                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        37198                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         37198                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           86                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           86                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       197082                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          197082                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       197082                       # number of overall hits
system.cpu1.dcache.overall_hits::total         197082                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1673                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1673                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1673                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1673                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1673                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1673                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    411353464                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    411353464                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    411353464                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    411353464                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    411353464                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    411353464                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       161557                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       161557                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        37198                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        37198                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       198755                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       198755                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       198755                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       198755                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010355                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010355                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008417                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008417                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008417                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008417                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 245877.742977                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 245877.742977                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 245877.742977                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 245877.742977                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 245877.742977                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 245877.742977                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           48                       # number of writebacks
system.cpu1.dcache.writebacks::total               48                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1200                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1200                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1200                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1200                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1200                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1200                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          473                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          473                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          473                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          473                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     91982459                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     91982459                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     91982459                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     91982459                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     91982459                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     91982459                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002928                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002928                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002380                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002380                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002380                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002380                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 194466.086681                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 194466.086681                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 194466.086681                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 194466.086681                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 194466.086681                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 194466.086681                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               556.415143                       # Cycle average of tags in use
system.cpu2.icache.total_refs               765689527                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1374667.014363                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.415143                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          543                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.021499                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.870192                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.891691                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       113510                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         113510                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       113510                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          113510                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       113510                       # number of overall hits
system.cpu2.icache.overall_hits::total         113510                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8621991                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8621991                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8621991                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8621991                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8621991                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8621991                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       113529                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       113529                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       113529                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       113529                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       113529                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       113529                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000167                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000167                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000167                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000167                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000167                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000167                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       453789                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       453789                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       453789                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       453789                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       453789                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       453789                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6916833                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6916833                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6916833                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6916833                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6916833                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6916833                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 494059.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 494059.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 494059.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 494059.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 494059.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 494059.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   753                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               287969615                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1009                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              285401.005946                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   102.080174                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   153.919826                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.398751                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.601249                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       291148                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         291148                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       158641                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        158641                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           78                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           76                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       449789                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          449789                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       449789                       # number of overall hits
system.cpu2.dcache.overall_hits::total         449789                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2720                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2720                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2720                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2720                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2720                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2720                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    704409068                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    704409068                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    704409068                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    704409068                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    704409068                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    704409068                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       293868                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       293868                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       158641                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       158641                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       452509                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       452509                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       452509                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       452509                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009256                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009256                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006011                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006011                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006011                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006011                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 258973.922059                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 258973.922059                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 258973.922059                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 258973.922059                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 258973.922059                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 258973.922059                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          186                       # number of writebacks
system.cpu2.dcache.writebacks::total              186                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1967                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1967                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1967                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1967                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1967                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1967                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          753                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          753                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          753                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          753                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          753                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          753                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    180045409                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    180045409                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    180045409                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    180045409                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    180045409                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    180045409                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002562                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002562                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001664                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001664                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001664                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001664                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 239104.128818                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 239104.128818                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 239104.128818                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 239104.128818                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 239104.128818                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 239104.128818                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               502.413446                       # Cycle average of tags in use
system.cpu3.icache.total_refs               746682326                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1484457.904573                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    27.413446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.043932                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.805150                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       120788                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         120788                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       120788                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          120788                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       120788                       # number of overall hits
system.cpu3.icache.overall_hits::total         120788                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.cpu3.icache.overall_misses::total           39                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     40753429                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     40753429                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     40753429                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     40753429                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     40753429                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     40753429                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       120827                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       120827                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       120827                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       120827                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       120827                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       120827                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000323                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000323                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000323                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000323                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000323                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000323                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1044959.717949                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1044959.717949                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1044959.717949                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1044959.717949                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1044959.717949                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1044959.717949                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     33897287                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     33897287                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     33897287                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     33897287                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     33897287                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     33897287                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1210617.392857                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1210617.392857                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1210617.392857                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1210617.392857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1210617.392857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1210617.392857                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   404                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               112793678                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   660                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              170899.512121                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   158.397449                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    97.602551                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.618740                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.381260                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        81408                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          81408                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        67839                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         67839                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          165                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          164                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       149247                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          149247                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       149247                       # number of overall hits
system.cpu3.dcache.overall_hits::total         149247                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1305                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1305                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           14                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1319                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1319                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1319                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1319                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    228105695                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    228105695                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1155042                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1155042                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    229260737                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    229260737                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    229260737                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    229260737                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        82713                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        82713                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        67853                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        67853                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       150566                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       150566                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       150566                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       150566                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015777                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015777                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000206                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000206                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008760                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008760                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008760                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008760                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 174793.636015                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 174793.636015                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data        82503                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total        82503                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 173814.053829                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 173814.053829                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 173814.053829                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 173814.053829                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           96                       # number of writebacks
system.cpu3.dcache.writebacks::total               96                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          904                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          904                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          915                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          915                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          915                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          915                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          401                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          404                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          404                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     58772942                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     58772942                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     58965242                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     58965242                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     58965242                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     58965242                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004848                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004848                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002683                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002683                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002683                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002683                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 146565.940150                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 146565.940150                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 145953.569307                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 145953.569307                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 145953.569307                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 145953.569307                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               538.256456                       # Cycle average of tags in use
system.cpu4.icache.total_refs               643365218                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1193627.491651                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    12.256456                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          526                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.019642                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842949                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.862590                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       118182                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         118182                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       118182                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          118182                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       118182                       # number of overall hits
system.cpu4.icache.overall_hits::total         118182                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.cpu4.icache.overall_misses::total           14                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7702099                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7702099                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7702099                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7702099                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7702099                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7702099                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       118196                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       118196                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       118196                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       118196                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       118196                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       118196                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000118                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000118                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000118                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000118                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000118                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000118                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 550149.928571                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 550149.928571                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 550149.928571                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 550149.928571                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 550149.928571                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 550149.928571                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            1                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            1                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            1                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      7008333                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7008333                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      7008333                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7008333                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      7008333                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7008333                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000110                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000110                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000110                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000110                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 539102.538462                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 539102.538462                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 539102.538462                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 539102.538462                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 539102.538462                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 539102.538462                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   473                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               150637156                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   729                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              206635.330590                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   143.304568                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   112.695432                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.559783                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.440217                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       159867                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         159867                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        37181                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         37181                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           86                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           86                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       197048                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          197048                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       197048                       # number of overall hits
system.cpu4.dcache.overall_hits::total         197048                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1673                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1673                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1673                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1673                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1673                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1673                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    415271342                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    415271342                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    415271342                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    415271342                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    415271342                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    415271342                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       161540                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       161540                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        37181                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        37181                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       198721                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       198721                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       198721                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       198721                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010357                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010357                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008419                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008419                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008419                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008419                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 248219.570831                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 248219.570831                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 248219.570831                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 248219.570831                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 248219.570831                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 248219.570831                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           48                       # number of writebacks
system.cpu4.dcache.writebacks::total               48                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1200                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1200                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1200                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1200                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1200                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1200                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          473                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          473                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          473                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          473                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     91791767                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     91791767                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     91791767                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     91791767                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     91791767                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     91791767                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002928                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002928                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002380                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002380                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002380                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002380                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 194062.932347                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 194062.932347                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 194062.932347                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 194062.932347                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 194062.932347                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 194062.932347                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               473.036469                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750130197                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1549855.778926                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    18.036469                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.028905                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.758071                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       122230                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         122230                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       122230                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          122230                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       122230                       # number of overall hits
system.cpu5.icache.overall_hits::total         122230                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           41                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           41                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           41                       # number of overall misses
system.cpu5.icache.overall_misses::total           41                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     76699938                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     76699938                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     76699938                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     76699938                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     76699938                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     76699938                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       122271                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       122271                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       122271                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       122271                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       122271                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       122271                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000335                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000335                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000335                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000335                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000335                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000335                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1870730.195122                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1870730.195122                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1870730.195122                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1870730.195122                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1870730.195122                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1870730.195122                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       527638                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       263819                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           29                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           29                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     48434837                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     48434837                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     48434837                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     48434837                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     48434837                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     48434837                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1670166.793103                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1670166.793103                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1670166.793103                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1670166.793103                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1670166.793103                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1670166.793103                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   345                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               108893317                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   601                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              181186.883527                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   117.532441                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   138.467559                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.459111                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.540889                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        96288                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          96288                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        70550                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         70550                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          177                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          172                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       166838                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          166838                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       166838                       # number of overall hits
system.cpu5.dcache.overall_hits::total         166838                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          849                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          849                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           12                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data          861                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           861                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data          861                       # number of overall misses
system.cpu5.dcache.overall_misses::total          861                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    116495364                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    116495364                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data       993152                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total       993152                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    117488516                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    117488516                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    117488516                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    117488516                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        97137                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        97137                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        70562                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        70562                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       167699                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       167699                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       167699                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       167699                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008740                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008740                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000170                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005134                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005134                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005134                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005134                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 137214.798587                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 137214.798587                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 82762.666667                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 82762.666667                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 136455.883856                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 136455.883856                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 136455.883856                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 136455.883856                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu5.dcache.writebacks::total               89                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          507                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          507                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            9                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          516                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          516                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          516                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          516                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          342                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          345                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          345                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     49700570                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     49700570                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       208387                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       208387                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     49908957                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     49908957                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     49908957                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     49908957                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002057                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002057                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002057                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002057                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 145323.304094                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 145323.304094                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 69462.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 69462.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 144663.643478                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 144663.643478                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 144663.643478                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 144663.643478                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               501.471480                       # Cycle average of tags in use
system.cpu6.icache.total_refs               750398532                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1494817.792829                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    12.471480                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          489                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.019986                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.783654                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.803640                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       106082                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         106082                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       106082                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          106082                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       106082                       # number of overall hits
system.cpu6.icache.overall_hits::total         106082                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           16                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           16                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           16                       # number of overall misses
system.cpu6.icache.overall_misses::total           16                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7438996                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7438996                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7438996                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7438996                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7438996                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7438996                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       106098                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       106098                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       106098                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       106098                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       106098                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       106098                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000151                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000151                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000151                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000151                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000151                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000151                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 464937.250000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 464937.250000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 464937.250000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 464937.250000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 464937.250000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 464937.250000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            3                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            3                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6506979                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6506979                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6506979                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6506979                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6506979                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6506979                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 500536.846154                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 500536.846154                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 500536.846154                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 500536.846154                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 500536.846154                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 500536.846154                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   924                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               125056111                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1180                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              105979.755085                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   179.937006                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    76.062994                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.702879                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.297121                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        80023                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          80023                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        64353                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         64353                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          131                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          128                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          128                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       144376                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          144376                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       144376                       # number of overall hits
system.cpu6.dcache.overall_hits::total         144376                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2163                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2163                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          387                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          387                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2550                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2550                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2550                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2550                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    683044085                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    683044085                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    183274104                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    183274104                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    866318189                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    866318189                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    866318189                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    866318189                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82186                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82186                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        64740                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        64740                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       146926                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       146926                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       146926                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       146926                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.026318                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.026318                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.005978                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.005978                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.017356                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.017356                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.017356                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.017356                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 315785.522423                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 315785.522423                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 473576.496124                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 473576.496124                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 339732.623137                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 339732.623137                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 339732.623137                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 339732.623137                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          470                       # number of writebacks
system.cpu6.dcache.writebacks::total              470                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1284                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1284                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          342                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          342                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1626                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1626                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1626                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1626                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          879                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          879                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           45                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           45                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          924                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          924                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          924                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          924                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    253495372                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    253495372                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     21750606                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     21750606                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    275245978                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    275245978                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    275245978                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    275245978                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.010695                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.010695                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000695                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000695                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006289                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006289                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006289                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006289                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 288390.639363                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 288390.639363                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 483346.800000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 483346.800000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 297885.257576                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 297885.257576                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 297885.257576                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 297885.257576                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               501.467784                       # Cycle average of tags in use
system.cpu7.icache.total_refs               750397888                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1494816.509960                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.467784                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          489                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.019980                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.783654                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.803634                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       105438                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         105438                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       105438                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          105438                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       105438                       # number of overall hits
system.cpu7.icache.overall_hits::total         105438                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           16                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           16                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           16                       # number of overall misses
system.cpu7.icache.overall_misses::total           16                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5421800                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5421800                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5421800                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5421800                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5421800                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5421800                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       105454                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       105454                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       105454                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       105454                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       105454                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       105454                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000152                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000152                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000152                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000152                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000152                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000152                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 338862.500000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 338862.500000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 338862.500000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 338862.500000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 338862.500000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 338862.500000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4750465                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4750465                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4750465                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4750465                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4750465                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4750465                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 365420.384615                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 365420.384615                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 365420.384615                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 365420.384615                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 365420.384615                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 365420.384615                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   927                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               125055553                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1183                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              105710.526627                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   179.688837                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    76.311163                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.701910                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.298090                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        79594                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          79594                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        64228                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         64228                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          129                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          129                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          126                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          126                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       143822                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          143822                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       143822                       # number of overall hits
system.cpu7.dcache.overall_hits::total         143822                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2166                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2166                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          364                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          364                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2530                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2530                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2530                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2530                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    713652251                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    713652251                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    188350934                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    188350934                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    902003185                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    902003185                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    902003185                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    902003185                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        81760                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        81760                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        64592                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        64592                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          126                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          126                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       146352                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       146352                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       146352                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       146352                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.026492                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.026492                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.005635                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.005635                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.017287                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.017287                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.017287                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.017287                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 329479.340259                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 329479.340259                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 517447.620879                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 517447.620879                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 356522.998024                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 356522.998024                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 356522.998024                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 356522.998024                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          471                       # number of writebacks
system.cpu7.dcache.writebacks::total              471                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1284                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1284                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          318                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          318                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1602                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1602                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1602                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1602                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          882                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          882                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           46                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           46                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          928                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          928                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          928                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          928                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    256822930                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    256822930                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     23275442                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     23275442                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    280098372                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    280098372                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    280098372                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    280098372                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.010788                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.010788                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000712                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000712                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.006341                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.006341                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.006341                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.006341                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 291182.460317                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 291182.460317                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 505987.869565                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 505987.869565                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 301830.142241                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 301830.142241                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 301830.142241                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 301830.142241                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
