{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1555600563645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1555600563646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 17:16:03 2019 " "Processing started: Thu Apr 18 17:16:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1555600563646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1555600563646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my_scomp_v0_0 -c my_scomp_v0_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off my_scomp_v0_0 -c my_scomp_v0_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1555600563646 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1555600564113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_ram_256_x_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_ram_256_x_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ip_ram_256_x_16-SYN " "Found design unit 1: ip_ram_256_x_16-SYN" {  } { { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555600564770 ""} { "Info" "ISGN_ENTITY_NAME" "1 IP_RAM_256_x_16 " "Found entity 1: IP_RAM_256_x_16" {  } { { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555600564770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555600564770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador_v0_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file procesador_v0_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 procesador_v0_0-rtl " "Found design unit 1: procesador_v0_0-rtl" {  } { { "procesador_v0_0.vhd" "" { Text "C:/p1/procesador_v0_0.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555600564773 ""} { "Info" "ISGN_ENTITY_NAME" "1 procesador_v0_0 " "Found entity 1: procesador_v0_0" {  } { { "procesador_v0_0.vhd" "" { Text "C:/p1/procesador_v0_0.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555600564773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555600564773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_scomp_v0_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_scomp_v0_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_scomp_v0_0-rtl " "Found design unit 1: my_scomp_v0_0-rtl" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555600564776 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_scomp_v0_0 " "Found entity 1: my_scomp_v0_0" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555600564776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555600564776 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_scomp_v0_0 " "Elaborating entity \"my_scomp_v0_0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1555600564876 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IO_input my_scomp_v0_0.vhd(22) " "VHDL Signal Declaration warning at my_scomp_v0_0.vhd(22): used implicit default value for signal \"IO_input\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1555600564877 "|my_scomp_v0_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IO_output my_scomp_v0_0.vhd(23) " "Verilog HDL or VHDL warning at my_scomp_v0_0.vhd(23): object \"IO_output\" assigned a value but never read" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1555600564877 "|my_scomp_v0_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_RAM_256_x_16 IP_RAM_256_x_16:MEM " "Elaborating entity \"IP_RAM_256_x_16\" for hierarchy \"IP_RAM_256_x_16:MEM\"" {  } { { "my_scomp_v0_0.vhd" "MEM" { Text "C:/p1/my_scomp_v0_0.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555600564878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\"" {  } { { "IP_RAM_256_x_16.vhd" "altsyncram_component" { Text "C:/p1/IP_RAM_256_x_16.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555600564964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\"" {  } { { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1555600564967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1555600564967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1555600564967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file programa.mif " "Parameter \"init_file\" = \"programa.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1555600564967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1555600564967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1555600564967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1555600564967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1555600564967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1555600564967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1555600564967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1555600564967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1555600564967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1555600564967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1555600564967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1555600564967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1555600564967 ""}  } { { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1555600564967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dfi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dfi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dfi1 " "Found entity 1: altsyncram_dfi1" {  } { { "db/altsyncram_dfi1.tdf" "" { Text "C:/p1/db/altsyncram_dfi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555600565060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555600565060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dfi1 IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated " "Elaborating entity \"altsyncram_dfi1\" for hierarchy \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555600565061 ""}
{ "Warning" "WSGN_SEARCH_FILE" "procesador_v1_1.vhd 2 1 " "Using design file procesador_v1_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 procesador_v1_1-rtl " "Found design unit 1: procesador_v1_1-rtl" {  } { { "procesador_v1_1.vhd" "" { Text "C:/p1/procesador_v1_1.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555600565084 ""} { "Info" "ISGN_ENTITY_NAME" "1 procesador_v1_1 " "Found entity 1: procesador_v1_1" {  } { { "procesador_v1_1.vhd" "" { Text "C:/p1/procesador_v1_1.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555600565084 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1555600565084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_v1_1 procesador_v1_1:PROC " "Elaborating entity \"procesador_v1_1\" for hierarchy \"procesador_v1_1:PROC\"" {  } { { "my_scomp_v0_0.vhd" "PROC" { Text "C:/p1/my_scomp_v0_0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555600565086 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1555600566703 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1555600567380 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1555600567543 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1555600567543 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "380 " "Implemented 380 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1555600567615 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1555600567615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "322 " "Implemented 322 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1555600567615 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1555600567615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1555600567615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1555600567640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 17:16:07 2019 " "Processing ended: Thu Apr 18 17:16:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1555600567640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1555600567640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1555600567640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1555600567640 ""}
