[connectivity]
sp=one_pipe40_opt_accel_1.in_off_chip0_update_0_read_pipe0:DDR[0]
sp=one_pipe40_opt_accel_1.one_pipe40_update_0_write_pipe0:DDR[1]
