Model {
  Name			  "test_vacc"
  Version		  7.4
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.47"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Wed Aug 26 14:43:36 2009"
  Creator		  "wjm"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "wjm"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed Mar 31 14:01:03 2010"
  RTWModifiedTimeStamp	  191876489
  ModelVersionFormat	  "1.%<AutoIncrement:47>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  "100"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    2
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		15
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 520, 285, 1400, 915 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Arial"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "test_vacc"
    Location		    [28, 512, 893, 857]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    98
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      SID		      1
      Tag		      "genX"
      Ports		      []
      Position		      [19, 14, 70, 64]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      LibraryVersion	      "1.2"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      infoedit		      " System Generator"
      xilinxfamily	      "virtex5"
      part		      "xc5vsx95t"
      speed		      "-1"
      package		      "ff1136"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./test_vacc/sysgen"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "5"
      dcm_input_clock_period  "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "sysgen"
      block_version	      "10.1.3"
      sg_icon_stat	      "51,50,-1,-1,red,beige,0,07734,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 51 51 0 ],[0 0 50 50 ],[0.93 0.92 0"
      ".86]);\npatch([12 4 16 4 12 25 29 33 47 36 25 17 29 17 25 36 47 33 29 25 12 ],[5 13 25 37 45 45 41 45 45 34 45 3"
      "7 25 13 5 16 5 5 9 5 5 ],[0.6 0.2 0.25]);\nplot([0 51 51 0 0 ],[0 0 50 50 0 ]);\nfprintf('','COMMENT: end icon g"
      "raphics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay"
      SID		      90
      Ports		      [1, 1]
      Position		      [390, 13, 440, 27]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "2"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "11.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,85ce9542,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay1"
      SID		      91
      Ports		      [1, 1]
      Position		      [390, 28, 440, 42]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "2"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "11.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,85ce9542,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay2"
      SID		      92
      Ports		      [1, 1]
      Position		      [390, 43, 440, 57]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "2"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "11.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,85ce9542,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay3"
      SID		      93
      Ports		      [1, 1]
      Position		      [390, 58, 440, 72]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "2"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "11.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,85ce9542,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay4"
      SID		      94
      Ports		      [1, 1]
      Position		      [390, 73, 440, 87]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "2"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "11.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,85ce9542,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      From
      Name		      "From1"
      SID		      97
      Position		      [575, 238, 635, 252]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "armed"
    }
    Block {
      BlockType		      From
      Name		      "From17"
      SID		      10
      Position		      [575, 18, 635, 32]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg_sync"
    }
    Block {
      BlockType		      From
      Name		      "From18"
      SID		      11
      Position		      [575, 38, 635, 52]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "data"
    }
    Block {
      BlockType		      From
      Name		      "From19"
      SID		      12
      Position		      [575, 58, 635, 72]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "data"
    }
    Block {
      BlockType		      From
      Name		      "From20"
      SID		      14
      Position		      [575, 78, 635, 92]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "data"
    }
    Block {
      BlockType		      From
      Name		      "From21"
      SID		      15
      Position		      [575, 98, 635, 112]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "data"
    }
    Block {
      BlockType		      From
      Name		      "From22"
      SID		      16
      Position		      [575, 118, 635, 132]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "data"
    }
    Block {
      BlockType		      From
      Name		      "From23"
      SID		      17
      Position		      [575, 138, 635, 152]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "data"
    }
    Block {
      BlockType		      From
      Name		      "From24"
      SID		      18
      Position		      [575, 158, 635, 172]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "data"
    }
    Block {
      BlockType		      From
      Name		      "From25"
      SID		      19
      Position		      [575, 178, 635, 192]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "data"
    }
    Block {
      BlockType		      From
      Name		      "From26"
      SID		      20
      Position		      [575, 198, 635, 212]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "data"
    }
    Block {
      BlockType		      From
      Name		      "From30"
      SID		      25
      Position		      [575, 218, 635, 232]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "load_vacc"
    }
    Block {
      BlockType		      From
      Name		      "From32"
      SID		      27
      Position		      [105, 103, 165, 117]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "vacc_full"
    }
    Block {
      BlockType		      From
      Name		      "From51"
      SID		      30
      Position		      [305, 283, 365, 297]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "gen_sync"
    }
    Block {
      BlockType		      From
      Name		      "From65"
      SID		      34
      Position		      [230, 218, 290, 232]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "arm_reset"
    }
    Block {
      BlockType		      From
      Name		      "From67"
      SID		      35
      Position		      [230, 193, 290, 207]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "force_trig"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto1"
      SID		      96
      Position		      [465, 218, 525, 232]
      ShowName		      off
      GotoTag		      "armed"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto11"
      SID		      41
      Position		      [465, 293, 525, 307]
      ShowName		      off
      GotoTag		      "data"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto112"
      SID		      42
      Position		      [465, 28, 525, 42]
      ShowName		      off
      GotoTag		      "force_trig"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto113"
      SID		      43
      Position		      [465, 43, 525, 57]
      ShowName		      off
      GotoTag		      "fifo_reset"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto114"
      SID		      44
      Position		      [465, 58, 525, 72]
      ShowName		      off
      GotoTag		      "acquire"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto116"
      SID		      45
      Position		      [465, 13, 525, 27]
      ShowName		      off
      GotoTag		      "arm_reset"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto14"
      SID		      48
      Position		      [465, 73, 525, 87]
      ShowName		      off
      GotoTag		      "load_vacc"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto15"
      SID		      49
      Position		      [785, 128, 845, 142]
      ShowName		      off
      GotoTag		      "vacc_full"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto25"
      SID		      51
      Position		      [465, 268, 525, 282]
      ShowName		      off
      GotoTag		      "tvg_sync"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto26"
      SID		      52
      Position		      [465, 153, 525, 167]
      ShowName		      off
      GotoTag		      "gen_sync"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Terminator
      Name		      "TerminatorY1"
      SID		      62
      Position		      [315, 100, 335, 120]
      ShowName		      off
    }
    Block {
      BlockType		      Reference
      Name		      "XSG core config"
      SID		      64
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [20, 99, 66, 142]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.419"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      "xsg core config"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      hw_sys		      "ROACH:sx95t"
      ibob_linux	      off
      clk_src		      "sys_clk2x"
      iBOB_clk_src	      "sys_clk"
      BEE2_ctrl_clk_src	      "sys_clk"
      BEE2_usr_clk_src	      "sys_clk"
      ROACH_clk_src	      "sys_clk2x"
      CORR_clk_src	      "sys_clk"
      gpio_clk_io_group	      "iBOB:sma"
      gpio_clk_bit_index      "0"
      clk_rate		      "200"
      sample_period	      "1"
      synthesis_tool	      "XST"
      mpc_type		      "powerpc440_ext"
    }
    Block {
      BlockType		      Reference
      Name		      "armed_trig"
      SID		      65
      Ports		      [2, 2]
      Position		      [315, 187, 365, 238]
      LibraryVersion	      "1.549"
      SourceBlock	      "isi_correlator_lib/armed_trig"
      SourceType	      "SubSystem"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      Reference
      Name		      "control"
      SID		      69
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [190, 13, 290, 27]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.419"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "test_vacc_control_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "control1"
      SID		      70
      Ports		      [1, 1]
      Position		      [315, 73, 365, 87]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      on
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "control17"
      SID		      71
      Ports		      [1, 1]
      Position		      [315, 13, 365, 27]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P"
      ">Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      on
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "control18"
      SID		      72
      Ports		      [1, 1]
      Position		      [315, 28, 365, 42]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P"
      ">Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      on
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "1"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,449,376"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "control19"
      SID		      73
      Ports		      [1, 1]
      Position		      [315, 43, 365, 57]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P"
      ">Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      on
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "2"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "control20"
      SID		      74
      Ports		      [1, 1]
      Position		      [315, 58, 365, 72]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P"
      ">Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      on
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "3"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Constant
      Name		      "default_control"
      SID		      76
      Position		      [115, 13, 165, 27]
      Value		      "0"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Constant
      Name		      "default_vacc_control"
      SID		      77
      Position		      [115, 73, 165, 87]
      Value		      "0"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "delay3"
      SID		      98
      Ports		      [1, 1]
      Position		      [390, 218, 440, 232]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,543,392"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "sync_gen2"
      SID		      83
      Ports		      [1, 1]
      Position		      [390, 135, 440, 185]
      LibraryVersion	      "1.549"
      UserDataPersistent      on
      UserData		      "DataTag1"
      SourceBlock	      "isi_correlator_lib/sync_gen2"
      SourceType	      "sync_gen2"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      Reference
      Name		      "tvg"
      SID		      84
      Ports		      [1, 2]
      Position		      [390, 262, 440, 313]
      LibraryVersion	      "1.549"
      SourceBlock	      "isi_correlator_lib/tvg"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      addr_width	      "11"
    }
    Block {
      BlockType		      SubSystem
      Name		      "vacc"
      SID		      87
      Ports		      [12, 1]
      Position		      [660, 15, 760, 255]
      AncestorBlock	      "isi_correlator_lib/vacc"
      LibraryVersion	      "*1.548"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Vector length:|Output bit width:|Output binary point:|Mux latency:|Logic latency:"
      MaskStyleString	      "edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on"
      MaskCallbackString      "||||"
      MaskEnableString	      "on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on"
      MaskVariables	      "vector_length=@1;out_bit_width=@2;out_bin_point=@3;mux_latency=@4;logic_latency=@5;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8|27|4|2|2"
      System {
	Name			"vacc"
	Location		[888, 77, 1915, 1139]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	908
	SIDPrevWatermark	891
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  SID			  594
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_XX_r"
	  SID			  595
	  Position		  [15, 53, 45, 67]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_YY_r"
	  SID			  596
	  Position		  [15, 133, 45, 147]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_ZZ_r"
	  SID			  597
	  Position		  [15, 213, 45, 227]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_XY_r"
	  SID			  598
	  Position		  [15, 293, 45, 307]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_XY_i"
	  SID			  599
	  Position		  [15, 373, 45, 387]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_YZ_r"
	  SID			  600
	  Position		  [15, 453, 45, 467]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_YZ_i"
	  SID			  601
	  Position		  [15, 533, 45, 547]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_ZX_r"
	  SID			  602
	  Position		  [15, 613, 45, 627]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_ZX_i"
	  SID			  603
	  Position		  [15, 693, 45, 707]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "load"
	  SID			  605
	  Position		  [15, 973, 45, 987]
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  SID			  723
	  Position		  [15, 1008, 45, 1022]
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "9x8_strobe"
	  SID			  606
	  Ports			  [2, 11]
	  Position		  [250, 784, 300, 956]
	  LibraryVersion	  "1.548"
	  SourceBlock		  "isi_correlator_lib/9x8_strobe"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  SID			  607
	  Ports			  [1, 1]
	  Position		  [425, 787, 475, 803]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "0,0,419,315"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  608
	  Ports			  [1, 1]
	  Position		  [425, 937, 475, 953]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  SID			  609
	  Ports			  [1, 1]
	  Position		  [600, 937, 650, 953]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "mux_latency"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  728
	  Ports			  [2, 1]
	  Position		  [150, 812, 200, 843]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "logic_latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "15,-4,543,357"
	  block_type		  "logical"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,31,2,1,white,blue,0,1978429b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0.34 ],[0.096"
	  "7742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.709677 0.483871 0."
	  "258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],["
	  "0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	  "isp('\\newlineand\\newlinez^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'logical_fu"
	  "nction'=>'AND'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  SID			  611
	  Ports			  [10, 1]
	  Position		  [600, 787, 650, 938]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "9"
	  en			  off
	  latency		  "mux_latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,429"
	  block_type		  "mux"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,151,10,1,white,blue,3,77ece0c2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 "
	  "0.22 ],[0.370861 0.423841 0.503311 0.582781 0.635762 0.635762 0.609272 0.635762 0.635762 0.562914 0.635762 0.582781"
	  " 0.503311 0.423841 0.370861 0.443709 0.370861 0.370861 0.397351 0.370861 0.370861 ],[0.98 0.96 0.92]);\nplot([0 1 1"
	  " 0 0 ],[0 0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon tex"
	  "t');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_"
	  "label('input',3,'d1');\ncolor('black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncol"
	  "or('black');port_label('input',6,'d4');\ncolor('black');port_label('input',7,'d5');\ncolor('black');port_label('inp"
	  "ut',8,'d6');\ncolor('black');port_label('input',9,'d7');\ncolor('black');port_label('input',10,'d8');\ncolor('black"
	  "');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'inputs'=>'popup(2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19|20|21|22|23|24|25|26|"
	  "27|28|29|30|31|32)','userSelections'=>{'inputs'=>'9'}}}"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator0"
	  SID			  612
	  Position		  [975, 925, 995, 945]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  845
	  Position		  [600, 695, 625, 705]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator10"
	  SID			  614
	  Position		  [600, 295, 625, 305]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator11"
	  SID			  615
	  Position		  [600, 310, 625, 320]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator12"
	  SID			  616
	  Position		  [600, 325, 625, 335]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator13"
	  SID			  617
	  Position		  [600, 375, 625, 385]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator14"
	  SID			  618
	  Position		  [600, 615, 625, 625]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator15"
	  SID			  619
	  Position		  [600, 630, 625, 640]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator16"
	  SID			  620
	  Position		  [600, 645, 625, 655]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator17"
	  SID			  621
	  Position		  [600, 390, 625, 400]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator18"
	  SID			  622
	  Position		  [600, 405, 625, 415]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator19"
	  SID			  623
	  Position		  [600, 455, 625, 465]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  624
	  Position		  [600, 70, 625, 80]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator20"
	  SID			  625
	  Position		  [600, 470, 625, 480]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator21"
	  SID			  626
	  Position		  [600, 485, 625, 495]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator22"
	  SID			  627
	  Position		  [600, 535, 625, 545]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator23"
	  SID			  628
	  Position		  [600, 550, 625, 560]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator24"
	  SID			  629
	  Position		  [600, 565, 625, 575]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator26"
	  SID			  630
	  Position		  [600, 710, 625, 720]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator27"
	  SID			  631
	  Position		  [600, 725, 625, 735]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  SID			  632
	  Position		  [600, 85, 625, 95]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  SID			  633
	  Position		  [600, 135, 625, 145]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  SID			  634
	  Position		  [600, 150, 625, 160]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator6"
	  SID			  635
	  Position		  [600, 165, 625, 175]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  SID			  636
	  Position		  [600, 215, 625, 225]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator8"
	  SID			  637
	  Position		  [600, 230, 625, 240]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator9"
	  SID			  638
	  Position		  [600, 245, 625, 255]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram0"
	  SID			  639
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [850, 897, 950, 973]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Signed  (2's comp)"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bram_ctrl"
	  SID			  640
	  Ports			  [4, 5]
	  Position		  [700, 893, 800, 1027]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Output latency:|Feedback latency:"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVariables		  "output_latency=@1;feedback_latency=@2;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|logic_latency + 1 + mux_latency"
	  System {
	    Name		    "bram_ctrl"
	    Location		    [1153, 538, 1697, 750]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      641
	      Position		      [15, 13, 45, 27]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid"
	      SID		      642
	      Position		      [15, 133, 45, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "load"
	      SID		      887
	      Position		      [15, 53, 45, 67]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      SID		      643
	      Position		      [15, 93, 45, 107]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      SID		      644
	      Ports		      [0, 1]
	      Position		      [245, 92, 295, 108]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "72*floor(2^11/72) - 1 - (output_latency + feedback_latency)"
	      n_bits		      "11"
	      bin_pt		      "0"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,554,541"
	      block_type	      "constant"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,16,0,1,white,blue,0,5d5b6ea3,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'2009');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B"
	      "))','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + "
	      "A*B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'"
	      "PCIN>>17','opselect'=>'C'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      SID		      881
	      Ports		      [0, 1]
	      Position		      [245, 52, 295, 68]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "72*floor(2^11/72) - 1"
	      n_bits		      "11"
	      bin_pt		      "0"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,554,541"
	      block_type	      "constant"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,16,0,1,white,blue,0,49d29baa,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'2015');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B"
	      "))','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + "
	      "A*B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'"
	      "PCIN>>17','opselect'=>'C'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      645
	      Ports		      [1, 1]
	      Position		      [345, 12, 395, 28]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      off
	      latency		      "output_latency"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "0,0,419,315"
	      block_type	      "delay"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,07b98262,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      SID		      646
	      Ports		      [1, 1]
	      Position		      [345, 127, 395, 143]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      off
	      latency		      "output_latency"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,07b98262,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      SID		      647
	      Ports		      [1, 1]
	      Position		      [345, 167, 395, 183]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      off
	      latency		      "output_latency"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,07b98262,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      SID		      863
	      Ports		      [1, 1]
	      Position		      [245, 167, 295, 183]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,07b98262,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      SID		      864
	      Ports		      [1, 1]
	      Position		      [245, 12, 295, 28]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,07b98262,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay5"
	      SID		      886
	      Ports		      [1, 1]
	      Position		      [420, 47, 470, 63]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "0,0,419,315"
	      block_type	      "delay"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,07b98262,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      SID		      888
	      Ports		      [2, 1]
	      Position		      [145, 77, 195, 108]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "15,-4,543,357"
	      block_type	      "logical"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,31,2,1,white,blue,0,fc354646,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0"
	      ".34 ],[0.0967742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.70"
	      "9677 0.483871 0.258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\n"
	      "plot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	      sg_list_contents	      "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'lo"
	      "gical_function'=>'OR'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      648
	      Ports		      [2, 1]
	      Position		      [345, 77, 395, 108]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a>=b"
	      en		      off
	      latency		      "output_latency"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,543,249"
	      block_type	      "relational"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,31,2,1,white,blue,0,e163381b,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0"
	      ".34 ],[0.0967742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.70"
	      "9677 0.483871 0.258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\n"
	      "plot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');dis"
	      "p('\\newline\\bf{a>=b}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      sg_list_contents	      "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a>=b"
	      "'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      SID		      880
	      Ports		      [2, 1]
	      Position		      [345, 37, 395, 68]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a=b"
	      en		      off
	      latency		      "output_latency"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,543,249"
	      block_type	      "relational"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,31,2,1,white,blue,0,2d4703fd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0"
	      ".34 ],[0.0967742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.70"
	      "9677 0.483871 0.258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\n"
	      "plot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');dis"
	      "p('\\newline\\bf{a=b}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      sg_list_contents	      "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a=b'"
	      "}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr_cntr"
	      SID		      649
	      Ports		      [2, 1]
	      Position		      [245, 117, 295, 148]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited co"
	      "unter is implemented by combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "11"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      on
	      en		      on
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "0,0,543,936"
	      block_type	      "counter"
	      block_version	      "11.3"
	      sg_icon_stat	      "50,31,2,1,white,blue,0,d605779c,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0"
	      ".34 ],[0.0967742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.70"
	      "9677 0.483871 0.258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\n"
	      "plot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\ncolor('black');"
	      "port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "posedge"
	      SID		      650
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [70, 52, 120, 68]
	      LibraryVersion	      "1.1208"
	      SourceBlock	      "casper_library/Misc/posedge"
	      SourceType	      "posedge"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "addr"
	      SID		      651
	      Position		      [495, 128, 525, 142]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data"
	      SID		      652
	      Position		      [495, 13, 525, 27]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "we"
	      SID		      653
	      Position		      [495, 168, 525, 182]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "almost_full"
	      SID		      654
	      Position		      [495, 88, 525, 102]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ready"
	      SID		      879
	      Position		      [495, 48, 525, 62]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "we"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "data"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "almost_full"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Delay4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addr_cntr"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Delay1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -50]
		Branch {
		  Points		  [0, -40]
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Relational"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "valid"
	      SrcPort		      1
	      Points		      [165, 0]
	      Branch {
		DstBlock		"addr_cntr"
		DstPort			2
	      }
	      Branch {
		Points			[0, 35]
		DstBlock		"Delay3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      DstBlock		      "Delay5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay5"
	      SrcPort		      1
	      DstBlock		      "ready"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "load"
	      SrcPort		      1
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [15, 0; 0, 30]
	      DstBlock		      "addr_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram_not_full"
	  SID			  906
	  Ports			  [1, 1]
	  Position		  [75, 802, 125, 818]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fifo_XX_r"
	  SID			  656
	  Ports			  [4, 4]
	  Position		  [400, 37, 500, 98]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIFO"
	  SourceType		  "Xilinx FIFO Block Block"
	  depth			  "512"
	  percent_nbits		  "1"
	  rst			  on
	  en			  off
	  use_dcount		  off
	  use_almost_empty	  off
	  almost_empty_thresh	  "2"
	  use_almost_full	  off
	  almost_full_thresh	  "14"
	  dbl_ovrd		  off
	  mem_type		  "Block RAM"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  explicit_period	  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,555"
	  block_type		  "fifo"
	  block_version		  "11.3"
	  sg_icon_stat		  "100,61,4,4,white,blue,0,7b30cb60,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.75 0.61 0.48 0.39 0.53 0.39 0.48 0.61 0.75 0.58 0.54 0.5 0.34 ],[0.114"
	  "754 0.278689 0.508197 0.737705 0.901639 0.901639 0.836066 0.901639 0.901639 0.672131 0.885246 0.737705 0.508197 0.2"
	  "78689 0.131148 0.344262 0.114754 0.114754 0.180328 0.114754 0.114754 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1"
	  " 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
	  "abel('input',1,'din');\ncolor('black');port_label('input',2,'we');\ncolor('black');port_label('input',3,'re');\ncol"
	  "or('black');port_label('input',4,'rst');\ncolor('black');port_label('output',1,'dout');\ncolor('black');port_label("
	  "'output',2,'empty');\ncolor('black');port_label('output',3,'%full');\ncolor('black');port_label('output',4,'full');"
	  "\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'depth'=>'popup(16|32|64|128|256|512|1K|2K|4K|8K|16K|32K|64K)','percent_nbits'=>'pop"
	  "up(1|2|3|4|5)','userSelections'=>{'depth'=>'512','percent_nbits'=>'1'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fifo_XY_i"
	  SID			  657
	  Ports			  [4, 4]
	  Position		  [400, 357, 500, 418]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIFO"
	  SourceType		  "Xilinx FIFO Block Block"
	  depth			  "512"
	  percent_nbits		  "1"
	  rst			  on
	  en			  off
	  use_dcount		  off
	  use_almost_empty	  off
	  almost_empty_thresh	  "2"
	  use_almost_full	  off
	  almost_full_thresh	  "14"
	  dbl_ovrd		  off
	  mem_type		  "Block RAM"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  explicit_period	  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,555"
	  block_type		  "fifo"
	  block_version		  "11.3"
	  sg_icon_stat		  "100,61,4,4,white,blue,0,7b30cb60,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.75 0.61 0.48 0.39 0.53 0.39 0.48 0.61 0.75 0.58 0.54 0.5 0.34 ],[0.114"
	  "754 0.278689 0.508197 0.737705 0.901639 0.901639 0.836066 0.901639 0.901639 0.672131 0.885246 0.737705 0.508197 0.2"
	  "78689 0.131148 0.344262 0.114754 0.114754 0.180328 0.114754 0.114754 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1"
	  " 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
	  "abel('input',1,'din');\ncolor('black');port_label('input',2,'we');\ncolor('black');port_label('input',3,'re');\ncol"
	  "or('black');port_label('input',4,'rst');\ncolor('black');port_label('output',1,'dout');\ncolor('black');port_label("
	  "'output',2,'empty');\ncolor('black');port_label('output',3,'%full');\ncolor('black');port_label('output',4,'full');"
	  "\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'depth'=>'popup(16|32|64|128|256|512|1K|2K|4K|8K|16K|32K|64K)','percent_nbits'=>'pop"
	  "up(1|2|3|4|5)','userSelections'=>{'depth'=>'512','percent_nbits'=>'1'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fifo_XY_r"
	  SID			  658
	  Ports			  [4, 4]
	  Position		  [400, 277, 500, 338]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIFO"
	  SourceType		  "Xilinx FIFO Block Block"
	  depth			  "512"
	  percent_nbits		  "1"
	  rst			  on
	  en			  off
	  use_dcount		  off
	  use_almost_empty	  off
	  almost_empty_thresh	  "2"
	  use_almost_full	  off
	  almost_full_thresh	  "14"
	  dbl_ovrd		  off
	  mem_type		  "Block RAM"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  explicit_period	  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,555"
	  block_type		  "fifo"
	  block_version		  "11.3"
	  sg_icon_stat		  "100,61,4,4,white,blue,0,7b30cb60,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.75 0.61 0.48 0.39 0.53 0.39 0.48 0.61 0.75 0.58 0.54 0.5 0.34 ],[0.114"
	  "754 0.278689 0.508197 0.737705 0.901639 0.901639 0.836066 0.901639 0.901639 0.672131 0.885246 0.737705 0.508197 0.2"
	  "78689 0.131148 0.344262 0.114754 0.114754 0.180328 0.114754 0.114754 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1"
	  " 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
	  "abel('input',1,'din');\ncolor('black');port_label('input',2,'we');\ncolor('black');port_label('input',3,'re');\ncol"
	  "or('black');port_label('input',4,'rst');\ncolor('black');port_label('output',1,'dout');\ncolor('black');port_label("
	  "'output',2,'empty');\ncolor('black');port_label('output',3,'%full');\ncolor('black');port_label('output',4,'full');"
	  "\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'depth'=>'popup(16|32|64|128|256|512|1K|2K|4K|8K|16K|32K|64K)','percent_nbits'=>'pop"
	  "up(1|2|3|4|5)','userSelections'=>{'depth'=>'512','percent_nbits'=>'1'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fifo_YY_r"
	  SID			  659
	  Ports			  [4, 4]
	  Position		  [400, 117, 500, 178]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIFO"
	  SourceType		  "Xilinx FIFO Block Block"
	  depth			  "512"
	  percent_nbits		  "1"
	  rst			  on
	  en			  off
	  use_dcount		  off
	  use_almost_empty	  off
	  almost_empty_thresh	  "2"
	  use_almost_full	  off
	  almost_full_thresh	  "14"
	  dbl_ovrd		  off
	  mem_type		  "Block RAM"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  explicit_period	  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,555"
	  block_type		  "fifo"
	  block_version		  "11.3"
	  sg_icon_stat		  "100,61,4,4,white,blue,0,7b30cb60,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.75 0.61 0.48 0.39 0.53 0.39 0.48 0.61 0.75 0.58 0.54 0.5 0.34 ],[0.114"
	  "754 0.278689 0.508197 0.737705 0.901639 0.901639 0.836066 0.901639 0.901639 0.672131 0.885246 0.737705 0.508197 0.2"
	  "78689 0.131148 0.344262 0.114754 0.114754 0.180328 0.114754 0.114754 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1"
	  " 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
	  "abel('input',1,'din');\ncolor('black');port_label('input',2,'we');\ncolor('black');port_label('input',3,'re');\ncol"
	  "or('black');port_label('input',4,'rst');\ncolor('black');port_label('output',1,'dout');\ncolor('black');port_label("
	  "'output',2,'empty');\ncolor('black');port_label('output',3,'%full');\ncolor('black');port_label('output',4,'full');"
	  "\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'depth'=>'popup(16|32|64|128|256|512|1K|2K|4K|8K|16K|32K|64K)','percent_nbits'=>'pop"
	  "up(1|2|3|4|5)','userSelections'=>{'depth'=>'512','percent_nbits'=>'1'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fifo_YZ_i"
	  SID			  660
	  Ports			  [4, 4]
	  Position		  [400, 517, 500, 578]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIFO"
	  SourceType		  "Xilinx FIFO Block Block"
	  depth			  "512"
	  percent_nbits		  "1"
	  rst			  on
	  en			  off
	  use_dcount		  off
	  use_almost_empty	  off
	  almost_empty_thresh	  "2"
	  use_almost_full	  off
	  almost_full_thresh	  "14"
	  dbl_ovrd		  off
	  mem_type		  "Block RAM"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  explicit_period	  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,555"
	  block_type		  "fifo"
	  block_version		  "11.3"
	  sg_icon_stat		  "100,61,4,4,white,blue,0,7b30cb60,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.75 0.61 0.48 0.39 0.53 0.39 0.48 0.61 0.75 0.58 0.54 0.5 0.34 ],[0.114"
	  "754 0.278689 0.508197 0.737705 0.901639 0.901639 0.836066 0.901639 0.901639 0.672131 0.885246 0.737705 0.508197 0.2"
	  "78689 0.131148 0.344262 0.114754 0.114754 0.180328 0.114754 0.114754 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1"
	  " 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
	  "abel('input',1,'din');\ncolor('black');port_label('input',2,'we');\ncolor('black');port_label('input',3,'re');\ncol"
	  "or('black');port_label('input',4,'rst');\ncolor('black');port_label('output',1,'dout');\ncolor('black');port_label("
	  "'output',2,'empty');\ncolor('black');port_label('output',3,'%full');\ncolor('black');port_label('output',4,'full');"
	  "\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'depth'=>'popup(16|32|64|128|256|512|1K|2K|4K|8K|16K|32K|64K)','percent_nbits'=>'pop"
	  "up(1|2|3|4|5)','userSelections'=>{'depth'=>'512','percent_nbits'=>'1'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fifo_YZ_r"
	  SID			  661
	  Ports			  [4, 4]
	  Position		  [400, 437, 500, 498]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIFO"
	  SourceType		  "Xilinx FIFO Block Block"
	  depth			  "512"
	  percent_nbits		  "1"
	  rst			  on
	  en			  off
	  use_dcount		  off
	  use_almost_empty	  off
	  almost_empty_thresh	  "2"
	  use_almost_full	  off
	  almost_full_thresh	  "14"
	  dbl_ovrd		  off
	  mem_type		  "Block RAM"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  explicit_period	  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,555"
	  block_type		  "fifo"
	  block_version		  "11.3"
	  sg_icon_stat		  "100,61,4,4,white,blue,0,7b30cb60,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.75 0.61 0.48 0.39 0.53 0.39 0.48 0.61 0.75 0.58 0.54 0.5 0.34 ],[0.114"
	  "754 0.278689 0.508197 0.737705 0.901639 0.901639 0.836066 0.901639 0.901639 0.672131 0.885246 0.737705 0.508197 0.2"
	  "78689 0.131148 0.344262 0.114754 0.114754 0.180328 0.114754 0.114754 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1"
	  " 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
	  "abel('input',1,'din');\ncolor('black');port_label('input',2,'we');\ncolor('black');port_label('input',3,'re');\ncol"
	  "or('black');port_label('input',4,'rst');\ncolor('black');port_label('output',1,'dout');\ncolor('black');port_label("
	  "'output',2,'empty');\ncolor('black');port_label('output',3,'%full');\ncolor('black');port_label('output',4,'full');"
	  "\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'depth'=>'popup(16|32|64|128|256|512|1K|2K|4K|8K|16K|32K|64K)','percent_nbits'=>'pop"
	  "up(1|2|3|4|5)','userSelections'=>{'depth'=>'512','percent_nbits'=>'1'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fifo_ZX_i"
	  SID			  662
	  Ports			  [4, 4]
	  Position		  [400, 677, 500, 738]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIFO"
	  SourceType		  "Xilinx FIFO Block Block"
	  depth			  "512"
	  percent_nbits		  "1"
	  rst			  on
	  en			  off
	  use_dcount		  off
	  use_almost_empty	  off
	  almost_empty_thresh	  "2"
	  use_almost_full	  off
	  almost_full_thresh	  "14"
	  dbl_ovrd		  off
	  mem_type		  "Block RAM"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  explicit_period	  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,555"
	  block_type		  "fifo"
	  block_version		  "11.3"
	  sg_icon_stat		  "100,61,4,4,white,blue,0,7b30cb60,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.75 0.61 0.48 0.39 0.53 0.39 0.48 0.61 0.75 0.58 0.54 0.5 0.34 ],[0.114"
	  "754 0.278689 0.508197 0.737705 0.901639 0.901639 0.836066 0.901639 0.901639 0.672131 0.885246 0.737705 0.508197 0.2"
	  "78689 0.131148 0.344262 0.114754 0.114754 0.180328 0.114754 0.114754 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1"
	  " 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
	  "abel('input',1,'din');\ncolor('black');port_label('input',2,'we');\ncolor('black');port_label('input',3,'re');\ncol"
	  "or('black');port_label('input',4,'rst');\ncolor('black');port_label('output',1,'dout');\ncolor('black');port_label("
	  "'output',2,'empty');\ncolor('black');port_label('output',3,'%full');\ncolor('black');port_label('output',4,'full');"
	  "\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'depth'=>'popup(16|32|64|128|256|512|1K|2K|4K|8K|16K|32K|64K)','percent_nbits'=>'pop"
	  "up(1|2|3|4|5)','userSelections'=>{'depth'=>'512','percent_nbits'=>'1'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fifo_ZX_r"
	  SID			  663
	  Ports			  [4, 4]
	  Position		  [400, 597, 500, 658]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIFO"
	  SourceType		  "Xilinx FIFO Block Block"
	  depth			  "512"
	  percent_nbits		  "1"
	  rst			  on
	  en			  off
	  use_dcount		  off
	  use_almost_empty	  off
	  almost_empty_thresh	  "2"
	  use_almost_full	  off
	  almost_full_thresh	  "14"
	  dbl_ovrd		  off
	  mem_type		  "Block RAM"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  explicit_period	  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,555"
	  block_type		  "fifo"
	  block_version		  "11.3"
	  sg_icon_stat		  "100,61,4,4,white,blue,0,7b30cb60,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.75 0.61 0.48 0.39 0.53 0.39 0.48 0.61 0.75 0.58 0.54 0.5 0.34 ],[0.114"
	  "754 0.278689 0.508197 0.737705 0.901639 0.901639 0.836066 0.901639 0.901639 0.672131 0.885246 0.737705 0.508197 0.2"
	  "78689 0.131148 0.344262 0.114754 0.114754 0.180328 0.114754 0.114754 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1"
	  " 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
	  "abel('input',1,'din');\ncolor('black');port_label('input',2,'we');\ncolor('black');port_label('input',3,'re');\ncol"
	  "or('black');port_label('input',4,'rst');\ncolor('black');port_label('output',1,'dout');\ncolor('black');port_label("
	  "'output',2,'empty');\ncolor('black');port_label('output',3,'%full');\ncolor('black');port_label('output',4,'full');"
	  "\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'depth'=>'popup(16|32|64|128|256|512|1K|2K|4K|8K|16K|32K|64K)','percent_nbits'=>'pop"
	  "up(1|2|3|4|5)','userSelections'=>{'depth'=>'512','percent_nbits'=>'1'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fifo_ZZ_r"
	  SID			  664
	  Ports			  [4, 4]
	  Position		  [400, 197, 500, 258]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIFO"
	  SourceType		  "Xilinx FIFO Block Block"
	  depth			  "512"
	  percent_nbits		  "1"
	  rst			  on
	  en			  off
	  use_dcount		  off
	  use_almost_empty	  off
	  almost_empty_thresh	  "2"
	  use_almost_full	  off
	  almost_full_thresh	  "14"
	  dbl_ovrd		  off
	  mem_type		  "Block RAM"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  explicit_period	  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,555"
	  block_type		  "fifo"
	  block_version		  "11.3"
	  sg_icon_stat		  "100,61,4,4,white,blue,0,7b30cb60,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.75 0.61 0.48 0.39 0.53 0.39 0.48 0.61 0.75 0.58 0.54 0.5 0.34 ],[0.114"
	  "754 0.278689 0.508197 0.737705 0.901639 0.901639 0.836066 0.901639 0.901639 0.672131 0.885246 0.737705 0.508197 0.2"
	  "78689 0.131148 0.344262 0.114754 0.114754 0.180328 0.114754 0.114754 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1"
	  " 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
	  "abel('input',1,'din');\ncolor('black');port_label('input',2,'we');\ncolor('black');port_label('input',3,'re');\ncol"
	  "or('black');port_label('input',4,'rst');\ncolor('black');port_label('output',1,'dout');\ncolor('black');port_label("
	  "'output',2,'empty');\ncolor('black');port_label('output',3,'%full');\ncolor('black');port_label('output',4,'full');"
	  "\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'depth'=>'popup(16|32|64|128|256|512|1K|2K|4K|8K|16K|32K|64K)','percent_nbits'=>'pop"
	  "up(1|2|3|4|5)','userSelections'=>{'depth'=>'512','percent_nbits'=>'1'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fifo_not_empty"
	  SID			  905
	  Ports			  [1, 1]
	  Position		  [75, 837, 125, 853]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "pos_extend\nduration=8"
	  SID			  908
	  Ports			  [1, 1]
	  Position		  [75, 1007, 125, 1023]
	  LibraryVersion	  "1.548"
	  SourceBlock		  "isi_correlator_lib/pos_extend"
	  SourceType		  "pos_extend"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  duration		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_XX_r"
	  SID			  666
	  Ports			  [2, 2]
	  Position		  [75, 37, 175, 68]
	  LibraryVersion	  "1.1208"
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_chans		  "vector_length"
	  n_bits		  "out_bit_width"
	  bin_pos		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_XY_i"
	  SID			  667
	  Ports			  [2, 2]
	  Position		  [75, 357, 175, 388]
	  LibraryVersion	  "1.1208"
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_chans		  "vector_length"
	  n_bits		  "out_bit_width"
	  bin_pos		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_XY_r"
	  SID			  668
	  Ports			  [2, 2]
	  Position		  [75, 277, 175, 308]
	  LibraryVersion	  "1.1208"
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_chans		  "vector_length"
	  n_bits		  "out_bit_width"
	  bin_pos		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_YY_r"
	  SID			  669
	  Ports			  [2, 2]
	  Position		  [75, 117, 175, 148]
	  LibraryVersion	  "1.1208"
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_chans		  "vector_length"
	  n_bits		  "out_bit_width"
	  bin_pos		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_YZ_i"
	  SID			  670
	  Ports			  [2, 2]
	  Position		  [75, 517, 175, 548]
	  LibraryVersion	  "1.1208"
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_chans		  "vector_length"
	  n_bits		  "out_bit_width"
	  bin_pos		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_YZ_r"
	  SID			  671
	  Ports			  [2, 2]
	  Position		  [75, 437, 175, 468]
	  LibraryVersion	  "1.1208"
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_chans		  "vector_length"
	  n_bits		  "out_bit_width"
	  bin_pos		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_ZX_i"
	  SID			  672
	  Ports			  [2, 2]
	  Position		  [75, 677, 175, 708]
	  LibraryVersion	  "1.1208"
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_chans		  "vector_length"
	  n_bits		  "out_bit_width"
	  bin_pos		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_ZX_r"
	  SID			  673
	  Ports			  [2, 2]
	  Position		  [75, 597, 175, 628]
	  LibraryVersion	  "1.1208"
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_chans		  "vector_length"
	  n_bits		  "out_bit_width"
	  bin_pos		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_ZZ_r"
	  SID			  674
	  Ports			  [2, 2]
	  Position		  [75, 197, 175, 228]
	  LibraryVersion	  "1.1208"
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_chans		  "vector_length"
	  n_bits		  "out_bit_width"
	  bin_pos		  "out_bin_point"
	}
	Block {
	  BlockType		  Outport
	  Name			  "full"
	  SID			  675
	  Position		  [975, 1003, 1005, 1017]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "fifo_not_empty"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram_not_full"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "9x8_strobe"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "pos_extend\nduration=8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [15, 0; 0, 45]
	  DstBlock		  "bram_ctrl"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_XX_r"
	  SrcPort		  2
	  Points		  [140, 0; 0, 705; -595, 0; 0, 80]
	  DstBlock		  "fifo_not_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram_ctrl"
	  SrcPort		  3
	  DstBlock		  "bram0"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "bram_ctrl"
	  SrcPort		  2
	  DstBlock		  "bram0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram_ctrl"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "bram_ctrl"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram0"
	  SrcPort		  1
	  DstBlock		  "Terminator0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_ZX_i"
	  SrcPort		  1
	  Points		  [35, 0; 0, 245]
	  DstBlock		  "Mux"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "fifo_ZX_r"
	  SrcPort		  1
	  Points		  [40, 0; 0, 310]
	  DstBlock		  "Mux"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "fifo_YZ_i"
	  SrcPort		  1
	  Points		  [45, 0; 0, 375]
	  DstBlock		  "Mux"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "fifo_YZ_r"
	  SrcPort		  1
	  Points		  [50, 0; 0, 440]
	  DstBlock		  "Mux"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "fifo_XY_i"
	  SrcPort		  1
	  Points		  [55, 0; 0, 505]
	  DstBlock		  "Mux"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "fifo_XY_r"
	  SrcPort		  1
	  Points		  [60, 0; 0, 570]
	  DstBlock		  "Mux"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "fifo_ZZ_r"
	  SrcPort		  1
	  Points		  [65, 0; 0, 635]
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "fifo_YY_r"
	  SrcPort		  1
	  Points		  [70, 0; 0, 700]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fifo_XX_r"
	  SrcPort		  1
	  Points		  [75, 0; 0, 765]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "9x8_strobe"
	  SrcPort		  10
	  Points		  [55, 0; 0, -215]
	  DstBlock		  "fifo_ZX_i"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "9x8_strobe"
	  SrcPort		  9
	  Points		  [50, 0; 0, -280]
	  DstBlock		  "fifo_ZX_r"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "9x8_strobe"
	  SrcPort		  8
	  Points		  [45, 0; 0, -345]
	  DstBlock		  "fifo_YZ_i"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "9x8_strobe"
	  SrcPort		  7
	  Points		  [40, 0; 0, -410]
	  DstBlock		  "fifo_YZ_r"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "9x8_strobe"
	  SrcPort		  6
	  Points		  [35, 0; 0, -475]
	  DstBlock		  "fifo_XY_i"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "9x8_strobe"
	  SrcPort		  5
	  Points		  [30, 0; 0, -540]
	  DstBlock		  "fifo_XY_r"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "9x8_strobe"
	  SrcPort		  4
	  Points		  [25, 0; 0, -605]
	  DstBlock		  "fifo_ZZ_r"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "9x8_strobe"
	  SrcPort		  3
	  Points		  [20, 0; 0, -670]
	  DstBlock		  "fifo_YY_r"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fifo_ZX_i"
	  SrcPort		  4
	  DstBlock		  "Terminator27"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_ZX_i"
	  SrcPort		  3
	  DstBlock		  "Terminator26"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_ZX_r"
	  SrcPort		  4
	  DstBlock		  "Terminator16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_ZX_r"
	  SrcPort		  3
	  DstBlock		  "Terminator15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_ZX_r"
	  SrcPort		  2
	  DstBlock		  "Terminator14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_YZ_i"
	  SrcPort		  4
	  DstBlock		  "Terminator24"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_YZ_i"
	  SrcPort		  3
	  DstBlock		  "Terminator23"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_YZ_i"
	  SrcPort		  2
	  DstBlock		  "Terminator22"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_YZ_r"
	  SrcPort		  4
	  DstBlock		  "Terminator21"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_YZ_r"
	  SrcPort		  3
	  DstBlock		  "Terminator20"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_YZ_r"
	  SrcPort		  2
	  DstBlock		  "Terminator19"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_XY_i"
	  SrcPort		  4
	  DstBlock		  "Terminator18"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_XY_i"
	  SrcPort		  3
	  DstBlock		  "Terminator17"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_XY_i"
	  SrcPort		  2
	  DstBlock		  "Terminator13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_XY_r"
	  SrcPort		  4
	  DstBlock		  "Terminator12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_XY_r"
	  SrcPort		  3
	  DstBlock		  "Terminator11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_XY_r"
	  SrcPort		  2
	  DstBlock		  "Terminator10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_ZZ_r"
	  SrcPort		  4
	  DstBlock		  "Terminator9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_ZZ_r"
	  SrcPort		  3
	  DstBlock		  "Terminator8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_ZZ_r"
	  SrcPort		  2
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_YY_r"
	  SrcPort		  4
	  DstBlock		  "Terminator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_YY_r"
	  SrcPort		  3
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_YY_r"
	  SrcPort		  2
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_XX_r"
	  SrcPort		  4
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_XX_r"
	  SrcPort		  3
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "9x8_strobe"
	  SrcPort		  11
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "9x8_strobe"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_ZX_i"
	  SrcPort		  2
	  DstBlock		  "fifo_ZX_i"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "vacc_ZX_i"
	  SrcPort		  1
	  DstBlock		  "fifo_ZX_i"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_ZX_r"
	  SrcPort		  2
	  DstBlock		  "fifo_ZX_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "vacc_ZX_r"
	  SrcPort		  1
	  DstBlock		  "fifo_ZX_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_YZ_i"
	  SrcPort		  2
	  DstBlock		  "fifo_YZ_i"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "vacc_YZ_i"
	  SrcPort		  1
	  DstBlock		  "fifo_YZ_i"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_YZ_r"
	  SrcPort		  2
	  DstBlock		  "fifo_YZ_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "vacc_YZ_r"
	  SrcPort		  1
	  DstBlock		  "fifo_YZ_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_XY_i"
	  SrcPort		  2
	  DstBlock		  "fifo_XY_i"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "vacc_XY_i"
	  SrcPort		  1
	  DstBlock		  "fifo_XY_i"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_XY_r"
	  SrcPort		  2
	  DstBlock		  "fifo_XY_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "vacc_XY_r"
	  SrcPort		  1
	  DstBlock		  "fifo_XY_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_ZZ_r"
	  SrcPort		  2
	  DstBlock		  "fifo_ZZ_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "vacc_ZZ_r"
	  SrcPort		  1
	  DstBlock		  "fifo_ZZ_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_YY_r"
	  SrcPort		  2
	  DstBlock		  "fifo_YY_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "vacc_YY_r"
	  SrcPort		  1
	  DstBlock		  "fifo_YY_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_XX_r"
	  SrcPort		  2
	  DstBlock		  "fifo_XX_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "vacc_XX_r"
	  SrcPort		  1
	  DstBlock		  "fifo_XX_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din_ZX_i"
	  SrcPort		  1
	  DstBlock		  "vacc_ZX_i"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_ZX_r"
	  SrcPort		  1
	  DstBlock		  "vacc_ZX_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_YZ_i"
	  SrcPort		  1
	  DstBlock		  "vacc_YZ_i"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_YZ_r"
	  SrcPort		  1
	  DstBlock		  "vacc_YZ_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_XY_i"
	  SrcPort		  1
	  DstBlock		  "vacc_XY_i"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_XY_r"
	  SrcPort		  1
	  DstBlock		  "vacc_XY_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_ZZ_r"
	  SrcPort		  1
	  DstBlock		  "vacc_ZZ_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_YY_r"
	  SrcPort		  1
	  DstBlock		  "vacc_YY_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_XX_r"
	  SrcPort		  1
	  DstBlock		  "vacc_XX_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [10, 0; 0, 25]
	  Branch {
	    DstBlock		    "vacc_XX_r"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 80]
	    Branch {
	      DstBlock		      "vacc_YY_r"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 80]
	      Branch {
		DstBlock		"vacc_ZZ_r"
		DstPort			1
	      }
	      Branch {
		Points			[0, 80]
		Branch {
		  DstBlock		  "vacc_XY_r"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 80]
		  Branch {
		    DstBlock		    "vacc_XY_i"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "vacc_YZ_r"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "vacc_YZ_i"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "vacc_ZX_r"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "vacc_ZX_i"
		    DstPort		    1
		    }
		    }
		    }
		  }
		}
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "fifo_ZX_i"
	  SrcPort		  2
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram_ctrl"
	  SrcPort		  5
	  DstBlock		  "full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "9x8_strobe"
	  SrcPort		  2
	  Points		  [15, 0; 0, -735]
	  DstBlock		  "fifo_XX_r"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "bram_ctrl"
	  SrcPort		  4
	  Points		  [15, 0; 0, -210; -760, 0]
	  DstBlock		  "bram_not_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pos_extend\nduration=8"
	  SrcPort		  1
	  Points		  [90, 0]
	  Branch {
	    Points		    [0, -100]
	    Branch {
	      Points		      [0, -185]
	      Branch {
		Points			[0, -80]
		Branch {
		  Points		  [0, -80]
		  Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "fifo_XX_r"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "fifo_YY_r"
		    DstPort		    4
		    }
		    }
		    Branch {
		    DstBlock		    "fifo_ZZ_r"
		    DstPort		    4
		    }
		    }
		    Branch {
		    DstBlock		    "fifo_XY_r"
		    DstPort		    4
		    }
		    }
		    Branch {
		    DstBlock		    "fifo_XY_i"
		    DstPort		    4
		    }
		    }
		    Branch {
		    DstBlock		    "fifo_YZ_r"
		    DstPort		    4
		    }
		  }
		  Branch {
		    DstBlock		    "fifo_YZ_i"
		    DstPort		    4
		  }
		}
		Branch {
		  DstBlock		  "fifo_ZX_r"
		  DstPort		  4
		}
	      }
	      Branch {
		DstBlock		"fifo_ZX_i"
		DstPort			4
	      }
	    }
	    Branch {
	      DstBlock		      "9x8_strobe"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "bram_ctrl"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "load"
	  SrcPort		  1
	  DstBlock		  "bram_ctrl"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "vacc_control"
      SID		      88
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [190, 73, 290, 87]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.419"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "test_vacc_vacc_control_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "vacc_status"
      SID		      89
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [190, 103, 290, 117]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.419"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      io_dir		      "To Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "test_vacc_vacc_status_user_data_in"
    }
    Line {
      SrcBlock		      "control20"
      SrcPort		      1
      DstBlock		      "Delay3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "control19"
      SrcPort		      1
      DstBlock		      "Delay2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "control18"
      SrcPort		      1
      DstBlock		      "Delay1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "control17"
      SrcPort		      1
      DstBlock		      "Delay"
      DstPort		      1
    }
    Line {
      SrcBlock		      "control"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	Points			[0, 15]
	Branch {
	  Points		  [0, 15]
	  Branch {
	    DstBlock		    "control19"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "control20"
	    DstPort		    1
	  }
	}
	Branch {
	  DstBlock		  "control18"
	  DstPort		  1
	}
      }
      Branch {
	DstBlock		"control17"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Delay1"
      SrcPort		      1
      DstBlock		      "Goto112"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay2"
      SrcPort		      1
      DstBlock		      "Goto113"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay3"
      SrcPort		      1
      DstBlock		      "Goto114"
      DstPort		      1
    }
    Line {
      SrcBlock		      "default_control"
      SrcPort		      1
      DstBlock		      "control"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay"
      SrcPort		      1
      DstBlock		      "Goto116"
      DstPort		      1
    }
    Line {
      SrcBlock		      "armed_trig"
      SrcPort		      1
      Points		      [5, 0]
      DstBlock		      "sync_gen2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From18"
      SrcPort		      1
      DstBlock		      "vacc"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From19"
      SrcPort		      1
      DstBlock		      "vacc"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From20"
      SrcPort		      1
      DstBlock		      "vacc"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From21"
      SrcPort		      1
      DstBlock		      "vacc"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From22"
      SrcPort		      1
      DstBlock		      "vacc"
      DstPort		      6
    }
    Line {
      SrcBlock		      "From23"
      SrcPort		      1
      DstBlock		      "vacc"
      DstPort		      7
    }
    Line {
      SrcBlock		      "From24"
      SrcPort		      1
      DstBlock		      "vacc"
      DstPort		      8
    }
    Line {
      SrcBlock		      "From25"
      SrcPort		      1
      DstBlock		      "vacc"
      DstPort		      9
    }
    Line {
      SrcBlock		      "From26"
      SrcPort		      1
      DstBlock		      "vacc"
      DstPort		      10
    }
    Line {
      SrcBlock		      "From67"
      SrcPort		      1
      DstBlock		      "armed_trig"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From65"
      SrcPort		      1
      DstBlock		      "armed_trig"
      DstPort		      2
    }
    Line {
      SrcBlock		      "tvg"
      SrcPort		      2
      DstBlock		      "Goto11"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From51"
      SrcPort		      1
      DstBlock		      "tvg"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg"
      SrcPort		      1
      DstBlock		      "Goto25"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync_gen2"
      SrcPort		      1
      DstBlock		      "Goto26"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From17"
      SrcPort		      1
      DstBlock		      "vacc"
      DstPort		      1
    }
    Line {
      SrcBlock		      "control1"
      SrcPort		      1
      DstBlock		      "Delay4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay4"
      SrcPort		      1
      DstBlock		      "Goto14"
      DstPort		      1
    }
    Line {
      SrcBlock		      "vacc"
      SrcPort		      1
      DstBlock		      "Goto15"
      DstPort		      1
    }
    Line {
      SrcBlock		      "vacc_status"
      SrcPort		      1
      DstBlock		      "TerminatorY1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From32"
      SrcPort		      1
      DstBlock		      "vacc_status"
      DstPort		      1
    }
    Line {
      SrcBlock		      "default_vacc_control"
      SrcPort		      1
      DstBlock		      "vacc_control"
      DstPort		      1
    }
    Line {
      SrcBlock		      "vacc_control"
      SrcPort		      1
      DstBlock		      "control1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "armed_trig"
      SrcPort		      2
      DstBlock		      "delay3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From30"
      SrcPort		      1
      DstBlock		      "vacc"
      DstPort		      11
    }
    Line {
      SrcBlock		      "From1"
      SrcPort		      1
      DstBlock		      "vacc"
      DstPort		      12
    }
    Line {
      SrcBlock		      "delay3"
      SrcPort		      1
      DstBlock		      "Goto1"
      DstPort		      1
    }
  }
}
MatData {
  NumRecords		  2
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    \" 4   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ #S[V0$.    > 0  "
    " 8    (     @         %    \"     $    !     0         %  0 $P    $   #W    9&5F875L=',              '5S:6YG7W!F8E"
    "]F:7(       !P9F)?9FER7W1A<',         =7-I;F=?9F9T             &9F=%]S:7IE              !F9G1?:6YP=71S            "
    "9F9T7V]R9&5R<P           '5S:6YG7V-T              !C=%]T>7!E                =7-I;F=?=F%C8P           '9A8V-?;&5N9W"
    "1H          !U<VEN9U]S8V%L95]F86-T;W( <V-A;&5?9F%C=&]R           .    *     8    (     0         %    \"          "
    "      0         .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @            00 X    X    !@    @    &          4    "
    "(     0    $    !          D    (               .    .     8    (    !@         %    \"     $    !     0         )"
    "    \"            !Q #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            00 X   !"
    "0    !@    @    &          4    (     0    0    !          D    @             $          0         !         \\#\\"
    ".    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    &    \"     8   "
    "      !0    @    !     0    $         \"0    @           #P/PX    X    !@    @    &          4    (     0    $    "
    "!          D    (               .    .     8    (    !@         %    \"     $    !     0         )    \"          "
    "     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @    "
    "&          4    (     0    $    !          D    (            D$ "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    \"#,   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V9"
    "60 =V]R:P        X   !8&0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960   "
    "    !C;VUP:6QA=&EO;@ .    6 0   8    (     @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<&"
    "EL871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',     "
    "      !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !         "
    " %    \"     $    '     0         0    !P   '1A<F=E=#( #@   +@!   &    \"     (         !0    @    !     0    $   "
    "      !0 $  <    !    #@   &ME>7,   !V86QU97,    .    N     8    (     0         %    \"     $    \"     0        "
    " .    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    0     8  "
    "  (    !          %    \"     $    +     0         0    \"P   $Y'0R!.971L:7-T       .    J     8    (     0       "
    "  %    \"     $    \"     0         .    .     8    (    !          %    \"     $    '     0         0    !P   '1A"
    "<F=E=#$ #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !T87)G970R  X    P    !@    @  "
    "  $          4    (     0    $    !         !   0 Q    #@   #     &    \"     0         !0    @    !     P    $   "
    "      $  # &]F9@ .    2     8    (    !          %    \"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@4W5"
    "B4WES=&5M  X   !(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<"
    "VMS#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8    (    !          %  "
    "  \"     $    '     0         0    !P   $1E9F%U;'0 #@   * 4   &    \"     (         !0    @    !     0    $       "
    "  !0 $  @    !    $    '1A<F=E=#$ =&%R9V5T,@ .    6 X   8    (     @         %    \"     $    !     0         %  0"
    " '@    $    :!   :6YF;V5D:70                             >&EL:6YX9F%M:6QY                        <&%R=            "
    "                       <W!E960                                 <&%C:V%G90                              <WEN=&AE<VE"
    "S7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES7W1O;VP                     8VQO8VM?=W)A<'!E<E]S9V%D=F%N8V5D        8VQO8"
    "VM?=W)A<'!E<@                      9&ER96-T;W)Y                            =&5S=&)E;F-H7W-G861V86YC960            "
    " =&5S=&)E;F-H                            <WES8VQK7W!E<FEO9                       9&-M7VEN<'5T7V-L;V-K7W!E<FEO9    "
    "       :6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D            9&)L7V]V<F1?<V=A9'9A;F-E9  "
    "             8V]R95]G96YE<F%T:6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N                    <G5N7V-O<F5G96Y?<V=A9"
    "'9A;F-E9           <G5N7V-O<F5G96X                         9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 979A;%]F:65L9  "
    "                         :&%S7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S                            8FQO8VM?="
    "'EP90                          8FQO8VM?=F5R<VEO;@                      <V=?:6-O;E]S=&%T                        <V="
    "?;6%S:U]D:7-P;&%Y                    <V=?;&ES=%]C;VYT96YT<P                  <V=?8FQO8VMG=6E?>&UL                 "
    "   8VQO8VM?;&]C                            <WEN=&AE<VES7VQA;F=U86=E                8V5?8VQR                       "
    "         <')E<V5R=F5?:&EE<F%R8VAY                        #@   $@    &    \"     0         !0    @    !    $0    $ "
    "        $    !$    @4WES=&5M($=E;F5R871O<@         .    .     8    (    !          %    \"     $    (     0       "
    "  0    \"    %9I<G1E>#)0#@   #@    &    \"     0         !0    @    !    !P    $         $     <   !X8S)V<#4P  X  "
    "  P    !@    @    $          4    (     0    (    !         !   @ M-P  #@   #@    &    \"     0         !0    @   "
    " !    !@    $         $     8   !F9C$Q-3(   X    P    !@    @    $          4    (               !         !      "
    "    #@   #     &    \"     0         !0    @    !     P    $         $  # %A35  .    ,     8    (    !          % "
    "   \"                0         0          X   !     !@    @    $          4    (     0    T    !         !     -  "
    "  0VQO8VL@16YA8FQE<P    X   !(    !@    @    $          4    (     0   !$    !         !     1    +B]U;G1I=&QE9\"]"
    "S>7-G96X         #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    "
    "!          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    (    !     "
    "    !   @ Q,   #@   #     &    \"     0         !0    @    !     P    $         $  # #$P,  .    ,     8    (    ! "
    "         %    \"                0         0          X    P    !@    @    $          4    (               !       "
    "  !          #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !   "
    "       %    \"                0         0          X   !(    !@    @    $          4    (     0   !@    !         "
    "!     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @               $         $     "
    "     .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4"
    "    (               !         !          #@   #     &    \"     0         !0    @    !     0    $         $  ! #  "
    "   .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X   !     !@    @    $          4  "
    "  (     0    L    !         !     +    +3$L+3$L+3$L+3$       X    X    !@    @    $          4    (     0    8    "
    "!         !     &    <WES9V5N   .    .     8    (    !          %    \"     $    &     0         0    !@   #$P+C$N"
    ",P  #@   %@    &    \"     0         !0    @    !    (P    $         $    \",    U,2PU,\"PM,2PM,2QR960L8F5I9V4L,\""
    "PP-S<S-\"QR:6=H=       #@   , !   &    \"     0         !0    @    !    C@$   $         $    (X!  !F<')I;G1F*\"<G+"
    "\"=#3TU-14Y4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4Q(#4Q(# @72Q;,\" P(#4P(#4P(%TL6S N.3,@,\"XY,B P+C@V72D"
    "[\"G!A=&-H*%LQ,B T(#$V(#0@,3(@,C4@,CD@,S,@-#<@,S8@,C4@,3<@,CD@,3<@,C4@,S8@-#<@,S,@,CD@,C4@,3(@72Q;-2 Q,R R-2 S-R T"
    "-2 T-2 T,2 T-2 T-2 S-\" T-2 S-R R-2 Q,R U(#$V(#4@-2 Y(#4@-2!=+%LP+C8@,\"XR(# N,C5=*3L*<&QO=\"A;,\" U,2 U,2 P(# @72"
    "Q;,\" P(#4P(#4P(# @72D[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E"
    "9VEN(&EC;VX@=&5X=\"<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[\"@  #@   #     &    \"     0         !"
    "0    @               $         $          .    ,     8    (    !          %    \"                0         0      "
    "    X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0 "
    "   @    !    !     $         $  $ %9(1$P.    .     8    (    !@         %    \"     $    !     0         )    \"  "
    "             #@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X   #P!0  !@ "
    "   @    \"          4    (     0    $    !          4 !  7     0   %D!  !N9V-?8V]N9FEG                 '-Y;G1H97-I"
    "<U]L86YG=6%G90      <WEN=&AE<VES7W1O;VP           !X:6QI;GAF86UI;'D              '!A<G0                         <W"
    "!E960                       !T97-T8F5N8V@                  '!A8VMA9V4                     9&ER96-T;W)Y            "
    "      !S>7-C;&M?<&5R:6]D             &-L;V-K7W=R87!P97(             9&-M7VEN<'5T7V-L;V-K7W!E<FEO9 !C95]C;'(       "
    "               '!R97-E<G9E7VAI97)A<F-H>0      8VQO8VM?;&]C                            #@   .@    &    \"     (    "
    "     !0    @    !     0    $         !0 $ !4    !    *@   &EN8VQU9&5?8VQO8VMW<F%P<&5R &EN8VQU9&5?8V8              "
    "         X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    ( "
    "   !@         %    \"     $    !     0         )    \"               #@   #     &    \"     0         !0    @    !"
    "    !     $         $  $ %9(1$P.    ,     8    (    !          %    \"     $    #     0         0  , 6%-4  X    X "
    "   !@    @    $          4    (     0    <    !         !     '    5FER=&5X-0 .    0     8    (    !          %   "
    " \"     $    )     0         0    \"0   'AC-79S>#DU=          .    ,     8    (    !          %    \"     $    \" "
    "    0         0  ( +3$   X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &   "
    " \"     0         !0    @    !    !@    $         $     8   !F9C$Q,S8   X   !(    !@    @    $          4    (    "
    " 0   !(    !         !     2    +B]T97-T7W9A8V,O<WES9V5N        #@   #     &    \"     0         !0    @    !     "
    "0    $         $  ! #4    .    0     8    (    !          %    \"     $    -     0         0    #0   $-L;V-K($5N86"
    ")L97,    .    ,     8    (    !          %    \"     $    #     0         0  , ,3 P  X    X    !@    @    &       "
    "   4    (     0    $    !          D    (               .    .     8    (    !@         %    \"     $    !     0  "
    "       )    \"               #@   #     &    \"     0         !0    @    !          $         $          .    6!D "
    "  8    (     @         %    \"     $    !     0         %  0 #     $    8    <VAA<F5D        8V]M<&EL871I;VX #@   "
    "%@$   &    \"     (         !0    @    !     0    $         !0 $ !,    !    F    &-O;7!I;&%T:6]N          !C;VUP:6"
    "QA=&EO;E]L=70     <VEM=6QI;FM?<&5R:6]D     &EN8W)?;F5T;&ES=         !T<FEM7W9B:71S            9&)L7V]V<F0         "
    "     &1E<')E8V%T961?8V]N=')O; !B;&]C:U]I8V]N7V1I<W!L87D #@   #@    &    \"     0         !0    @    !    !P    $  "
    "       $     <   !T87)G970R  X   \"X 0  !@    @    \"          4    (     0    $    !          4 !  '     0    X  "
    " !K97ES    =F%L=65S    #@   +@    &    \"     $         !0    @    !     @    $         #@   $     &    \"     0  "
    "       !0    @    !    \"P    $         $     L   !(1$P@3F5T;&ES=       #@   $     &    \"     0         !0    @  "
    "  !    \"P    $         $     L   !.1T,@3F5T;&ES=       #@   *@    &    \"     $         !0    @    !     @    $  "
    "       #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !T87)G970Q  X    X    !@    @   "
    " $          4    (     0    <    !         !     '    =&%R9V5T,@ .    ,     8    (    !          %    \"     $    "
    "!     0         0  $ ,0    X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   $@    & "
    "   \"     0         !0    @    !    %P    $         $    !<   !%=F5R>7=H97)E(&EN(%-U8E-Y<W1E;0 .    2     8    (  "
    "  !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $  "
    "        4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     0         !0    @    !    !P    $        "
    " $     <   !$969A=6QT  X   \"@%   !@    @    \"          4    (     0    $    !          4 !  (     0   !    !T87)"
    "G970Q '1A<F=E=#( #@   %@.   &    \"     (         !0    @    !     0    $         !0 $ !X    !    &@0  &EN9F]E9&ET"
    "                             'AI;&EN>&9A;6EL>0                       '!A<G0                                  '-P96"
    "5D                                 '!A8VMA9V4                              '-Y;G1H97-I<U]T;V]L7W-G861V86YC960     "
    " '-Y;G1H97-I<U]T;V]L                     &-L;V-K7W=R87!P97)?<V=A9'9A;F-E9        &-L;V-K7W=R87!P97(               "
    "       &1I<F5C=&]R>0                           '1E<W1B96YC:%]S9V%D=F%N8V5D             '1E<W1B96YC:               "
    "             '-Y<V-L:U]P97)I;V0                      &1C;5]I;G!U=%]C;&]C:U]P97)I;V0          &EN8W)?;F5T;&ES=%]S9V"
    "%D=F%N8V5D         '1R:6U?=F)I='-?<V=A9'9A;F-E9            &1B;%]O=G)D7W-G861V86YC960              &-O<F5?9V5N97)A"
    "=&EO;E]S9V%D=F%N8V5D     &-O<F5?9V5N97)A=&EO;@                   ')U;E]C;W)E9V5N7W-G861V86YC960          ')U;E]C;W"
    ")E9V5N                         &1E<')E8V%T961?8V]N=')O;%]S9V%D=F%N8V5D &5V86Q?9FEE;&0                          &AA"
    "<U]A9'9A;F-E9%]C;VYT<F]L             '-G9W5I7W!O<P                           &)L;V-K7W1Y<&4                       "
    "   &)L;V-K7W9E<G-I;VX                      '-G7VEC;VY?<W1A=                        '-G7VUA<VM?9&ES<&QA>0          "
    "         '-G7VQI<W1?8V]N=&5N=',                  '-G7V)L;V-K9W5I7WAM;                    &-L;V-K7VQO8P            "
    "               '-Y;G1H97-I<U]L86YG=6%G90               &-E7V-L<@                               '!R97-E<G9E7VAI97)A"
    "<F-H>0                        X   !(    !@    @    $          4    (     0   !$    !         !     1    (%-Y<W1E;2"
    "!'96YE<F%T;W(         #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !6:7)T97@R4 X   "
    " X    !@    @    $          4    (     0    <    !         !     '    >&,R=G U,  .    ,     8    (    !          %"
    "    \"     $    \"     0         0  ( +3<   X    X    !@    @    $          4    (     0    8    !         !     &"
    "    9F8Q,34R   .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $ "
    "         4    (     0    ,    !         !   P!84U0 #@   #     &    \"     0         !0    @               $       "
    "  $          .    0     8    (    !          %    \"     $    -     0         0    #0   $-L;V-K($5N86)L97,    .   "
    " 2     8    (    !          %    \"     $    1     0         0    $0   \"XO=6YT:71L960O<WES9V5N          X    P   "
    " !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @    !    "
    " P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0         0  ( ,3    X    P    "
    "!@    @    $          4    (     0    ,    !         !   P Q,#  #@   #     &    \"     0         !0    @          "
    "     $         $          .    ,     8    (    !          %    \"                0         0          X    P    !@"
    "    @    $          4    (               !         !          #@   #     &    \"     0         !0    @            "
    "   $         $          .    2     8    (    !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T"
    ";R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (               !         !          #@   #     &    \"   "
    "  0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"                0   "
    "      0          X    P    !@    @    $          4    (     0    $    !         !   0 P    #@   #     &    \"     "
    "0         !0    @    !     0    $         $  ! #     .    0     8    (    !          %    \"     $    +     0     "
    "    0    \"P   \"TQ+\"TQ+\"TQ+\"TQ       .    .     8    (    !          %    \"     $    &     0         0    !@ "
    "  '-Y<V=E;@  #@   #@    &    \"     0         !0    @    !    !@    $         $     8    Q,\"XQ+C,   X   !8    !@ "
    "   @    $          4    (     0   \",    !         !     C    -3$L-3 L+3$L+3$L<F5D+&)E:6=E+# L,#<W,S0L<FEG:'0     "
    "  X   #  0  !@    @    $          4    (     0   (X!   !         !    \". 0  9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:"
    "6-O;B!G<F%P:&EC<R<I.PIP871C:\"A;,\" U,2 U,2 P(%TL6S @,\" U,\" U,\"!=+%LP+CDS(# N.3(@,\"XX-ETI.PIP871C:\"A;,3(@-\" "
    "Q-B T(#$R(#(U(#(Y(#,S(#0W(#,V(#(U(#$W(#(Y(#$W(#(U(#,V(#0W(#,S(#(Y(#(U(#$R(%TL6S4@,3,@,C4@,S<@-#4@-#4@-#$@-#4@-#4@,"
    "S0@-#4@,S<@,C4@,3,@-2 Q-B U(#4@.2 U(#4@72Q;,\"XV(# N,B P+C(U72D[\"G!L;W0H6S @-3$@-3$@,\" P(%TL6S @,\" U,\" U,\" P("
    "%TI.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!G<F%P:&EC<R<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N('1E>'0"
    "G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@=&5X=\"<I.PH   X    P    !@    @    $          4    (               !"
    "         !          #@   #     &    \"     0         !0    @               $         $          .    ,     8    ( "
    "   !          %    \"                0         0          X    P    !@    @    $          4    (     0    0    !  "
    "       !  ! !62$1,#@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X  "
    "  !@    @    &          4    (     0    $    !          D    (               .    \\ 4   8    (     @         %   "
    " \"     $    !     0         %  0 %P    $   !9 0  ;F=C7V-O;F9I9P                !S>6YT:&5S:7-?;&%N9W5A9V4      '-Y"
    ";G1H97-I<U]T;V]L            >&EL:6YX9F%M:6QY              !P87)T                         '-P965D                  "
    "      =&5S=&)E;F-H                  !P86-K86=E                     &1I<F5C=&]R>0                  <WES8VQK7W!E<FEO"
    "9             !C;&]C:U]W<F%P<&5R             &1C;5]I;G!U=%]C;&]C:U]P97)I;V0 8V5?8VQR                      !P<F5S97"
    ")V95]H:65R87)C:'D      &-L;V-K7VQO8P                            X   #H    !@    @    \"          4    (     0    $"
    "    !          4 !  5     0   \"H   !I;F-L=61E7V-L;V-K=W)A<'!E<@!I;F-L=61E7V-F                       .    .     8 "
    "   (    !@         %    \"     $    !     0         )    \"            / _#@   #@    &    \"     8         !0    @"
    "    !     0    $         \"0    @               X    P    !@    @    $          4    (     0    0    !         !  "
    "! !62$1,#@   #     &    \"     0         !0    @    !     P    $         $  # %A35  .    .     8    (    !        "
    "  %    \"     $    '     0         0    !P   '9I<G1E>#4 #@   $     &    \"     0         !0    @    !    \"0    $ "
    "        $     D   !X8S5V<W@Y-70         #@   #     &    \"     0         !0    @    !     @    $         $  \" \"T"
    "Q   .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    X    !@    @    $          4 "
    "   (     0    8    !         !     &    9F8Q,3,V   .    2     8    (    !          %    \"     $    2     0       "
    "  0    $@   \"XO=&5S=%]V86-C+W-Y<V=E;@        X    P    !@    @    $          4    (     0    $    !         !   0"
    " U    #@   $     &    \"     0         !0    @    !    #0    $         $     T   !#;&]C:R!%;F%B;&5S    #@   #     "
    "&    \"     0         !0    @    !     P    $         $  # #$P,  .    .     8    (    !@         %    \"     $    "
    "!     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
    "            X    P    !@    @    $          4    (     0         !         !          "
  }
}
