[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADN4650BRWZ-RL7 production of ANALOG DEVICES from the text: 5 kV RMS/3.75 kV RMS, 600 Mbps, \nDual-Channel LVDS Isolators\nData Sheet ADN4650 /ADN4651 /ADN4652\n \n Rev. E  Document Feedback \nInformation furnished by Analog Devices is believed to be accurate and reliable. However, no \nresponsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.   \n \nOne Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.\nTel: 781.329.4700 ©2015–2019 Analog Devices, Inc. All rights reserved. Technical Support  www.analog.com   FEATURES \n5 kV rms/3.75 kV rms LVDS isolator \nComplies with TIA/EIA-644-A LVDS standard Multiple dual-channel configurations Up to 600 Mbps switching with low jitter \n4.5 ns maximum propagation delay 151 ps maximum peak-to-peak total jitter at 600 Mbps  100 ps maximum pulse skew 600 ps maximum part to part skew \n2.5 V or 3.3 V supplies  −75 dBc power supply ripple rejection and glitch immunity ±8 kV IEC 61000-4-2 ESD protection across isolation barrier High common-mode transient immunity: >25 kV/μs  Passes EN55022 Class B radiated emissions limits with \n600 Mbps PRBS \nSafety and regulatory approvals  (20-lead SOIC package) \nUL: 5000 V rms for 1 minute per UL 1577 CSA Component Acceptance Notice 5A VDE certificate of conformity \nDIN V VDE V 0884-10 (VDE V 0884-10):2006-12 VIORM = 424 V peak \nFail-safe output high for open, short, and terminated input \nconditions ( ADN4651 /ADN4652 ) \nOperating temperature range: −40°C to +125°C Choice of package and isolation options \n3.75 kV rms in highly integrated 20-lead SSOP 5 kV rms in 20-lead SOIC with 7.8 mm creepage/clearance \nAPPLICATIONS \nAnalog front-end (AFE) isolation Data plane isolation Isolated high speed clock and data links Isolated serial peripheral interface (SPI) over LVDS \nGENERAL DESCRIPTION \nThe ADN4650 /ADN4651 /ADN46521 are signal isolated, low \nvoltage differential signaling (LVDS) buffers that operate at up to 600 Mbps with very low jitter. \nThe devices integrate Analog Devices, Inc., iCoupler® technology, \nenhanced for high speed operation, to provide galvanic isolation of the TIA/EIA-644-A compliant LVDS drivers and receivers. This technology allows drop-in isolation of an LVDS signal chain. \nMultiple channel configurations are offered, and the LVDS receivers \non the ADN4651 /ADN4652  include a fail-safe mechanism to  \n FUNCTIONAL BLOCK DIAGRAMS \nLVDS LVDS\nGND 1 GND 2VDD1VIN1 VIN2\nDIN1+\nDIN1–\nDIN2–DIN2+VDD2\nDOUT2+\nDOUT2–DOUT1–DOUT1+ADN4650LDO LDO\nDIGITAL ISOLATORISOLATION\nBARRIER\n13677-101 \nFigure 1.  \nLVDS LVDS\nGND 1 GND 2VDD1VIN1 VIN2\nDIN1+\nDIN1–\nDOUT2–DOUT2+VDD2\nDIN2+\nDIN2–DOUT1–DOUT1+ADN4651LDO LDO\nDIGITAL ISOLATORISOLATION\nBARRIER\n13677-001 \nFigure 2.  \nLVDS LVDS\nGND1 GND2VDD1VIN1 VIN2\nDIN1+\nDIN1–\nDOUT2–DOUT2+VDD2\nDIN2+\nDIN2–DOUT1–DOUT1+ADN4652LDO LDO\nDIGITAL ISOLATORISOLATION\nBARRIER\n13677-103 \nFigure 3.  \nensure a Logic 1 on the corresponding LVDS driver output \nwhen the inputs are floating, shorted, or terminated, but not driven. \nFor high speed operation with low jitter, the LVDS and isolator \ncircuits rely on a 2.5 V supply. An integrated on-chip low dropout \nregulator (LDO) can provide the required 2.5 V from an external \n3.3 V power supply. The devices are fully specified over a wide industrial temperature range and are available in a 20-lead, wide body SOIC package with 5 kV rms isolation or a 20-lead SSOP package with 3.75 kV rms isolation. \n1 Protected by U.S. Patents 5,952,849; 6,873,065; 6, 903,578; and 7,075,329. Other patents are pending.  \nADN4650/ADN4651/ADN4652 Data Sheet\n \nRev. E | Page 2 of 25 TABLE OF CONTENTS \nFeatures .............................................................................................. 1 \xa0\nApplications ....................................................................................... 1 \xa0\nGeneral Description ......................................................................... 1 \xa0\nFunctional Block Diagrams ............................................................. 1 \xa0\nRevision History ............................................................................... 2 \xa0\nSpecifications ..................................................................................... 3 \xa0\nReceiver Input Threshold Test Voltages .................................... 4 \xa0\nTiming Specifications .................................................................. 4 \xa0\nInsulation and Safety Related Specifications ............................ 5 \xa0\nPackage Characteristics ............................................................... 6 \xa0\nRegulatory Information ............................................................... 6 \xa0\nDIN V VDE V 0884-10 (VDE V 0884-10) Insulation \nCharacteristics .............................................................................. 6 \xa0\nRecommended Operating Conditions ...................................... 7 \xa0\nAbsolute Maximum Ratings ............................................................ 8 \xa0Thermal Resistance .......................................................................8 \xa0\nESD Caution...................................................................................8 \xa0\nPin Configurations and Function Descriptions ............................9 \xa0\nTypical Performance Characteristics ........................................... 12 \xa0\nTest Circuits and Switching Characteristics ................................ 17 \xa0\nTheory of Operation ...................................................................... 18 \xa0\nTruth Table and Fail-Safe Receiver .......................................... 18 \xa0\nIsolation ....................................................................................... 19 \xa0\nPCB Layout ................................................................................. 19 \xa0\nMagnetic Field Immunity .......................................................... 19 \xa0\nInsulation Lifetime ..................................................................... 20 \xa0\nApplications Information .............................................................. 22 \xa0\nOutline Dimensions ....................................................................... 24 \xa0\nOrdering Guide .......................................................................... 24 \xa0\n \n \nREVISION HISTORY \n6/2019—Rev. D to Rev. E \nChanges to Features Section............................................................ 1 \nChanged UL (Pending) Column to UL Column, CSA (Pending) Column to CSA Column, VDE (Pending) Column to VDE Column, Table 7, and DIN V VDE V 0884-10 (VDE V 0884-110) Insulation Characteristics (Pending) Section to DIN V VDE V \n0884-10 (VDE V 0884-110) Insulation Characteristics Section ...... 6  \n 1/2017—Rev. C to Rev. D Changes to Ordering Guide .......................................................... 24  \n9/2016—Rev. B to Rev. C \nAdded 20-Lead SSOP .................................................... Throughout Changes to Title, Features Section, and General Description .... 1 Added Table 5; Renumbered Sequentially .................................... 5 Change to Figure 5 ........................................................................... 7 Changes to PCB Layout Section ................................................... 19 \nChanges to Surface Tracking Section ........................................... 20 \nUpdated Outline Dimensions ....................................................... 24 Changes to Ordering Guide .......................................................... 24  4/2016—Rev. A to Rev. B \nAdded ADN4652 ................................................................ Universal \nChanges to Features Section and General Description Section ....... 1 Added Figure 3; Renumbered Sequentially .................................. 1 Changes to Supply Current Parameter, Table 1 ............................ 3 Changes to Skew Parameter and Fail-Safe Delay Parameter, \nTable 3 ................................................................................................. 4 \nChanges to Table 12 .......................................................................... 9 Moved Figure 7 ............................................................................... 10 Added Table 13 ............................................................................... 10 Added Figure 8 and Table 14, Renumbered Sequentially ......... 11 \nChanges to PCB Layout Section ................................................... 19 \nChanges to Ordering Guide .......................................................... 24  2/2016—Rev. 0 to Rev. A  \nAdded ADN4650 ................................................................ Universal \nChanges to Features Section and General Description Section ........ 1 \nAdded Figure 1; Renumbered Sequentially ................................... 1 Changes to Supply Current Parameter, Table 1 ............................. 3 Changes to Skew Parameter and Fail-Safe Delay Parameter, Table 3 ................................................................................................. 4 Added Figure 5 ................................................................................... 9 \nChanges to Table 12 .......................................................................... 9 \nChanges to Figure 30 Caption and Figure 31 Caption .............. 14 Change to Figure 34 ....................................................................... 15 Changes to Truth Table and Fail-Safe Receiver Section ............ 16 Added Table 13; Renumbered Sequentially ................................ 16 \nChange to Applications Information Section ............................. 20 \nAdded Figure 41 ............................................................................. 20 Changes to Ordering Guide .......................................................... 22  11/2015—Revision 0: Initial Version \nData Sheet ADN4650/ADN4651/ADN4652 \n \nRev. E | Page 3 of 25 SPECIFICATIONS \nFor all mi nimum/maximum specifications, V DD1 = VDD2 = 2.375 V to 2.625 V , TA = TMIN to T MAX, unless otherwise noted. For a ll typical \nspecifications, VDD1 = V DD2 = 2.5 V,  TA = 25° C. \nTable 1.  \nParameter  Symbol  Min  Typ  Max  Unit  Test Conditions/ Comments  \nINPUTS (RECEIVERS)        \nInput Threshold       See Figure 36 and  Table 2 \nHigh  VTH   100 mV  \nLow VTL −100    mV  \nDifferential Input Voltage  |VID| 100   mV See Figure 36 and Table 2 \nInput Common -Mode Voltage  VIC 0.5|V ID|  2.4 − 0.5|V ID| V See Figure 36 and Table 2 \nInput Current  IIH, IIL −5  +5 µA DINx± = VDD or 0 V , other input = 1.2 V , VDD = 2.5 V or 0 V  \nDifferential Input Capacitance1 CINx±  2  pF DINx± = 0.4 sin( 30 × 106πt) V + 0.5 V, other input = 1.2 V  \nOUTPUTS (DRIVERS)        \nDifferential Ou tput Voltage  |VOD| 250 310 450 mV See Figure 34 and  Figure 35, RL = 100 Ω  \nVOD Magnitude Change  |ΔVOD|   50 mV See Figure 34 and  Figure 35, R L = 100 Ω  \nOffset Voltage  VOS 1.125 1.17 1.375 V See Figure 34, R L = 100 Ω  \nVOS Magnitude Change  ΔV OS   50 mV See Figure  34, R L = 100 Ω  \nVOS Peak -to-Peak1 VOS(PP)    150 mV See Figure 34, R L = 100 Ω  \nOutput Short -Circuit Current  IOS   −20  mA DOUTx± = 0 V  \n    12 mA |VOD| = 0 V  \nDifferential Output \nCapacitance1 COUTx ±  5  pF DOUT x± = 0.4 sin(30 × 106πt) V + 0.5 V, other input = \n1.2 V , VDD1 or V DD2 = 0 V \nPOWER SUPPLY        \nSupply Current   IDD1, IIN1, \nIDD2, or I IN2      \nADN4651/ ADN4652 Only     55 mA No output load, inputs with 100 Ω, no applied |V ID| \n   58 80 mA All o utputs loaded, R L = 100 Ω , f = 300 MHz  \nADN4650 Only    50 65 mA No output load, inputs with 100 Ω, |V ID| = 20 0 mV  \n   60 72 mA All o utputs loaded, R L = 100 Ω , f = 300 MHz  \nLDO Input Range  VIN1 or \nVIN2 3.0 3.3 3.6 V No external supply on V DD1 or V DD2 \nLDO Output Range  VDD1 or \nVDD2 2.375 2.5 2.625 V  \nPower Supply Ripple Rejection,  \nPhase Spur Level  PSRR   −75   dBc Phase spur level on D OUTx±  with 300  MHz clock on \nDINx± and applied ripple of 100 kHz, 100 mV p -p on \na 2.5 V supply to V DD1 or V DD2 \nCOMMON -MODE TRANSIENT \nIMMUNITY2 |CM|  25 50  kV/µs  VCM = 1000 V, transient magnitude = 800 V  \n \n1 These specifications are guaranteed by design and characterization.  \n2 |CM| is the maximum common -mode voltage slew rate that can be sustained while maintaining any D OUTx+ /D OUTx − pin in the same state as the corresponding D INx+/D INx− \npin (no change on output), or producing the expected transition on any D OUTx+ /D OUTx − pin if the applied common -mode transient edge is coincident with a data \ntransition on the corresponding D INx+/D INx− pin. The common -mode voltage slew rates apply to both rising and falling common -mode voltage edges.  \n \n \n \n \n   \nADN4650/ADN4651/ADN4652 Data Sheet \n \nRev. E | Page 4 of 25 RECEIVER INPUT THRES HOL D TEST VOLTAGES  \nTable 2. Test Voltages for Receiver Operation  \nApplied Voltages \nInput Voltage, Differential (V ID) (V)  Input Voltage, Common -Mode (V IC) (V)  Driver Output (V OD) (mV) DINx+ (V) DINx− (V) \n1.25 1.15 0.1 1.2 >250  \n1.15 1.25 −0.1 +1.2 <−250  \n2.4 2.3 0.1 2.35 >250  \n2.3 2.4 −0.1 +2.35 <−250  \n0.1 0 0.1 0.05 >250  \n0 0.1 −0.1 +0.05 <−250  \n1.5 0.9 0.6 1.2 >250  \n0.9 1.5 −0.6 +1.2 <−250  \n2.4 1.8 0.6 2.1 >250  \n1.8 2.4 −0.6 +2.1 <−250  \n0.6 0 0.6 0.3 >250  \n0 0.6 −0.6 +0.3 <−250  \nTIMING SPECIFICATION S \nFor all minimum/maximum specifications, V DD1 = VDD2 = 2.375 V to 2.625 V , TA = TMIN to T MAX, unless otherwise noted.  All typical  \nspecifications , VDD1 = V DD2 = 2.5  V,  T A = 25°C.  \nTable 3. \nParameter  Symbol  Min  Typ  Max1 Unit  Test Conditions/Comments \nPROPAGATION DELAY  tPLH, tPHL  4 4.5 ns See Figure 37, from any D INx+/DINx− to DOUTx+ /DOUTx−  \nSKEW       See Figure 37, across all D OUTx+ /DOUTx−  \nDuty Cycle2 tSK(D )   100 ps  \nChannel  to Channel3 tSK(CH )  200 500 ps  \n   150 300 ps ADN4650 only  \nPart  to Part4 tSK(PP)    600 ps ADN4650, ADN4651, ADN4652, or combination s \n    500 ps ADN4650 to ADN4650 only  \nJITTER5      See Figure 37, for any  DOUTx+ /DOUTx−  \nRandom Jitter, RMS6 (1σ)  tRJ(RMS)   2.6 4.8 ps rms  300 MHz clock input   \nDeterministic Jitter7, 8 tDJ(PP)   30 96 ps 600 Mbps , 223 − 1 PRBS  \nWith Crosstalk  tDJC(PP)   30  ps 600 Mbps , 223 − 1 PRBS  \nTotal Jitter at BER 1  × 10−12 tTJ(PP)  70 151 ps 300 M Hz/600 Mbps , 223 − 1 PRBS9 \nAdditive Phase Jitter  tADDJ  387  fs rms  100 Hz to 100 kHz, f OUT = 10 MHz10 \n   376  fs rms  12 kHz to 20 MHz, f OUT = 300 MHz11 \nRISE/FALL TIME  tR, tF   350 ps See Figure 37, any DOUTx+ /DOUTx−, 20% to 80%, R L = 100 Ω , CL = 5 pF  \nFAIL -SAFE DELAY12 tFSH, tFSL  1 1.2 µs ADN4651/ ADN4652 only; s ee Figure 37 and  Figure 4, \nany DOUTx+ /DOUTx− , RL = 100 Ω  \nMAXIMUM DATA RATE   600   Mbps  \n \n1 These specification s are guaranteed by design and characterization.  \n2 Duty cycle or pulse skew is the magnitude of the maximum difference between t PLH and t PHL for any channel of a device, that is, |t PHLx – tPHLx|. \n3 Channel to channel or output skew is the difference between the largest and smallest values of t PLHx within a device or the difference between the largest and smallest \nvalues of t PHLx within a device, whichever of the two is greater.  \n4 Part to part output skew is the difference between the largest and smallest values of t PLHx across multiple devices or the difference between the largest and smallest \nvalues of t PHLx across  multiple devices, whichever of the two is greater.  \n5 Jitter parameters are guaranteed by design and characterization. Values do not include stimulus jitter. V ID = 400 mV p- p, tR = t F = 0.3 ns (20% to 80%) . \n6 This specification is measured  over a population of ~7,000,000 edges . \n7 Peak -to-peak jitter specifications include  jitter due to pulse skew  (tSK(D)). \n8 This specification is measured  over a population of ~3,000,000 edges.  \n9 Using the formula t TJ(PP) = 14 × t RJ(RMS)  + t DJ(PP) . \n10 With input phase jitter of 250 fs rms subtracted.  \n11 With input phase jitter of 100 fs rms subtracted.  \n12 The fail -safe de lay is the delay before  DOUTx±  is switched  high to reflect idle input to D INx± (|V ID| < 10 0 mV, open or short/terminated input condition).  \n \nData Sheet ADN4650/ADN4651/ADN4652\n \nRev. E | Page 5 of 25 Timing Diagram \n>1.3V\n1.2V\n0V\n0V~1.3V\n~1.0V\n~ +0.3V\n~ –0.3V<1.1V(DINx–= 1.2V)DINx+\nVID\nDOUTx+\nDOUTx–\nVOD\ntFSH tFSL+0.1V\n+0.1V +0.1V–0.1V\n13677-034 \nFigure 4. Fail-Safe Timing Diagram \nINSULATION AND SAFETY RELATED SPECIFICATIONS \nFor additional information, see www.analog.com/icouplersafety . \nTable 4. 20-Lead SOIC Package \nParameter Symbol Value Unit Test Conditions/Comments \nRated Dielectric Insulation Voltage  5000 V rms 1-minute duration \nMinimum External Air Gap (Clearance) L (I01) 7.8 mm min Measured from input termin als to output terminals, \nshortest distance through air \nMinimum External Tracking (Creepage) L (I02) 7.8 mm min Measured from input termin als to output terminals, \nshortest distance path along body \nMinimum Clearance in the Plane of the Printed \nCircuit Board (PCB Clearance) L (PCB) 8.1 mm min Measured from input termin als to output terminals, \nshortest distance through air, line of sight, in the PCB mounting plane \nMinimum Internal Gap (Internal Clearance)  17 μm min Insulation distance through insulation \nTracking Resistance (Comparative Tracking Index) CTI >400 V DIN IEC 112/VDE 0303 Part 1 \nMaterial Group  II  Material Group (DIN VDE 0110, 1/89, Table 1) \n \nTable 5. 20-Lead SSOP Package \nParameter Symbol Value Unit Test Conditions/Comments \nRated Dielectric Insulation Voltage  3750 V rms 1-minute duration \nMinimum External Air Gap (Clearance) L (I01) 5.3 mm min Measured from input termin als to output terminals, \nshortest distance through air \nMinimum External Tracking (Creepage) L (I02) 5.3 mm min Measured from input termin als to output terminals, \nshortest distance path along body \nMinimum Clearance in the Plane of the Printed \nCircuit Board (PCB Clearance) L (PCB) 5.6 mm min Measured from input termin als to output terminals, \nshortest distance through air, line of sight, in the PCB mounting plane \nMinimum Internal Gap (Internal Clearance)  22 μm min Insulation distance through insulation \nTracking Resistance (Comparative Tracking Index) CTI >400 V DIN IEC 112/VDE 0303 Part 1 \nMaterial Group  II  Material Group (DIN VDE 0110, 1/89, Table 1) \n \nADN4650/ADN4651/ADN4652 Data Sheet \n \nRev. E | Page 6 of 25 PACKAGE CHARACTERIST ICS \nTable 6.  \nParameter  Symbol  Min  Typ  Max  Unit  Test Conditions/Comments \nResistance (Input to O utput)1 RI-O  1013  Ω  \nCapacitance (Input to Output)1 CI-O  2.2  pF f = 1 MHz  \nInput Capacitance2 CI  3.7  pF  \nIC Junction to Ambient Thermal Resistance  θJA     Thermal simulation with 4 -layer standard JED EC PCB  \n20-Lead SOIC    45.7  °C/W   \n20-Lead SSOP    69.6  °C/W   \n \n1 The device is considered a 2 -terminal dev ice: Pin 1 through Pin 10 are shorted together, and Pin 11 through Pin 20 are shorted together.  \n2 Inpu t capacitance is from any input data pin to ground.  \n \nREGULATORY INFORMATION \nSee Table 12 and the Insulation Lifetime  section for details regarding recommended maximum working voltages for specific cross -\nisolation waveforms and insulation levels.   \nTable 7.  \nUL CSA  VDE  \nTo Be Recognized Under UL 1577 \nComponent Recognition \nProgram1 To be approved under CSA Component Acceptance Notice 5A  To b e certified according to DIN  V VDE  V 0884-10  \n(VDE V 0884-10):2006-12\n2 \nSingle Protection , Isolation Voltage   Reinforced insulation, V IORM = 424  V peak, VIOSM = 6000 V peak  \n20-lead SOIC, 5000 V rms    \n20-lead SSOP , 3750 V rms   Basic insulation, V IORM = 424 V peak, V IOSM = 10,000 V peak  \nFile E214100 File 205078 File 2471900-4880-0001  \n \n1 In accordance with UL 1577, each ADN4650 /ADN4651 /ADN4652  is proof tested by applying an insulation test voltage ≥6000 V rms (20 -lead SOIC) o r ≥4500 V rms (20- lead  SSOP) \nfor 1 sec.  \n2 In accordance with DIN V VDE V 0884 -10, each ADN4650/ ADN4651/ ADN4652  is proof tested by applying an insulation test voltage ≥795 V peak for 1 sec (partial discharge \ndetection limit = 5 pC).   \n \nDIN V VDE V 0884 -10 (VDE V 0884 -10) INSULATION CHARACTER ISTICS  \nThis isolator  is suitable for reinforced electrical isolation only within the safety limit data. Protectiv e circuits ensure the maintenance of \nthe safety data.  \nTable 8.  \nDescription  Test Conditions/Comments Symbol  Characteristic  Unit  \nInstallation Classification per DIN VDE 0110      \nFor Rated Mains Voltage ≤ 150 V rms    I to IV   \nFor Rated Mains Voltage ≤ 300 V rms    I to IV   \nFor Rated Mains Voltage ≤ 600 V rms    I to III   \nClimatic Classification    40/125/21   \nPollution Degree per DIN VDE 0110, Table 1    2  \nMaximum Working Insulation Voltage   VIORM 424 V peak  \nInput to Output Test V oltage, Method B1  VIORM × 1.875 = V pd (m) , 100% production test,  \ntini = t m = 1 sec, partial discharge < 5  pC Vpd (m)  795 V peak  \nInput to Output Test Voltage, Method A   Vpd (m)    \nAfter Environmental Tests Subgroup 1  VIORM × 1.5 = V pd (m) , tini = 60 sec , tm = 10 sec,  \npartial discharge < 5 pC   636 V peak  \nAfter Input and/or Safety Test Subgroup 2  \nand Subgroup 3  VIORM × 1.2 = V pd (m) , tini = 60 sec, t m = 10 sec,  \npartial discharge < 5 pC   509 V peak  \nHighest Allowable Overvoltage   VIOTM 5000 V peak  \nSurge Isolation Voltage      \nBasic  VPEAK = 12.8 kV, 1.2 µs rise time, 50 µs, 50% fall time  VIOSM 10,000 V peak  \nReinforced  VPEAK = 10 kV, 1.2 µs rise time, 50 µs, 50% fall time  VIOSM 6000 V peak  \nData Sheet ADN4650/ADN4651/ADN4652\n \nRev. E | Page 7 of 25 Description Test Conditions/Comments Symbol Characteristic Unit \n(see Figure 5) \nMaximum Junction Temperature  T S 150 °C \nTotal Power Dissipation at 25°C  P S   \n20-Lead SOIC   2.78 W \n20-Lead SSOP   1.8 W \nInsulation Resistance at T S  V IO = 500 V R S >109 Ω \n \n3.0\n2.5\n2.01.5\n0.51.0\n0\n13677-00202 0 0 150 100 50SAFE LIMITING POWER (W)\nAMBIENT TEMPERATURE (°C)20-LEAD SSOP20-LEAD SOIC\n \nFigure 5. Thermal Derating Curve, Dependence of Safety Limiting Values \nwith Ambient Temperature per DIN V VDE V 0884-10  RECOMMENDED OPERAT ING CONDITIONS \nTable 9.  \nParameter Symbol Rating \nOperating Temperature T A −40°C to +125°C \nSupply Voltages   \nSupply to LDO V IN1, VIN2 3.0 V to 3.6 V \nLDO Bypass, V INx Shorted to V DDx V DD1, VDD2 2.375 V to 2.625 V \n \n \n \n    \n \nADN4650/ADN4651/ADN4652 Data Sheet \n \nRev. E | Page 8 of 25 ABSOLUTE MAXIMUM RATI NGS \nTable 10. \nParameter  Rating  \nVIN1 to GND 1/VIN2 to GND 2 −0.3 V to +6.5 V  \nVDD1 to GND 1/VDD2 to GND 2 −0.3 V to +2.8 V  \nInput Voltage ( DINx+, DINx−) to GND x on \nthe S ame Side −0.3 V to V DD + 0.3 V  \nOutput Voltage ( DOUTx+ , DOUTx− ) to \nGND x on the Same Side −0.3 V to V DD + 0.3 V  \nShort -Circuit Duration ( DOUTx+ , DOUTx− ) \nto GND x on the Same Side  Continuous  \nOperating Temperature Range  −40°C to +125°C \nStorage Temperature Range  −65°C to +150°C \nJunction Temperature (T J Maximum)  150°C \nPower Dissipation  (TJ max imum − T A)/θ JA \nESD   \nHuman Body Model (All P ins t o \nRespective GND x, 1.5 kΩ , 100 pF)  ±4 kV  \nIEC 61000-4-2 ( LVDS Pins to Isolated \nGND x Across Isolation Barrier)   \n20-Lead SOIC  ±8 kV  \n20-Lead SSOP  ±7 kV  \nStresses at or above those listed under Absolute Maximum \nRatings may cause permanent damage to the produ ct. This is a \nstress rating only; functional operation of the product at these \nor any other conditions above  those indicated in the operational  \nsection of this specification is not implied. Operation beyond \nthe maximum operating conditions for extended per iods may \naffect product reliability.  THERMAL RESISTANCE  \nθJA is specified for the worst  case conditions, that is, a device \nsoldered in a circuit board for surface -mount packages.  \nTable 11. Thermal Resistance  \nPackage Type  θJA Unit  \n20-L ead SOIC  45.7 °C/W  \n20-lead SSOP  69.6 °C/W  \n \nESD CAUTI ON \n  \n \nTable 12. Maximum Continuous Working Voltage1 \n Rating   \nParameter  20-Lead SOIC  20-Lead SSOP  Constraint  \nAC Voltage     \nBipolar Waveform     \nBasic Insulation  495 V peak  424 V peak  50-year minimum insulation lifetime for 1%  failure  \nReinforced Insulation  495 V peak  424 V peak  50-year minimum insulation lifetime for 1% failure  \nUnipolar Waveform     \nBasic Insulation  990 V peak  848 V peak  50-year minimum insulation lifetime for 1% failure  \nReinforced Insulation  875 V peak  620 V peak  Lifetime limited by package creepage, maximum approved working voltage  \nDC Voltage     \nBasic Insulation  1079 V peak  754 V peak  Lifetime limited by package creepage, maximum approved working voltage  \nReinforced Insulation  536 V peak  380 V peak  Lifet ime limited by package creepage, maximum approved working voltage  \n1 The maximum continuous working voltage r efers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetim e section for \nmore details.  \n \n \nData Sheet ADN4650/ADN4651/ADN4652\n \nRev. E | Page 9 of 25 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS \nVIN11\nGND 12\nVDD13\nGND 1420\n19\n18\n17\nDIN1+ 5\nDIN1– 6\nDIN2+ 7\nDIN2–8\nVDD1 9 12\nGND 1VIN2\nGND 2\nVDD2\nGND 2\nDOUT1+\nDOUT1–\nDOUT2+\nDOUT2–\nVDD2\nGND 210 1116\n15\n14\n13ADN4650\nTOP VIEW\n(Not to Scale)\n13677-104 \nFigure 6. ADN4650  Pin Configuration \nTable 13. ADN4650  Pin Function Descriptions \nPin No. Mnemonic Description \n1 V IN1 Optional 3.3 V Power Supply/LDO Input for Side 1. Bypass V IN1 to GND 1 using a 1 μF capacitor. Alternatively, if using a \n2.5 V supply, connect V IN1 directly to V DD1. \n2, 4, 10 GND 1 Ground, Side 1. \n3, 9 V DD1 2.5 V Power Supply for Side 1. Connect both pins externally and bypass to GND 1 with 0.1 μF capacitors. If supplying \n3.3 V to V IN1, connect a 1 μF capacitor between Pin 3 and GND 1 for proper regulation of the 2.5 V output of the \ninternal LDO. \n5 D IN1+ Noninverted Differential Input 1. \n6 D IN1− Inverted Differential Input 1. \n7 D IN2+ Noninverted Differential Input 2. \n8 D IN2− Inverted Differential Input 2. \n11, 17, 19 GND 2 Ground, Side 2. \n12, 18 V DD2 2.5 V Power Supply for Side 2. Connect both pins externally and bypass to GND 2 with 0.1 μF capacitors. If supplying \n3.3 V to V IN2, connect a 1 μF capacitor between Pin 18 and GND 2 for proper regulation of the 2.5 V output of the \ninternal LDO. \n13 D OUT2−  Inverted Differential Output 2. \n14 D OUT2+  Noninverted Differential Output 2. \n15 D OUT1−  Inverted Differential Output 1. \n16 D OUT1+  Noninverted Differential Output 1. \n20 V IN2 Optional 3.3 V Power Supply/LDO Input for Side 2. Bypass V IN2 to GND 2 using a 1 μF capacitor. Alternatively, if using a \n2.5 V supply, connect V IN2 directly to V DD2. \n \n \n      \n \nADN4650/ADN4651/ADN4652 Data Sheet\n \nRev. E | Page 10 of 25 VIN11\nGND 12\nVDD13\nGND 1420\n19\n18\n17\nDIN1+ 5\nDIN1– 6\nDOUT2+ 7\nDOUT2–8\nVDD1 9 12\nGND 1VIN2\nGND 2\nVDD2\nGND 2\nDOUT1+\nDOUT1–\nDIN2+\nDIN2–\nVDD2\nGND 210 1116\n15\n14\n13ADN4651\nTOP VIEW\n(Not to Scale)\n13677-003 \nFigure 7. ADN4651  Pin Configuration \nTable 14. ADN4651  Pin Function Descriptions \nPin No. Mnemonic Description \n1 V IN1 Optional 3.3 V Power Supply/LDO Input for Side 1. Bypass V IN1 to GND 1 using a 1 μF capacitor. Alternatively, if using a \n2.5 V supply, connect V IN1 directly to V DD1. \n2, 4, 10 GND 1 Ground, Side 1. \n3, 9 V DD1 2.5 V Power Supply for Side 1. Connect both pins externally and bypass to GND 1 with 0.1 μF capacitors. If supplying \n3.3 V to V IN1, connect a 1 μF capacitor between Pin 3 and GND 1 for proper regulation of the 2.5 V output of the \ninternal LDO. \n5 D IN1+ Noninverted Differential Input 1. \n6 D IN1− Inverted Differential Input 1. \n7 D OUT2+  Noninverted Differential Output 2. \n8 D OUT2−  Inverted Differential Output 2. \n11, 17, 19 GND 2 Ground, Side 2. \n12, 18 V DD2 2.5 V Power Supply for Side 2. Connect both pins externally and bypass to GND 2 with 0.1 μF capacitors. If supplying \n3.3 V to V IN2, connect a 1 μF capacitor between Pin 18 and GND 2 for proper regulation of the 2.5 V output of the \ninternal LDO. \n13 D IN2− Inverted Differential Input 2. \n14 D IN2+ Noninverted Differential Input 2. \n15 D OUT1−  Inverted Differential Output 1. \n16 D OUT1+  Noninverted Differential Output 1. \n20 V IN2 Optional 3.3 V Power Supply/LDO Input for Side 2. Bypass V IN2 to GND 2 using a 1 μF capacitor. Alternatively, if using a \n2.5 V supply, connect V IN2 directly to V DD2. \n \n   \n \n      \n \n     \nData Sheet ADN4650/ADN4651/ADN4652\n \nRev. E | Page 11 of 25 VIN11\nGND 12\nVDD13\nGND 1420\n19\n18\n17\nDIN1+ 5\nDIN1– 6\nDOUT2+ 7\nDOUT2–8\nVDD1 9 12\nGND 1VIN2\nGND 2\nVDD2\nGND 2\nDOUT1+\nDOUT1–\nDIN2+\nDIN2–\nVDD2\nGND 210 1116\n15\n14\n13ADN4652\nTOP VIEW\n(Not to Scale)\n13677-108 \nFigure 8. ADN4652  Pin Configuration \nTable 15. ADN4652  Pin Function Descriptions \nPin No. Mnemonic Description \n1 V IN1 Optional 3.3 V Power Supply/LDO Input for Side 1. Bypass V IN1 to GND 1 using a 1 μF capacitor. Alternatively, if using a \n2.5 V supply, connect V IN1 directly to V DD1. \n2, 4, 10 GND 1 Ground, Side 1. \n3, 9 V DD1 2.5 V Power Supply for Side 1. Connect both pins externally and bypass to GND 1 with 0.1 μF capacitors. If supplying \n3.3 V to V IN1, connect a 1 μF capacitor between Pin 3 and GND 1 for proper regulation of the 2.5 V output of the \ninternal LDO. \n5 D OUT1+  Noninverted Differential Output 1. \n6 D OUT1−  Inverted Differential Output 1. \n7 D IN2+ Noninverted Differential Input 2. \n8 D IN2− Inverted Differential Input 2. \n11, 17, 19 GND 2 Ground, Side 2. \n12, 18 V DD2 2.5 V Power Supply for Side 2. Connect both pins externally and bypass to GND 2 with 0.1 μF capacitors. If supplying \n3.3 V to V IN2, connect a 1 μF capacitor between Pin 18 and GND 2 for proper regulation of the 2.5 V output of the \ninternal LDO. \n13 D OUT2−  Inverted Differential Output 2. \n14 D OUT2+  Noninverted Differential Output 2. \n15 D IN1− Inverted Differential Input 1. \n16 D IN1+ Noninverted Differential Input 1. \n20 V IN2 Optional 3.3 V Power Supply/LDO Input for Side 2. Bypass V IN2 to GND 2 using a 1 μF capacitor. Alternatively, if using a \n2.5 V supply, connect V IN2 directly to V DD2. \n \n \nADN4650/ADN4651/ADN4652 Data Sheet\n \nRev. E | Page 12 of 25 TYPICAL PERFORMANCE CHARACTERISTICS \nVDD1 = V DD2 = 2.5 V , T A = 25°C, R L = 100 Ω, 300 MHz input with |V ID| = 200 mV , and V IC = 1.1 V , unless otherwise noted. \n70\n0102030405060\n0 50 100 150 200 250 300SUPPLY CURRENT (mA)\nINPUT CLOCK FREQUENCY (MHz)IDD1\nIDD2\nIIN1\nIIN2\n13677-004\nFigure 9. I DD1/IDD2 or I IN1/IIN2 Supply Current vs. D IN1± Input Clock Frequency \n(D IN2± Not Switching) \n70\n0102030405060\n0 50 100 150 200 250 300SUPPLY CURRENT (mA)\nINPUT CLOCK FREQUENCY (MHz)IDD1\nIDD2\nIIN1\nIIN2\n13677-005 \nFigure 10. I DD1/IDD2 or I IN1/IIN2 Supply Current vs. D IN2± Input Clock Frequency \n(D IN1± Not Switching) \n70\n0102030405060\n–50 –25 0 25 50 75 100 125SUPPLY CURRENT (mA)\nAMBIENT TEMPERATURE (°C)IDD1\nIDD2\nIIN1\nIIN2\n13677-006 \nFigure 11. I DD1/IDD2 or I IN1/IIN2 Supply Current vs. Ambient Temperature (T A) \n(D IN1± with 300 MHz Clock Input, D IN2± Not Switching) 70\n0102030405060\n–50 –25 0 25 50 75 100 125SUPPLY CURRENT (mA)\nAMBIENT TEMPERATURE (°C)IDD1\nIDD2\nIIN1\nIIN2\n13677-007\nFigure 12. I DD1/IDD2 or I IN1/IIN2 Supply Current vs. Ambient Temperature (T A) \n(D IN2± with 300 MHz Clock Input, D IN1± Not Switching) \n70\n0102030405060\n2.35 2.40 2.45 2.50 2.55 2.60 2.65SUPPLY CURRENT (mA)\nSUPPLY VOLTAGE, V DD1/VDD2 (V)IDD1 (DIN2 ACTIVE)\nIDD2 (DIN2 ACTIVE)\nIDD1 (DIN1 ACTIVE)\nIDD2 (DIN1 ACTIVE)\n13677-008 \nFigure 13. I DD1/IDD2 Supply Current vs. Supply Voltage, V DD1/V DD2 \n \n70\n0102030405060\n3.00 3.15 3.30 3.45 3.60SUPPLY CURRENT (mA)\nSUPPLY VOLTAGE, V IN1/VIN2 (V)IIN1 (DIN2 ACTIVE)\nIIN2 (DIN2 ACTIVE)\nIIN1 (D IN1 ACTIVE)\nIIN2 (DIN1 ACTIVE)\n13677-009\nFigure 14. I IN1/IIN2 Supply Current vs. Supply Voltage, V IN1/V IN2 \n \nData Sheet ADN4650/ADN4651/ADN4652\n \nRev. E | Page 13 of 25 2.65\n2.352.402.452.502.552.60\n3.0 3.1 3.2 3.3 3.4 3.5 3.6LDO OUTPUT VOLTAGE, VDD1/VDD2 (V)\nLDO INPUT VOLTAGE, V IN1/VIN2 (V)VDD1\nVDD2\n13677-010\nFigure 15. LDO Output Voltage, V DD1/V DD2 vs. LDO Input Voltage, V IN1/V IN2 \n \n350\n250260270280290300310320330340\n0 50 100 150 200 300 250 350DRIVER DIFFERENTIAL OUTPUT VOLTAGE, V OD (mV)\nINPUT CLOCK FREQUENCY (MHz)VOD CHANNEL 1\nVOD CHANNEL 2\n13677-011 \nFigure 16. Driver Differential Output Voltage, V OD vs. Input Clock Frequency \n \n450\n050100150200250300350400\n50 125 100 75 150DRIVER DIFFERENTIAL OUTPUT VOLTAGE, V OD (mV)\nOUTPUT LOAD, R L (Ω)\n13677-012VOD CHANNEL 1\nVOD CHANNEL 2\nFigure 17. Driver Differential Output Voltage, V OD vs. Output Load, R L \n 1.60\n1.551.501.451.401.35\n1.30\n1.25\n2.35 2.65 2.60 2.55 2.50 2.45 2.40DRIVER OUTPUT HIGH VOLTAGE, V OH (V)\nSUPPLY VOLTAGE, V DD1/VDD2 (V)\n13677-013VOH CHANNEL 1\nVOH CHANNEL 2\nFigure 18. Driver Output High Voltage, V OH vs. Supply Voltage, V DD1/V DD2 \n \n1.25\n1.201.15\n1.10\n1.051.000.95\n0.90\n2.35 2.65 2.60 2.55 2.50 2.45 2.40DRIVER OUTPUT LOW VOLTAGE, V OL (V)\nSUPPLY VOLTAGE, V DD1/VDD2 (V)\n13677-014VOL CHANNEL 1\nVOL CHANNEL 2\n \nFigure 19. Driver Output Low Voltage, V OL vs. Supply Voltage, V DD1/V DD2 \n \n1.375\n1.3251.2751.2251.1751.125\n2.35 2.65 2.60 2.55 2.50 2.45 2.40DRIVER OUTPUT OFFSET VOLTAGE, V OS (V)\nSUPPLY VOLTAGE, V DD1/VDD2 (V)\n13677-015VOS CHANNEL 1\nVOS CHANNEL 2\n \nFigure 20. Driver Output Offset Voltage, V OS vs. Supply Voltage, V DD1/V DD2 \n \nADN4650/ADN4651/ADN4652 Data Sheet\n \nRev. E | Page 14 of 25 3.60\n3.553.503.453.40\n3.35\n3.30\n2.35 2.65 2.60 2.55 2.50 2.45 2.40DIFFERENTIAL PROPAGATION DELAY (ns)\nSUPPLY VOLTAGE, V DD1 AND V DD2(V)tPHL CHANNEL 2\ntPLH CHANNEL 2\ntPHL CHANNEL 1\ntPLH CHANNEL 1\n13677-017\nFigure 21. Differential Propagation Delay vs. Supply Voltage, V DD1 and V DD2 \n \n4.0\n3.03.13.23.33.43.53.63.73.83.9\n–50 125 75 100 50 25 0 –25DIFFERENTIAL PROPAGATION DELAY (ns)\nAMBIENT TEMPERATURE (°C)tPHL CHANNEL 2\ntPLH CHANNEL 2\ntPHL CHANNEL 1\ntPLH CHANNEL 1\n13677-018 \nFigure 22. Differential Propagation Delay vs. Ambient Temperature (T A)  \n \n3.60\n3.553.503.453.40\n3.35\n3.30\n01 . 4 1.0 1.2 0.8 0.6 0.4 0.2DIFFERENTIAL PROPAGATION DELAY (ns)\nDIFFERENTIAL INPUT VOLTAGE, VID (V)tPHL CHANNEL 2\ntPLH CHANNEL 2\ntPHL CHANNEL 1\ntPLH CHANNEL 1\n13677-019\nFigure 23. Differential Propagation Delay vs. Receiver Differential Input \nVoltage, V ID 3.60\n3.553.503.453.40\n3.35\n3.30\n02 . 5 2.0 1.5 1.0 0.5DIFFERENTIAL PROPAGATION DELAY (ns)\nRECEIVER INPUT OFFSET VOLTAGE, VIC (V)tPHL CHANNEL 2\ntPLH CHANNEL 2\ntPHL CHANNEL 1\ntPLH CHANNEL 1\n13677-020\nFigure 24. Differential Propagation Delay vs. Receiver Input Offset Voltage, V IC \n \n240\n220200\n180\n160140\n120\n2.35 2.65 2.60 2.55 2.50 2.45 2.40DIFFERENTIAL OUTPUT TRANSITION TIME (ps)\nSUPPLY VOLTAGE, VDD1/VDD2 (V)tF CHANNEL 2\ntR CHANNEL 2\ntF CHANNEL 1\ntR CHANNEL 1\n13677-021\nFigure 25. Differential Output Transition Time vs. Supply Voltage, V DD1/V DD2 \n \n240\n120140160180200220\n–50 125 75 100 50 25 0 –25DIFFERENTIAL OUTPUT TRANSITION TIME (ps)\nAMBIENT TEMPERATURE (°C)tF CHANNEL 2\ntR CHANNEL 2\ntF CHANNEL 1\ntR CHANNEL 1\n13677-022 \nFigure 26. Differential Output Transition Time vs. Ambient Temperature (T A) \n \nData Sheet ADN4650/ADN4651/ADN4652\n \nRev. E | Page 15 of 25 30\n0510152025\n2.35 2.65 2.60 2.55 2.50 2.45 2.40DUTY CYCLE SKEW, tSK(D)  (ps)\nSUPPLY VOLTAGE, V DD1 AND V DD2 (V)tSK(D)  CHANNEL 2\ntSK(D)  CHANNEL 1\n13677-023\nFigure 27. Duty Cycle Skew, t SK(D)  vs. Supply Voltage, V DD1 and V DD2 \n \n30\n0510152025\n–50 125 75 100 50 25 0 –25DUTY CYCLE SKEW, tSK(D)  (ps)\nAMBIENT TEMPERATURE (°C)tSK(D)  CHANNEL 2\ntSK(D)  CHANNEL 1\n13677-024 \nFigure 28. Duty Cycle Skew, t SK(D)  vs. Ambient Temperature (T A) \n \n40\n35\n3025\n20\n1510\n5\n0\n0 600 500 400 300 200 100DETERMINISTIC JITTER, tDJ(PP)  (ps)\nDATA RATE (Mbps)CHANNEL 1\nCHANNEL 2\n13677-025 \nFigure 29. Deterministic Jitter, t DJ(PP)  vs. Data Rate \n 50\n45\n40\n35\n30\n25\n20\n15\n10\n5\n0\n2.35 2.65 2.60 2.55 2.50 2.45 2.40DETERMINISTIC JITTER, tDJ(PP)  (ps)\nSUPPLY VOLTAGE, V DD1/VDD2 (V)CHANNEL 1\nCHANNEL 2\n13677-026\nFigure 30. Deterministic Jitter, t DJ(PP)  vs. Supply Voltage, V DD1/V DD2 \n \n50\n45\n40\n35\n30\n25\n20\n15\n10\n5\n0\n2.35 2.65 2.60 2.55 2.50 2.45 2.40DETERMINISTIC JITTER, tDJ(PP)  (ps)\nSUPPLY VOLTAGE, V DD1/VDD2 (V)CHANNEL 1\nCHANNEL 2\n13677-026\nFigure 31. Deterministic Jitter, t DJ(PP)  vs. Ambient Temperature \n \nCH1  50mVCH1  50mV CH2  50mV\nCH3  10mV CH4  10mV300ps/DIV\nDELAY 61.0828ns\n13677-028 \nFigure 32. ADN4651  Eye Diagram for D OUT1± \n \nADN4650/ADN4651/ADN4652 Data Sheet\n \nRev. E | Page 16 of 25 CH1  50mVCH1  50mV CH2  50mV\nCH3  10mV CH4  10mV300ps/DIV\nDELAY 61.0828ns\n13677-029\nFigure 33. ADN4651  Eye Diagram for D OUT2±   \n  \n \n      \n \n \n \n \nData Sheet ADN4650/ADN4651/ADN4652\n \nRev. E | Page 17 of 25 TEST CIRCUITS AND SWITCHING CHARACTERISTICS \nRL/2\nRL/2DOUTx+\nDOUTx–VOS VOD V VDDINx+\nDINx–R\n13677-030\nFigure 34. Driver Test Circuit  \n \n3.75kΩ\n3.75kΩ\nNOTES\n1. V TEST  = 0V TO 2.4VRLDOUTx+\nDOUTx–VTEST\nVOD VV DDINx+\nDINx–R\n13677-031\nFigure 35. Driver Test Circuit (Full Load Across Common-Mode Range) \n NOTES\n1. V ID = V IN+ – V IN–\n2. V IC = (V IN+ + V IN–)/2\n3. V OD = V OUT+  – V OUT–\n4. VOS = (VOUT+  + VOUT– )/2DOUTx+\nDOUTx–DINx+\nDINx–D RVOD VID\nVOUT– VIN–VOUT+ VIN+\n13677-032\nFigure 36. Voltage Definitions  \n \nNOTES\n1. CL INCLUDES PROBE AND JIG CAPACITANCE.RLCL\nCLDOUTx+\nDOUTx–DINx+\nDINx– 50ΩSIGNAL\nGENERATORD R\n50Ω\n13677-033\nFigure 37. Timing Test Circuit \n \n \n \nADN4650/ADN4651/ADN4652 Data Sheet \n \nRev. E | Page 18 of 25 THEORY OF OPERATION  \nThe ADN4650/ ADN4651/ ADN4652 are TIA/EIA -644- A LVDS \ncompliant isolated buffer s. LVDS signals applied to the inputs are  \ntransmitted on the outputs of the buffer, and galvanic isolation \nis integrated between the two sides of the device. This integration  \nallows drop -in isolation of LVDS sign al chains.  \nThe LVDS receiver detects the differential  voltage present across a \ntermination resistor on an LVDS input. An integrated digital  \nisolator transmits the input state across the isolation barrier, and an LVDS driver outputs the same state as the in put.  \nWith a positive differential voltage  of ≥100 mV across any D\nINx± \npin, the corresponding D OUTx+  pin sources current. This current  \nflows across the connected transmission line and termination at the receiver at the far end of the bus, while D\nOUTx−  sinks the return  \ncurrent. With a negative differential voltage of ≤−100 mV  across \nany DINx± pin, the corresponding D OUTx+  pin sinks current, with \nDOUTx−  sourcing the current. Table 16 and Table  17 show these \ninput/output combinations.  \nThe output drive current is between ±2.5 mA and ±4.5 mA (typically ±3.1 mA), developing between ±250 mV and ±450  mV \nacross a 100 Ω termination resistor (R\nT). The received voltage is \ncentered a round  1.2 V . Note tha t because the differential voltage \n(VID) reverses polarity, the peak -to-peak voltage swing across R T \nis twice the differential voltage magnitude ( |VID|). \nTRUTH TABLE AND FAIL -SAFE  RECEIVER  \nThe LVDS standard, TIA/EIA -644- A, defines normal receiver  \noperation  under two conditions:  an input differential voltage \nof ≥+100 mV corresponding to one logic state, and a voltage of \n≤−100 mV for the other logic state. Between these thresholds, \nstandard LVDS receiver operation is undefined (it may detect \neither state), as shown in Table  16 for the ADN4650. The  \nADN4651/ ADN4652 incorporate a fail-safe circuit  to ensure the LVDS outputs are in a known state (logic high) when the input state is undefined ( −100 mV < V\nID < +100 mV), as shown \nin Table  17. \nThis input state can occur when the inputs are floating (unconnected, no termination resistor), when the inputs are shorted, and when there is no active driver connec ted to the inputs \n(but with a termination resistor). Open -circuit, short -circuit , and \nterminated/idle bus fail-safes, respectively , ensure a known outpu t \nstate for these conditions, as implemented by the ADN4651/ ADN4652.  \nAfter  the fail-safe circuit is triggered by these input states \n(−100 mV < V\nID < +100 mV), there is a delay of up to 1.2  µs \nbefore the output is guaranteed to be high (V OD ≥ 250 mV). \nDuring this time, the output may transition to or stay in a logic low state (V\nOD ≤ −250 mV).  \nThe fail-safe circuit triggers as soon as  the input differential \nvoltage remains between +100 mV and − 100 mV for some \nnanoseconds. This means that very slow rise and fall times on the input signal, outside typical LVDS operation  (350 ps max imum  \nt\nR/tF), can potentially trigger the fail -safe circuit on a high to low  \ncrossover.  \nAt the minimum |V ID| of 100 mV for  normal operation, the \nrise/fall time must be  ≤5 ns to avoid triggering a fail -safe state. \nIncreasing  |VID| to 200 mV correspondingly allows an input  \nrise/fall time of up to 10 ns  without triggering a fail -safe state . \nFor very low speed applications where slow high to low  transition s \nin excess of thi s limit are expected, using external biasing resistor s \nis an option to introduce a minimum |V ID| of 100 mV ( that is, \nthe fail-safe cannot trigger).  \nTable 16. ADN4650 Input/Output Operation  \nInput ( DINx±) Output ( DOUTx± ) \nPowered On  VID (mV)  Logic  Powered On  VOD (mV)  Logic  \nYes ≥100  High  Yes ≥250 High  \nYes ≤−100  Low  Yes ≤−250  Low  \nYes −100 < V ID < +100  Indeterminate Yes Indeterminate  Indeterminate \nNo Don’t care  Don’t care  Yes ≥250 High  \nTable  17. ADN4651/ ADN4652 Input/Output Operation  \nInput ( DINx±) Output ( DOUTx ±) \nPower ed On  VID (mV)  Logic  Powered On  VOD (mV)  Logic  \nYes ≥100  High Yes ≥250 High \nYes ≤−100  Low Yes ≤−250  Low \nYes −100 < V ID < +100  Indeterminate Yes ≥250 High \nNo Don’t care  Don’t care  Yes ≥250 High \n \n \nData Sheet ADN4650/ADN4651/ADN4652 \n \nRev. E | Page 19 of 25 ISOLATION  \nIn response to any change in the input state detected by the \nintegrated LVDS receiver, an encoder circuit sends narrow (~1  ns) \npulses to a decoder circuit using integrated transformer coils. \nThe decoder is bistable and is, therefore, either set or reset by \nthe pulses that indicate input transitions. The decoder state \ndetermines the LVDS driver output state in normal operation, \nand this in turn reflects the isolated LVDS buffer input state.  \nIn the absence of input transitions for more than approximately 1 µs, a periodic set of refresh pulses, indicative of the correct input \nstate, ensures dc correctnes s at the output (including the fail -safe \noutput state, if applicable). These periodic refresh pulses also correct the output state within 1 μs in the event of a fault condition  \nor set the ADN4651/ ADN4652  output to the fail -safe state.  \nOn power -up, the output state may initially be in the incorrect \ndc state if there are no input transitions. The output state is corrected within 1 µ s by the refresh pulses.  \nIf the decoder receives no internal pulses for more than approximately 1 µ s, the device assumes that the input side is \nunpowered or nonfunctional, in which case, the output is set to a positive  differential voltage (logic high).  \nPCB LAYOUT \nThe ADN4650/ ADN4651/ ADN4652 can operate with high \nspeed LVDS signals up to 300 MHz clock, or 600 Mbps nonreturn  \nto zero ( NRZ)  data. With such high frequencies, it is particularly \nimportant to ap ply best practice s for the LVDS trace layout and \ntermination. Locate a  100 Ω termination resistor as close as \npossible to the receiver, across the DINx+ and DINx− pins.  \nControlled 50 Ω impedance traces are needed on the  LVDS \nsignal lines for full signal integrity, reduced system jitter,  and \nminimizing  electromagnetic interfe rence ( EMI ) from the PCB. \nTrace widths, lateral distance within each pair , and distance to the \nground plane  underneath all must  be chosen appropriately. Via \nfencing to the PCB ground between pairs is also  a best practice to \nminimize crosstalk between adjac ent pairs.  \nThe ADN4650/ ADN4651/ ADN4652 pass EN55022 Class B \nemissions limits without extra  considerations required for the \nisolator  when operating with up to 600 Mbps PRBS data . When \nisolating high speed clocks ( for example,  300 MHz), a reduced \nPCB clearance (isolation gap) may be required with the 20 -lead \nSOIC  models to reduce dipole antenna effects and provide \nsufficient margin below  Class B emissions limits. The 20 -lead \nSSOP models pass the Class B limits up to 150 MHz clock \nfrequencies wi th no extra PCB measures.  The b est practice for high speed PCB design  avoid s any other emis -\nsions from PCBs in applications that us e the  ADN4650/ ADN4651 / \nADN4652 . Special care  is recommended for off  board connections,  \nwhere switching transi ents from high speed LVDS signals (and \nclocks in particular) may conduct onto cabling, resulting in radiated emissions. Use  common -mode chokes, ferrites, or \nother  filters as appropriate at the LVDS connectors, as well as \ncable shield or PCB ground  connecti ons to earth/chassis.  \nThe ADN4650/ ADN4651/ ADN4652 require appropriate \ndecoupling of the V\nDDx pins with 100 nF capacitors. If the \nintegrated LDO is not used, and a 2.5  V supply is connected \ndirectly, connect the appropriate V INx pin to the su pply as well, \nas shown in Figure 38, using the ADN4651 as an example . \n1\n2\n3\n420\n19\n18\n17\n5 16\n6 15\n7 14\n8 13\n9 VDD212\n10 11100nF 100nF\n100nF 100nFVDD1VIN2\nVDD2\nVDD1100Ω\n100ΩGND 1VIN1\nGND 1 GND 2GND 1GND 2\nGND 2\nDIN1+\nDIN1–\nDIN2+\nDIN2–DOUT2–DOUT2+DOUT1–DOUT1+ADN4651\nTOP VIEW\n(Not to Scale)\n13677-035 \nFigure 38. Required PCB Layout When Not Using the LDO (2.5  V Supply)   \n1\n2\n3\n420\n19\n18\n17\n5 16\n6 15\n7 14\n8 13\n9 VDD212\n10 11100nF 100nF\n100nF 100nFVDD1VIN2\nVDD2\nVDD1100Ω\n100ΩGND 1VIN1\nGND1 GND2GND1GND2\nGND2\nDIN1+\nDIN1–\nDIN2+\nDIN2–DOUT2–DOUT2+DOUT1–DOUT1+ADN4651\nTOP VIEW\n(Not to Scale)1µF 1µF\n1µF 1µF\n13677-036 \nFigure 39. Required PCB Layout When Using the LDO (3.3 V Supply)  \nWhen the integrated LDO is used, bypass capacitors of 1 µ F are \nrequired on the V INx pins and on the nearest V DDx pins (LDO \noutput), as shown in Figur e 39, using the ADN4651 as an \nexample . \nMAGNETIC FIELD IMMUN ITY \nThe limitation on the magnetic field immunity of the device is set by the condition in which  the induced voltage in the \ntransformer receiving coil is sufficiently large, e ither to falsely \nset or reset the decoder. The following analysis defines such \nconditions. The ADN4650/ ADN4651/ ADN4652  are examined \nin a 2.375 V operating condi tion because it represents the most \nsusceptible  mode of operation for th is produc t. \n \n \n \nADN4650/ADN4651/ADN4652 Data Sheet \n \nRev. E | Page 20 of 25 The pulses at the transformer output have an amplitude greater \nthan 0.5 V . The decoder has a sensing threshold of about 0.25 V, \ntherefore establishing a 0. 25 V margin  in which induced voltages  \nare tolerated. The voltage induced across the receiving c oil is \ngiven by  the following:  \nV = (− dβ/dt)∑πrn2; n = 1, 2, …, N  \nwhere:  \nβ is the magnetic flux density.  \nrn is the radius of the nth turn in the receiving coil.  \nN is the number of turns in the receiving coil.  \nGiven the geomet ry of the receiving coil in the ADN4650/  \nADN4651/ ADN4 652, and an imposed requirement that the \ninduced voltage be, at most, 50% of the 0. 25 V margin  at the \ndecoder, a maximum allowable magnetic field is calculated as shown in Figure 40.  \nMAGNETIC FIELD FREQUENCY (Hz)1k\n100MAXIMUM ALLOWABLE MAGNETIC FLUX\nDENSITY (kgauss)\n0.001\n1M10\n0.01\n1k 10k 10M0.11\n100M 100k\n13677-037 \nFigure 40. Maximum Allowable External Magnetic Flux Density  \nFor example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0. 92 kgauss induces a \nvoltage of 0. 125 V at the receiving coil. This voltage is about \n50% of the sensing  threshold and does not cause a faulty output \ntransition. If such an event occurs with the worst case polarity during a  transmitted pulse, it reduce s the received pulse from \n>0.5 V to  0.375 V . This  voltage is still higher than the 0. 25 V \nsensing threshold of the decoder.   \nThe preceding magnetic flux density values correspond to specific \ncurrent magnitudes at given distances from the ADN4650/ \nADN4651/ ADN4652 transformers. Figure 41 expresses these \nallowable current magni tudes as a function of frequency for \nselected distances. T he ADN4650 /ADN4651/ ADN4652 are \nvery  insensitive to external fields. Only extremely large, high  \nfrequency currents, very close to the component, can potentially \nbe a concern. For the 1 MHz example noted, a 2.29 kA current \nmust be placed 5 mm from the ADN4650/ ADN4651 /ADN4652 \nto affect component operation.  MAGNETIC FIELD FREQUENCY (Hz)10k\n1k\n100MAXIMUM ALLOWABLE CURRENT (kA)\n0.01\n1M10\n1k 10k 10M0.11\n100M 100kDISTANCE = 1m\nDISTANCE = 100mm\nDISTANCE = 5mm\n13677-038 \nFigure 41. Maximum Allowable Current for Various Current to \nADN4650 /ADN4651 /ADN4652  Spacings  \nNote that at combinations of strong magnetic field and high \nfrequency, any loops formed by PCB traces can  induce \nsufficiently large error voltages to trigger the thresholds of succeeding circuitry. Avoid PCB structures th at form loops.  \nINSULATION LIFETIME  \nAll insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of \ninsulation degradation is dependent on the characteristics of \nthe voltage waveform applied acro ss the insulation as well as on \nthe materials and material interfaces.  \nThe two types of  insulation degradation of primary interest are \nbreakdown along surfaces exposed to the air and insulation wea r \nout. Surface breakdown is the phenomenon of surface track ing \nand the primary determinant of surface creepage requirements \nin system level standards. Insulation wear out is the  phenomenon \nwhere charge injection or displacement currents inside the \ninsulation material cause long -term insulation degradation.  \nSurfac e Tracking  \nSurface tracking is addressed in electrical safety standards by setting a minimum surface creepage based on the working voltage , \nthe environmental conditions, and the properties of the insulation  \nmaterial. Safety agencies perform characterizatio n testing on the \nsurface insulation of components that allows the components  to be \ncategorized in different material groups. Lower material group ratings are more resistant to surface tracking and, therefore,  can \nprovide adequate lifetime with smaller creepage. The  minimum \ncreepage for a given working voltage and material  group is in \neach  system level standard and is based on the total rms voltage \nacross the isolation  barrier , pollution degree, and material  group. \nThe mate rial group and creepage for ADN4650 /ADN4651/  \nADN4652 are presented in Table 4 and Table 5. \n \n  \nData Sheet ADN4650/ADN4651/ADN4652 \n \nRev. E | Page 21 of 25 Insulation Wear Out  \nThe lifetime of insulation caused by wear out is determined by \nthe thickness, material properties, and the voltage stress applied . \nIt is important to verify that the product lifetime is adequate at the application working voltage. The working voltage supported  by \nan isolator for wear out may not be the same as the working voltage su pported for tracking. It is the working voltage applicable  \nto tracking that is specified in most standards.  \nTesting and modeling show that the primary driver of long -term \ndegradation is displacement current in the polyimide insulation \ncausing incremental d amage. The stress on the  insulation can be \nbroken down into broad categories, such as dc stress, which  causes \nvery little wear out because there is no displacement current, \nand an ac component time varying voltage stress, which causes wear out.  \nThe rating s in certification documents are usually based on \n60 Hz sinusoidal stress because this reflects isolation from line \nvoltage. However, many practical applications have combinations  \nof 60 Hz ac and dc across the  isolation  barrier , as shown in \nEquation 1. Bec ause only the ac portion of the stress causes \nwear out, the equation can be rearranged to solve for the ac  rms \nvoltage, as shown in Equation 2. For insulation wear out with the  \npolyimide materials used in this  product, the ac rms voltage \ndetermines the pro duct lifetime.  \n2 2\nDC RMSAC RMS V V V + =  (1) \nor \n2 2\nDC RMS RMSAC V V V −=  (2) \nwhere:  \nVRMS is the total rms working voltage.  \nVAC RMS  is the time varying portion of the working voltage.  \nVDC is the dc offset of the working voltage.  \nCalculation and Use of Parameter s Example  \nThe following example frequently arises in power conversion applications. Assume that the line voltage on one side of the isolation is 240 V ac rms and a 400 V dc bus voltage is present on the other side of the isolation barrier. The isolator mat erial is \npolyimide. To establish the critical voltages in determining the creepage, clearance, and lifetime of a device, see Figure 42 and \nthe following equations.  The working voltage across the barrier from Equation 1 is  \n2 2\nDC RMSAC RMS V V V + =  \n2 2400 240+=RMSV  \nVRMS = 466 V  \nThis V RMS value is the working voltage used together with the \nmaterial group and pollution degree when looking up the creepage required by a system standard.  \nTo determine if the lifetime is adequate, obtai n the time varying \nportion of the working voltage. To obtain the ac rms voltage, \nuse Equation 2.  \n2 2\nDC RMS RMSAC V V V −=  \n2 2400 466 −=RMSACV  \nVAC RMS  = 240 V rms  \nIn this case, the ac rms voltage is simply the line voltage of \n240 V rms. This calculation i s more relevant when the waveform  is \nnot sinusoidal. The value is compared to the limits for the working  \nvoltage in Table 12 for the expected lifetime, less than a 60  Hz \nsine wave, and it is well within the limit f or a 50 -year service life.  \nNote that the dc working voltage limit in Table 12 is set by the \ncreepage of the package as specified in IEC 60664 -1. This value \ncan differ for specific system level standards.  ISOL ATION VO LTAGE\nTIMEVAC RMS\nVRMS VDC VPEAK\n13677-039 \nFigure 42. Critical Voltage Example  \n \n \n \nADN4650/ADN4651/ADN4652 Data Sheet \n \nRev. E | Page 22 of 25 APPLICATIONS  INFORMATION  \nHigh  speed LVDS interfaces  can be isolated using  the ADN4650/  \nADN4651/ ADN4652  either between components, between boards,  \nor at a cable interface. The ADN4650/ ADN4651 /ADN4652 offer \nfull LVDS compliant inputs and outputs, allowing increased LVDS \noutput drive strength compared to built -in reduced  specification \nLVDS interfaces on other components. The LVDS compliant \nreceiver inputs on the ADN4650/ ADN4651/ ADN4652  also ensure  \nfull compatibility with any LVDS source being isolated.  \nIsolated analog front -end applications provide an example of \nthe ADN4650 /ADN4651 isolating an LVDS interface between \ncomponents. As shown in  Figure 43, two ADN4650 components \nisolate the LVDS interface of  the AD7960 analog -to-digital \nconverter  (ADC) , including  600 Mbps data, a 300 MHz echoed  \nclock , and a 5 MHz sample clock. Isolation of the AD7960 using \ntwo ADN4651 components is shown in Figure 44. The ADN4651 \nadditive phase jitter is sufficiently low that it does not affect the ADC performance even when isolating the sample clock. In \naddition, implementing the galvanic isolation improv es ADC \nperformance by r emoving digital and power supply noise from \nthe field -programmable gate array ( FPGA ) circuit.  \n Newer programmable logic controller ( PLC ) and input/output  \nmodules communicate across an LVDS backplane, illustrating a \nboard  to board LVDS interface , as shown in Figure 45. With a \ndaisy -chain type topology for transmit and receive to either \nadjacent node, two ADN4651 (or ADN4652) devices on each \nnode can isolate four LVDS channels. The addition of galvanic \nisolation allows a much more robust backplane interface port on the PLC or  input/output  modules.  \nWith ga lvanic isolation, even LVDS ports can be treated as full \nexternal ports and transmitted along cable runs (see  Figure 46), \neven in harsh environments where high common -mode \nvoltages may be induced on the cable. The low jitter of the \nADN4651/ ADN4652 ensures that more of the jitter budget can \nbe used to a ccount for  the cable effects, allowing the cable to be \nas long as possible. T he ADN4651 /ADN 4652 offer a high drive \nstrength, fully LVDS compliant output, capable of driving short cable runs of a few met ers. This is in contrast to alternative \nisolation methods that degrade the LVDS signal quality.  The \ndata rate can be chosen as appropriate for the cable length; the \nADN4651/ ADN4652 operate not only at 600 Mbps but also at \nany arbitr ary data rate down to dc. \n ISOLATIONAD7960ADN4650\nADN4650CNV±100Ω DCO±\nCLK±100Ω\n100Ω100Ω100Ω100Ω\n100ΩD±\nCNV±DCO±\nCLK±D±ISOLATION\nFPGA/ASIC\n13677-040100Ω\n \nFigure 43. Example Isolated Analog Front -End Implementation (Isolated AD7960  Using the  ADN4650 ) \n \nISOLATIONAD7960ADN4651\nADN4651CNV±100Ω CLK±\nDCO±100Ω\n100Ω100Ω100Ω100Ω\n100Ω100ΩD±\nCNV±CLK±\nDCO±D±ISOLATION\nFPGA/ASIC\n13677-040 \nFigure 44. Example Isolated Analog Front -End Implementation (Isolated AD7960  Using the ADN4651 ) \nData Sheet ADN4650/ADN4651/ADN4652 \n \nRev. E | Page 23 of 25 ADN4651ISOLATION ISOLATION\nADN4651ISOLATIONCONNECTOR\nCONNECTOR100Ω100Ω100Ω100Ω100Ω100Ω100Ω100Ω100Ω100Ω100Ω100ΩMCU 1 MCU 2 MCU 3\nMODULE 1 MODULE 2 MODULE 3 ADN4651ISOLATION ISOLATION ISOLATION\n100Ω 100Ω 100Ω 100Ω 100Ω 100Ω\nCONNECTOR\nCONNECTOR\n13677-041 \nFigure 45. Example Isolated Backplane Implementation for PLCs  and Input/Output  Modules Using the ADN4651 \n \n100Ω\n100Ω100Ω\n100Ω100Ω\n100ΩADN4651 ADN4651\nFPGA/\nASICFPGA/\nASICISOLATION\nISOLATIONCONNECTOR\nCONNECTORSHIELDED\nTWISTED PAIR\nCABLE\n13677-042 \nFigure 46. Example Isolated LVDS Cable  Application Using the ADN4651  \n \nADN4650/ADN4651/ADN4652 Data Sheet \n \nRev. E | Page 24 of 25 OUTLINE DIMENSIONS \nCONTR OLLIN GDIMEN SION SARE INMILLI METER S;INCH DIMENSIONS\n(INPARENTHES ES)ARE ROUND ED-OF FMILLIME TER EQUIV ALENTS FOR\nREFERENCE ONLYAND ARE NOT APPRO PRIA TEFOR USE INDESIGN.COMPL IANT TOJEDEC STANDAR DSMS-01 3-AC13.00 (0.51 18)\n12.60 (0.49 61)\n0.30 (0.01 18)\n0.10 (0.0039 )2.65 (0.10 43)\n2.35 (0.09 25)10.65 (0.4193)\n10.00 (0.3937)7.60 (0.29 92)\n7.40 (0.29 13)\n0.75 (0.0295)\n0.25 (0.0098)45°\n1.27 (0.05 00)\n0.40 (0.01 57)COPLA NARIT Y\n0.10 0.33 (0.01 30)\n0.20 (0.00 79)0.51 (0.02 01)\n0.31 (0.01 22)SEATING\nPLANE8°\n0°20 11\n101\n1.27\n(0.05 00)\nBSC\n06-07- 2006-A\n \nFigure 47. 20-Lead Standard Small Outline Package [SOIC_W]  \nWide Body  \n(RW -20) \nDimensions shown in millimeters and (inches)  \n \nCOMPLIANT TO JEDEC S TANDARDS MO-150-AE20 11\n1017.50\n7.20\n6.90\n8.20\n7.80\n7.405.60\n5.30\n5.00\n0.05 MIN\n0.65 BSC2.00 MAX\n0.38\n0.221.85\n1.75\n1.650.25\n0.09\n0.95\n0.75\n0.558°\n4°\n0° COPLANARIT Y\n0.10PKG-004600\n06-01-2006- ATOP VIEW\nSIDE VIEW END VIEWPIN 1\nINDIC ATOR\nSEATING\nPLANE\n \nFigure 48. 20-Lead Shrink Small Outline Package [SSOP]  \n(RS-20) \nDimensions shown in millimeters  \n \nORDERING GUIDE  \nModel1 Temperature Range Package Description  Package Option  \nADN4650BRWZ  −40°C to +125°C 20-Lead , Wide Body , Standard Small Outline Package [SOIC_W]  RW-20 \nADN4650BRWZ -RL7 −40°C to +125°C 20-Lead , Wide Body , Standard Small Outline Package [SOIC_W]  RW-20 \nADN4650BRSZ  −40°C to +125°C 20-Lead Shrink Small Outline Package [SSOP]  RS-20 \nADN4650BRSZ -RL7 −40°C to +125°C 20-Lead Shrink Small Outline Package [SSOP]  RS-20 \nData Sheet ADN4650/ADN4651/ADN4652 \nRev. E | Page 25 of 25 Model1 Temperature Range Package Description  Package Option  \nADN4651BRSZ −40°C to +125°C 20-Lead Shrink Small Outline Package [SSOP]  RS-20 \nADN4651BRSZ- RL7 −40°C to +125°C 20-Lead Shrink Small Outline Package [SSOP]  RS-20 \nADN4651BRWZ  −40°C to +125°C 20-Lead , Wide Body , Standard Small Outline Package [SOIC_W]  RW-20 \nADN4651BRWZ- RL7 −40°C to +125°C 20-Lead , Wide Body , Standard Small Outline Package [SOIC_W]  RW-20 \nADN4652BRSZ −40°C to +125°C 20-Lead Shrink Small Outline Package [SS OP] RS-20 \nADN4652BRSZ- RL7 −40°C to +125°C 20-Lead Shrink Small Outline Package [SSOP]  RS-20 \nADN4652BRWZ −40°C to +125°C 20-Lead , Wide Body , Standard Small Outline Package [SOIC_W]  RW-20 \nADN4652BRWZ- RL7 −40°C to +125°C 20-Lead , Wide Body , Standard Small Outline Package [SOIC_W]  RW-20 \nEVAL -ADN4650EBZ \nEVAL -ADN4650EB1Z \nEVAL -ADN4651EBZ \nEVAL -ADN4651EB1Z \nEVAL -ADN4652EBZ ADN4650 SSOP Evaluation Board \nADN4650 SOIC_W Evaluation Board \nADN4651 SSOP Evaluation Board \nADN4651 SOIC_W Evaluation Board \nADN4652  SSOP Evaluation Board \nEVAL -ADN4652EB1Z A DN4652 SOIC_W Evaluation Board  \n1 Z = RoHS Compliant Part.  \n©2015 –2019  Analog Devices, Inc. All rights reserved. Trademarks and   \n registered trademarks are the property of their respective owners. \nD13677-0- 6/19(E)  \n'}]
!==============================================================================!
### Component Summary: ADN4650BRWZ-RL7

#### Key Specifications:
- **Voltage Ratings:**
  - Isolation Voltage: 5 kV RMS (20-lead SOIC)
  - Isolation Voltage: 3.75 kV RMS (20-lead SSOP)
- **Current Ratings:**
  - Supply Current: 
    - ADN4650: 50 mA (no load), 60 mA (all outputs loaded)
    - ADN4651/ADN4652: 55 mA (no load), 58 mA (all outputs loaded)
- **Power Consumption:**
  - Power Supply Ripple Rejection: -75 dBc
- **Operating Temperature Range:**
  - -40°C to +125°C
- **Package Type:**
  - 20-lead Wide Body SOIC (RW-20)
- **Special Features:**
  - Dual-channel LVDS isolator
  - Up to 600 Mbps data rate
  - Integrated low dropout regulator (LDO) for 2.5 V output from 3.3 V supply
  - Fail-safe output for open, short, and terminated input conditions (ADN4651/ADN4652)
  - High common-mode transient immunity: >25 kV/μs
  - ESD protection: ±8 kV across isolation barrier
- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 per JEDEC J-STD-020E

#### Description:
The **ADN4650** is a dual-channel low-voltage differential signaling (LVDS) isolator designed for high-speed data transmission with galvanic isolation. It operates at data rates up to 600 Mbps while maintaining low jitter and high reliability. The device integrates Analog Devices' iCoupler® technology, which allows for seamless isolation of LVDS signal chains, making it suitable for various applications requiring robust signal integrity and noise immunity.

#### Typical Applications:
- **Analog Front-End (AFE) Isolation:** Used to isolate sensitive analog components from digital noise.
- **Data Plane Isolation:** Provides isolation between different sections of a system to prevent ground loops and noise interference.
- **Isolated High-Speed Clock and Data Links:** Ensures reliable data transmission in high-speed applications.
- **Isolated Serial Peripheral Interface (SPI) over LVDS:** Facilitates communication between microcontrollers and peripherals while maintaining isolation.

The ADN4650 is particularly useful in environments where high common-mode voltages may be present, ensuring that data integrity is maintained across isolation barriers. Its fail-safe features and high-speed capabilities make it ideal for industrial, automotive, and telecommunications applications.