[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  28947       tick       4768804       1986983       1932654       4768804 
      2  28947       tick       6711909       2891862       2875059       6711909 
      3  28947       tick       6685072       2882576       2858039       6685072 
      4  28947       tick       6665166       2877223       2855425       6665166 
      5  28947       tick       6690150       2883521       2862840       6690150 
      6  28947       tick       6658295       2874869       2849235       6658295 
      7  28947       tick       6697138       2887587       2870066       6697138 
      8  28947       tick       6695301       2885987       2866821       6695301 
      9  28947       tick       6682226       2882198       2855913       6682226 
     10  28947       tick       6694886       2886094       2867477       6694886 
     11  28947       tick       6673137       2879404       2854773       6673137 
     12  28947       tick       6693760       2886791       2870242       6693760 
     13  28947       tick       6684976       2882966       2860360       6684976 
     14  28947       tick       6672204       2879316       2856219       6672204 
     15  28947       tick       6694210       2886049       2866096       6694210 
     16  28947       tick       6691253       2887396       2867376       6691253 
     17  28947       tick       6674445       2880535       2857441       6674445 
     18  28947       tick       6685474       2884003       2862523       6685474 
     19  28947       exit       1250622        537322        530972       1250622 
