Analysis & Synthesis report for proj
Wed May 28 10:36:33 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |main|uart_tx:u_tx|state
 10. State Machine - |main|uart_rxv2:u_rx|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for buffer:buf_sine|altsyncram:mem_rtl_0|altsyncram_77d1:auto_generated
 16. Source assignments for buffer:buf_square|altsyncram:mem_rtl_0|altsyncram_77d1:auto_generated
 17. Source assignments for buffer:buf_triangle|altsyncram:mem_rtl_0|altsyncram_77d1:auto_generated
 18. Source assignments for buffer:buf_fm|altsyncram:mem_rtl_0|altsyncram_77d1:auto_generated
 19. Parameter Settings for User Entity Instance: uart_rxv2:u_rx
 20. Parameter Settings for User Entity Instance: ma_filter:u_ma
 21. Parameter Settings for User Entity Instance: fir_filter:u_fir
 22. Parameter Settings for User Entity Instance: buffer:buf_sine
 23. Parameter Settings for User Entity Instance: buffer:buf_square
 24. Parameter Settings for User Entity Instance: buffer:buf_triangle
 25. Parameter Settings for User Entity Instance: buffer:buf_fm
 26. Parameter Settings for User Entity Instance: uart_tx:u_tx
 27. Parameter Settings for Inferred Entity Instance: buffer:buf_sine|altsyncram:mem_rtl_0
 28. Parameter Settings for Inferred Entity Instance: buffer:buf_square|altsyncram:mem_rtl_0
 29. Parameter Settings for Inferred Entity Instance: buffer:buf_triangle|altsyncram:mem_rtl_0
 30. Parameter Settings for Inferred Entity Instance: buffer:buf_fm|altsyncram:mem_rtl_0
 31. Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_divide:Div0
 32. Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_divide:Div1
 33. Parameter Settings for Inferred Entity Instance: ma_filter:u_ma|lpm_divide:Div0
 34. Parameter Settings for Inferred Entity Instance: hex_display:u_disp|lpm_divide:Mod0
 35. Parameter Settings for Inferred Entity Instance: hex_display:u_disp|lpm_divide:Mod1
 36. Parameter Settings for Inferred Entity Instance: hex_display:u_disp|lpm_divide:Mod2
 37. Parameter Settings for Inferred Entity Instance: hex_display:u_disp|lpm_divide:Mod3
 38. Parameter Settings for Inferred Entity Instance: hex_display:u_disp|lpm_divide:Mod4
 39. Parameter Settings for Inferred Entity Instance: hex_display:u_disp|lpm_divide:Div4
 40. Parameter Settings for Inferred Entity Instance: hex_display:u_disp|lpm_divide:Div3
 41. Parameter Settings for Inferred Entity Instance: hex_display:u_disp|lpm_divide:Div2
 42. Parameter Settings for Inferred Entity Instance: hex_display:u_disp|lpm_divide:Div1
 43. Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult7
 44. Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult12
 45. Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult10
 46. Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult11
 47. Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult9
 48. Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult8
 49. Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult6
 50. Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult5
 51. Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult0
 52. Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult2
 53. Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult1
 54. Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult4
 55. Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult3
 56. altsyncram Parameter Settings by Entity Instance
 57. lpm_mult Parameter Settings by Entity Instance
 58. Port Connectivity Checks: "hex_decoder:h5"
 59. Port Connectivity Checks: "hex_display:u_disp"
 60. Port Connectivity Checks: "buffer:buf_fm"
 61. Port Connectivity Checks: "buffer:buf_triangle"
 62. Port Connectivity Checks: "buffer:buf_square"
 63. Port Connectivity Checks: "buffer:buf_sine"
 64. Port Connectivity Checks: "triangle_wave_gen_d:u_triangle"
 65. Post-Synthesis Netlist Statistics for Top Partition
 66. Elapsed Time Per Partition
 67. Analysis & Synthesis Messages
 68. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 28 10:36:33 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; proj                                        ;
; Top-level Entity Name              ; main                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 5,451                                       ;
;     Total combinational functions  ; 5,096                                       ;
;     Dedicated logic registers      ; 608                                         ;
; Total registers                    ; 608                                         ;
; Total pins                         ; 65                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; main               ; proj               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processors 6-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; fm_wave_gen1u.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/YeeXun/ECE4063/4063proj/fm_wave_gen1u.sv                                    ;         ;
; square_wave_gen.sv               ; yes             ; User SystemVerilog HDL File  ; D:/YeeXun/ECE4063/4063proj/square_wave_gen.sv                                  ;         ;
; ma_filter.sv                     ; yes             ; User SystemVerilog HDL File  ; D:/YeeXun/ECE4063/4063proj/ma_filter.sv                                        ;         ;
; fir_filter.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/YeeXun/ECE4063/4063proj/fir_filter.sv                                       ;         ;
; main.sv                          ; yes             ; User SystemVerilog HDL File  ; D:/YeeXun/ECE4063/4063proj/main.sv                                             ;         ;
; uart_rxv2.sv                     ; yes             ; User SystemVerilog HDL File  ; D:/YeeXun/ECE4063/4063proj/uart_rxv2.sv                                        ;         ;
; hex_display.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/YeeXun/ECE4063/4063proj/hex_display.sv                                      ;         ;
; hex_decoder.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/YeeXun/ECE4063/4063proj/hex_decoder.sv                                      ;         ;
; buffer.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/YeeXun/ECE4063/4063proj/buffer.sv                                           ;         ;
; uart_tx.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/YeeXun/ECE4063/4063proj/uart_tx.sv                                          ;         ;
; triangle_wave_gen_d.sv           ; yes             ; User SystemVerilog HDL File  ; D:/YeeXun/ECE4063/4063proj/triangle_wave_gen_d.sv                              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_77d1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/altsyncram_77d1.tdf                              ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_qtl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/lpm_divide_qtl.tdf                               ;         ;
; db/sign_div_unsign_slh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/sign_div_unsign_slh.tdf                          ;         ;
; db/alt_u_div_2ie.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/alt_u_div_2ie.tdf                                ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/add_sub_t3c.tdf                                  ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/add_sub_u3c.tdf                                  ;         ;
; db/lpm_divide_utl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/lpm_divide_utl.tdf                               ;         ;
; db/sign_div_unsign_0mh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/sign_div_unsign_0mh.tdf                          ;         ;
; db/alt_u_div_aie.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/alt_u_div_aie.tdf                                ;         ;
; db/lpm_divide_ntl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/lpm_divide_ntl.tdf                               ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/sign_div_unsign_plh.tdf                          ;         ;
; db/alt_u_div_she.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/alt_u_div_she.tdf                                ;         ;
; db/lpm_divide_enl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/lpm_divide_enl.tdf                               ;         ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/sign_div_unsign_dnh.tdf                          ;         ;
; db/alt_u_div_4le.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/alt_u_div_4le.tdf                                ;         ;
; db/lpm_divide_dnl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/lpm_divide_dnl.tdf                               ;         ;
; db/sign_div_unsign_cnh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/sign_div_unsign_cnh.tdf                          ;         ;
; db/alt_u_div_2le.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/alt_u_div_2le.tdf                                ;         ;
; db/lpm_divide_6nl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/lpm_divide_6nl.tdf                               ;         ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/sign_div_unsign_5nh.tdf                          ;         ;
; db/alt_u_div_kke.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/alt_u_div_kke.tdf                                ;         ;
; db/lpm_divide_oll.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/lpm_divide_oll.tdf                               ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/sign_div_unsign_nlh.tdf                          ;         ;
; db/alt_u_div_ohe.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/alt_u_div_ohe.tdf                                ;         ;
; db/lpm_divide_bkl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/lpm_divide_bkl.tdf                               ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/sign_div_unsign_akh.tdf                          ;         ;
; db/alt_u_div_uee.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/alt_u_div_uee.tdf                                ;         ;
; db/lpm_divide_8sl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/lpm_divide_8sl.tdf                               ;         ;
; db/lpm_divide_ltl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/lpm_divide_ltl.tdf                               ;         ;
; db/lpm_divide_3vl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/lpm_divide_3vl.tdf                               ;         ;
; db/lpm_divide_avl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/lpm_divide_avl.tdf                               ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_1qg.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/YeeXun/ECE4063/4063proj/db/add_sub_1qg.tdf                                  ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 5,451          ;
;                                             ;                ;
; Total combinational functions               ; 5096           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1554           ;
;     -- 3 input functions                    ; 2110           ;
;     -- <=2 input functions                  ; 1432           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 3056           ;
;     -- arithmetic mode                      ; 2040           ;
;                                             ;                ;
; Total registers                             ; 608            ;
;     -- Dedicated logic registers            ; 608            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 65             ;
; Total memory bits                           ; 16384          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 640            ;
; Total fan-out                               ; 18028          ;
; Average fan-out                             ; 3.07           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                          ; Entity Name         ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |main                                          ; 5096 (120)          ; 608 (6)                   ; 16384       ; 0          ; 0            ; 0       ; 0         ; 65   ; 0            ; 0          ; |main                                                                                                                                        ; main                ; work         ;
;    |buffer:buf_fm|                             ; 51 (51)             ; 63 (63)                   ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|buffer:buf_fm                                                                                                                          ; buffer              ; work         ;
;       |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|buffer:buf_fm|altsyncram:mem_rtl_0                                                                                                     ; altsyncram          ; work         ;
;          |altsyncram_77d1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|buffer:buf_fm|altsyncram:mem_rtl_0|altsyncram_77d1:auto_generated                                                                      ; altsyncram_77d1     ; work         ;
;    |buffer:buf_sine|                           ; 47 (47)             ; 45 (45)                   ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|buffer:buf_sine                                                                                                                        ; buffer              ; work         ;
;       |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|buffer:buf_sine|altsyncram:mem_rtl_0                                                                                                   ; altsyncram          ; work         ;
;          |altsyncram_77d1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|buffer:buf_sine|altsyncram:mem_rtl_0|altsyncram_77d1:auto_generated                                                                    ; altsyncram_77d1     ; work         ;
;    |buffer:buf_square|                         ; 36 (36)             ; 45 (45)                   ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|buffer:buf_square                                                                                                                      ; buffer              ; work         ;
;       |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|buffer:buf_square|altsyncram:mem_rtl_0                                                                                                 ; altsyncram          ; work         ;
;          |altsyncram_77d1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|buffer:buf_square|altsyncram:mem_rtl_0|altsyncram_77d1:auto_generated                                                                  ; altsyncram_77d1     ; work         ;
;    |buffer:buf_triangle|                       ; 31 (31)             ; 45 (45)                   ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|buffer:buf_triangle                                                                                                                    ; buffer              ; work         ;
;       |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|buffer:buf_triangle|altsyncram:mem_rtl_0                                                                                               ; altsyncram          ; work         ;
;          |altsyncram_77d1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|buffer:buf_triangle|altsyncram:mem_rtl_0|altsyncram_77d1:auto_generated                                                                ; altsyncram_77d1     ; work         ;
;    |fir_filter:u_fir|                          ; 2239 (1508)         ; 237 (237)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir                                                                                                                       ; fir_filter          ; work         ;
;       |lpm_divide:Div0|                        ; 186 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_divide:Div0                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_qtl:auto_generated|       ; 186 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_divide:Div0|lpm_divide_qtl:auto_generated                                                                         ; lpm_divide_qtl      ; work         ;
;             |sign_div_unsign_slh:divider|      ; 186 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_divide:Div0|lpm_divide_qtl:auto_generated|sign_div_unsign_slh:divider                                             ; sign_div_unsign_slh ; work         ;
;                |alt_u_div_2ie:divider|         ; 186 (185)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_divide:Div0|lpm_divide_qtl:auto_generated|sign_div_unsign_slh:divider|alt_u_div_2ie:divider                       ; alt_u_div_2ie       ; work         ;
;                   |add_sub_u3c:add_sub_1|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_divide:Div0|lpm_divide_qtl:auto_generated|sign_div_unsign_slh:divider|alt_u_div_2ie:divider|add_sub_u3c:add_sub_1 ; add_sub_u3c         ; work         ;
;       |lpm_divide:Div1|                        ; 242 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_divide:Div1                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_utl:auto_generated|       ; 242 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_divide:Div1|lpm_divide_utl:auto_generated                                                                         ; lpm_divide_utl      ; work         ;
;             |sign_div_unsign_0mh:divider|      ; 242 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_divide:Div1|lpm_divide_utl:auto_generated|sign_div_unsign_0mh:divider                                             ; sign_div_unsign_0mh ; work         ;
;                |alt_u_div_aie:divider|         ; 242 (242)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_divide:Div1|lpm_divide_utl:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_aie:divider                       ; alt_u_div_aie       ; work         ;
;       |lpm_mult:Mult0|                         ; 26 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult0                                                                                                        ; lpm_mult            ; work         ;
;          |multcore:mult_core|                  ; 26 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult0|multcore:mult_core                                                                                     ; multcore            ; work         ;
;             |mpar_add:padder|                  ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                     ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|          ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                ; lpm_add_sub         ; work         ;
;                   |add_sub_1qg:auto_generated| ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                     ; add_sub_1qg         ; work         ;
;       |lpm_mult:Mult10|                        ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult10                                                                                                       ; lpm_mult            ; work         ;
;          |multcore:mult_core|                  ; 25 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult10|multcore:mult_core                                                                                    ; multcore            ; work         ;
;             |mpar_add:padder|                  ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder                                                                    ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|          ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                               ; lpm_add_sub         ; work         ;
;                   |add_sub_1qg:auto_generated| ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                    ; add_sub_1qg         ; work         ;
;       |lpm_mult:Mult11|                        ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult11                                                                                                       ; lpm_mult            ; work         ;
;          |multcore:mult_core|                  ; 23 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult11|multcore:mult_core                                                                                    ; multcore            ; work         ;
;             |mpar_add:padder|                  ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder                                                                    ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|          ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                               ; lpm_add_sub         ; work         ;
;                   |add_sub_1qg:auto_generated| ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                    ; add_sub_1qg         ; work         ;
;       |lpm_mult:Mult12|                        ; 26 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult12                                                                                                       ; lpm_mult            ; work         ;
;          |multcore:mult_core|                  ; 26 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult12|multcore:mult_core                                                                                    ; multcore            ; work         ;
;             |mpar_add:padder|                  ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder                                                                    ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|          ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                               ; lpm_add_sub         ; work         ;
;                   |add_sub_1qg:auto_generated| ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                    ; add_sub_1qg         ; work         ;
;       |lpm_mult:Mult1|                         ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult1                                                                                                        ; lpm_mult            ; work         ;
;          |multcore:mult_core|                  ; 23 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult1|multcore:mult_core                                                                                     ; multcore            ; work         ;
;             |mpar_add:padder|                  ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                     ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|          ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                ; lpm_add_sub         ; work         ;
;                   |add_sub_1qg:auto_generated| ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                     ; add_sub_1qg         ; work         ;
;       |lpm_mult:Mult2|                         ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult2                                                                                                        ; lpm_mult            ; work         ;
;          |multcore:mult_core|                  ; 25 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult2|multcore:mult_core                                                                                     ; multcore            ; work         ;
;             |mpar_add:padder|                  ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                     ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|          ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                ; lpm_add_sub         ; work         ;
;                   |add_sub_1qg:auto_generated| ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                     ; add_sub_1qg         ; work         ;
;       |lpm_mult:Mult3|                         ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult3                                                                                                        ; lpm_mult            ; work         ;
;          |multcore:mult_core|                  ; 21 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult3|multcore:mult_core                                                                                     ; multcore            ; work         ;
;             |mpar_add:padder|                  ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                     ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|          ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                ; lpm_add_sub         ; work         ;
;                   |add_sub_1qg:auto_generated| ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                     ; add_sub_1qg         ; work         ;
;       |lpm_mult:Mult4|                         ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult4                                                                                                        ; lpm_mult            ; work         ;
;          |multcore:mult_core|                  ; 20 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult4|multcore:mult_core                                                                                     ; multcore            ; work         ;
;             |mpar_add:padder|                  ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                     ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|          ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                ; lpm_add_sub         ; work         ;
;                   |add_sub_1qg:auto_generated| ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                     ; add_sub_1qg         ; work         ;
;       |lpm_mult:Mult5|                         ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult5                                                                                                        ; lpm_mult            ; work         ;
;          |multcore:mult_core|                  ; 25 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult5|multcore:mult_core                                                                                     ; multcore            ; work         ;
;             |mpar_add:padder|                  ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                     ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|          ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                ; lpm_add_sub         ; work         ;
;                   |add_sub_1qg:auto_generated| ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                     ; add_sub_1qg         ; work         ;
;       |lpm_mult:Mult6|                         ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult6                                                                                                        ; lpm_mult            ; work         ;
;          |multcore:mult_core|                  ; 23 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult6|multcore:mult_core                                                                                     ; multcore            ; work         ;
;             |mpar_add:padder|                  ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                                     ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|          ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                ; lpm_add_sub         ; work         ;
;                   |add_sub_1qg:auto_generated| ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                     ; add_sub_1qg         ; work         ;
;       |lpm_mult:Mult7|                         ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult7                                                                                                        ; lpm_mult            ; work         ;
;          |multcore:mult_core|                  ; 25 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult7|multcore:mult_core                                                                                     ; multcore            ; work         ;
;             |mpar_add:padder|                  ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                     ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|          ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                ; lpm_add_sub         ; work         ;
;                   |add_sub_1qg:auto_generated| ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                     ; add_sub_1qg         ; work         ;
;       |lpm_mult:Mult8|                         ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult8                                                                                                        ; lpm_mult            ; work         ;
;          |multcore:mult_core|                  ; 20 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult8|multcore:mult_core                                                                                     ; multcore            ; work         ;
;             |mpar_add:padder|                  ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder                                                                     ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|          ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                ; lpm_add_sub         ; work         ;
;                   |add_sub_1qg:auto_generated| ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                     ; add_sub_1qg         ; work         ;
;       |lpm_mult:Mult9|                         ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult9                                                                                                        ; lpm_mult            ; work         ;
;          |multcore:mult_core|                  ; 21 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult9|multcore:mult_core                                                                                     ; multcore            ; work         ;
;             |mpar_add:padder|                  ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder                                                                     ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|          ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                ; lpm_add_sub         ; work         ;
;                   |add_sub_1qg:auto_generated| ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fir_filter:u_fir|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                     ; add_sub_1qg         ; work         ;
;    |fm_wave_gen1u:u_fm|                        ; 626 (626)           ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|fm_wave_gen1u:u_fm                                                                                                                     ; fm_wave_gen1u       ; work         ;
;    |hex_decoder:h0|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_decoder:h0                                                                                                                         ; hex_decoder         ; work         ;
;    |hex_decoder:h1|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_decoder:h1                                                                                                                         ; hex_decoder         ; work         ;
;    |hex_decoder:h2|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_decoder:h2                                                                                                                         ; hex_decoder         ; work         ;
;    |hex_decoder:h3|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_decoder:h3                                                                                                                         ; hex_decoder         ; work         ;
;    |hex_decoder:h4|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_decoder:h4                                                                                                                         ; hex_decoder         ; work         ;
;    |hex_decoder:h5|                            ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_decoder:h5                                                                                                                         ; hex_decoder         ; work         ;
;    |hex_display:u_disp|                        ; 1047 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp                                                                                                                     ; hex_display         ; work         ;
;       |lpm_divide:Div1|                        ; 125 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Div1                                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_avl:auto_generated|       ; 125 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Div1|lpm_divide_avl:auto_generated                                                                       ; lpm_divide_avl      ; work         ;
;             |sign_div_unsign_cnh:divider|      ; 125 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Div1|lpm_divide_avl:auto_generated|sign_div_unsign_cnh:divider                                           ; sign_div_unsign_cnh ; work         ;
;                |alt_u_div_2le:divider|         ; 125 (125)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Div1|lpm_divide_avl:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_2le:divider                     ; alt_u_div_2le       ; work         ;
;       |lpm_divide:Div2|                        ; 127 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Div2                                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_3vl:auto_generated|       ; 127 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Div2|lpm_divide_3vl:auto_generated                                                                       ; lpm_divide_3vl      ; work         ;
;             |sign_div_unsign_5nh:divider|      ; 127 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Div2|lpm_divide_3vl:auto_generated|sign_div_unsign_5nh:divider                                           ; sign_div_unsign_5nh ; work         ;
;                |alt_u_div_kke:divider|         ; 127 (127)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Div2|lpm_divide_3vl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider                     ; alt_u_div_kke       ; work         ;
;       |lpm_divide:Div3|                        ; 72 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Div3                                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_ltl:auto_generated|       ; 72 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Div3|lpm_divide_ltl:auto_generated                                                                       ; lpm_divide_ltl      ; work         ;
;             |sign_div_unsign_nlh:divider|      ; 72 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                           ; sign_div_unsign_nlh ; work         ;
;                |alt_u_div_ohe:divider|         ; 72 (72)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                     ; alt_u_div_ohe       ; work         ;
;       |lpm_divide:Div4|                        ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Div4                                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_8sl:auto_generated|       ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Div4|lpm_divide_8sl:auto_generated                                                                       ; lpm_divide_8sl      ; work         ;
;             |sign_div_unsign_akh:divider|      ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Div4|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                                           ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|         ; 46 (46)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Div4|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider                     ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Mod0|                        ; 201 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Mod0                                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_enl:auto_generated|       ; 201 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Mod0|lpm_divide_enl:auto_generated                                                                       ; lpm_divide_enl      ; work         ;
;             |sign_div_unsign_dnh:divider|      ; 201 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Mod0|lpm_divide_enl:auto_generated|sign_div_unsign_dnh:divider                                           ; sign_div_unsign_dnh ; work         ;
;                |alt_u_div_4le:divider|         ; 201 (201)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Mod0|lpm_divide_enl:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_4le:divider                     ; alt_u_div_4le       ; work         ;
;       |lpm_divide:Mod1|                        ; 175 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Mod1                                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_dnl:auto_generated|       ; 175 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Mod1|lpm_divide_dnl:auto_generated                                                                       ; lpm_divide_dnl      ; work         ;
;             |sign_div_unsign_cnh:divider|      ; 175 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Mod1|lpm_divide_dnl:auto_generated|sign_div_unsign_cnh:divider                                           ; sign_div_unsign_cnh ; work         ;
;                |alt_u_div_2le:divider|         ; 175 (175)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Mod1|lpm_divide_dnl:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_2le:divider                     ; alt_u_div_2le       ; work         ;
;       |lpm_divide:Mod2|                        ; 159 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Mod2                                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_6nl:auto_generated|       ; 159 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Mod2|lpm_divide_6nl:auto_generated                                                                       ; lpm_divide_6nl      ; work         ;
;             |sign_div_unsign_5nh:divider|      ; 159 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Mod2|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider                                           ; sign_div_unsign_5nh ; work         ;
;                |alt_u_div_kke:divider|         ; 159 (159)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Mod2|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider                     ; alt_u_div_kke       ; work         ;
;       |lpm_divide:Mod3|                        ; 91 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Mod3                                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_oll:auto_generated|       ; 91 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Mod3|lpm_divide_oll:auto_generated                                                                       ; lpm_divide_oll      ; work         ;
;             |sign_div_unsign_nlh:divider|      ; 91 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider                                           ; sign_div_unsign_nlh ; work         ;
;                |alt_u_div_ohe:divider|         ; 91 (91)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                     ; alt_u_div_ohe       ; work         ;
;       |lpm_divide:Mod4|                        ; 51 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Mod4                                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_bkl:auto_generated|       ; 51 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Mod4|lpm_divide_bkl:auto_generated                                                                       ; lpm_divide_bkl      ; work         ;
;             |sign_div_unsign_akh:divider|      ; 51 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Mod4|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider                                           ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|         ; 51 (51)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|hex_display:u_disp|lpm_divide:Mod4|lpm_divide_bkl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider                     ; alt_u_div_uee       ; work         ;
;    |ma_filter:u_ma|                            ; 457 (315)           ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|ma_filter:u_ma                                                                                                                         ; ma_filter           ; work         ;
;       |lpm_divide:Div0|                        ; 142 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|ma_filter:u_ma|lpm_divide:Div0                                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_ntl:auto_generated|       ; 142 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|ma_filter:u_ma|lpm_divide:Div0|lpm_divide_ntl:auto_generated                                                                           ; lpm_divide_ntl      ; work         ;
;             |sign_div_unsign_plh:divider|      ; 142 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|ma_filter:u_ma|lpm_divide:Div0|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider                                               ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_she:divider|         ; 142 (142)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|ma_filter:u_ma|lpm_divide:Div0|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                         ; alt_u_div_she       ; work         ;
;    |triangle_wave_gen_d:u_triangle|            ; 162 (162)           ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|triangle_wave_gen_d:u_triangle                                                                                                         ; triangle_wave_gen_d ; work         ;
;    |uart_rxv2:u_rx|                            ; 129 (129)           ; 75 (75)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|uart_rxv2:u_rx                                                                                                                         ; uart_rxv2           ; work         ;
;    |uart_tx:u_tx|                              ; 110 (110)           ; 66 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|uart_tx:u_tx                                                                                                                           ; uart_tx             ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                       ;
+------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; buffer:buf_fm|altsyncram:mem_rtl_0|altsyncram_77d1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; buffer:buf_sine|altsyncram:mem_rtl_0|altsyncram_77d1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; buffer:buf_square|altsyncram:mem_rtl_0|altsyncram_77d1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; buffer:buf_triangle|altsyncram:mem_rtl_0|altsyncram_77d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
+------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |main|uart_tx:u_tx|state                         ;
+-------------+------------+------------+-------------+------------+
; Name        ; state.STOP ; state.DATA ; state.START ; state.IDLE ;
+-------------+------------+------------+-------------+------------+
; state.IDLE  ; 0          ; 0          ; 0           ; 0          ;
; state.START ; 0          ; 0          ; 1           ; 1          ;
; state.DATA  ; 0          ; 1          ; 0           ; 1          ;
; state.STOP  ; 1          ; 0          ; 0           ; 1          ;
+-------------+------------+------------+-------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |main|uart_rxv2:u_rx|state                       ;
+-------------+------------+------------+-------------+------------+
; Name        ; state.STOP ; state.DATA ; state.START ; state.IDLE ;
+-------------+------------+------------+-------------+------------+
; state.IDLE  ; 0          ; 0          ; 0           ; 0          ;
; state.START ; 0          ; 0          ; 1           ; 1          ;
; state.DATA  ; 0          ; 1          ; 0           ; 1          ;
; state.STOP  ; 1          ; 0          ; 0           ; 1          ;
+-------------+------------+------------+-------------+------------+


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+-----------------------------------------+-----------------------------------------------+
; Register name                           ; Reason for Removal                            ;
+-----------------------------------------+-----------------------------------------------+
; ma_filter:u_ma|shift_reg[29][0]         ; Lost fanout                                   ;
; ma_filter:u_ma|shift_reg[29][1]         ; Lost fanout                                   ;
; ma_filter:u_ma|shift_reg[29][2]         ; Lost fanout                                   ;
; ma_filter:u_ma|shift_reg[29][3]         ; Lost fanout                                   ;
; ma_filter:u_ma|shift_reg[29][4]         ; Lost fanout                                   ;
; ma_filter:u_ma|shift_reg[29][5]         ; Lost fanout                                   ;
; ma_filter:u_ma|shift_reg[29][6]         ; Lost fanout                                   ;
; ma_filter:u_ma|shift_reg[29][7]         ; Lost fanout                                   ;
; ma_filter:u_ma|shift_reg[0][7]          ; Merged with fir_filter:u_fir|shift_reg[0][7]  ;
; ma_filter:u_ma|shift_reg[0][6]          ; Merged with fir_filter:u_fir|shift_reg[0][6]  ;
; ma_filter:u_ma|shift_reg[0][5]          ; Merged with fir_filter:u_fir|shift_reg[0][5]  ;
; ma_filter:u_ma|shift_reg[0][4]          ; Merged with fir_filter:u_fir|shift_reg[0][4]  ;
; ma_filter:u_ma|shift_reg[0][3]          ; Merged with fir_filter:u_fir|shift_reg[0][3]  ;
; ma_filter:u_ma|shift_reg[0][2]          ; Merged with fir_filter:u_fir|shift_reg[0][2]  ;
; ma_filter:u_ma|shift_reg[0][1]          ; Merged with fir_filter:u_fir|shift_reg[0][1]  ;
; ma_filter:u_ma|shift_reg[0][0]          ; Merged with fir_filter:u_fir|shift_reg[0][0]  ;
; ma_filter:u_ma|shift_reg[1][7]          ; Merged with fir_filter:u_fir|shift_reg[1][7]  ;
; ma_filter:u_ma|shift_reg[1][6]          ; Merged with fir_filter:u_fir|shift_reg[1][6]  ;
; ma_filter:u_ma|shift_reg[1][5]          ; Merged with fir_filter:u_fir|shift_reg[1][5]  ;
; ma_filter:u_ma|shift_reg[1][4]          ; Merged with fir_filter:u_fir|shift_reg[1][4]  ;
; ma_filter:u_ma|shift_reg[1][3]          ; Merged with fir_filter:u_fir|shift_reg[1][3]  ;
; ma_filter:u_ma|shift_reg[1][2]          ; Merged with fir_filter:u_fir|shift_reg[1][2]  ;
; ma_filter:u_ma|shift_reg[1][1]          ; Merged with fir_filter:u_fir|shift_reg[1][1]  ;
; ma_filter:u_ma|shift_reg[1][0]          ; Merged with fir_filter:u_fir|shift_reg[1][0]  ;
; ma_filter:u_ma|shift_reg[2][7]          ; Merged with fir_filter:u_fir|shift_reg[2][7]  ;
; ma_filter:u_ma|shift_reg[2][6]          ; Merged with fir_filter:u_fir|shift_reg[2][6]  ;
; ma_filter:u_ma|shift_reg[2][5]          ; Merged with fir_filter:u_fir|shift_reg[2][5]  ;
; ma_filter:u_ma|shift_reg[2][4]          ; Merged with fir_filter:u_fir|shift_reg[2][4]  ;
; ma_filter:u_ma|shift_reg[2][3]          ; Merged with fir_filter:u_fir|shift_reg[2][3]  ;
; ma_filter:u_ma|shift_reg[2][2]          ; Merged with fir_filter:u_fir|shift_reg[2][2]  ;
; ma_filter:u_ma|shift_reg[2][1]          ; Merged with fir_filter:u_fir|shift_reg[2][1]  ;
; ma_filter:u_ma|shift_reg[2][0]          ; Merged with fir_filter:u_fir|shift_reg[2][0]  ;
; ma_filter:u_ma|shift_reg[3][7]          ; Merged with fir_filter:u_fir|shift_reg[3][7]  ;
; ma_filter:u_ma|shift_reg[3][6]          ; Merged with fir_filter:u_fir|shift_reg[3][6]  ;
; ma_filter:u_ma|shift_reg[3][5]          ; Merged with fir_filter:u_fir|shift_reg[3][5]  ;
; ma_filter:u_ma|shift_reg[3][4]          ; Merged with fir_filter:u_fir|shift_reg[3][4]  ;
; ma_filter:u_ma|shift_reg[3][3]          ; Merged with fir_filter:u_fir|shift_reg[3][3]  ;
; ma_filter:u_ma|shift_reg[3][2]          ; Merged with fir_filter:u_fir|shift_reg[3][2]  ;
; ma_filter:u_ma|shift_reg[3][1]          ; Merged with fir_filter:u_fir|shift_reg[3][1]  ;
; ma_filter:u_ma|shift_reg[3][0]          ; Merged with fir_filter:u_fir|shift_reg[3][0]  ;
; ma_filter:u_ma|shift_reg[4][7]          ; Merged with fir_filter:u_fir|shift_reg[4][7]  ;
; ma_filter:u_ma|shift_reg[4][6]          ; Merged with fir_filter:u_fir|shift_reg[4][6]  ;
; ma_filter:u_ma|shift_reg[4][5]          ; Merged with fir_filter:u_fir|shift_reg[4][5]  ;
; ma_filter:u_ma|shift_reg[4][4]          ; Merged with fir_filter:u_fir|shift_reg[4][4]  ;
; ma_filter:u_ma|shift_reg[4][3]          ; Merged with fir_filter:u_fir|shift_reg[4][3]  ;
; ma_filter:u_ma|shift_reg[4][2]          ; Merged with fir_filter:u_fir|shift_reg[4][2]  ;
; ma_filter:u_ma|shift_reg[4][1]          ; Merged with fir_filter:u_fir|shift_reg[4][1]  ;
; ma_filter:u_ma|shift_reg[4][0]          ; Merged with fir_filter:u_fir|shift_reg[4][0]  ;
; ma_filter:u_ma|shift_reg[5][7]          ; Merged with fir_filter:u_fir|shift_reg[5][7]  ;
; ma_filter:u_ma|shift_reg[5][6]          ; Merged with fir_filter:u_fir|shift_reg[5][6]  ;
; ma_filter:u_ma|shift_reg[5][5]          ; Merged with fir_filter:u_fir|shift_reg[5][5]  ;
; ma_filter:u_ma|shift_reg[5][4]          ; Merged with fir_filter:u_fir|shift_reg[5][4]  ;
; ma_filter:u_ma|shift_reg[5][3]          ; Merged with fir_filter:u_fir|shift_reg[5][3]  ;
; ma_filter:u_ma|shift_reg[5][2]          ; Merged with fir_filter:u_fir|shift_reg[5][2]  ;
; ma_filter:u_ma|shift_reg[5][1]          ; Merged with fir_filter:u_fir|shift_reg[5][1]  ;
; ma_filter:u_ma|shift_reg[5][0]          ; Merged with fir_filter:u_fir|shift_reg[5][0]  ;
; ma_filter:u_ma|shift_reg[6][7]          ; Merged with fir_filter:u_fir|shift_reg[6][7]  ;
; ma_filter:u_ma|shift_reg[6][6]          ; Merged with fir_filter:u_fir|shift_reg[6][6]  ;
; ma_filter:u_ma|shift_reg[6][5]          ; Merged with fir_filter:u_fir|shift_reg[6][5]  ;
; ma_filter:u_ma|shift_reg[6][4]          ; Merged with fir_filter:u_fir|shift_reg[6][4]  ;
; ma_filter:u_ma|shift_reg[6][3]          ; Merged with fir_filter:u_fir|shift_reg[6][3]  ;
; ma_filter:u_ma|shift_reg[6][2]          ; Merged with fir_filter:u_fir|shift_reg[6][2]  ;
; ma_filter:u_ma|shift_reg[6][1]          ; Merged with fir_filter:u_fir|shift_reg[6][1]  ;
; ma_filter:u_ma|shift_reg[6][0]          ; Merged with fir_filter:u_fir|shift_reg[6][0]  ;
; ma_filter:u_ma|shift_reg[7][7]          ; Merged with fir_filter:u_fir|shift_reg[7][7]  ;
; ma_filter:u_ma|shift_reg[7][6]          ; Merged with fir_filter:u_fir|shift_reg[7][6]  ;
; ma_filter:u_ma|shift_reg[7][5]          ; Merged with fir_filter:u_fir|shift_reg[7][5]  ;
; ma_filter:u_ma|shift_reg[7][4]          ; Merged with fir_filter:u_fir|shift_reg[7][4]  ;
; ma_filter:u_ma|shift_reg[7][3]          ; Merged with fir_filter:u_fir|shift_reg[7][3]  ;
; ma_filter:u_ma|shift_reg[7][2]          ; Merged with fir_filter:u_fir|shift_reg[7][2]  ;
; ma_filter:u_ma|shift_reg[7][1]          ; Merged with fir_filter:u_fir|shift_reg[7][1]  ;
; ma_filter:u_ma|shift_reg[7][0]          ; Merged with fir_filter:u_fir|shift_reg[7][0]  ;
; ma_filter:u_ma|shift_reg[8][7]          ; Merged with fir_filter:u_fir|shift_reg[8][7]  ;
; ma_filter:u_ma|shift_reg[8][6]          ; Merged with fir_filter:u_fir|shift_reg[8][6]  ;
; ma_filter:u_ma|shift_reg[8][5]          ; Merged with fir_filter:u_fir|shift_reg[8][5]  ;
; ma_filter:u_ma|shift_reg[8][4]          ; Merged with fir_filter:u_fir|shift_reg[8][4]  ;
; ma_filter:u_ma|shift_reg[8][3]          ; Merged with fir_filter:u_fir|shift_reg[8][3]  ;
; ma_filter:u_ma|shift_reg[8][2]          ; Merged with fir_filter:u_fir|shift_reg[8][2]  ;
; ma_filter:u_ma|shift_reg[8][1]          ; Merged with fir_filter:u_fir|shift_reg[8][1]  ;
; ma_filter:u_ma|shift_reg[8][0]          ; Merged with fir_filter:u_fir|shift_reg[8][0]  ;
; ma_filter:u_ma|shift_reg[9][7]          ; Merged with fir_filter:u_fir|shift_reg[9][7]  ;
; ma_filter:u_ma|shift_reg[9][6]          ; Merged with fir_filter:u_fir|shift_reg[9][6]  ;
; ma_filter:u_ma|shift_reg[9][5]          ; Merged with fir_filter:u_fir|shift_reg[9][5]  ;
; ma_filter:u_ma|shift_reg[9][4]          ; Merged with fir_filter:u_fir|shift_reg[9][4]  ;
; ma_filter:u_ma|shift_reg[9][3]          ; Merged with fir_filter:u_fir|shift_reg[9][3]  ;
; ma_filter:u_ma|shift_reg[9][2]          ; Merged with fir_filter:u_fir|shift_reg[9][2]  ;
; ma_filter:u_ma|shift_reg[9][1]          ; Merged with fir_filter:u_fir|shift_reg[9][1]  ;
; ma_filter:u_ma|shift_reg[9][0]          ; Merged with fir_filter:u_fir|shift_reg[9][0]  ;
; ma_filter:u_ma|shift_reg[10][7]         ; Merged with fir_filter:u_fir|shift_reg[10][7] ;
; ma_filter:u_ma|shift_reg[10][6]         ; Merged with fir_filter:u_fir|shift_reg[10][6] ;
; ma_filter:u_ma|shift_reg[10][5]         ; Merged with fir_filter:u_fir|shift_reg[10][5] ;
; ma_filter:u_ma|shift_reg[10][4]         ; Merged with fir_filter:u_fir|shift_reg[10][4] ;
; ma_filter:u_ma|shift_reg[10][3]         ; Merged with fir_filter:u_fir|shift_reg[10][3] ;
; ma_filter:u_ma|shift_reg[10][2]         ; Merged with fir_filter:u_fir|shift_reg[10][2] ;
; ma_filter:u_ma|shift_reg[10][1]         ; Merged with fir_filter:u_fir|shift_reg[10][1] ;
; ma_filter:u_ma|shift_reg[10][0]         ; Merged with fir_filter:u_fir|shift_reg[10][0] ;
; ma_filter:u_ma|shift_reg[11][7]         ; Merged with fir_filter:u_fir|shift_reg[11][7] ;
; ma_filter:u_ma|shift_reg[11][6]         ; Merged with fir_filter:u_fir|shift_reg[11][6] ;
; ma_filter:u_ma|shift_reg[11][5]         ; Merged with fir_filter:u_fir|shift_reg[11][5] ;
; ma_filter:u_ma|shift_reg[11][4]         ; Merged with fir_filter:u_fir|shift_reg[11][4] ;
; ma_filter:u_ma|shift_reg[11][3]         ; Merged with fir_filter:u_fir|shift_reg[11][3] ;
; ma_filter:u_ma|shift_reg[11][2]         ; Merged with fir_filter:u_fir|shift_reg[11][2] ;
; ma_filter:u_ma|shift_reg[11][1]         ; Merged with fir_filter:u_fir|shift_reg[11][1] ;
; ma_filter:u_ma|shift_reg[11][0]         ; Merged with fir_filter:u_fir|shift_reg[11][0] ;
; ma_filter:u_ma|shift_reg[12][7]         ; Merged with fir_filter:u_fir|shift_reg[12][7] ;
; ma_filter:u_ma|shift_reg[12][6]         ; Merged with fir_filter:u_fir|shift_reg[12][6] ;
; ma_filter:u_ma|shift_reg[12][5]         ; Merged with fir_filter:u_fir|shift_reg[12][5] ;
; ma_filter:u_ma|shift_reg[12][4]         ; Merged with fir_filter:u_fir|shift_reg[12][4] ;
; ma_filter:u_ma|shift_reg[12][3]         ; Merged with fir_filter:u_fir|shift_reg[12][3] ;
; ma_filter:u_ma|shift_reg[12][2]         ; Merged with fir_filter:u_fir|shift_reg[12][2] ;
; ma_filter:u_ma|shift_reg[12][1]         ; Merged with fir_filter:u_fir|shift_reg[12][1] ;
; ma_filter:u_ma|shift_reg[12][0]         ; Merged with fir_filter:u_fir|shift_reg[12][0] ;
; ma_filter:u_ma|shift_reg[13][7]         ; Merged with fir_filter:u_fir|shift_reg[13][7] ;
; ma_filter:u_ma|shift_reg[13][6]         ; Merged with fir_filter:u_fir|shift_reg[13][6] ;
; ma_filter:u_ma|shift_reg[13][5]         ; Merged with fir_filter:u_fir|shift_reg[13][5] ;
; ma_filter:u_ma|shift_reg[13][4]         ; Merged with fir_filter:u_fir|shift_reg[13][4] ;
; ma_filter:u_ma|shift_reg[13][3]         ; Merged with fir_filter:u_fir|shift_reg[13][3] ;
; ma_filter:u_ma|shift_reg[13][2]         ; Merged with fir_filter:u_fir|shift_reg[13][2] ;
; ma_filter:u_ma|shift_reg[13][1]         ; Merged with fir_filter:u_fir|shift_reg[13][1] ;
; ma_filter:u_ma|shift_reg[13][0]         ; Merged with fir_filter:u_fir|shift_reg[13][0] ;
; ma_filter:u_ma|shift_reg[14][7]         ; Merged with fir_filter:u_fir|shift_reg[14][7] ;
; ma_filter:u_ma|shift_reg[14][6]         ; Merged with fir_filter:u_fir|shift_reg[14][6] ;
; ma_filter:u_ma|shift_reg[14][5]         ; Merged with fir_filter:u_fir|shift_reg[14][5] ;
; ma_filter:u_ma|shift_reg[14][4]         ; Merged with fir_filter:u_fir|shift_reg[14][4] ;
; ma_filter:u_ma|shift_reg[14][3]         ; Merged with fir_filter:u_fir|shift_reg[14][3] ;
; ma_filter:u_ma|shift_reg[14][2]         ; Merged with fir_filter:u_fir|shift_reg[14][2] ;
; ma_filter:u_ma|shift_reg[14][1]         ; Merged with fir_filter:u_fir|shift_reg[14][1] ;
; ma_filter:u_ma|shift_reg[14][0]         ; Merged with fir_filter:u_fir|shift_reg[14][0] ;
; ma_filter:u_ma|shift_reg[15][7]         ; Merged with fir_filter:u_fir|shift_reg[15][7] ;
; ma_filter:u_ma|shift_reg[15][6]         ; Merged with fir_filter:u_fir|shift_reg[15][6] ;
; ma_filter:u_ma|shift_reg[15][5]         ; Merged with fir_filter:u_fir|shift_reg[15][5] ;
; ma_filter:u_ma|shift_reg[15][4]         ; Merged with fir_filter:u_fir|shift_reg[15][4] ;
; ma_filter:u_ma|shift_reg[15][3]         ; Merged with fir_filter:u_fir|shift_reg[15][3] ;
; ma_filter:u_ma|shift_reg[15][2]         ; Merged with fir_filter:u_fir|shift_reg[15][2] ;
; ma_filter:u_ma|shift_reg[15][1]         ; Merged with fir_filter:u_fir|shift_reg[15][1] ;
; ma_filter:u_ma|shift_reg[15][0]         ; Merged with fir_filter:u_fir|shift_reg[15][0] ;
; ma_filter:u_ma|shift_reg[16][7]         ; Merged with fir_filter:u_fir|shift_reg[16][7] ;
; ma_filter:u_ma|shift_reg[16][6]         ; Merged with fir_filter:u_fir|shift_reg[16][6] ;
; ma_filter:u_ma|shift_reg[16][5]         ; Merged with fir_filter:u_fir|shift_reg[16][5] ;
; ma_filter:u_ma|shift_reg[16][4]         ; Merged with fir_filter:u_fir|shift_reg[16][4] ;
; ma_filter:u_ma|shift_reg[16][3]         ; Merged with fir_filter:u_fir|shift_reg[16][3] ;
; ma_filter:u_ma|shift_reg[16][2]         ; Merged with fir_filter:u_fir|shift_reg[16][2] ;
; ma_filter:u_ma|shift_reg[16][1]         ; Merged with fir_filter:u_fir|shift_reg[16][1] ;
; ma_filter:u_ma|shift_reg[16][0]         ; Merged with fir_filter:u_fir|shift_reg[16][0] ;
; ma_filter:u_ma|shift_reg[17][7]         ; Merged with fir_filter:u_fir|shift_reg[17][7] ;
; ma_filter:u_ma|shift_reg[17][6]         ; Merged with fir_filter:u_fir|shift_reg[17][6] ;
; ma_filter:u_ma|shift_reg[17][5]         ; Merged with fir_filter:u_fir|shift_reg[17][5] ;
; ma_filter:u_ma|shift_reg[17][4]         ; Merged with fir_filter:u_fir|shift_reg[17][4] ;
; ma_filter:u_ma|shift_reg[17][3]         ; Merged with fir_filter:u_fir|shift_reg[17][3] ;
; ma_filter:u_ma|shift_reg[17][2]         ; Merged with fir_filter:u_fir|shift_reg[17][2] ;
; ma_filter:u_ma|shift_reg[17][1]         ; Merged with fir_filter:u_fir|shift_reg[17][1] ;
; ma_filter:u_ma|shift_reg[17][0]         ; Merged with fir_filter:u_fir|shift_reg[17][0] ;
; ma_filter:u_ma|shift_reg[18][7]         ; Merged with fir_filter:u_fir|shift_reg[18][7] ;
; ma_filter:u_ma|shift_reg[18][6]         ; Merged with fir_filter:u_fir|shift_reg[18][6] ;
; ma_filter:u_ma|shift_reg[18][5]         ; Merged with fir_filter:u_fir|shift_reg[18][5] ;
; ma_filter:u_ma|shift_reg[18][4]         ; Merged with fir_filter:u_fir|shift_reg[18][4] ;
; ma_filter:u_ma|shift_reg[18][3]         ; Merged with fir_filter:u_fir|shift_reg[18][3] ;
; ma_filter:u_ma|shift_reg[18][2]         ; Merged with fir_filter:u_fir|shift_reg[18][2] ;
; ma_filter:u_ma|shift_reg[18][1]         ; Merged with fir_filter:u_fir|shift_reg[18][1] ;
; ma_filter:u_ma|shift_reg[18][0]         ; Merged with fir_filter:u_fir|shift_reg[18][0] ;
; ma_filter:u_ma|shift_reg[19][7]         ; Merged with fir_filter:u_fir|shift_reg[19][7] ;
; ma_filter:u_ma|shift_reg[19][6]         ; Merged with fir_filter:u_fir|shift_reg[19][6] ;
; ma_filter:u_ma|shift_reg[19][5]         ; Merged with fir_filter:u_fir|shift_reg[19][5] ;
; ma_filter:u_ma|shift_reg[19][4]         ; Merged with fir_filter:u_fir|shift_reg[19][4] ;
; ma_filter:u_ma|shift_reg[19][3]         ; Merged with fir_filter:u_fir|shift_reg[19][3] ;
; ma_filter:u_ma|shift_reg[19][2]         ; Merged with fir_filter:u_fir|shift_reg[19][2] ;
; ma_filter:u_ma|shift_reg[19][1]         ; Merged with fir_filter:u_fir|shift_reg[19][1] ;
; ma_filter:u_ma|shift_reg[19][0]         ; Merged with fir_filter:u_fir|shift_reg[19][0] ;
; ma_filter:u_ma|shift_reg[20][7]         ; Merged with fir_filter:u_fir|shift_reg[20][7] ;
; ma_filter:u_ma|shift_reg[20][6]         ; Merged with fir_filter:u_fir|shift_reg[20][6] ;
; ma_filter:u_ma|shift_reg[20][5]         ; Merged with fir_filter:u_fir|shift_reg[20][5] ;
; ma_filter:u_ma|shift_reg[20][4]         ; Merged with fir_filter:u_fir|shift_reg[20][4] ;
; ma_filter:u_ma|shift_reg[20][3]         ; Merged with fir_filter:u_fir|shift_reg[20][3] ;
; ma_filter:u_ma|shift_reg[20][2]         ; Merged with fir_filter:u_fir|shift_reg[20][2] ;
; ma_filter:u_ma|shift_reg[20][1]         ; Merged with fir_filter:u_fir|shift_reg[20][1] ;
; ma_filter:u_ma|shift_reg[20][0]         ; Merged with fir_filter:u_fir|shift_reg[20][0] ;
; ma_filter:u_ma|shift_reg[21][7]         ; Merged with fir_filter:u_fir|shift_reg[21][7] ;
; ma_filter:u_ma|shift_reg[21][6]         ; Merged with fir_filter:u_fir|shift_reg[21][6] ;
; ma_filter:u_ma|shift_reg[21][5]         ; Merged with fir_filter:u_fir|shift_reg[21][5] ;
; ma_filter:u_ma|shift_reg[21][4]         ; Merged with fir_filter:u_fir|shift_reg[21][4] ;
; ma_filter:u_ma|shift_reg[21][3]         ; Merged with fir_filter:u_fir|shift_reg[21][3] ;
; ma_filter:u_ma|shift_reg[21][2]         ; Merged with fir_filter:u_fir|shift_reg[21][2] ;
; ma_filter:u_ma|shift_reg[21][1]         ; Merged with fir_filter:u_fir|shift_reg[21][1] ;
; ma_filter:u_ma|shift_reg[21][0]         ; Merged with fir_filter:u_fir|shift_reg[21][0] ;
; ma_filter:u_ma|shift_reg[22][7]         ; Merged with fir_filter:u_fir|shift_reg[22][7] ;
; ma_filter:u_ma|shift_reg[22][6]         ; Merged with fir_filter:u_fir|shift_reg[22][6] ;
; ma_filter:u_ma|shift_reg[22][5]         ; Merged with fir_filter:u_fir|shift_reg[22][5] ;
; ma_filter:u_ma|shift_reg[22][4]         ; Merged with fir_filter:u_fir|shift_reg[22][4] ;
; ma_filter:u_ma|shift_reg[22][3]         ; Merged with fir_filter:u_fir|shift_reg[22][3] ;
; ma_filter:u_ma|shift_reg[22][2]         ; Merged with fir_filter:u_fir|shift_reg[22][2] ;
; ma_filter:u_ma|shift_reg[22][1]         ; Merged with fir_filter:u_fir|shift_reg[22][1] ;
; ma_filter:u_ma|shift_reg[22][0]         ; Merged with fir_filter:u_fir|shift_reg[22][0] ;
; ma_filter:u_ma|shift_reg[23][7]         ; Merged with fir_filter:u_fir|shift_reg[23][7] ;
; ma_filter:u_ma|shift_reg[23][6]         ; Merged with fir_filter:u_fir|shift_reg[23][6] ;
; ma_filter:u_ma|shift_reg[23][5]         ; Merged with fir_filter:u_fir|shift_reg[23][5] ;
; ma_filter:u_ma|shift_reg[23][4]         ; Merged with fir_filter:u_fir|shift_reg[23][4] ;
; ma_filter:u_ma|shift_reg[23][3]         ; Merged with fir_filter:u_fir|shift_reg[23][3] ;
; ma_filter:u_ma|shift_reg[23][2]         ; Merged with fir_filter:u_fir|shift_reg[23][2] ;
; ma_filter:u_ma|shift_reg[23][1]         ; Merged with fir_filter:u_fir|shift_reg[23][1] ;
; ma_filter:u_ma|shift_reg[23][0]         ; Merged with fir_filter:u_fir|shift_reg[23][0] ;
; ma_filter:u_ma|shift_reg[24][7]         ; Merged with fir_filter:u_fir|shift_reg[24][7] ;
; ma_filter:u_ma|shift_reg[24][6]         ; Merged with fir_filter:u_fir|shift_reg[24][6] ;
; ma_filter:u_ma|shift_reg[24][5]         ; Merged with fir_filter:u_fir|shift_reg[24][5] ;
; ma_filter:u_ma|shift_reg[24][4]         ; Merged with fir_filter:u_fir|shift_reg[24][4] ;
; ma_filter:u_ma|shift_reg[24][3]         ; Merged with fir_filter:u_fir|shift_reg[24][3] ;
; ma_filter:u_ma|shift_reg[24][2]         ; Merged with fir_filter:u_fir|shift_reg[24][2] ;
; ma_filter:u_ma|shift_reg[24][1]         ; Merged with fir_filter:u_fir|shift_reg[24][1] ;
; ma_filter:u_ma|shift_reg[24][0]         ; Merged with fir_filter:u_fir|shift_reg[24][0] ;
; ma_filter:u_ma|shift_reg[25][7]         ; Merged with fir_filter:u_fir|shift_reg[25][7] ;
; ma_filter:u_ma|shift_reg[25][6]         ; Merged with fir_filter:u_fir|shift_reg[25][6] ;
; ma_filter:u_ma|shift_reg[25][5]         ; Merged with fir_filter:u_fir|shift_reg[25][5] ;
; ma_filter:u_ma|shift_reg[25][4]         ; Merged with fir_filter:u_fir|shift_reg[25][4] ;
; ma_filter:u_ma|shift_reg[25][3]         ; Merged with fir_filter:u_fir|shift_reg[25][3] ;
; ma_filter:u_ma|shift_reg[25][2]         ; Merged with fir_filter:u_fir|shift_reg[25][2] ;
; ma_filter:u_ma|shift_reg[25][1]         ; Merged with fir_filter:u_fir|shift_reg[25][1] ;
; ma_filter:u_ma|shift_reg[25][0]         ; Merged with fir_filter:u_fir|shift_reg[25][0] ;
; ma_filter:u_ma|shift_reg[26][7]         ; Merged with fir_filter:u_fir|shift_reg[26][7] ;
; ma_filter:u_ma|shift_reg[26][6]         ; Merged with fir_filter:u_fir|shift_reg[26][6] ;
; ma_filter:u_ma|shift_reg[26][5]         ; Merged with fir_filter:u_fir|shift_reg[26][5] ;
; ma_filter:u_ma|shift_reg[26][4]         ; Merged with fir_filter:u_fir|shift_reg[26][4] ;
; ma_filter:u_ma|shift_reg[26][3]         ; Merged with fir_filter:u_fir|shift_reg[26][3] ;
; ma_filter:u_ma|shift_reg[26][2]         ; Merged with fir_filter:u_fir|shift_reg[26][2] ;
; ma_filter:u_ma|shift_reg[26][1]         ; Merged with fir_filter:u_fir|shift_reg[26][1] ;
; ma_filter:u_ma|shift_reg[26][0]         ; Merged with fir_filter:u_fir|shift_reg[26][0] ;
; ma_filter:u_ma|shift_reg[27][7]         ; Merged with fir_filter:u_fir|shift_reg[27][7] ;
; ma_filter:u_ma|shift_reg[27][6]         ; Merged with fir_filter:u_fir|shift_reg[27][6] ;
; ma_filter:u_ma|shift_reg[27][5]         ; Merged with fir_filter:u_fir|shift_reg[27][5] ;
; ma_filter:u_ma|shift_reg[27][4]         ; Merged with fir_filter:u_fir|shift_reg[27][4] ;
; ma_filter:u_ma|shift_reg[27][3]         ; Merged with fir_filter:u_fir|shift_reg[27][3] ;
; ma_filter:u_ma|shift_reg[27][2]         ; Merged with fir_filter:u_fir|shift_reg[27][2] ;
; ma_filter:u_ma|shift_reg[27][1]         ; Merged with fir_filter:u_fir|shift_reg[27][1] ;
; ma_filter:u_ma|shift_reg[27][0]         ; Merged with fir_filter:u_fir|shift_reg[27][0] ;
; ma_filter:u_ma|shift_reg[28][7]         ; Merged with fir_filter:u_fir|shift_reg[28][7] ;
; ma_filter:u_ma|shift_reg[28][6]         ; Merged with fir_filter:u_fir|shift_reg[28][6] ;
; ma_filter:u_ma|shift_reg[28][5]         ; Merged with fir_filter:u_fir|shift_reg[28][5] ;
; ma_filter:u_ma|shift_reg[28][4]         ; Merged with fir_filter:u_fir|shift_reg[28][4] ;
; ma_filter:u_ma|shift_reg[28][3]         ; Merged with fir_filter:u_fir|shift_reg[28][3] ;
; ma_filter:u_ma|shift_reg[28][2]         ; Merged with fir_filter:u_fir|shift_reg[28][2] ;
; ma_filter:u_ma|shift_reg[28][1]         ; Merged with fir_filter:u_fir|shift_reg[28][1] ;
; ma_filter:u_ma|shift_reg[28][0]         ; Merged with fir_filter:u_fir|shift_reg[28][0] ;
; buffer:buf_sine|count[9]                ; Merged with buffer:buf_fm|count[9]            ;
; buffer:buf_square|count[9]              ; Merged with buffer:buf_fm|count[9]            ;
; buffer:buf_triangle|count[9]            ; Merged with buffer:buf_fm|count[9]            ;
; buffer:buf_sine|count[8]                ; Merged with buffer:buf_fm|count[8]            ;
; buffer:buf_square|count[8]              ; Merged with buffer:buf_fm|count[8]            ;
; buffer:buf_triangle|count[8]            ; Merged with buffer:buf_fm|count[8]            ;
; buffer:buf_sine|count[7]                ; Merged with buffer:buf_fm|count[7]            ;
; buffer:buf_square|count[7]              ; Merged with buffer:buf_fm|count[7]            ;
; buffer:buf_triangle|count[7]            ; Merged with buffer:buf_fm|count[7]            ;
; buffer:buf_sine|count[6]                ; Merged with buffer:buf_fm|count[6]            ;
; buffer:buf_square|count[6]              ; Merged with buffer:buf_fm|count[6]            ;
; buffer:buf_triangle|count[6]            ; Merged with buffer:buf_fm|count[6]            ;
; buffer:buf_sine|count[5]                ; Merged with buffer:buf_fm|count[5]            ;
; buffer:buf_square|count[5]              ; Merged with buffer:buf_fm|count[5]            ;
; buffer:buf_triangle|count[5]            ; Merged with buffer:buf_fm|count[5]            ;
; buffer:buf_sine|count[4]                ; Merged with buffer:buf_fm|count[4]            ;
; buffer:buf_square|count[4]              ; Merged with buffer:buf_fm|count[4]            ;
; buffer:buf_triangle|count[4]            ; Merged with buffer:buf_fm|count[4]            ;
; buffer:buf_sine|count[3]                ; Merged with buffer:buf_fm|count[3]            ;
; buffer:buf_square|count[3]              ; Merged with buffer:buf_fm|count[3]            ;
; buffer:buf_triangle|count[3]            ; Merged with buffer:buf_fm|count[3]            ;
; buffer:buf_sine|count[2]                ; Merged with buffer:buf_fm|count[2]            ;
; buffer:buf_square|count[2]              ; Merged with buffer:buf_fm|count[2]            ;
; buffer:buf_triangle|count[2]            ; Merged with buffer:buf_fm|count[2]            ;
; buffer:buf_sine|count[1]                ; Merged with buffer:buf_fm|count[1]            ;
; buffer:buf_square|count[1]              ; Merged with buffer:buf_fm|count[1]            ;
; buffer:buf_triangle|count[1]            ; Merged with buffer:buf_fm|count[1]            ;
; buffer:buf_sine|count[0]                ; Merged with buffer:buf_fm|count[0]            ;
; buffer:buf_square|count[0]              ; Merged with buffer:buf_fm|count[0]            ;
; buffer:buf_triangle|count[0]            ; Merged with buffer:buf_fm|count[0]            ;
; buffer:buf_sine|wr_ptr[0]               ; Merged with buffer:buf_fm|wr_ptr[0]           ;
; buffer:buf_square|wr_ptr[0]             ; Merged with buffer:buf_fm|wr_ptr[0]           ;
; buffer:buf_triangle|wr_ptr[0]           ; Merged with buffer:buf_fm|wr_ptr[0]           ;
; buffer:buf_sine|wr_ptr[1]               ; Merged with buffer:buf_fm|wr_ptr[1]           ;
; buffer:buf_square|wr_ptr[1]             ; Merged with buffer:buf_fm|wr_ptr[1]           ;
; buffer:buf_triangle|wr_ptr[1]           ; Merged with buffer:buf_fm|wr_ptr[1]           ;
; buffer:buf_sine|wr_ptr[2]               ; Merged with buffer:buf_fm|wr_ptr[2]           ;
; buffer:buf_square|wr_ptr[2]             ; Merged with buffer:buf_fm|wr_ptr[2]           ;
; buffer:buf_triangle|wr_ptr[2]           ; Merged with buffer:buf_fm|wr_ptr[2]           ;
; buffer:buf_sine|wr_ptr[3]               ; Merged with buffer:buf_fm|wr_ptr[3]           ;
; buffer:buf_square|wr_ptr[3]             ; Merged with buffer:buf_fm|wr_ptr[3]           ;
; buffer:buf_triangle|wr_ptr[3]           ; Merged with buffer:buf_fm|wr_ptr[3]           ;
; buffer:buf_sine|wr_ptr[4]               ; Merged with buffer:buf_fm|wr_ptr[4]           ;
; buffer:buf_square|wr_ptr[4]             ; Merged with buffer:buf_fm|wr_ptr[4]           ;
; buffer:buf_triangle|wr_ptr[4]           ; Merged with buffer:buf_fm|wr_ptr[4]           ;
; buffer:buf_sine|wr_ptr[5]               ; Merged with buffer:buf_fm|wr_ptr[5]           ;
; buffer:buf_square|wr_ptr[5]             ; Merged with buffer:buf_fm|wr_ptr[5]           ;
; buffer:buf_triangle|wr_ptr[5]           ; Merged with buffer:buf_fm|wr_ptr[5]           ;
; buffer:buf_sine|wr_ptr[6]               ; Merged with buffer:buf_fm|wr_ptr[6]           ;
; buffer:buf_square|wr_ptr[6]             ; Merged with buffer:buf_fm|wr_ptr[6]           ;
; buffer:buf_triangle|wr_ptr[6]           ; Merged with buffer:buf_fm|wr_ptr[6]           ;
; buffer:buf_sine|wr_ptr[7]               ; Merged with buffer:buf_fm|wr_ptr[7]           ;
; buffer:buf_square|wr_ptr[7]             ; Merged with buffer:buf_fm|wr_ptr[7]           ;
; buffer:buf_triangle|wr_ptr[7]           ; Merged with buffer:buf_fm|wr_ptr[7]           ;
; buffer:buf_sine|wr_ptr[8]               ; Merged with buffer:buf_fm|wr_ptr[8]           ;
; buffer:buf_square|wr_ptr[8]             ; Merged with buffer:buf_fm|wr_ptr[8]           ;
; buffer:buf_triangle|wr_ptr[8]           ; Merged with buffer:buf_fm|wr_ptr[8]           ;
; buffer:buf_fm|count[0]                  ; Merged with buffer:buf_fm|wr_ptr[0]           ;
; uart_tx:u_tx|state~6                    ; Lost fanout                                   ;
; uart_tx:u_tx|state~7                    ; Lost fanout                                   ;
; uart_tx:u_tx|state~8                    ; Lost fanout                                   ;
; uart_rxv2:u_rx|state~6                  ; Lost fanout                                   ;
; uart_rxv2:u_rx|state~7                  ; Lost fanout                                   ;
; Total Number of Removed Registers = 303 ;                                               ;
+-----------------------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 608   ;
; Number of registers using Synchronous Clear  ; 96    ;
; Number of registers using Synchronous Load   ; 22    ;
; Number of registers using Asynchronous Clear ; 357   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 433   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                               ;
+------------------------------------------+-------------------------------+
; Register Name                            ; RAM Name                      ;
+------------------------------------------+-------------------------------+
; buffer:buf_sine|mem_rtl_0_bypass[0]      ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[1]      ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[2]      ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[3]      ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[4]      ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[5]      ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[6]      ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[7]      ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[8]      ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[9]      ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[10]     ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[11]     ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[12]     ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[13]     ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[14]     ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[15]     ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[16]     ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[17]     ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[18]     ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[19]     ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[20]     ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[21]     ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[22]     ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[23]     ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[24]     ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[25]     ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_sine|mem_rtl_0_bypass[26]     ; buffer:buf_sine|mem_rtl_0     ;
; buffer:buf_square|mem_rtl_0_bypass[0]    ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[1]    ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[2]    ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[3]    ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[4]    ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[5]    ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[6]    ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[7]    ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[8]    ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[9]    ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[10]   ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[11]   ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[12]   ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[13]   ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[14]   ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[15]   ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[16]   ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[17]   ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[18]   ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[19]   ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[20]   ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[21]   ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[22]   ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[23]   ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[24]   ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[25]   ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_square|mem_rtl_0_bypass[26]   ; buffer:buf_square|mem_rtl_0   ;
; buffer:buf_triangle|mem_rtl_0_bypass[0]  ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[1]  ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[2]  ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[3]  ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[4]  ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[5]  ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[6]  ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[7]  ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[8]  ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[9]  ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[10] ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[11] ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[12] ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[13] ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[14] ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[15] ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[16] ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[17] ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[18] ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[19] ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[20] ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[21] ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[22] ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[23] ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[24] ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[25] ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_triangle|mem_rtl_0_bypass[26] ; buffer:buf_triangle|mem_rtl_0 ;
; buffer:buf_fm|mem_rtl_0_bypass[0]        ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[1]        ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[2]        ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[3]        ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[4]        ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[5]        ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[6]        ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[7]        ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[8]        ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[9]        ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[10]       ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[11]       ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[12]       ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[13]       ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[14]       ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[15]       ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[16]       ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[17]       ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[18]       ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[19]       ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[20]       ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[21]       ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[22]       ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[23]       ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[24]       ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[25]       ; buffer:buf_fm|mem_rtl_0       ;
; buffer:buf_fm|mem_rtl_0_bypass[26]       ; buffer:buf_fm|mem_rtl_0       ;
+------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|uart_rxv2:u_rx|recv_count[0]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |main|uart_rxv2:u_rx|rx_latch[6]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|uart_rxv2:u_rx|watchdog_cnt[3] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |main|uart_tx:u_tx|watchdog_cnt[0]   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |main|uart_tx:u_tx|baud_cnt[11]      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |main|uart_tx:u_tx|bit_idx[2]        ;
; 6:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; Yes        ; |main|uart_rxv2:u_rx|baud_cnt[8]     ;
; 12:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |main|uart_tx:u_tx|tx_shift[6]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|uart_rxv2:u_rx|bit_cnt         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |main|ma_filter:u_ma|next_count[0]   ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; No         ; |main|Mux1                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |main|buff_input[3]                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|Mux6                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |main|uart_tx:u_tx|state             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |main|uart_rxv2:u_rx|state           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for buffer:buf_sine|altsyncram:mem_rtl_0|altsyncram_77d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for buffer:buf_square|altsyncram:mem_rtl_0|altsyncram_77d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for buffer:buf_triangle|altsyncram:mem_rtl_0|altsyncram_77d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for buffer:buf_fm|altsyncram:mem_rtl_0|altsyncram_77d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rxv2:u_rx ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                  ;
; BAUD           ; 115200   ; Signed Integer                  ;
+----------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ma_filter:u_ma ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; WIDTH          ; 8     ; Signed Integer                     ;
; DEPTH          ; 30    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_filter:u_fir ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 8     ; Signed Integer                       ;
; DEPTH          ; 29    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buffer:buf_sine ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DEPTH          ; 512   ; Signed Integer                      ;
; ADDR_WIDTH     ; 9     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buffer:buf_square ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; DEPTH          ; 512   ; Signed Integer                        ;
; ADDR_WIDTH     ; 9     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buffer:buf_triangle ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; DEPTH          ; 512   ; Signed Integer                          ;
; ADDR_WIDTH     ; 9     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buffer:buf_fm ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; DEPTH          ; 512   ; Signed Integer                    ;
; ADDR_WIDTH     ; 9     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:u_tx ;
+----------------+----------+-------------------------------+
; Parameter Name ; Value    ; Type                          ;
+----------------+----------+-------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                ;
; BAUD           ; 115200   ; Signed Integer                ;
+----------------+----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: buffer:buf_sine|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 8                    ; Untyped                   ;
; WIDTHAD_A                          ; 9                    ; Untyped                   ;
; NUMWORDS_A                         ; 512                  ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 8                    ; Untyped                   ;
; WIDTHAD_B                          ; 9                    ; Untyped                   ;
; NUMWORDS_B                         ; 512                  ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_77d1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: buffer:buf_square|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Untyped                     ;
; WIDTHAD_A                          ; 9                    ; Untyped                     ;
; NUMWORDS_A                         ; 512                  ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 8                    ; Untyped                     ;
; WIDTHAD_B                          ; 9                    ; Untyped                     ;
; NUMWORDS_B                         ; 512                  ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_77d1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: buffer:buf_triangle|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Untyped                       ;
; WIDTHAD_A                          ; 9                    ; Untyped                       ;
; NUMWORDS_A                         ; 512                  ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 8                    ; Untyped                       ;
; WIDTHAD_B                          ; 9                    ; Untyped                       ;
; NUMWORDS_B                         ; 512                  ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_77d1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: buffer:buf_fm|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 8                    ; Untyped                 ;
; WIDTHAD_A                          ; 9                    ; Untyped                 ;
; NUMWORDS_A                         ; 512                  ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 8                    ; Untyped                 ;
; WIDTHAD_B                          ; 9                    ; Untyped                 ;
; NUMWORDS_B                         ; 512                  ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_77d1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                 ;
; LPM_WIDTHD             ; 5              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_qtl ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                 ;
; LPM_WIDTHD             ; 9              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_utl ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ma_filter:u_ma|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                               ;
; LPM_WIDTHD             ; 5              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_ntl ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hex_display:u_disp|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                                   ;
; LPM_WIDTHD             ; 17             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_enl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hex_display:u_disp|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                   ;
; LPM_WIDTHD             ; 14             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_dnl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hex_display:u_disp|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_6nl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hex_display:u_disp|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 7              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_oll ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hex_display:u_disp|lpm_divide:Mod4 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_bkl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hex_display:u_disp|lpm_divide:Div4 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hex_display:u_disp|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 7              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hex_display:u_disp|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_3vl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hex_display:u_disp|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                   ;
; LPM_WIDTHD             ; 14             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_avl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult7 ;
+------------------------------------------------+----------+----------------------+
; Parameter Name                                 ; Value    ; Type                 ;
+------------------------------------------------+----------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 8        ; Untyped              ;
; LPM_WIDTHB                                     ; 5        ; Untyped              ;
; LPM_WIDTHP                                     ; 13       ; Untyped              ;
; LPM_WIDTHR                                     ; 13       ; Untyped              ;
; LPM_WIDTHS                                     ; 1        ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped              ;
; LPM_PIPELINE                                   ; 0        ; Untyped              ;
; LATENCY                                        ; 0        ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped              ;
; USE_EAB                                        ; OFF      ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped              ;
+------------------------------------------------+----------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult12 ;
+------------------------------------------------+----------+-----------------------+
; Parameter Name                                 ; Value    ; Type                  ;
+------------------------------------------------+----------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 8        ; Untyped               ;
; LPM_WIDTHB                                     ; 5        ; Untyped               ;
; LPM_WIDTHP                                     ; 13       ; Untyped               ;
; LPM_WIDTHR                                     ; 13       ; Untyped               ;
; LPM_WIDTHS                                     ; 1        ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped               ;
; LPM_PIPELINE                                   ; 0        ; Untyped               ;
; LATENCY                                        ; 0        ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped               ;
; USE_EAB                                        ; OFF      ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped               ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped               ;
+------------------------------------------------+----------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult10 ;
+------------------------------------------------+----------+-----------------------+
; Parameter Name                                 ; Value    ; Type                  ;
+------------------------------------------------+----------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 8        ; Untyped               ;
; LPM_WIDTHB                                     ; 5        ; Untyped               ;
; LPM_WIDTHP                                     ; 13       ; Untyped               ;
; LPM_WIDTHR                                     ; 13       ; Untyped               ;
; LPM_WIDTHS                                     ; 1        ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped               ;
; LPM_PIPELINE                                   ; 0        ; Untyped               ;
; LATENCY                                        ; 0        ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped               ;
; USE_EAB                                        ; OFF      ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped               ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped               ;
+------------------------------------------------+----------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult11 ;
+------------------------------------------------+----------+-----------------------+
; Parameter Name                                 ; Value    ; Type                  ;
+------------------------------------------------+----------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 8        ; Untyped               ;
; LPM_WIDTHB                                     ; 5        ; Untyped               ;
; LPM_WIDTHP                                     ; 13       ; Untyped               ;
; LPM_WIDTHR                                     ; 13       ; Untyped               ;
; LPM_WIDTHS                                     ; 1        ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped               ;
; LPM_PIPELINE                                   ; 0        ; Untyped               ;
; LATENCY                                        ; 0        ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped               ;
; USE_EAB                                        ; OFF      ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped               ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped               ;
+------------------------------------------------+----------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult9 ;
+------------------------------------------------+----------+----------------------+
; Parameter Name                                 ; Value    ; Type                 ;
+------------------------------------------------+----------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 8        ; Untyped              ;
; LPM_WIDTHB                                     ; 5        ; Untyped              ;
; LPM_WIDTHP                                     ; 13       ; Untyped              ;
; LPM_WIDTHR                                     ; 13       ; Untyped              ;
; LPM_WIDTHS                                     ; 1        ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped              ;
; LPM_PIPELINE                                   ; 0        ; Untyped              ;
; LATENCY                                        ; 0        ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped              ;
; USE_EAB                                        ; OFF      ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped              ;
+------------------------------------------------+----------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult8 ;
+------------------------------------------------+----------+----------------------+
; Parameter Name                                 ; Value    ; Type                 ;
+------------------------------------------------+----------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 8        ; Untyped              ;
; LPM_WIDTHB                                     ; 5        ; Untyped              ;
; LPM_WIDTHP                                     ; 13       ; Untyped              ;
; LPM_WIDTHR                                     ; 13       ; Untyped              ;
; LPM_WIDTHS                                     ; 1        ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped              ;
; LPM_PIPELINE                                   ; 0        ; Untyped              ;
; LATENCY                                        ; 0        ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped              ;
; USE_EAB                                        ; OFF      ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped              ;
+------------------------------------------------+----------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult6 ;
+------------------------------------------------+----------+----------------------+
; Parameter Name                                 ; Value    ; Type                 ;
+------------------------------------------------+----------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 8        ; Untyped              ;
; LPM_WIDTHB                                     ; 5        ; Untyped              ;
; LPM_WIDTHP                                     ; 13       ; Untyped              ;
; LPM_WIDTHR                                     ; 13       ; Untyped              ;
; LPM_WIDTHS                                     ; 1        ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped              ;
; LPM_PIPELINE                                   ; 0        ; Untyped              ;
; LATENCY                                        ; 0        ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped              ;
; USE_EAB                                        ; OFF      ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped              ;
+------------------------------------------------+----------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult5 ;
+------------------------------------------------+----------+----------------------+
; Parameter Name                                 ; Value    ; Type                 ;
+------------------------------------------------+----------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 8        ; Untyped              ;
; LPM_WIDTHB                                     ; 5        ; Untyped              ;
; LPM_WIDTHP                                     ; 13       ; Untyped              ;
; LPM_WIDTHR                                     ; 13       ; Untyped              ;
; LPM_WIDTHS                                     ; 1        ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped              ;
; LPM_PIPELINE                                   ; 0        ; Untyped              ;
; LATENCY                                        ; 0        ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped              ;
; USE_EAB                                        ; OFF      ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped              ;
+------------------------------------------------+----------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult0 ;
+------------------------------------------------+----------+----------------------+
; Parameter Name                                 ; Value    ; Type                 ;
+------------------------------------------------+----------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 8        ; Untyped              ;
; LPM_WIDTHB                                     ; 5        ; Untyped              ;
; LPM_WIDTHP                                     ; 13       ; Untyped              ;
; LPM_WIDTHR                                     ; 13       ; Untyped              ;
; LPM_WIDTHS                                     ; 1        ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped              ;
; LPM_PIPELINE                                   ; 0        ; Untyped              ;
; LATENCY                                        ; 0        ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped              ;
; USE_EAB                                        ; OFF      ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped              ;
+------------------------------------------------+----------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult2 ;
+------------------------------------------------+----------+----------------------+
; Parameter Name                                 ; Value    ; Type                 ;
+------------------------------------------------+----------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 8        ; Untyped              ;
; LPM_WIDTHB                                     ; 5        ; Untyped              ;
; LPM_WIDTHP                                     ; 13       ; Untyped              ;
; LPM_WIDTHR                                     ; 13       ; Untyped              ;
; LPM_WIDTHS                                     ; 1        ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped              ;
; LPM_PIPELINE                                   ; 0        ; Untyped              ;
; LATENCY                                        ; 0        ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped              ;
; USE_EAB                                        ; OFF      ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped              ;
+------------------------------------------------+----------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult1 ;
+------------------------------------------------+----------+----------------------+
; Parameter Name                                 ; Value    ; Type                 ;
+------------------------------------------------+----------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 8        ; Untyped              ;
; LPM_WIDTHB                                     ; 5        ; Untyped              ;
; LPM_WIDTHP                                     ; 13       ; Untyped              ;
; LPM_WIDTHR                                     ; 13       ; Untyped              ;
; LPM_WIDTHS                                     ; 1        ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped              ;
; LPM_PIPELINE                                   ; 0        ; Untyped              ;
; LATENCY                                        ; 0        ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped              ;
; USE_EAB                                        ; OFF      ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped              ;
+------------------------------------------------+----------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult4 ;
+------------------------------------------------+----------+----------------------+
; Parameter Name                                 ; Value    ; Type                 ;
+------------------------------------------------+----------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 8        ; Untyped              ;
; LPM_WIDTHB                                     ; 5        ; Untyped              ;
; LPM_WIDTHP                                     ; 13       ; Untyped              ;
; LPM_WIDTHR                                     ; 13       ; Untyped              ;
; LPM_WIDTHS                                     ; 1        ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped              ;
; LPM_PIPELINE                                   ; 0        ; Untyped              ;
; LATENCY                                        ; 0        ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped              ;
; USE_EAB                                        ; OFF      ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped              ;
+------------------------------------------------+----------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter:u_fir|lpm_mult:Mult3 ;
+------------------------------------------------+----------+----------------------+
; Parameter Name                                 ; Value    ; Type                 ;
+------------------------------------------------+----------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 8        ; Untyped              ;
; LPM_WIDTHB                                     ; 5        ; Untyped              ;
; LPM_WIDTHP                                     ; 13       ; Untyped              ;
; LPM_WIDTHR                                     ; 13       ; Untyped              ;
; LPM_WIDTHS                                     ; 1        ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped              ;
; LPM_PIPELINE                                   ; 0        ; Untyped              ;
; LATENCY                                        ; 0        ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped              ;
; USE_EAB                                        ; OFF      ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped              ;
+------------------------------------------------+----------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                     ;
+-------------------------------------------+------------------------------------------+
; Name                                      ; Value                                    ;
+-------------------------------------------+------------------------------------------+
; Number of entity instances                ; 4                                        ;
; Entity Instance                           ; buffer:buf_sine|altsyncram:mem_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                ;
;     -- WIDTH_A                            ; 8                                        ;
;     -- NUMWORDS_A                         ; 512                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 8                                        ;
;     -- NUMWORDS_B                         ; 512                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; buffer:buf_square|altsyncram:mem_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                ;
;     -- WIDTH_A                            ; 8                                        ;
;     -- NUMWORDS_A                         ; 512                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 8                                        ;
;     -- NUMWORDS_B                         ; 512                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; buffer:buf_triangle|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                ;
;     -- WIDTH_A                            ; 8                                        ;
;     -- NUMWORDS_A                         ; 512                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 8                                        ;
;     -- NUMWORDS_B                         ; 512                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; buffer:buf_fm|altsyncram:mem_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                ;
;     -- WIDTH_A                            ; 8                                        ;
;     -- NUMWORDS_A                         ; 512                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 8                                        ;
;     -- NUMWORDS_B                         ; 512                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
+-------------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                           ;
+---------------------------------------+----------------------------------+
; Name                                  ; Value                            ;
+---------------------------------------+----------------------------------+
; Number of entity instances            ; 13                               ;
; Entity Instance                       ; fir_filter:u_fir|lpm_mult:Mult7  ;
;     -- LPM_WIDTHA                     ; 8                                ;
;     -- LPM_WIDTHB                     ; 5                                ;
;     -- LPM_WIDTHP                     ; 13                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; fir_filter:u_fir|lpm_mult:Mult12 ;
;     -- LPM_WIDTHA                     ; 8                                ;
;     -- LPM_WIDTHB                     ; 5                                ;
;     -- LPM_WIDTHP                     ; 13                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; fir_filter:u_fir|lpm_mult:Mult10 ;
;     -- LPM_WIDTHA                     ; 8                                ;
;     -- LPM_WIDTHB                     ; 5                                ;
;     -- LPM_WIDTHP                     ; 13                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; fir_filter:u_fir|lpm_mult:Mult11 ;
;     -- LPM_WIDTHA                     ; 8                                ;
;     -- LPM_WIDTHB                     ; 5                                ;
;     -- LPM_WIDTHP                     ; 13                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; fir_filter:u_fir|lpm_mult:Mult9  ;
;     -- LPM_WIDTHA                     ; 8                                ;
;     -- LPM_WIDTHB                     ; 5                                ;
;     -- LPM_WIDTHP                     ; 13                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; fir_filter:u_fir|lpm_mult:Mult8  ;
;     -- LPM_WIDTHA                     ; 8                                ;
;     -- LPM_WIDTHB                     ; 5                                ;
;     -- LPM_WIDTHP                     ; 13                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; fir_filter:u_fir|lpm_mult:Mult6  ;
;     -- LPM_WIDTHA                     ; 8                                ;
;     -- LPM_WIDTHB                     ; 5                                ;
;     -- LPM_WIDTHP                     ; 13                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; fir_filter:u_fir|lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 8                                ;
;     -- LPM_WIDTHB                     ; 5                                ;
;     -- LPM_WIDTHP                     ; 13                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; fir_filter:u_fir|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 8                                ;
;     -- LPM_WIDTHB                     ; 5                                ;
;     -- LPM_WIDTHP                     ; 13                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; fir_filter:u_fir|lpm_mult:Mult2  ;
;     -- LPM_WIDTHA                     ; 8                                ;
;     -- LPM_WIDTHB                     ; 5                                ;
;     -- LPM_WIDTHP                     ; 13                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; fir_filter:u_fir|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 8                                ;
;     -- LPM_WIDTHB                     ; 5                                ;
;     -- LPM_WIDTHP                     ; 13                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; fir_filter:u_fir|lpm_mult:Mult4  ;
;     -- LPM_WIDTHA                     ; 8                                ;
;     -- LPM_WIDTHB                     ; 5                                ;
;     -- LPM_WIDTHP                     ; 13                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; fir_filter:u_fir|lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 8                                ;
;     -- LPM_WIDTHB                     ; 5                                ;
;     -- LPM_WIDTHP                     ; 13                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
+---------------------------------------+----------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "hex_decoder:h5" ;
+--------+-------+----------+----------------+
; Port   ; Type  ; Severity ; Details        ;
+--------+-------+----------+----------------+
; bin[3] ; Input ; Info     ; Stuck at GND   ;
+--------+-------+----------+----------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_display:u_disp"                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; bin[23..20] ; Input  ; Info     ; Stuck at GND                                                                        ;
; digit5      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buffer:buf_fm"                                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wr_ptr_dbg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_ptr_dbg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; count_dbg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buffer:buf_triangle"                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wr_ptr_dbg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_ptr_dbg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; count_dbg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buffer:buf_square"                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; wr_ptr_dbg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_ptr_dbg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; count_dbg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buffer:buf_sine"                                                                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wr_ptr_dbg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_ptr_dbg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; count_dbg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "triangle_wave_gen_d:u_triangle"                                                                                                                   ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in_data[7..1]" will be connected to GND. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 65                          ;
; cycloneiii_ff         ; 608                         ;
;     CLR               ; 7                           ;
;     ENA               ; 43                          ;
;     ENA CLR           ; 338                         ;
;     ENA CLR SLD       ; 12                          ;
;     ENA SCLR          ; 32                          ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 64                          ;
;     SLD               ; 2                           ;
;     plain             ; 102                         ;
; cycloneiii_lcell_comb ; 5108                        ;
;     arith             ; 2040                        ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 542                         ;
;         3 data inputs ; 1493                        ;
;     normal            ; 3068                        ;
;         0 data inputs ; 136                         ;
;         1 data inputs ; 79                          ;
;         2 data inputs ; 682                         ;
;         3 data inputs ; 617                         ;
;         4 data inputs ; 1554                        ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 145.30                      ;
; Average LUT depth     ; 91.55                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 28 10:36:06 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proj -c proj
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fm_wave_gen1u.sv
    Info (12023): Found entity 1: fm_wave_gen1u File: D:/YeeXun/ECE4063/4063proj/fm_wave_gen1u.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file triangle_wave_gen.sv
    Info (12023): Found entity 1: triangle_wave_gen File: D:/YeeXun/ECE4063/4063proj/triangle_wave_gen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file square_wave_gen.sv
    Info (12023): Found entity 1: square_wave_gen File: D:/YeeXun/ECE4063/4063proj/square_wave_gen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ma_filter.sv
    Info (12023): Found entity 1: ma_filter File: D:/YeeXun/ECE4063/4063proj/ma_filter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fir_filter.sv
    Info (12023): Found entity 1: fir_filter File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file main.sv
    Info (12023): Found entity 1: main File: D:/YeeXun/ECE4063/4063proj/main.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rxv2.sv
    Info (12023): Found entity 1: uart_rxv2 File: D:/YeeXun/ECE4063/4063proj/uart_rxv2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hex_display.sv
    Info (12023): Found entity 1: hex_display File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hex_decoder.sv
    Info (12023): Found entity 1: hex_decoder File: D:/YeeXun/ECE4063/4063proj/hex_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buffer.sv
    Info (12023): Found entity 1: buffer File: D:/YeeXun/ECE4063/4063proj/buffer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.sv
    Info (12023): Found entity 1: uart_tx File: D:/YeeXun/ECE4063/4063proj/uart_tx.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file triangle_wave_gen_d.sv
    Info (12023): Found entity 1: triangle_wave_gen_d File: D:/YeeXun/ECE4063/4063proj/triangle_wave_gen_d.sv Line: 1
Warning (12019): Can't analyze file -- file triangle_wave_gen (1).sv is missing
Warning (10236): Verilog HDL Implicit Net warning at main.sv(95): created implicit net for "f_input" File: D:/YeeXun/ECE4063/4063proj/main.sv Line: 95
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at main.sv(265): truncated value with size 32 to match size of target (3) File: D:/YeeXun/ECE4063/4063proj/main.sv Line: 265
Warning (10230): Verilog HDL assignment warning at main.sv(275): truncated value with size 32 to match size of target (24) File: D:/YeeXun/ECE4063/4063proj/main.sv Line: 275
Info (12128): Elaborating entity "uart_rxv2" for hierarchy "uart_rxv2:u_rx" File: D:/YeeXun/ECE4063/4063proj/main.sv Line: 32
Warning (10230): Verilog HDL assignment warning at uart_rxv2.sv(52): truncated value with size 32 to match size of target (16) File: D:/YeeXun/ECE4063/4063proj/uart_rxv2.sv Line: 52
Warning (10230): Verilog HDL assignment warning at uart_rxv2.sv(75): truncated value with size 32 to match size of target (16) File: D:/YeeXun/ECE4063/4063proj/uart_rxv2.sv Line: 75
Warning (10230): Verilog HDL assignment warning at uart_rxv2.sv(87): truncated value with size 32 to match size of target (4) File: D:/YeeXun/ECE4063/4063proj/uart_rxv2.sv Line: 87
Warning (10230): Verilog HDL assignment warning at uart_rxv2.sv(90): truncated value with size 32 to match size of target (16) File: D:/YeeXun/ECE4063/4063proj/uart_rxv2.sv Line: 90
Warning (10230): Verilog HDL assignment warning at uart_rxv2.sv(100): truncated value with size 32 to match size of target (16) File: D:/YeeXun/ECE4063/4063proj/uart_rxv2.sv Line: 100
Warning (10230): Verilog HDL assignment warning at uart_rxv2.sv(104): truncated value with size 32 to match size of target (16) File: D:/YeeXun/ECE4063/4063proj/uart_rxv2.sv Line: 104
Info (12128): Elaborating entity "ma_filter" for hierarchy "ma_filter:u_ma" File: D:/YeeXun/ECE4063/4063proj/main.sv Line: 48
Warning (10230): Verilog HDL assignment warning at ma_filter.sv(33): truncated value with size 32 to match size of target (5) File: D:/YeeXun/ECE4063/4063proj/ma_filter.sv Line: 33
Warning (10230): Verilog HDL assignment warning at ma_filter.sv(56): truncated value with size 32 to match size of target (5) File: D:/YeeXun/ECE4063/4063proj/ma_filter.sv Line: 56
Warning (10230): Verilog HDL assignment warning at ma_filter.sv(62): truncated value with size 14 to match size of target (8) File: D:/YeeXun/ECE4063/4063proj/ma_filter.sv Line: 62
Info (12128): Elaborating entity "fir_filter" for hierarchy "fir_filter:u_fir" File: D:/YeeXun/ECE4063/4063proj/main.sv Line: 64
Warning (10230): Verilog HDL assignment warning at fir_filter.sv(49): truncated value with size 32 to match size of target (5) File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 49
Warning (10230): Verilog HDL assignment warning at fir_filter.sv(72): truncated value with size 17 to match size of target (8) File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 72
Warning (10230): Verilog HDL assignment warning at fir_filter.sv(77): truncated value with size 32 to match size of target (17) File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
Warning (10230): Verilog HDL assignment warning at fir_filter.sv(78): truncated value with size 32 to match size of target (8) File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 78
Info (12128): Elaborating entity "square_wave_gen" for hierarchy "square_wave_gen:u_square" File: D:/YeeXun/ECE4063/4063proj/main.sv Line: 92
Info (12128): Elaborating entity "triangle_wave_gen_d" for hierarchy "triangle_wave_gen_d:u_triangle" File: D:/YeeXun/ECE4063/4063proj/main.sv Line: 100
Warning (10230): Verilog HDL assignment warning at triangle_wave_gen_d.sv(528): truncated value with size 32 to match size of target (9) File: D:/YeeXun/ECE4063/4063proj/triangle_wave_gen_d.sv Line: 528
Warning (10030): Net "TRI_LUT.data_a" at triangle_wave_gen_d.sv(12) has no driver or initial value, using a default initial value '0' File: D:/YeeXun/ECE4063/4063proj/triangle_wave_gen_d.sv Line: 12
Warning (10030): Net "TRI_LUT.waddr_a" at triangle_wave_gen_d.sv(12) has no driver or initial value, using a default initial value '0' File: D:/YeeXun/ECE4063/4063proj/triangle_wave_gen_d.sv Line: 12
Warning (10030): Net "TRI_LUT.we_a" at triangle_wave_gen_d.sv(12) has no driver or initial value, using a default initial value '0' File: D:/YeeXun/ECE4063/4063proj/triangle_wave_gen_d.sv Line: 12
Info (12128): Elaborating entity "fm_wave_gen1u" for hierarchy "fm_wave_gen1u:u_fm" File: D:/YeeXun/ECE4063/4063proj/main.sv Line: 108
Warning (10230): Verilog HDL assignment warning at fm_wave_gen1u.sv(2045): truncated value with size 32 to match size of target (12) File: D:/YeeXun/ECE4063/4063proj/fm_wave_gen1u.sv Line: 2045
Warning (10030): Net "SINE_LUT.data_a" at fm_wave_gen1u.sv(11) has no driver or initial value, using a default initial value '0' File: D:/YeeXun/ECE4063/4063proj/fm_wave_gen1u.sv Line: 11
Warning (10030): Net "SINE_LUT.waddr_a" at fm_wave_gen1u.sv(11) has no driver or initial value, using a default initial value '0' File: D:/YeeXun/ECE4063/4063proj/fm_wave_gen1u.sv Line: 11
Warning (10030): Net "STEP_LUT.data_a" at fm_wave_gen1u.sv(12) has no driver or initial value, using a default initial value '0' File: D:/YeeXun/ECE4063/4063proj/fm_wave_gen1u.sv Line: 12
Warning (10030): Net "STEP_LUT.waddr_a" at fm_wave_gen1u.sv(12) has no driver or initial value, using a default initial value '0' File: D:/YeeXun/ECE4063/4063proj/fm_wave_gen1u.sv Line: 12
Warning (10030): Net "SINE_LUT.we_a" at fm_wave_gen1u.sv(11) has no driver or initial value, using a default initial value '0' File: D:/YeeXun/ECE4063/4063proj/fm_wave_gen1u.sv Line: 11
Warning (10030): Net "STEP_LUT.we_a" at fm_wave_gen1u.sv(12) has no driver or initial value, using a default initial value '0' File: D:/YeeXun/ECE4063/4063proj/fm_wave_gen1u.sv Line: 12
Info (12128): Elaborating entity "buffer" for hierarchy "buffer:buf_sine" File: D:/YeeXun/ECE4063/4063proj/main.sv Line: 134
Warning (10230): Verilog HDL assignment warning at buffer.sv(52): truncated value with size 32 to match size of target (9) File: D:/YeeXun/ECE4063/4063proj/buffer.sv Line: 52
Warning (10230): Verilog HDL assignment warning at buffer.sv(53): truncated value with size 32 to match size of target (10) File: D:/YeeXun/ECE4063/4063proj/buffer.sv Line: 53
Warning (10230): Verilog HDL assignment warning at buffer.sv(67): truncated value with size 32 to match size of target (9) File: D:/YeeXun/ECE4063/4063proj/buffer.sv Line: 67
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:u_tx" File: D:/YeeXun/ECE4063/4063proj/main.sv Line: 256
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(88): truncated value with size 32 to match size of target (16) File: D:/YeeXun/ECE4063/4063proj/uart_tx.sv Line: 88
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(99): truncated value with size 32 to match size of target (3) File: D:/YeeXun/ECE4063/4063proj/uart_tx.sv Line: 99
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(102): truncated value with size 32 to match size of target (16) File: D:/YeeXun/ECE4063/4063proj/uart_tx.sv Line: 102
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(112): truncated value with size 32 to match size of target (16) File: D:/YeeXun/ECE4063/4063proj/uart_tx.sv Line: 112
Info (12128): Elaborating entity "hex_display" for hierarchy "hex_display:u_disp" File: D:/YeeXun/ECE4063/4063proj/main.sv Line: 292
Warning (10230): Verilog HDL assignment warning at hex_display.sv(16): truncated value with size 32 to match size of target (4) File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 16
Warning (10230): Verilog HDL assignment warning at hex_display.sv(17): truncated value with size 32 to match size of target (24) File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 17
Warning (10230): Verilog HDL assignment warning at hex_display.sv(19): truncated value with size 32 to match size of target (4) File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 19
Warning (10230): Verilog HDL assignment warning at hex_display.sv(20): truncated value with size 32 to match size of target (24) File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 20
Warning (10230): Verilog HDL assignment warning at hex_display.sv(22): truncated value with size 32 to match size of target (4) File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 22
Warning (10230): Verilog HDL assignment warning at hex_display.sv(23): truncated value with size 32 to match size of target (24) File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 23
Warning (10230): Verilog HDL assignment warning at hex_display.sv(25): truncated value with size 32 to match size of target (4) File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 25
Warning (10230): Verilog HDL assignment warning at hex_display.sv(26): truncated value with size 32 to match size of target (24) File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 26
Warning (10230): Verilog HDL assignment warning at hex_display.sv(28): truncated value with size 32 to match size of target (4) File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 28
Warning (10230): Verilog HDL assignment warning at hex_display.sv(29): truncated value with size 32 to match size of target (4) File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 29
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:h0" File: D:/YeeXun/ECE4063/4063proj/main.sv Line: 294
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (501) in the Memory Initialization File "D:/YeeXun/ECE4063/4063proj/db/proj.ram0_triangle_wave_gen_d_90f90898.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1757) in the Memory Initialization File "D:/YeeXun/ECE4063/4063proj/db/proj.ram1_fm_wave_gen1u_b3e918ea.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (276020): Inferred RAM node "buffer:buf_sine|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "buffer:buf_square|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "buffer:buf_triangle|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "buffer:buf_fm|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276013): RAM logic "triangle_wave_gen_d:u_triangle|TRI_LUT" is uninferred because MIF is not supported for the selected family File: D:/YeeXun/ECE4063/4063proj/triangle_wave_gen_d.sv Line: 12
    Info (276013): RAM logic "fm_wave_gen1u:u_fm|SINE_LUT" is uninferred because MIF is not supported for the selected family File: D:/YeeXun/ECE4063/4063proj/fm_wave_gen1u.sv Line: 11
    Info (276013): RAM logic "fm_wave_gen1u:u_fm|STEP_LUT" is uninferred because MIF is not supported for the selected family File: D:/YeeXun/ECE4063/4063proj/fm_wave_gen1u.sv Line: 12
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "buffer:buf_sine|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "buffer:buf_square|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "buffer:buf_triangle|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "buffer:buf_fm|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 25 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fir_filter:u_fir|Div0" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 72
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fir_filter:u_fir|Div1" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 78
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ma_filter:u_ma|Div0" File: D:/YeeXun/ECE4063/4063proj/ma_filter.sv Line: 62
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hex_display:u_disp|Mod0" File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 17
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hex_display:u_disp|Mod1" File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 20
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hex_display:u_disp|Mod2" File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hex_display:u_disp|Mod3" File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hex_display:u_disp|Mod4" File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hex_display:u_disp|Div4" File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hex_display:u_disp|Div3" File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 25
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hex_display:u_disp|Div2" File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hex_display:u_disp|Div1" File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 19
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter:u_fir|Mult7" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter:u_fir|Mult12" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter:u_fir|Mult10" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter:u_fir|Mult11" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter:u_fir|Mult9" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter:u_fir|Mult8" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter:u_fir|Mult6" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter:u_fir|Mult5" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter:u_fir|Mult0" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter:u_fir|Mult2" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter:u_fir|Mult1" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter:u_fir|Mult4" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter:u_fir|Mult3" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
Info (12130): Elaborated megafunction instantiation "buffer:buf_sine|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "buffer:buf_sine|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_77d1.tdf
    Info (12023): Found entity 1: altsyncram_77d1 File: D:/YeeXun/ECE4063/4063proj/db/altsyncram_77d1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "fir_filter:u_fir|lpm_divide:Div0" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 72
Info (12133): Instantiated megafunction "fir_filter:u_fir|lpm_divide:Div0" with the following parameter: File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 72
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qtl.tdf
    Info (12023): Found entity 1: lpm_divide_qtl File: D:/YeeXun/ECE4063/4063proj/db/lpm_divide_qtl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: D:/YeeXun/ECE4063/4063proj/db/sign_div_unsign_slh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf
    Info (12023): Found entity 1: alt_u_div_2ie File: D:/YeeXun/ECE4063/4063proj/db/alt_u_div_2ie.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: D:/YeeXun/ECE4063/4063proj/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: D:/YeeXun/ECE4063/4063proj/db/add_sub_u3c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "fir_filter:u_fir|lpm_divide:Div1" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 78
Info (12133): Instantiated megafunction "fir_filter:u_fir|lpm_divide:Div1" with the following parameter: File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 78
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_utl.tdf
    Info (12023): Found entity 1: lpm_divide_utl File: D:/YeeXun/ECE4063/4063proj/db/lpm_divide_utl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf
    Info (12023): Found entity 1: sign_div_unsign_0mh File: D:/YeeXun/ECE4063/4063proj/db/sign_div_unsign_0mh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_aie.tdf
    Info (12023): Found entity 1: alt_u_div_aie File: D:/YeeXun/ECE4063/4063proj/db/alt_u_div_aie.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "ma_filter:u_ma|lpm_divide:Div0" File: D:/YeeXun/ECE4063/4063proj/ma_filter.sv Line: 62
Info (12133): Instantiated megafunction "ma_filter:u_ma|lpm_divide:Div0" with the following parameter: File: D:/YeeXun/ECE4063/4063proj/ma_filter.sv Line: 62
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ntl.tdf
    Info (12023): Found entity 1: lpm_divide_ntl File: D:/YeeXun/ECE4063/4063proj/db/lpm_divide_ntl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: D:/YeeXun/ECE4063/4063proj/db/sign_div_unsign_plh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf
    Info (12023): Found entity 1: alt_u_div_she File: D:/YeeXun/ECE4063/4063proj/db/alt_u_div_she.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "hex_display:u_disp|lpm_divide:Mod0" File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 17
Info (12133): Instantiated megafunction "hex_display:u_disp|lpm_divide:Mod0" with the following parameter: File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 17
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_enl.tdf
    Info (12023): Found entity 1: lpm_divide_enl File: D:/YeeXun/ECE4063/4063proj/db/lpm_divide_enl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: D:/YeeXun/ECE4063/4063proj/db/sign_div_unsign_dnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4le.tdf
    Info (12023): Found entity 1: alt_u_div_4le File: D:/YeeXun/ECE4063/4063proj/db/alt_u_div_4le.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "hex_display:u_disp|lpm_divide:Mod1" File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 20
Info (12133): Instantiated megafunction "hex_display:u_disp|lpm_divide:Mod1" with the following parameter: File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 20
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dnl.tdf
    Info (12023): Found entity 1: lpm_divide_dnl File: D:/YeeXun/ECE4063/4063proj/db/lpm_divide_dnl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_cnh File: D:/YeeXun/ECE4063/4063proj/db/sign_div_unsign_cnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2le.tdf
    Info (12023): Found entity 1: alt_u_div_2le File: D:/YeeXun/ECE4063/4063proj/db/alt_u_div_2le.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "hex_display:u_disp|lpm_divide:Mod2" File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 23
Info (12133): Instantiated megafunction "hex_display:u_disp|lpm_divide:Mod2" with the following parameter: File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6nl.tdf
    Info (12023): Found entity 1: lpm_divide_6nl File: D:/YeeXun/ECE4063/4063proj/db/lpm_divide_6nl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: D:/YeeXun/ECE4063/4063proj/db/sign_div_unsign_5nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf
    Info (12023): Found entity 1: alt_u_div_kke File: D:/YeeXun/ECE4063/4063proj/db/alt_u_div_kke.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "hex_display:u_disp|lpm_divide:Mod3" File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 26
Info (12133): Instantiated megafunction "hex_display:u_disp|lpm_divide:Mod3" with the following parameter: File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 26
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_oll.tdf
    Info (12023): Found entity 1: lpm_divide_oll File: D:/YeeXun/ECE4063/4063proj/db/lpm_divide_oll.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: D:/YeeXun/ECE4063/4063proj/db/sign_div_unsign_nlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf
    Info (12023): Found entity 1: alt_u_div_ohe File: D:/YeeXun/ECE4063/4063proj/db/alt_u_div_ohe.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "hex_display:u_disp|lpm_divide:Mod4" File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 29
Info (12133): Instantiated megafunction "hex_display:u_disp|lpm_divide:Mod4" with the following parameter: File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 29
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bkl.tdf
    Info (12023): Found entity 1: lpm_divide_bkl File: D:/YeeXun/ECE4063/4063proj/db/lpm_divide_bkl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: D:/YeeXun/ECE4063/4063proj/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf
    Info (12023): Found entity 1: alt_u_div_uee File: D:/YeeXun/ECE4063/4063proj/db/alt_u_div_uee.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "hex_display:u_disp|lpm_divide:Div4" File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 28
Info (12133): Instantiated megafunction "hex_display:u_disp|lpm_divide:Div4" with the following parameter: File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 28
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf
    Info (12023): Found entity 1: lpm_divide_8sl File: D:/YeeXun/ECE4063/4063proj/db/lpm_divide_8sl.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "hex_display:u_disp|lpm_divide:Div3" File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 25
Info (12133): Instantiated megafunction "hex_display:u_disp|lpm_divide:Div3" with the following parameter: File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 25
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf
    Info (12023): Found entity 1: lpm_divide_ltl File: D:/YeeXun/ECE4063/4063proj/db/lpm_divide_ltl.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "hex_display:u_disp|lpm_divide:Div2" File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 22
Info (12133): Instantiated megafunction "hex_display:u_disp|lpm_divide:Div2" with the following parameter: File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 22
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3vl.tdf
    Info (12023): Found entity 1: lpm_divide_3vl File: D:/YeeXun/ECE4063/4063proj/db/lpm_divide_3vl.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "hex_display:u_disp|lpm_divide:Div1" File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 19
Info (12133): Instantiated megafunction "hex_display:u_disp|lpm_divide:Div1" with the following parameter: File: D:/YeeXun/ECE4063/4063proj/hex_display.sv Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_avl.tdf
    Info (12023): Found entity 1: lpm_divide_avl File: D:/YeeXun/ECE4063/4063proj/db/lpm_divide_avl.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "fir_filter:u_fir|lpm_mult:Mult7" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
Info (12133): Instantiated megafunction "fir_filter:u_fir|lpm_mult:Mult7" with the following parameter: File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "fir_filter:u_fir|lpm_mult:Mult7|multcore:mult_core", which is child of megafunction instantiation "fir_filter:u_fir|lpm_mult:Mult7" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "fir_filter:u_fir|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fir_filter:u_fir|lpm_mult:Mult7" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "fir_filter:u_fir|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_filter:u_fir|lpm_mult:Mult7" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1qg.tdf
    Info (12023): Found entity 1: add_sub_1qg File: D:/YeeXun/ECE4063/4063proj/db/add_sub_1qg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "fir_filter:u_fir|lpm_mult:Mult7|altshift:external_latency_ffs", which is child of megafunction instantiation "fir_filter:u_fir|lpm_mult:Mult7" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "fir_filter:u_fir|lpm_mult:Mult12" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
Info (12133): Instantiated megafunction "fir_filter:u_fir|lpm_mult:Mult12" with the following parameter: File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "fir_filter:u_fir|lpm_mult:Mult10" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
Info (12133): Instantiated megafunction "fir_filter:u_fir|lpm_mult:Mult10" with the following parameter: File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "fir_filter:u_fir|lpm_mult:Mult11" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
Info (12133): Instantiated megafunction "fir_filter:u_fir|lpm_mult:Mult11" with the following parameter: File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "fir_filter:u_fir|lpm_mult:Mult9" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
Info (12133): Instantiated megafunction "fir_filter:u_fir|lpm_mult:Mult9" with the following parameter: File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "fir_filter:u_fir|lpm_mult:Mult8" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
Info (12133): Instantiated megafunction "fir_filter:u_fir|lpm_mult:Mult8" with the following parameter: File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "fir_filter:u_fir|lpm_mult:Mult6" File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
Info (12133): Instantiated megafunction "fir_filter:u_fir|lpm_mult:Mult6" with the following parameter: File: D:/YeeXun/ECE4063/4063proj/fir_filter.sv Line: 77
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[6]" is stuck at GND File: D:/YeeXun/ECE4063/4063proj/main.sv Line: 13
    Warning (13410): Pin "LED[7]" is stuck at GND File: D:/YeeXun/ECE4063/4063proj/main.sv Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "hex_display:u_disp|lpm_divide:Mod0|lpm_divide_enl:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_4le:divider|add_sub_20_result_int[4]~28" File: D:/YeeXun/ECE4063/4063proj/db/alt_u_div_4le.tdf Line: 91
    Info (17048): Logic cell "hex_display:u_disp|lpm_divide:Mod0|lpm_divide_enl:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_4le:divider|add_sub_20_result_int[3]~30" File: D:/YeeXun/ECE4063/4063proj/db/alt_u_div_4le.tdf Line: 91
    Info (17048): Logic cell "hex_display:u_disp|lpm_divide:Mod0|lpm_divide_enl:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_4le:divider|add_sub_20_result_int[2]~32" File: D:/YeeXun/ECE4063/4063proj/db/alt_u_div_4le.tdf Line: 91
    Info (17048): Logic cell "hex_display:u_disp|lpm_divide:Mod0|lpm_divide_enl:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_4le:divider|add_sub_20_result_int[1]~34" File: D:/YeeXun/ECE4063/4063proj/db/alt_u_div_4le.tdf Line: 91
Info (144001): Generated suppressed messages file D:/YeeXun/ECE4063/4063proj/output_files/proj.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/YeeXun/ECE4063/4063proj/main.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/YeeXun/ECE4063/4063proj/main.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/YeeXun/ECE4063/4063proj/main.sv Line: 4
    Warning (15610): No output dependent on input pin "dtr_n" File: D:/YeeXun/ECE4063/4063proj/main.sv Line: 6
Info (21057): Implemented 5615 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 51 output pins
    Info (21061): Implemented 5518 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 4895 megabytes
    Info: Processing ended: Wed May 28 10:36:33 2025
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/YeeXun/ECE4063/4063proj/output_files/proj.map.smsg.


