

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    1 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_oCnMN5
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_xcrYo1"
Running: cat _ptx_xcrYo1 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_YFJMwX
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_YFJMwX --output-file  /dev/null 2> _ptx_xcrYo1info"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_xcrYo1 _ptx2_YFJMwX _ptx_xcrYo1info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(68,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 91648 (ipc=183.3) sim_rate=45824 (inst/sec) elapsed = 0:0:00:02 / Sun Feb 28 20:30:19 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(53,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(83,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1310,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1311,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1313,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1314,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1321,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1321,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1322,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1323,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1323,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1324,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1326,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1327,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1329,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1330,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1331,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1332,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1332,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1333,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1334,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1335,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1336,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1339,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1340,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1349,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1349,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1349,0), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1350,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1350,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1351,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1351,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1352,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1355,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1355,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1356,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1357,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1359,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1360,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1361,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1361,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1362,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1362,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1362,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1362,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1363,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1364,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1364,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1364,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1365,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1365,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1366,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1372,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1372,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1373,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1374,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1376,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1377,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1377,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1378,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1380,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1380,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1380,0), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1381,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1382,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1382,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1382,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1383,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1383,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1384,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1388,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1388,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1388,0), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1389,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1390,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1390,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1391,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1391,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1394,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1394,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1394,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1395,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1395,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1396,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1398,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1399,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1400,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1400,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1400,0), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1401,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1402,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1403,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1406,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1406,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1406,0), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1407,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1408,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1409,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1409,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1409,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1409,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1410,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1410,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1410,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1411,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1411,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1415,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1416,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1416,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1416,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1417,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1417,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1421,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1422,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1422,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1423,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1425,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1426,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1451,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1451,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1452,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1452,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(129,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1459,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1460,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1461,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1462,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1486,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1487,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 401032 (ipc=267.4) sim_rate=133677 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 20:30:20 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1504,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1505,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1507,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1507,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1508,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1509,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1516,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1517,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1540,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1541,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1541,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1542,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1543,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1544,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1550,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1551,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1552,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1553,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1553,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1553,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1554,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1554,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1555,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1555,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1559,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1560,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1569,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1569,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1570,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1570,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(150,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1576,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1577,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1579,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1580,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1598,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1599,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1599,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1599,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1600,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1600,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1601,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1602,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1609,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1610,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1617,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1618,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1626,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1627,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1627,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1628,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(175,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1730,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1731,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1757,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1758,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1795,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1796,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1796,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1797,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1802,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1803,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1813,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1821,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1822,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1831,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1832,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1837,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1838,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1844,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1857,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1858,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1866,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1867,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1868,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1868,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1869,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1869,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1876,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1877,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1898,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1899,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1901,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1902,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1904,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1905,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1905,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1906,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1906,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1907,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1914,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1915,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1919,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1919,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1920,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1942,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1943,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1944,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1950,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1951,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1955,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1956,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1956,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1957,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(193,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1965,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1966,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1972,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1973,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1974,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1975,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1981,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1984,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1985,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1996,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1997,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2001,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2002,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2006,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(2007,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2010,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2011,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2018,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(2019,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2021,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2022,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2037,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2038,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2039,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2040,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2042,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2043,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2046,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2047,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2051,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(2052,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2057,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(2058,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2081,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2082,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2089,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(2090,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2092,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2093,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2097,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2098,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2098,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2099,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2106,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2107,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2116,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2117,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2119,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(2120,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(226,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2126,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(2127,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2132,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2133,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2134,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2134,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2135,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(2135,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2140,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(2141,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2141,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2142,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2142,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(2143,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2152,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(2153,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2160,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2161,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2191,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2192,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2196,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(2197,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2200,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2201,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2210,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2211,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2212,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2213,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2219,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(2220,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2231,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2231,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(2232,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(2232,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2241,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2241,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2242,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(2243,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2249,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2250,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2250,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2251,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2255,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2256,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2261,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2262,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2262,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2263,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2264,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2264,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2268,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2286,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2289,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2293,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2297,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(255,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2305,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2311,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2312,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2319,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2320,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2325,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2330,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2364,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2365,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2365,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2370,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2372,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2378,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2379,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2390,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2392,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2402,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2408,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2424,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2432,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2433,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2433,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2438,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2443,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2445,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2446,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2449,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2462,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2480,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2486,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2490,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2497,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2499,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 872757 (ipc=349.1) sim_rate=218189 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 20:30:21 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2517,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2518,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2519,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2521,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2524,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2526,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2540,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2547,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2552,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2554,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2558,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2564,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2574,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2577,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2589,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2602,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2606,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2618,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2621,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2627,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2631,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2634,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2643,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2645,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2658,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2661,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2663,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2668,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2678,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2681,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2683,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2695,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2697,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2698,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2702,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2718,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2729,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2737,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2752,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2754,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2765,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2774,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2780,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2799,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2811,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2819,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2826,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6125,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6126
gpu_sim_insn = 917736
gpu_ipc =     149.8100
gpu_tot_sim_cycle = 6126
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     149.8100
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 327
gpu_stall_icnt2sh    = 155
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 913
	L1I_total_cache_miss_rate = 0.0492
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4343
L1D_cache:
	L1D_cache_core[0]: Access = 152, Miss = 38, Miss_rate = 0.250, Pending_hits = 114, Reservation_fails = 0
	L1D_cache_core[1]: Access = 188, Miss = 64, Miss_rate = 0.340, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[9]: Access = 152, Miss = 38, Miss_rate = 0.250, Pending_hits = 114, Reservation_fails = 0
	L1D_cache_core[10]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 546
	L1D_total_cache_miss_rate = 0.2580
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17646
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 913
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4343
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 60, 60, 60, 60, 60, 60, 60, 60, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3515
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7718	W0_Idle:13953	W0_Scoreboard:35780	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 382 
maxdqlatency = 0 
maxmflatency = 692 
averagemflatency = 397 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6125 
mrq_lat_table:120 	3 	4 	40 	37 	50 	114 	62 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24 	393 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	509 	29 	0 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1621         0      6104         0         0         0         0         0         0         0       960       937      1788      1821         0         0 
dram[1]:      1229         0         0         0         0         0         0         0         0         0       968       940      1810      1837         0      4097 
dram[2]:         0         0         0      3193         0      1610         0         0         0      4446       979       941      1813      1578         0         0 
dram[3]:         0         0         0      5271         0      4857         0         0         0         0       976       944      1822      1832         0         0 
dram[4]:         0      4024         0         0         0      5682         0         0         0         0      1269      2650      1841      1840      3263         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       932       959      1813      1809      5756         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1108    none         127    none      none      none      none      none      none      none         318       516       343       534    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         332       498       329       512    none         275
dram[2]:     none      none      none         127    none         281    none      none      none         127       325       479       302       419    none      none  
dram[3]:     none      none      none         127    none         127    none      none      none      none         335       513       328       483    none      none  
dram[4]:     none         127    none      none      none         127    none      none      none      none         355       480       318       520       276    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         320       500       323       536       282    none  
maximum mf latency per bank:
dram[0]:        295         0       254         0         0         0         0         0         0         0       376       642       443       682         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       392       636       426       688         0       282
dram[2]:          0         0         0       254         0       281         0         0         0       254       396       637       367       555         0         0
dram[3]:          0         0         0       254         0       254         0         0         0         0       396       654       389       638         0         0
dram[4]:          0       254         0         0         0       254         0         0         0         0       395       677       386       692       281         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       381       644       437       676       282         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f8e53cb2f60 :  mf: uid= 32658, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (6125), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8086 n_nop=7349 n_act=9 n_pre=3 n_req=92 n_rd=723 n_write=2 bw_util=0.1793
n_activity=2291 dram_eff=0.6329
bk0: 32a 7905i bk1: 0a 8080i bk2: 3a 8054i bk3: 0a 8084i bk4: 0a 8085i bk5: 0a 8085i bk6: 0a 8086i bk7: 0a 8088i bk8: 0a 8088i bk9: 0a 8089i bk10: 160a 7598i bk11: 176a 7061i bk12: 176a 7310i bk13: 176a 6870i bk14: 0a 8084i bk15: 0a 8086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.94435
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8086 n_nop=7336 n_act=6 n_pre=0 n_req=93 n_rd=744 n_write=0 bw_util=0.184
n_activity=2287 dram_eff=0.6506
bk0: 16a 8012i bk1: 0a 8084i bk2: 0a 8084i bk3: 0a 8084i bk4: 0a 8084i bk5: 0a 8086i bk6: 0a 8086i bk7: 0a 8087i bk8: 0a 8089i bk9: 0a 8089i bk10: 160a 7590i bk11: 176a 7059i bk12: 192a 7311i bk13: 176a 6868i bk14: 0a 8084i bk15: 24a 8007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.85642
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8086 n_nop=7369 n_act=7 n_pre=0 n_req=91 n_rd=704 n_write=6 bw_util=0.1756
n_activity=2253 dram_eff=0.6303
bk0: 0a 8086i bk1: 0a 8087i bk2: 0a 8087i bk3: 8a 8043i bk4: 0a 8085i bk5: 8a 8051i bk6: 0a 8085i bk7: 0a 8087i bk8: 0a 8088i bk9: 8a 8044i bk10: 160a 7582i bk11: 176a 7165i bk12: 176a 7465i bk13: 168a 6979i bk14: 0a 8084i bk15: 0a 8085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.42419
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8086 n_nop=7388 n_act=6 n_pre=0 n_req=88 n_rd=688 n_write=4 bw_util=0.1712
n_activity=2181 dram_eff=0.6346
bk0: 0a 8086i bk1: 0a 8088i bk2: 0a 8088i bk3: 8a 8044i bk4: 0a 8086i bk5: 8a 8042i bk6: 0a 8084i bk7: 0a 8085i bk8: 0a 8087i bk9: 0a 8087i bk10: 160a 7595i bk11: 176a 7095i bk12: 176a 7421i bk13: 160a 7003i bk14: 0a 8084i bk15: 0a 8085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.64556
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8086 n_nop=7321 n_act=10 n_pre=3 n_req=97 n_rd=744 n_write=8 bw_util=0.186
n_activity=2448 dram_eff=0.6144
bk0: 0a 8084i bk1: 8a 8042i bk2: 0a 8084i bk3: 0a 8085i bk4: 0a 8085i bk5: 8a 8043i bk6: 0a 8088i bk7: 0a 8089i bk8: 0a 8090i bk9: 0a 8091i bk10: 192a 7363i bk11: 184a 7006i bk12: 176a 7381i bk13: 160a 6926i bk14: 16a 8025i bk15: 0a 8081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.80237
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8086 n_nop=7385 n_act=5 n_pre=0 n_req=87 n_rd=696 n_write=0 bw_util=0.1721
n_activity=2139 dram_eff=0.6508
bk0: 0a 8084i bk1: 0a 8086i bk2: 0a 8086i bk3: 0a 8086i bk4: 0a 8086i bk5: 0a 8087i bk6: 0a 8087i bk7: 0a 8087i bk8: 0a 8087i bk9: 0a 8087i bk10: 176a 7525i bk11: 176a 7057i bk12: 176a 7342i bk13: 160a 6876i bk14: 8a 8049i bk15: 0a 8084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.8067

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 259
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 130
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 389
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 259
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60738
	minimum = 6
	maximum = 34
Network latency average = 8.41275
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 6.50375
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00720668
	minimum = 0.00571335 (at node 4)
	maximum = 0.0125694 (at node 15)
Accepted packet rate average = 0.00720668
	minimum = 0.00571335 (at node 4)
	maximum = 0.0125694 (at node 15)
Injected flit rate average = 0.0209671
	minimum = 0.00571335 (at node 4)
	maximum = 0.0559909 (at node 15)
Accepted flit rate average= 0.0209671
	minimum = 0.00685602 (at node 19)
	maximum = 0.0414626 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.60738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 8.41275 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 6.50375 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00720668 (1 samples)
	minimum = 0.00571335 (1 samples)
	maximum = 0.0125694 (1 samples)
Accepted packet rate average = 0.00720668 (1 samples)
	minimum = 0.00571335 (1 samples)
	maximum = 0.0125694 (1 samples)
Injected flit rate average = 0.0209671 (1 samples)
	minimum = 0.00571335 (1 samples)
	maximum = 0.0559909 (1 samples)
Accepted flit rate average = 0.0209671 (1 samples)
	minimum = 0.00685602 (1 samples)
	maximum = 0.0414626 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1531 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6126)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,6126)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,6126)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,6126)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,6126)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,6126)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,6126)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(41,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(36,0,0) tid=(12,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(80,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (369,6126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(370,6126)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (373,6126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,6126)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(374,6126)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (374,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (374,6126), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(375,6126)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(375,6126)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (376,6126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(377,6126)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,6126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,6126)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (382,6126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(383,6126)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (387,6126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(388,6126)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (388,6126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(389,6126)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (390,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (390,6126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(391,6126)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(391,6126)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (391,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(392,6126)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,6126)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (393,6126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(394,6126)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (396,6126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(397,6126)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,6126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,6126)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (404,6126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(405,6126)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (406,6126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(407,6126)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(97,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (408,6126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(409,6126)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (413,6126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(414,6126)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (417,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(418,6126)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (418,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (418,6126), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(419,6126)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(420,6126)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (422,6126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(423,6126)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (429,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (429,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (429,6126), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(430,6126)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(430,6126)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (430,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(431,6126)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(431,6126)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (434,6126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(435,6126)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (435,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (435,6126), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(436,6126)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (436,6126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(437,6126)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(437,6126)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (438,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(439,6126)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (439,6126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(440,6126)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (444,6126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(445,6126)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (447,6126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(448,6126)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (448,6126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(449,6126)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (451,6126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(452,6126)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (457,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (457,6126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(458,6126)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(458,6126)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (458,6126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(459,6126)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (460,6126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(461,6126)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (462,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (462,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (462,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (462,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (462,6126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(463,6126)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(463,6126)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(463,6126)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (463,6126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(464,6126)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(464,6126)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(465,6126)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (466,6126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(467,6126)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (467,6126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(468,6126)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (474,6126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(475,6126)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (477,6126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(478,6126)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (479,6126), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(480,6126)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (480,6126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(481,6126)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (484,6126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(485,6126)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (486,6126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(487,6126)
GPGPU-Sim uArch: cycles simulated: 6626  inst.: 1277386 (ipc=719.3) sim_rate=255477 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 20:30:22 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (518,6126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(519,6126)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(100,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (542,6126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(543,6126)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (545,6126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(546,6126)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (546,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(547,6126)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (553,6126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(554,6126)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (560,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (560,6126), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(561,6126)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(562,6126)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (562,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (562,6126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(563,6126)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(563,6126)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (564,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (564,6126), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(565,6126)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(566,6126)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (571,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (571,6126), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(572,6126)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (572,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (572,6126), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(573,6126)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(573,6126)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(574,6126)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (574,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (574,6126), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(575,6126)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(576,6126)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (576,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (576,6126), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(577,6126)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(578,6126)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (579,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (579,6126), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(580,6126)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(581,6126)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (583,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (583,6126), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(584,6126)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(585,6126)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (589,6126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(590,6126)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (592,6126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(593,6126)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (593,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(594,6126)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (597,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (597,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (597,6126), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(598,6126)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(598,6126)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(599,6126)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (606,6126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(607,6126)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(130,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (673,6126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(674,6126)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (734,6126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(735,6126)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (735,6126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(736,6126)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (740,6126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(741,6126)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (755,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(756,6126)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (762,6126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(763,6126)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (772,6126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(773,6126)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(173,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (775,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (775,6126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(776,6126)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(776,6126)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (781,6126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(782,6126)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (782,6126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(783,6126)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (783,6126), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(784,6126)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (788,6126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(789,6126)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (790,6126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(791,6126)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (796,6126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(797,6126)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (805,6126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(806,6126)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (813,6126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(814,6126)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (819,6126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(820,6126)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (825,6126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(826,6126)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (828,6126), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(829,6126)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (833,6126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(834,6126)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (836,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (836,6126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(837,6126)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(837,6126)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (837,6126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(838,6126)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (838,6126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(839,6126)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (843,6126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(844,6126)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (846,6126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(847,6126)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (847,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (847,6126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(848,6126)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(848,6126)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (850,6126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(851,6126)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (855,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(856,6126)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (861,6126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(862,6126)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (863,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (863,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(864,6126)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(864,6126)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (873,6126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(874,6126)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (878,6126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(879,6126)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (879,6126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(880,6126)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (885,6126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(886,6126)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (891,6126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(892,6126)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (899,6126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(900,6126)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (901,6126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(902,6126)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (904,6126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(905,6126)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(196,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (907,6126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(908,6126)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (918,6126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(919,6126)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (922,6126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(923,6126)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (931,6126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(932,6126)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (934,6126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(935,6126)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (935,6126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(936,6126)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (936,6126), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(937,6126)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (937,6126), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(938,6126)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (941,6126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(942,6126)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (942,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (942,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (942,6126), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(943,6126)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (943,6126), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(944,6126)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(944,6126)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(945,6126)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (947,6126), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(948,6126)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (949,6126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(950,6126)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (951,6126), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(952,6126)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (953,6126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(954,6126)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (958,6126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(959,6126)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (967,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(968,6126)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (976,6126), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(977,6126)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (977,6126), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(978,6126)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (994,6126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(995,6126)
GPGPU-Sim uArch: cycles simulated: 7126  inst.: 1648092 (ipc=730.4) sim_rate=274682 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 20:30:23 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1001,6126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1002,6126)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1007,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1008,6126)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1019,6126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1020,6126)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1029,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1029,6126), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1030,6126)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(236,0,0) tid=(6,0,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1031,6126)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1033,6126), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1034,6126)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1037,6126), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1038,6126)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1041,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1041,6126), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1042,6126)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1042,6126), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1043,6126)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1043,6126)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1046,6126), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1047,6126)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1047,6126), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1048,6126)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1050,6126), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1051,6126)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1052,6126), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1053,6126)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1055,6126), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1056,6126)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1060,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1060,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1061,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1063,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1065,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1071,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1078,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1089,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1089,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1112,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1119,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1124,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1131,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1137,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1140,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1152,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1159,6126), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(192,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1163,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1171,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1173,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1174,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1174,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1179,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1179,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1184,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1187,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1196,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1202,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1202,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1205,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1214,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1218,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1226,6126), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1231,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1233,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1234,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1241,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1248,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1252,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1255,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1256,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1266,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1267,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1271,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1274,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1274,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1274,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1275,6126), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1277,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1280,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1280,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1281,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1285,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1296,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1307,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1308,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1308,6126), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1313,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1316,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1321,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1322,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1326,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1329,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1340,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1340,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1343,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1348,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1349,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1352,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1355,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1357,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1359,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1359,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1365,6126), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1376,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1381,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1384,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1390,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1409,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1413,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1436,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1443,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2839,6126), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 9626  inst.: 1835921 (ipc=262.3) sim_rate=262274 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 20:30:24 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3918,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4441,6126), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4517,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4971,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5559,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5571,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5933,6126), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5934
gpu_sim_insn = 919016
gpu_ipc =     154.8729
gpu_tot_sim_cycle = 12060
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     152.3012
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 327
gpu_stall_icnt2sh    = 427
gpu_total_sim_rate=262393

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 924
	L1I_total_cache_miss_rate = 0.0244
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4343
L1D_cache:
	L1D_cache_core[0]: Access = 326, Miss = 90, Miss_rate = 0.276, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[1]: Access = 410, Miss = 139, Miss_rate = 0.339, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[2]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[3]: Access = 356, Miss = 111, Miss_rate = 0.312, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 326, Miss = 97, Miss_rate = 0.298, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 272, Miss = 64, Miss_rate = 0.235, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[6]: Access = 380, Miss = 125, Miss_rate = 0.329, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[7]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 62, Miss_rate = 0.235, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[9]: Access = 296, Miss = 70, Miss_rate = 0.236, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[10]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[11]: Access = 256, Miss = 62, Miss_rate = 0.242, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[12]: Access = 326, Miss = 98, Miss_rate = 0.301, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1256
	L1D_total_cache_miss_rate = 0.2733
	L1D_total_cache_pending_hits = 2988
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36901
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 924
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4343
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 105, 105, 105, 105, 105, 105, 105, 105, 75, 75, 75, 75, 75, 217, 75, 75, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3515
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1088
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8577	W0_Idle:37262	W0_Scoreboard:64868	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8704 {8:1088,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 336 {8:42,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 147968 {136:1088,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5712 {136:42,}
maxmrqlatency = 382 
maxdqlatency = 0 
maxmflatency = 692 
averagemflatency = 266 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 12059 
mrq_lat_table:229 	18 	4 	59 	47 	52 	114 	62 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	674 	468 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1320 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	913 	181 	9 	0 	0 	0 	0 	2 	9 	33 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         4         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1621      3706      6104      4141         0         0         0      4407      2424      3678      2147      3187      1788      1821      1762      3344 
dram[1]:      1229         0         0         0      4065      3071         0      2568       909         0      1694       940      1810      1837      2279      4097 
dram[2]:         0      4949      4090      3193         0      2961         0      5550         0      4446       979       941      1813      2495      2169      3716 
dram[3]:      1290      3271      2118      5271         0      4857      2568      3293      4535      4622       976       944      1822      1925      2188      2504 
dram[4]:      3482      4024         0         0         0      5682      2853         0      4617      2879      1269      2650      1841      1840      3263      2532 
dram[5]:      1385      2432      2256      1419      2535      1453      3710      1425      3521      3360       932       959      1813      1809      5756      2075 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1108       131       161       136    none      none      none         127       181       125       444       648       521       690       275       286
dram[1]:          0    none      none      none         127       127    none         214       283    none         479       645       444       639       281       388
dram[2]:     none         127       127       161    none         181    none         127    none         154       476       641       426       570       425       281
dram[3]:        282       127       125       161    none         198       127       129       127       282       490       678       494       598       274       274
dram[4]:        127       199    none      none      none         161       125    none         181       131       753       562       464       631       308       323
dram[5]:        286       148       127       282       125       285       127       299       127       127       477       650       481       681       319       274
maximum mf latency per bank:
dram[0]:        295       262       254       273         0         0         0       254       281       254       376       642       443       682       282       300
dram[1]:          0         0         0         0       254       254         0       291       283         0       392       636       426       688       281       282
dram[2]:          0       254       254       254         0       281         0       254         0       291       396       637       367       555       282       281
dram[3]:        282       254       254       254         0       254       254       268       254       282       396       654       389       638       281       281
dram[4]:        254       254         0         0         0       254       254         0       282       263       395       677       386       692       281       281
dram[5]:        286       254       254       282       254       285       254       299       254       254       381       644       437       676       291       282

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=15017 n_act=19 n_pre=6 n_req=117 n_rd=856 n_write=20 bw_util=0.1101
n_activity=3032 dram_eff=0.5778
bk0: 32a 15735i bk1: 8a 15857i bk2: 16a 15835i bk3: 8a 15839i bk4: 0a 15917i bk5: 0a 15919i bk6: 0a 15920i bk7: 8a 15879i bk8: 16a 15831i bk9: 16a 15840i bk10: 168a 15373i bk11: 184a 14793i bk12: 184a 15116i bk13: 176a 14702i bk14: 24a 15839i bk15: 16a 15836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.998681
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=15053 n_act=14 n_pre=3 n_req=109 n_rd=840 n_write=8 bw_util=0.1065
n_activity=2841 dram_eff=0.597
bk0: 16a 15844i bk1: 0a 15917i bk2: 0a 15917i bk3: 0a 15918i bk4: 8a 15875i bk5: 8a 15875i bk6: 0a 15920i bk7: 24a 15761i bk8: 8a 15882i bk9: 0a 15918i bk10: 168a 15366i bk11: 176a 14889i bk12: 200a 15119i bk13: 184a 14676i bk14: 8a 15881i bk15: 40a 15794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.948486
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=15046 n_act=18 n_pre=6 n_req=115 n_rd=824 n_write=24 bw_util=0.1065
n_activity=3053 dram_eff=0.5555
bk0: 0a 15917i bk1: 8a 15876i bk2: 8a 15876i bk3: 16a 15839i bk4: 0a 15918i bk5: 16a 15829i bk6: 0a 15917i bk7: 8a 15875i bk8: 0a 15919i bk9: 48a 15666i bk10: 160a 15411i bk11: 176a 14996i bk12: 184a 15252i bk13: 184a 14718i bk14: 8a 15880i bk15: 8a 15881i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.728672
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=15005 n_act=18 n_pre=3 n_req=119 n_rd=872 n_write=20 bw_util=0.1121
n_activity=3158 dram_eff=0.5649
bk0: 8a 15884i bk1: 8a 15876i bk2: 16a 15840i bk3: 16a 15838i bk4: 0a 15918i bk5: 8a 15875i bk6: 8a 15875i bk7: 16a 15820i bk8: 8a 15875i bk9: 8a 15884i bk10: 168a 15378i bk11: 176a 14924i bk12: 184a 15231i bk13: 176a 14736i bk14: 32a 15813i bk15: 40a 15793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.840621
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f8e485a1dd0 :  mf: uid= 58666, sid01:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (12059), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=14967 n_act=17 n_pre=5 n_req=125 n_rd=907 n_write=22 bw_util=0.1167
n_activity=3264 dram_eff=0.5692
bk0: 8a 15871i bk1: 8a 15872i bk2: 0a 15915i bk3: 0a 15916i bk4: 0a 15919i bk5: 11a 15856i bk6: 16a 15842i bk7: 0a 15922i bk8: 16a 15833i bk9: 8a 15866i bk10: 200a 15146i bk11: 192a 14800i bk12: 176a 15212i bk13: 184a 14692i bk14: 64a 15726i bk15: 24a 15835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.919965
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=15006 n_act=19 n_pre=3 n_req=118 n_rd=872 n_write=18 bw_util=0.1118
n_activity=3123 dram_eff=0.57
bk0: 8a 15881i bk1: 24a 15801i bk2: 8a 15874i bk3: 8a 15882i bk4: 16a 15837i bk5: 8a 15880i bk6: 8a 15877i bk7: 8a 15870i bk8: 8a 15876i bk9: 8a 15875i bk10: 184a 15308i bk11: 176a 14886i bk12: 176a 15175i bk13: 168a 14687i bk14: 32a 15767i bk15: 32a 15814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921912

========= L2 cache stats =========
L2_cache_bank[0]: Access = 141, Miss = 55, Miss_rate = 0.390, Pending_hits = 6, Reservation_fails = 259
L2_cache_bank[1]: Access = 102, Miss = 52, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 115, Miss = 51, Miss_rate = 0.443, Pending_hits = 3, Reservation_fails = 130
L2_cache_bank[3]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 86, Miss = 45, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 110, Miss = 58, Miss_rate = 0.527, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 164, Miss = 60, Miss_rate = 0.366, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 99, Miss = 54, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 55, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 100, Miss = 54, Miss_rate = 0.540, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1331
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4861
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 389
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 502
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 259
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5881
icnt_total_pkts_simt_to_mem=1517
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.92381
	minimum = 6
	maximum = 44
Network latency average = 8.48435
	minimum = 6
	maximum = 39
Slowest packet = 1472
Flit latency average = 7.31399
	minimum = 6
	maximum = 35
Slowest flit = 4148
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.009175
	minimum = 0.00505561 (at node 5)
	maximum = 0.0182002 (at node 23)
Accepted packet rate average = 0.009175
	minimum = 0.00505561 (at node 5)
	maximum = 0.0182002 (at node 23)
Injected flit rate average = 0.0245291
	minimum = 0.00505561 (at node 5)
	maximum = 0.0532524 (at node 23)
Accepted flit rate average= 0.0245291
	minimum = 0.00792046 (at node 19)
	maximum = 0.0519043 (at node 6)
Injected packet length average = 2.67347
Accepted packet length average = 2.67347
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.7656 (2 samples)
	minimum = 6 (2 samples)
	maximum = 39 (2 samples)
Network latency average = 8.44855 (2 samples)
	minimum = 6 (2 samples)
	maximum = 36.5 (2 samples)
Flit latency average = 6.90887 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00819084 (2 samples)
	minimum = 0.00538448 (2 samples)
	maximum = 0.0153848 (2 samples)
Accepted packet rate average = 0.00819084 (2 samples)
	minimum = 0.00538448 (2 samples)
	maximum = 0.0153848 (2 samples)
Injected flit rate average = 0.0227481 (2 samples)
	minimum = 0.00538448 (2 samples)
	maximum = 0.0546217 (2 samples)
Accepted flit rate average = 0.0227481 (2 samples)
	minimum = 0.00738824 (2 samples)
	maximum = 0.0466834 (2 samples)
Injected packet size average = 2.77726 (2 samples)
Accepted packet size average = 2.77726 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 262393 (inst/sec)
gpgpu_simulation_rate = 1722 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,12060)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(82,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(63,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(52,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (372,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(373,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (373,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (373,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(374,12060)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(374,12060)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,12060)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (380,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(381,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (384,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(385,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (390,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (390,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(391,12060)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(391,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (392,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(393,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (397,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (397,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(398,12060)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(398,12060)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (398,12060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(399,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (400,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,12060)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(401,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (406,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(407,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (407,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(408,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (411,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(412,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (412,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (412,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(413,12060)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(413,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (417,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(418,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (418,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(419,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,12060)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(92,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (431,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (431,12060), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(432,12060)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(433,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (437,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (437,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(438,12060)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(438,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (443,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (443,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (443,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(444,12060)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(444,12060)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(445,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (449,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(450,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (450,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (450,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (450,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (450,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (450,12060), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(451,12060)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(451,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (451,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(452,12060)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(452,12060)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(452,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (452,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (452,12060), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(453,12060)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(453,12060)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(454,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (461,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (461,12060), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(462,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (462,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (462,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (462,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (462,12060), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(463,12060)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(463,12060)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(463,12060)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(464,12060)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(464,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (465,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(466,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (468,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(469,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (478,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(479,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (481,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(482,12060)
GPGPU-Sim uArch: cycles simulated: 12560  inst.: 2197457 (ipc=721.4) sim_rate=274682 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 20:30:25 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (513,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(514,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (530,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (530,12060), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(531,12060)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(532,12060)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(115,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (555,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (555,12060), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(556,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (556,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (556,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (556,12060), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(557,12060)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(557,12060)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(557,12060)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(558,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (559,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (559,12060), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(560,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (560,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (560,12060), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(561,12060)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(561,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (561,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (561,12060), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(562,12060)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(562,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (562,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(563,12060)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(563,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (573,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (573,12060), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(574,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (574,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (574,12060), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(575,12060)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(575,12060)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(576,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (583,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (583,12060), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(584,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (584,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(585,12060)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(585,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (585,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(586,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (587,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(588,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (590,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (590,12060), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(591,12060)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(592,12060)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(137,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (683,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(684,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (695,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(696,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (705,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(706,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (738,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(739,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (742,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(743,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (747,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(748,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (753,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(754,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (754,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(755,12060)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (758,12060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(759,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (762,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(763,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (763,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(764,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (768,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(769,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (773,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (773,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (773,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(774,12060)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(774,12060)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(774,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (785,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(786,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (790,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(791,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (792,12060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(793,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (802,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (802,12060), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(803,12060)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(804,12060)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(118,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (815,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(816,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (821,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(822,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (823,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(824,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (825,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(826,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (826,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(827,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (827,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(828,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (832,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (832,12060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(833,12060)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(833,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (837,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(838,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (838,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (838,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(839,12060)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(839,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (849,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(850,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (853,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(854,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (863,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(864,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (865,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (865,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(866,12060)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(866,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (876,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(877,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (880,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(881,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (881,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(882,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (885,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(886,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (898,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(899,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (902,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(903,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (903,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(904,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (906,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(907,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (908,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(909,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (910,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(911,12060)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (914,12060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(915,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (918,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (918,12060), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(919,12060)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(920,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (926,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(927,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (928,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(929,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (934,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (934,12060), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(935,12060)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(199,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (935,12060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(936,12060)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(936,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (943,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(944,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (945,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(946,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (949,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(950,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (977,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(978,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (980,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(981,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (981,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(982,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (984,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(985,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (986,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(987,12060)
GPGPU-Sim uArch: cycles simulated: 13060  inst.: 2554429 (ipc=717.7) sim_rate=283825 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 20:30:26 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1000,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1001,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1019,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1020,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1022,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1022,12060), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1023,12060)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1024,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1036,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1036,12060), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1037,12060)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1038,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1043,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1044,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1046,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1047,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1047,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1048,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1052,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1052,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1053,12060)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1053,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1066,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1067,12060)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(221,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1069,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1070,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1071,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1071,12060), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1072,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1072,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1073,12060)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1073,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1103,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1104,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1110,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1111,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1117,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1118,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1123,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1123,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1124,12060)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1124,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1131,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1132,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1132,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1132,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1133,12060)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1133,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1134,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1135,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1141,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1142,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1157,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1158,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1167,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1176,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1179,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1186,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1196,12060), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(254,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1203,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1204,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1210,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1210,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1218,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1221,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1226,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1227,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1228,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1234,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1238,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1241,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1241,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1247,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1248,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1250,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1253,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1255,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1257,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1264,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1279,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1282,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1292,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1307,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1317,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1319,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1321,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1326,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1334,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1347,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1348,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1363,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1369,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1388,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1391,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1393,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1394,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1394,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1403,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1416,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1417,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1434,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2906,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2949,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3071,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3079,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3254,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (3422,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3547,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (3581,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (3631,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3713,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3721,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (3964,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 16060  inst.: 2760095 (ipc=230.8) sim_rate=276009 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 20:30:27 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4064,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4133,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4250,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4274,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4413,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4427,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4479,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4539,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4662,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (4711,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4833,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4833,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4869,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4869,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4888,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4894,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4984,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5004,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5400,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5425,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5694,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5701,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5811,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5941,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5959,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5994,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6050,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (6078,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6211,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6924,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (7012,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 7013
gpu_sim_insn = 926846
gpu_ipc =     132.1611
gpu_tot_sim_cycle = 19073
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     144.8958
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 327
gpu_stall_icnt2sh    = 695
gpu_total_sim_rate=276359

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 950
	L1I_total_cache_miss_rate = 0.0155
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4343
L1D_cache:
	L1D_cache_core[0]: Access = 594, Miss = 191, Miss_rate = 0.322, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[1]: Access = 554, Miss = 174, Miss_rate = 0.314, Pending_hits = 291, Reservation_fails = 0
	L1D_cache_core[2]: Access = 616, Miss = 202, Miss_rate = 0.328, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[3]: Access = 654, Miss = 225, Miss_rate = 0.344, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[4]: Access = 704, Miss = 248, Miss_rate = 0.352, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[5]: Access = 540, Miss = 161, Miss_rate = 0.298, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[6]: Access = 774, Miss = 287, Miss_rate = 0.371, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[7]: Access = 522, Miss = 159, Miss_rate = 0.305, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[8]: Access = 558, Miss = 183, Miss_rate = 0.328, Pending_hits = 277, Reservation_fails = 0
	L1D_cache_core[9]: Access = 618, Miss = 198, Miss_rate = 0.320, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[10]: Access = 648, Miss = 222, Miss_rate = 0.343, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[11]: Access = 648, Miss = 234, Miss_rate = 0.361, Pending_hits = 283, Reservation_fails = 0
	L1D_cache_core[12]: Access = 710, Miss = 258, Miss_rate = 0.363, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[13]: Access = 632, Miss = 214, Miss_rate = 0.339, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[14]: Access = 524, Miss = 151, Miss_rate = 0.288, Pending_hits = 289, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3107
	L1D_total_cache_miss_rate = 0.3342
	L1D_total_cache_pending_hits = 4422
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1067
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60347
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 950
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4343
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 135, 135, 135, 135, 473, 135, 150, 150, 150, 150, 150, 150, 150, 150, 120, 120, 120, 120, 120, 262, 120, 120, 105, 105, 105, 105, 105, 247, 105, 105, 135, 135, 135, 135, 135, 135, 135, 135, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3549
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2040
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9490	W0_Idle:71650	W0_Scoreboard:150724	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16320 {8:2040,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 277440 {136:2040,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 382 
maxdqlatency = 0 
maxmflatency = 692 
averagemflatency = 216 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 19072 
mrq_lat_table:755 	130 	30 	88 	122 	98 	129 	64 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2173 	902 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3251 	28 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1683 	359 	13 	0 	0 	0 	0 	2 	9 	33 	867 	256 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        12         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         6        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         4         0         1         1         4         0         1         2         0        22        22        22        23         9         3 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1621      3706      6104      4141      2421      2857      1507      4407      2424      3678      2147      3187      1788      1821      1762      3344 
dram[1]:      2199      2890      1384      3422      4065      3071      2537      2568      1147      3610      1694      2737      1810      1837      2279      4097 
dram[2]:      1363      4949      4090      3193      2956      2961      2668      5550      2410      4446      2802       941      2031      2495      2169      3716 
dram[3]:      1675      3271      2118      5271      2273      4857      2568      3293      4535      4622      2267       944      1822      1925      2188      2504 
dram[4]:      3482      4024      3126      1616      1093      5682      2853      1419      4617      2879      1269      4377      1841      1840      3263      2532 
dram[5]:      1385      2432      2256      1419      2535      1453      3710      1578      3521      3360       993       959      1813      1809      5756      2075 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 15.000000 10.000000 10.000000  2.666667  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  4.666667  1.500000  2.750000  6.000000  2.600000 13.000000  3.375000 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  4.000000  3.200000  9.500000  6.500000  6.250000 27.000000  4.285714 15.000000 12.000000 
dram[4]: 14.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.750000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.333333  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1534/265 = 5.788679
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         8         5         5         8         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         6         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         6         6         9         1         0         0         0         0         0 
dram[4]:         7         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         9         7         3         6         4         5         7         7         5         3         0         0         0         0         0 
total reads: 328
min_bank_accesses = 0!
chip skew: 60/46 = 1.30
average mf latency per bank:
dram[0]:        430       154       174       190       130       139       160       196       161       188       577       720       728       854       361       352
dram[1]:        114       126       162       129       167       145       136       207       216       129       562       768       638       751       341       524
dram[2]:        156       161       158       187       185       183       125       176       153       195       584       863       636       772       328       364
dram[3]:        196       149       177       178       188       195       152       190       189       136       602       828       664       667       380       346
dram[4]:        151       201       127       170       162       172       157       144       198       157      2482       685       601       802       475       363
dram[5]:        158       201       177       194       191       159       171       152       135       170       615       879       599       845       431       331
maximum mf latency per bank:
dram[0]:        299       290       293       291       295       254       281       319       305       375       376       642       443       682       312       304
dram[1]:        290       259       282       258       322       284       332       357       421       288       392       636       426       688       281       297
dram[2]:        300       281       349       326       293       291       254       297       337       310       396       637       367       555       304       326
dram[3]:        295       278       293       294       289       291       295       291       309       290       396       654       389       638       322       290
dram[4]:        293       318       259       291       308       297       273       293       304       285       395       677       386       692       307       325
dram[5]:        286       330       348       297       297       335       280       314       254       293       381       644       437       676       312       310

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25174 n_nop=23376 n_act=41 n_pre=25 n_req=260 n_rd=1616 n_write=116 bw_util=0.1376
n_activity=6571 dram_eff=0.5272
bk0: 72a 24722i bk1: 56a 24794i bk2: 64a 24795i bk3: 40a 24885i bk4: 48a 24806i bk5: 40a 24941i bk6: 40a 24910i bk7: 40a 24876i bk8: 56a 24711i bk9: 48a 24810i bk10: 184a 24553i bk11: 224a 23802i bk12: 216a 24228i bk13: 192a 23910i bk14: 136a 24683i bk15: 160a 24538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.675101
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25174 n_nop=23392 n_act=41 n_pre=25 n_req=255 n_rd=1608 n_write=108 bw_util=0.1363
n_activity=6393 dram_eff=0.5368
bk0: 40a 24957i bk1: 24a 25017i bk2: 40a 24919i bk3: 8a 25129i bk4: 56a 24810i bk5: 40a 24892i bk6: 40a 24790i bk7: 128a 24107i bk8: 80a 24563i bk9: 56a 24814i bk10: 200a 24432i bk11: 200a 23966i bk12: 256a 24106i bk13: 224a 23665i bk14: 104a 24837i bk15: 112a 24744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.690752
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25174 n_nop=23452 n_act=43 n_pre=27 n_req=247 n_rd=1544 n_write=108 bw_util=0.1312
n_activity=6349 dram_eff=0.5204
bk0: 32a 24924i bk1: 32a 24951i bk2: 56a 24720i bk3: 64a 24739i bk4: 16a 25067i bk5: 56a 24821i bk6: 24a 25047i bk7: 64a 24802i bk8: 48a 24641i bk9: 128a 24374i bk10: 176a 24513i bk11: 184a 24202i bk12: 224a 24266i bk13: 200a 23928i bk14: 112a 24791i bk15: 128a 24709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.507786
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25174 n_nop=23468 n_act=47 n_pre=31 n_req=238 n_rd=1536 n_write=92 bw_util=0.1293
n_activity=6270 dram_eff=0.5193
bk0: 64a 24742i bk1: 32a 24936i bk2: 40a 24950i bk3: 40a 24933i bk4: 24a 25051i bk5: 24a 24993i bk6: 32a 24928i bk7: 48a 24858i bk8: 80a 24676i bk9: 80a 24672i bk10: 200a 24450i bk11: 200a 24025i bk12: 216a 24351i bk13: 240a 23648i bk14: 120a 24671i bk15: 96a 24868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.562723
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25174 n_nop=23282 n_act=50 n_pre=34 n_req=268 n_rd=1696 n_write=112 bw_util=0.1436
n_activity=6905 dram_eff=0.5237
bk0: 56a 24778i bk1: 48a 24764i bk2: 16a 25053i bk3: 64a 24751i bk4: 72a 24591i bk5: 80a 24600i bk6: 40a 24935i bk7: 56a 24761i bk8: 48a 24900i bk9: 40a 24864i bk10: 208a 24357i bk11: 208a 23957i bk12: 232a 24177i bk13: 216a 23797i bk14: 160a 24612i bk15: 152a 24540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.622229
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25174 n_nop=23336 n_act=43 n_pre=27 n_req=266 n_rd=1648 n_write=120 bw_util=0.1405
n_activity=6675 dram_eff=0.5297
bk0: 48a 24925i bk1: 80a 24612i bk2: 80a 24629i bk3: 56a 24832i bk4: 64a 24768i bk5: 40a 24854i bk6: 40a 24894i bk7: 72a 24636i bk8: 56a 24886i bk9: 40a 24934i bk10: 200a 24291i bk11: 176a 24136i bk12: 208a 24278i bk13: 200a 23798i bk14: 136a 24644i bk15: 152a 24616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.627671

========= L2 cache stats =========
L2_cache_bank[0]: Access = 291, Miss = 102, Miss_rate = 0.351, Pending_hits = 7, Reservation_fails = 259
L2_cache_bank[1]: Access = 240, Miss = 100, Miss_rate = 0.417, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 271, Miss = 102, Miss_rate = 0.376, Pending_hits = 5, Reservation_fails = 130
L2_cache_bank[3]: Access = 236, Miss = 99, Miss_rate = 0.419, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 206, Miss = 86, Miss_rate = 0.417, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 258, Miss = 107, Miss_rate = 0.415, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 232, Miss = 97, Miss_rate = 0.418, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 220, Miss = 95, Miss_rate = 0.432, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 605, Miss = 104, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 243, Miss = 108, Miss_rate = 0.444, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 243, Miss = 104, Miss_rate = 0.428, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 237, Miss = 102, Miss_rate = 0.430, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 3282
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3675
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 389
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 839
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 259
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=11712
icnt_total_pkts_simt_to_mem=4449
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.01743
	minimum = 6
	maximum = 32
Network latency average = 7.79805
	minimum = 6
	maximum = 23
Slowest packet = 2876
Flit latency average = 6.77519
	minimum = 6
	maximum = 21
Slowest flit = 12270
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0206072
	minimum = 0.00499073 (at node 1)
	maximum = 0.0628832 (at node 23)
Accepted packet rate average = 0.0206072
	minimum = 0.00499073 (at node 1)
	maximum = 0.0628832 (at node 23)
Injected flit rate average = 0.0462791
	minimum = 0.00499073 (at node 1)
	maximum = 0.114216 (at node 23)
Accepted flit rate average= 0.0462791
	minimum = 0.0239555 (at node 22)
	maximum = 0.112933 (at node 23)
Injected packet length average = 2.24577
Accepted packet length average = 2.24577
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.51621 (3 samples)
	minimum = 6 (3 samples)
	maximum = 36.6667 (3 samples)
Network latency average = 8.23172 (3 samples)
	minimum = 6 (3 samples)
	maximum = 32 (3 samples)
Flit latency average = 6.86431 (3 samples)
	minimum = 6 (3 samples)
	maximum = 30 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0123296 (3 samples)
	minimum = 0.00525323 (3 samples)
	maximum = 0.0312176 (3 samples)
Accepted packet rate average = 0.0123296 (3 samples)
	minimum = 0.00525323 (3 samples)
	maximum = 0.0312176 (3 samples)
Injected flit rate average = 0.0305918 (3 samples)
	minimum = 0.00525323 (3 samples)
	maximum = 0.0744866 (3 samples)
Accepted flit rate average = 0.0305918 (3 samples)
	minimum = 0.0129107 (3 samples)
	maximum = 0.0687667 (3 samples)
Injected packet size average = 2.48116 (3 samples)
Accepted packet size average = 2.48116 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 276359 (inst/sec)
gpgpu_simulation_rate = 1907 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,19073)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,19073)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,19073)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,19073)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,19073)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,19073)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,19073)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,19073)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,19073)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,19073)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,19073)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,19073)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,19073)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,19073)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,19073)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,19073)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,19073)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,19073)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,19073)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,19073)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,19073)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,19073)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,19073)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,19073)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,19073)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,19073)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,19073)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,19073)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,19073)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,19073)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,19073)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,19073)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,19073)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,19073)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,19073)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,19073)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,19073)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,19073)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,19073)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,19073)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,19073)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,19073)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,19073)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,19073)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,19073)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,19073)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,19073)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,19073)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,19073)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,19073)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,19073)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,19073)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,19073)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,19073)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,19073)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,19073)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,19073)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,19073)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,19073)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,19073)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,19073)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,19073)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,19073)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,19073)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,19073)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,19073)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,19073)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,19073)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,19073)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,19073)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,19073)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,19073)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,19073)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,19073)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,19073)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,19073)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,19073)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,19073)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,19073)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,19073)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,19073)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,19073)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,19073)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,19073)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,19073)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,19073)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,19073)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,19073)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,19073)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,19073)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(1,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(11,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(65,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,19073), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,19073)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,19073), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,19073)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (390,19073), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(391,19073)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (398,19073), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(399,19073)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,19073), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,19073)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (403,19073), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(404,19073)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (404,19073), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(405,19073)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (414,19073), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(415,19073)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (420,19073), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(421,19073)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (426,19073), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(427,19073)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (434,19073), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(435,19073)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (436,19073), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(437,19073)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (442,19073), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (442,19073), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(443,19073)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(443,19073)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (452,19073), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (452,19073), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(453,19073)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (453,19073), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(454,19073)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(454,19073)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (456,19073), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(457,19073)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(92,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (460,19073), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(461,19073)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (492,19073), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(493,19073)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (496,19073), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(497,19073)
GPGPU-Sim uArch: cycles simulated: 19573  inst.: 3104107 (ipc=681.0) sim_rate=282191 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 20:30:28 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (517,19073), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(518,19073)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (525,19073), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(526,19073)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (528,19073), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(529,19073)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (529,19073), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(530,19073)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (531,19073), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(532,19073)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (534,19073), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (534,19073), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(535,19073)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(535,19073)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (537,19073), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(538,19073)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (540,19073), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(541,19073)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (550,19073), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(551,19073)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (554,19073), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(555,19073)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (576,19073), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(577,19073)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (623,19073), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(624,19073)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(122,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (676,19073), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(677,19073)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (705,19073), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(706,19073)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (767,19073), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(768,19073)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (776,19073), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(777,19073)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (784,19073), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(785,19073)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (798,19073), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(799,19073)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (824,19073), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(825,19073)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (825,19073), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(826,19073)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (834,19073), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(835,19073)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (870,19073), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(871,19073)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (876,19073), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(877,19073)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1016,19073), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1017,19073)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1030,19073), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1031,19073)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1096,19073), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1097,19073)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1111,19073), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1112,19073)
GPGPU-Sim uArch: cycles simulated: 21073  inst.: 3264543 (ipc=250.5) sim_rate=272045 (inst/sec) elapsed = 0:0:00:12 / Sun Feb 28 20:30:29 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(130,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2511,19073), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2512,19073)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2526,19073), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2527,19073)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2813,19073), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2814,19073)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2837,19073), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2838,19073)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2849,19073), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2850,19073)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3096,19073), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3097,19073)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (3196,19073), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(3197,19073)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3212,19073), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3213,19073)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3236,19073), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3237,19073)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3344,19073), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3345,19073)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (3366,19073), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(3367,19073)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3441,19073), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(3442,19073)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3442,19073), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3443,19073)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3463,19073), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3464,19073)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (3522,19073), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(3523,19073)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3546,19073), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3547,19073)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3561,19073), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3562,19073)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3573,19073), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3574,19073)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3610,19073), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3611,19073)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3647,19073), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3648,19073)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3665,19073), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3666,19073)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3892,19073), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3893,19073)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3944,19073), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3945,19073)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3946,19073), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3947,19073)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3987,19073), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3988,19073)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(162,0,0) tid=(182,0,0)
GPGPU-Sim uArch: cycles simulated: 23073  inst.: 3360053 (ipc=149.1) sim_rate=258465 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 20:30:30 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4052,19073), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4053,19073)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4074,19073), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4075,19073)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4116,19073), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4117,19073)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4129,19073), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4130,19073)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4218,19073), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4219,19073)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4307,19073), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4308,19073)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4308,19073), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4309,19073)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4326,19073), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(4327,19073)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4371,19073), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4372,19073)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4427,19073), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4428,19073)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4525,19073), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4526,19073)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4653,19073), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(4654,19073)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4689,19073), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4690,19073)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4693,19073), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4694,19073)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4702,19073), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(4703,19073)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4706,19073), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(4707,19073)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4712,19073), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4713,19073)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4734,19073), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4735,19073)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4790,19073), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4791,19073)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4800,19073), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4801,19073)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4864,19073), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4865,19073)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4939,19073), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4940,19073)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4960,19073), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4961,19073)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5000,19073), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5001,19073)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5010,19073), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5011,19073)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(186,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5112,19073), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(5113,19073)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5125,19073), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(5126,19073)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5155,19073), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5155,19073), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5156,19073)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5156,19073)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5198,19073), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5199,19073)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5203,19073), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(5204,19073)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5253,19073), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5254,19073)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5265,19073), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5266,19073)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5326,19073), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(5327,19073)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5388,19073), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5389,19073)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5405,19073), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(5406,19073)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5509,19073), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5510,19073)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5517,19073), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(5518,19073)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5558,19073), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5559,19073)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5611,19073), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5612,19073)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5625,19073), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5626,19073)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5744,19073), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5745,19073)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5753,19073), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5754,19073)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5788,19073), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5789,19073)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5890,19073), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5891,19073)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5931,19073), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5932,19073)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5983,19073), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5984,19073)
GPGPU-Sim uArch: cycles simulated: 25073  inst.: 3540069 (ipc=129.4) sim_rate=252862 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 20:30:31 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6023,19073), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(6024,19073)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(211,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6119,19073), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6120,19073)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6197,19073), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(6198,19073)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6245,19073), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(6246,19073)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (6275,19073), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(6276,19073)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6380,19073), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6381,19073)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6422,19073), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6423,19073)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6502,19073), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6503,19073)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6504,19073), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6505,19073)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6750,19073), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(6751,19073)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6821,19073), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6822,19073)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6975,19073), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(6976,19073)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7097,19073), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(7098,19073)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7276,19073), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(7277,19073)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7507,19073), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(7508,19073)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7638,19073), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7639,19073)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7993,19073), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7994,19073)
GPGPU-Sim uArch: cycles simulated: 27073  inst.: 3620249 (ipc=107.1) sim_rate=241349 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 20:30:32 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (8039,19073), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(8040,19073)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8059,19073), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(8060,19073)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8310,19073), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8311,19073)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (8347,19073), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(8348,19073)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(144,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8689,19073), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8690,19073)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8823,19073), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(8824,19073)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9100,19073), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(9101,19073)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9324,19073), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9325,19073)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (9704,19073), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(9705,19073)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9706,19073), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9707,19073)
GPGPU-Sim uArch: cycles simulated: 29073  inst.: 3668998 (ipc=90.5) sim_rate=229312 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 20:30:33 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (10002,19073), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(10003,19073)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (10034,19073), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(10035,19073)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10081,19073), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(10082,19073)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (10412,19073), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(10413,19073)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10488,19073), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(10489,19073)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (10749,19073), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(10750,19073)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (10997,19073), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(10998,19073)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11684,19073), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11685,19073)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (11711,19073), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(11712,19073)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (11884,19073), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(11885,19073)
GPGPU-Sim uArch: cycles simulated: 31073  inst.: 3722257 (ipc=79.9) sim_rate=218956 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 20:30:34 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (12266,19073), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(12267,19073)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12301,19073), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(12302,19073)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12311,19073), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(12312,19073)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12312,19073), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(12313,19073)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(250,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (12429,19073), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(12430,19073)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12700,19073), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12701,19073)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (13035,19073), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(13036,19073)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13047,19073), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13048,19073)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13781,19073), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 33073  inst.: 3764626 (ipc=71.5) sim_rate=209145 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 20:30:35 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (14505,19073), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (14683,19073), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15588,19073), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (15816,19073), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (15881,19073), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15934,19073), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 35073  inst.: 3783306 (ipc=63.7) sim_rate=199121 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 20:30:36 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16027,19073), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16030,19073), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16078,19073), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16156,19073), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (16339,19073), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16355,19073), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16843,19073), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (16946,19073), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16956,19073), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (16994,19073), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (17017,19073), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (17244,19073), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17303,19073), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (17318,19073), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17322,19073), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (17371,19073), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (17422,19073), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17485,19073), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17538,19073), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (17733,19073), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17746,19073), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17763,19073), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (17772,19073), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (17847,19073), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17955,19073), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (17957,19073), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (17975,19073), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (18021,19073), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (18081,19073), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18137,19073), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18375,19073), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 37573  inst.: 3804240 (ipc=56.3) sim_rate=190212 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 20:30:37 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18540,19073), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18567,19073), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (18573,19073), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18608,19073), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (18708,19073), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (18714,19073), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (18918,19073), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (19030,19073), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (19069,19073), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19211,19073), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19360,19073), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (19372,19073), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19382,19073), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (19434,19073), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19590,19073), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (19857,19073), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (19943,19073), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (20005,19073), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (20057,19073), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (20348,19073), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20369,19073), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (20593,19073), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (20756,19073), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21265,19073), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21400,19073), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 40573  inst.: 3826945 (ipc=49.5) sim_rate=182235 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 20:30:38 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (21525,19073), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21534,19073), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21703,19073), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (21794,19073), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21839,19073), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21882,19073), 1 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(234,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (22053,19073), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22282,19073), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22423,19073), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (22656,19073), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (22807,19073), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (22821,19073), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (22861,19073), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (22945,19073), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23102,19073), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (23270,19073), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (23307,19073), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (23359,19073), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23369,19073), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (23437,19073), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (23816,19073), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23899,19073), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (24390,19073), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (24539,19073), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25153,19073), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (25679,19073), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (26263,19073), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 26264
gpu_sim_insn = 1075262
gpu_ipc =      40.9405
gpu_tot_sim_cycle = 45337
gpu_tot_sim_insn = 3838860
gpu_tot_ipc =      84.6739
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 6967
gpu_stall_icnt2sh    = 19980
gpu_total_sim_rate=182802

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 147829
	L1I_total_cache_misses = 950
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4343
L1D_cache:
	L1D_cache_core[0]: Access = 3502, Miss = 1877, Miss_rate = 0.536, Pending_hits = 482, Reservation_fails = 9934
	L1D_cache_core[1]: Access = 2953, Miss = 1461, Miss_rate = 0.495, Pending_hits = 431, Reservation_fails = 8677
	L1D_cache_core[2]: Access = 2757, Miss = 1362, Miss_rate = 0.494, Pending_hits = 412, Reservation_fails = 6131
	L1D_cache_core[3]: Access = 3328, Miss = 1718, Miss_rate = 0.516, Pending_hits = 432, Reservation_fails = 7355
	L1D_cache_core[4]: Access = 3043, Miss = 1541, Miss_rate = 0.506, Pending_hits = 423, Reservation_fails = 7587
	L1D_cache_core[5]: Access = 3570, Miss = 1902, Miss_rate = 0.533, Pending_hits = 454, Reservation_fails = 9982
	L1D_cache_core[6]: Access = 3741, Miss = 1990, Miss_rate = 0.532, Pending_hits = 497, Reservation_fails = 8407
	L1D_cache_core[7]: Access = 3648, Miss = 1917, Miss_rate = 0.525, Pending_hits = 460, Reservation_fails = 9030
	L1D_cache_core[8]: Access = 2951, Miss = 1502, Miss_rate = 0.509, Pending_hits = 393, Reservation_fails = 8777
	L1D_cache_core[9]: Access = 3771, Miss = 1994, Miss_rate = 0.529, Pending_hits = 433, Reservation_fails = 8465
	L1D_cache_core[10]: Access = 3580, Miss = 1908, Miss_rate = 0.533, Pending_hits = 444, Reservation_fails = 9195
	L1D_cache_core[11]: Access = 4059, Miss = 2260, Miss_rate = 0.557, Pending_hits = 454, Reservation_fails = 10098
	L1D_cache_core[12]: Access = 3826, Miss = 2034, Miss_rate = 0.532, Pending_hits = 423, Reservation_fails = 9518
	L1D_cache_core[13]: Access = 4797, Miss = 2661, Miss_rate = 0.555, Pending_hits = 510, Reservation_fails = 9140
	L1D_cache_core[14]: Access = 2930, Miss = 1510, Miss_rate = 0.515, Pending_hits = 419, Reservation_fails = 7631
	L1D_total_cache_accesses = 52456
	L1D_total_cache_misses = 27637
	L1D_total_cache_miss_rate = 0.5269
	L1D_total_cache_pending_hits = 6667
	L1D_total_cache_reservation_fails = 129927
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 27062
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17623
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 84912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26582
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 529
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 45015
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 146879
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 950
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4343
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
395, 451, 535, 225, 666, 638, 225, 593, 165, 165, 391, 617, 165, 165, 503, 165, 466, 210, 492, 352, 210, 660, 210, 210, 348, 150, 150, 348, 477, 451, 150, 490, 434, 826, 376, 602, 337, 951, 264, 337, 195, 195, 337, 365, 337, 591, 195, 421, 
gpgpu_n_tot_thrd_icount = 8438144
gpgpu_n_tot_w_icount = 263692
gpgpu_n_stall_shd_mem = 139054
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11807
gpgpu_n_mem_write_global = 16366
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292524
gpgpu_n_store_insn = 17828
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537650
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 135539
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:209137	W0_Idle:94015	W0_Scoreboard:439358	W1:112016	W2:22919	W3:4508	W4:1369	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 94456 {8:11807,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 654736 {40:16365,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1605752 {136:11807,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 130928 {8:16366,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 566 
maxdqlatency = 0 
maxmflatency = 1040 
averagemflatency = 319 
max_icnt2mem_latency = 794 
max_icnt2sh_latency = 45336 
mrq_lat_table:3335 	488 	132 	236 	640 	605 	594 	344 	219 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9679 	15732 	2775 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7710 	1043 	1506 	4574 	8132 	5223 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5700 	4399 	1634 	89 	0 	0 	0 	2 	9 	33 	867 	9075 	6380 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        17        18        26        16        21        25        30        26        20        22        27        24        17        17 
dram[1]:        16        17        23        14        22        14        22        18        16        21        20        22        25        23        16        13 
dram[2]:        18        18        17        20        23        18        20        17        20        18        20        22        22        22        14        16 
dram[3]:        25        12        20        18        16        25        24        20        26        18        20        22        27        20        15        12 
dram[4]:        22        18        16        22        20        16        10        17        25        27        22        22        22        23        11        15 
dram[5]:         8        11        12        24        20        24        15        18        16        16        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      2681      3706      6104      4141      4959      4621      3357      4556      6493      4183      6681      7113      4486      4424      2754      3344 
dram[1]:      3042      2890      4100      3422      4065      4744      3690      3894      6288      4603      6207      6276      4700      4963      5728      4097 
dram[2]:      2835      7865      4090      4801      3590      5216      3686      5550      3957      5514      4215      5297      9111      3309      2805      5968 
dram[3]:      2833      3336      2970      6516      3221      4857      4397      4016      4535      4622      6568      7420      3077      1947      2575      2978 
dram[4]:      3920      5633      3126      7947      4716      5682      3689      4635      4617      3988      3931      5097      2430      1840      3269      2857 
dram[5]:      2265      3657      3583      3590      4220      4467      3710      4074      4184      3360      4525      7628      3233      2038      6272      3598 
average row accesses per activate:
dram[0]:  6.181818  4.375000  4.444445  4.611111  5.187500  4.095238  5.187500  3.565217  6.153846  3.230769  5.222222  3.933333  6.285714  4.888889  3.545455  3.916667 
dram[1]:  5.142857  5.818182  5.428571  3.857143  3.826087  4.666667  4.555555  3.407408  3.137931  4.611111  4.000000  3.687500  6.166667  5.285714  4.666667  3.833333 
dram[2]:  5.769231  5.416667  4.764706  4.941176  4.529412  4.263158  3.818182  4.421052  3.791667  3.913043  6.444445  3.714286  3.461539  4.363636  5.375000  6.000000 
dram[3]:  4.157895  4.533333  3.230769  4.421052  8.250000  4.578948  5.266667  4.136364  3.680000  3.333333  4.214286  4.307693  5.285714  3.142857  4.500000  4.555555 
dram[4]:  4.866667  3.818182  5.692307  4.421052  4.000000  4.933333  4.631579  5.000000  3.444444  4.526316  4.125000  4.727273  3.214286  3.384615  3.727273  4.500000 
dram[5]:  4.294117  3.454545  4.200000  5.571429  4.166667  5.312500  3.840000  4.473684  6.000000  2.933333  4.500000  5.555555  4.333333  3.818182  5.375000  2.750000 
average row locality = 6595/1530 = 4.310458
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        39        48        53        51        56        52        53        52        52        38        51        44        44        39        47 
dram[1]:        42        37        45        48        57        53        50        61        59        55        48        49        37        37        42        46 
dram[2]:        43        36        49        53        46        52        51        54        58        59        46        46        45        47        43        42 
dram[3]:        46        39        53        53        37        54        50        57        62        68        48        46        37        44        45        41 
dram[4]:        43        53        42        53        55        46        58        44        61        55        55        42        45        44        41        36 
dram[5]:        45        48        52        49        46        53        65        54        60        59        52        42        39        42        43        44 
total reads: 4641
bank skew: 68/36 = 1.89
chip skew: 793/759 = 1.04
number of total write accesses:
dram[0]:        28        31        32        30        32        30        31        29        28        32         9         8         0         0         0         0 
dram[1]:        30        27        31        33        31        31        32        31        32        28        12        10         0         0         0         0 
dram[2]:        32        29        32        31        31        29        33        30        33        31        12         6         0         1         0         0 
dram[3]:        33        29        31        31        29        33        29        34        30        32        11        10         0         0         0         0 
dram[4]:        30        31        32        31        29        28        30        31        32        31        11        10         0         0         0         0 
dram[5]:        28        28        32        29        29        32        31        31        30        29        11         8         0         0         0         0 
total reads: 1954
min_bank_accesses = 0!
chip skew: 332/318 = 1.04
average mf latency per bank:
dram[0]:        514       427       484       521       562       648       620       635       762       696      1901      2046      2915      3228      3428      2722
dram[1]:        468       441       505       491       555       498       587       570       646       706      1733      1894      3946      3475      2666      2827
dram[2]:        562       576       546       509       563       520       702       645       747       674      1826      1938      2957      3325      2506      3174
dram[3]:        470       478       572       516       562       568       688       599       793       625      1642      1967      3550      2825      2651      2749
dram[4]:        652       485       671       641       671       524       713       630       780       722     26662      1837      3815      3127      3910      3336
dram[5]:        467       483       496       518       504       482       760       666       810       672      1541      2143      3098      3348      3110      2871
maximum mf latency per bank:
dram[0]:        618       659       712       709       678       807      1014       771       722       715       741       760       605       710       660       716
dram[1]:        627       702       663       670       687       787       746       823       802       781       737       705       641       688       718       654
dram[2]:        648       696       770       651       671       789       818       674       738       935       662       775       667       641       622       646
dram[3]:        762       824       689       705       828      1040       648       672       943       701       622       680       617       643       670       651
dram[4]:        843       694       917       723       795       706       853       754       801       694       926       708       921       692       879       634
dram[5]:        660       623       666       779       687       662       841       831      1025       726       722       644       616       676       668       659

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59842 n_nop=52664 n_act=241 n_pre=225 n_req=1079 n_rd=6072 n_write=640 bw_util=0.2243
n_activity=23519 dram_eff=0.5708
bk0: 320a 56903i bk1: 312a 56569i bk2: 384a 56173i bk3: 424a 55556i bk4: 408a 55615i bk5: 448a 54970i bk6: 416a 54457i bk7: 424a 54450i bk8: 416a 56006i bk9: 416a 55818i bk10: 304a 57667i bk11: 408a 56924i bk12: 352a 57762i bk13: 352a 57055i bk14: 312a 58174i bk15: 376a 57560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.955633
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59842 n_nop=52558 n_act=258 n_pre=242 n_req=1094 n_rd=6128 n_write=656 bw_util=0.2267
n_activity=24351 dram_eff=0.5572
bk0: 336a 57019i bk1: 296a 56981i bk2: 360a 56387i bk3: 384a 56068i bk4: 456a 55377i bk5: 424a 55844i bk6: 400a 55681i bk7: 488a 54885i bk8: 472a 55996i bk9: 440a 56291i bk10: 384a 57754i bk11: 392a 57132i bk12: 296a 58520i bk13: 296a 57879i bk14: 336a 58253i bk15: 368a 57988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.780271
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59842 n_nop=52548 n_act=245 n_pre=229 n_req=1100 n_rd=6160 n_write=660 bw_util=0.2279
n_activity=23963 dram_eff=0.5692
bk0: 344a 55237i bk1: 288a 56822i bk2: 392a 55578i bk3: 424a 55562i bk4: 368a 54981i bk5: 416a 54900i bk6: 408a 54858i bk7: 432a 55324i bk8: 464a 55046i bk9: 472a 55806i bk10: 368a 56944i bk11: 368a 57211i bk12: 360a 57974i bk13: 376a 57129i bk14: 344a 57903i bk15: 336a 58168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.955767
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59842 n_nop=52424 n_act=265 n_pre=249 n_req=1112 n_rd=6240 n_write=664 bw_util=0.2307
n_activity=24624 dram_eff=0.5608
bk0: 368a 55111i bk1: 312a 55953i bk2: 424a 55526i bk3: 424a 54753i bk4: 296a 54785i bk5: 432a 55035i bk6: 400a 55685i bk7: 456a 54297i bk8: 496a 55011i bk9: 544a 55442i bk10: 384a 57880i bk11: 368a 57173i bk12: 296a 58330i bk13: 352a 57352i bk14: 360a 57963i bk15: 328a 57950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.00536
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59842 n_nop=52500 n_act=258 n_pre=242 n_req=1099 n_rd=6184 n_write=658 bw_util=0.2287
n_activity=24534 dram_eff=0.5578
bk0: 344a 56467i bk1: 424a 55610i bk2: 336a 56637i bk3: 424a 55286i bk4: 440a 55955i bk5: 368a 55645i bk6: 464a 56269i bk7: 352a 55860i bk8: 488a 55487i bk9: 440a 55997i bk10: 440a 57049i bk11: 336a 57496i bk12: 360a 57883i bk13: 352a 57286i bk14: 328a 58263i bk15: 288a 58145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.672621
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59842 n_nop=52352 n_act=263 n_pre=247 n_req=1111 n_rd=6344 n_write=636 bw_util=0.2333
n_activity=24844 dram_eff=0.5619
bk0: 360a 56571i bk1: 384a 56358i bk2: 416a 56044i bk3: 392a 55162i bk4: 368a 56488i bk5: 424a 55241i bk6: 520a 54066i bk7: 432a 55638i bk8: 480a 55446i bk9: 472a 55737i bk10: 416a 57565i bk11: 336a 57358i bk12: 312a 58068i bk13: 336a 57528i bk14: 344a 57730i bk15: 352a 57535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.777731

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1983, Miss = 364, Miss_rate = 0.184, Pending_hits = 15, Reservation_fails = 259
L2_cache_bank[1]: Access = 2054, Miss = 395, Miss_rate = 0.192, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 1990, Miss = 380, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 130
L2_cache_bank[3]: Access = 1939, Miss = 386, Miss_rate = 0.199, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 1978, Miss = 381, Miss_rate = 0.193, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 2042, Miss = 389, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1979, Miss = 378, Miss_rate = 0.191, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1920, Miss = 402, Miss_rate = 0.209, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 6369, Miss = 400, Miss_rate = 0.063, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 1982, Miss = 373, Miss_rate = 0.188, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[10]: Access = 2031, Miss = 402, Miss_rate = 0.198, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 1981, Miss = 391, Miss_rate = 0.197, Pending_hits = 6, Reservation_fails = 1
L2_total_cache_accesses = 28248
L2_total_cache_misses = 4641
L2_total_cache_miss_rate = 0.1643
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 390
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9036
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2742
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14413
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1894
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 259
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.034

icnt_total_pkts_mem_to_simt=75746
icnt_total_pkts_simt_to_mem=44617
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 59.1143
	minimum = 6
	maximum = 528
Network latency average = 34.3399
	minimum = 6
	maximum = 389
Slowest packet = 20484
Flit latency average = 27.5729
	minimum = 6
	maximum = 388
Slowest flit = 79175
Fragmentation average = 0.0420572
	minimum = 0
	maximum = 194
Injected packet rate average = 0.0704132
	minimum = 0.045233 (at node 2)
	maximum = 0.219464 (at node 23)
Accepted packet rate average = 0.0704132
	minimum = 0.045233 (at node 2)
	maximum = 0.219464 (at node 23)
Injected flit rate average = 0.146944
	minimum = 0.0735227 (at node 2)
	maximum = 0.336278 (at node 23)
Accepted flit rate average= 0.146944
	minimum = 0.0982333 (at node 15)
	maximum = 0.409724 (at node 23)
Injected packet length average = 2.08688
Accepted packet length average = 2.08688
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.1657 (4 samples)
	minimum = 6 (4 samples)
	maximum = 159.5 (4 samples)
Network latency average = 14.7588 (4 samples)
	minimum = 6 (4 samples)
	maximum = 121.25 (4 samples)
Flit latency average = 12.0415 (4 samples)
	minimum = 6 (4 samples)
	maximum = 119.5 (4 samples)
Fragmentation average = 0.0105143 (4 samples)
	minimum = 0 (4 samples)
	maximum = 48.5 (4 samples)
Injected packet rate average = 0.0268505 (4 samples)
	minimum = 0.0152482 (4 samples)
	maximum = 0.0782792 (4 samples)
Accepted packet rate average = 0.0268505 (4 samples)
	minimum = 0.0152482 (4 samples)
	maximum = 0.0782792 (4 samples)
Injected flit rate average = 0.0596798 (4 samples)
	minimum = 0.0223206 (4 samples)
	maximum = 0.139934 (4 samples)
Accepted flit rate average = 0.0596798 (4 samples)
	minimum = 0.0342413 (4 samples)
	maximum = 0.154006 (4 samples)
Injected packet size average = 2.22267 (4 samples)
Accepted packet size average = 2.22267 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 182802 (inst/sec)
gpgpu_simulation_rate = 2158 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,45337)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,45337)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,45337)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,45337)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,45337)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,45337)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,45337)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,45337)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,45337)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,45337)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,45337)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,45337)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,45337)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,45337)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,45337)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,45337)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,45337)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,45337)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,45337)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,45337)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,45337)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,45337)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,45337)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,45337)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,45337)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,45337)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,45337)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,45337)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,45337)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,45337)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,45337)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,45337)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,45337)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,45337)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,45337)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,45337)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,45337)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,45337)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,45337)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,45337)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,45337)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,45337)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,45337)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,45337)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,45337)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,45337)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,45337)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,45337)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,45337)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,45337)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,45337)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,45337)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,45337)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,45337)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,45337)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,45337)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,45337)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,45337)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,45337)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,45337)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,45337)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,45337)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,45337)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,45337)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,45337)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,45337)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,45337)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,45337)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,45337)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,45337)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,45337)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,45337)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,45337)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,45337)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,45337)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,45337)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,45337)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,45337)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,45337)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,45337)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,45337)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,45337)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,45337)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,45337)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,45337)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,45337)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,45337)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,45337)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,45337)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,45337)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(31,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(49,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(42,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 45837  inst.: 4142066 (ipc=606.4) sim_rate=188275 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 20:30:39 2016
GPGPU-Sim uArch: cycles simulated: 46837  inst.: 4154070 (ipc=210.1) sim_rate=180611 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 20:30:40 2016
GPGPU-Sim uArch: cycles simulated: 48837  inst.: 4162100 (ipc=92.4) sim_rate=173420 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 20:30:41 2016
GPGPU-Sim uArch: cycles simulated: 50837  inst.: 4174517 (ipc=61.0) sim_rate=166980 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 20:30:42 2016
GPGPU-Sim uArch: cycles simulated: 52837  inst.: 4188327 (ipc=46.6) sim_rate=161089 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 20:30:43 2016
GPGPU-Sim uArch: cycles simulated: 54337  inst.: 4199227 (ipc=40.0) sim_rate=155526 (inst/sec) elapsed = 0:0:00:27 / Sun Feb 28 20:30:44 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(22,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 56337  inst.: 4214900 (ipc=34.2) sim_rate=150532 (inst/sec) elapsed = 0:0:00:28 / Sun Feb 28 20:30:45 2016
GPGPU-Sim uArch: cycles simulated: 58337  inst.: 4231263 (ipc=30.2) sim_rate=145905 (inst/sec) elapsed = 0:0:00:29 / Sun Feb 28 20:30:46 2016
GPGPU-Sim uArch: cycles simulated: 59837  inst.: 4241815 (ipc=27.8) sim_rate=141393 (inst/sec) elapsed = 0:0:00:30 / Sun Feb 28 20:30:47 2016
GPGPU-Sim uArch: cycles simulated: 61837  inst.: 4258565 (ipc=25.4) sim_rate=137373 (inst/sec) elapsed = 0:0:00:31 / Sun Feb 28 20:30:48 2016
GPGPU-Sim uArch: cycles simulated: 63837  inst.: 4272682 (ipc=23.4) sim_rate=133521 (inst/sec) elapsed = 0:0:00:32 / Sun Feb 28 20:30:49 2016
GPGPU-Sim uArch: cycles simulated: 65337  inst.: 4284044 (ipc=22.3) sim_rate=129819 (inst/sec) elapsed = 0:0:00:33 / Sun Feb 28 20:30:50 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(27,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 67337  inst.: 4298338 (ipc=20.9) sim_rate=126421 (inst/sec) elapsed = 0:0:00:34 / Sun Feb 28 20:30:51 2016
GPGPU-Sim uArch: cycles simulated: 69337  inst.: 4314544 (ipc=19.8) sim_rate=123272 (inst/sec) elapsed = 0:0:00:35 / Sun Feb 28 20:30:52 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24281,45337), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24282,45337)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24820,45337), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(24821,45337)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25126,45337), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(25127,45337)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (25277,45337), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(25278,45337)
GPGPU-Sim uArch: cycles simulated: 71337  inst.: 4339479 (ipc=19.3) sim_rate=120541 (inst/sec) elapsed = 0:0:00:36 / Sun Feb 28 20:30:53 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (26010,45337), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(26011,45337)
GPGPU-Sim uArch: cycles simulated: 73337  inst.: 4359426 (ipc=18.6) sim_rate=117822 (inst/sec) elapsed = 0:0:00:37 / Sun Feb 28 20:30:54 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (28518,45337), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(28519,45337)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28890,45337), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(28891,45337)
GPGPU-Sim uArch: cycles simulated: 75337  inst.: 4380488 (ipc=18.1) sim_rate=115276 (inst/sec) elapsed = 0:0:00:38 / Sun Feb 28 20:30:55 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (30496,45337), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(30497,45337)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(18,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (31819,45337), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(31820,45337)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31878,45337), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(31879,45337)
GPGPU-Sim uArch: cycles simulated: 77337  inst.: 4402671 (ipc=17.6) sim_rate=112889 (inst/sec) elapsed = 0:0:00:39 / Sun Feb 28 20:30:56 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32580,45337), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(32581,45337)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (32604,45337), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(32605,45337)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (33755,45337), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(33756,45337)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (33860,45337), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(33861,45337)
GPGPU-Sim uArch: cycles simulated: 79337  inst.: 4429554 (ipc=17.4) sim_rate=110738 (inst/sec) elapsed = 0:0:00:40 / Sun Feb 28 20:30:57 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (34413,45337), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(34414,45337)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (34712,45337), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(34713,45337)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (35504,45337), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(35505,45337)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35576,45337), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35577,45337)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (35938,45337), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(35939,45337)
GPGPU-Sim uArch: cycles simulated: 81337  inst.: 4463009 (ipc=17.3) sim_rate=108853 (inst/sec) elapsed = 0:0:00:41 / Sun Feb 28 20:30:58 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (36048,45337), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(36049,45337)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (36267,45337), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(36268,45337)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36409,45337), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36410,45337)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (37289,45337), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(37290,45337)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(112,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (37605,45337), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(37606,45337)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (37615,45337), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(37616,45337)
GPGPU-Sim uArch: cycles simulated: 83337  inst.: 4500415 (ipc=17.4) sim_rate=107152 (inst/sec) elapsed = 0:0:00:42 / Sun Feb 28 20:30:59 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (38544,45337), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(38545,45337)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (38598,45337), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(38599,45337)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (38622,45337), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(38623,45337)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38678,45337), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(38679,45337)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (38707,45337), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(38708,45337)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (38751,45337), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(38752,45337)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (39216,45337), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(39217,45337)
GPGPU-Sim uArch: cycles simulated: 84837  inst.: 4530599 (ipc=17.5) sim_rate=105362 (inst/sec) elapsed = 0:0:00:43 / Sun Feb 28 20:31:00 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (39928,45337), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(39929,45337)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (40249,45337), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(40250,45337)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (40567,45337), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(40568,45337)
GPGPU-Sim uArch: cycles simulated: 86837  inst.: 4560746 (ipc=17.4) sim_rate=103653 (inst/sec) elapsed = 0:0:00:44 / Sun Feb 28 20:31:01 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (42878,45337), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(42879,45337)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(101,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 88837  inst.: 4585981 (ipc=17.2) sim_rate=101910 (inst/sec) elapsed = 0:0:00:45 / Sun Feb 28 20:31:02 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (43854,45337), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(43855,45337)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (44115,45337), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(44116,45337)
GPGPU-Sim uArch: cycles simulated: 90837  inst.: 4607384 (ipc=16.9) sim_rate=100160 (inst/sec) elapsed = 0:0:00:46 / Sun Feb 28 20:31:03 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (47057,45337), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(47058,45337)
GPGPU-Sim uArch: cycles simulated: 92837  inst.: 4629221 (ipc=16.6) sim_rate=98494 (inst/sec) elapsed = 0:0:00:47 / Sun Feb 28 20:31:04 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (47744,45337), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(47745,45337)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (48940,45337), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(48941,45337)
GPGPU-Sim uArch: cycles simulated: 94837  inst.: 4651912 (ipc=16.4) sim_rate=96914 (inst/sec) elapsed = 0:0:00:48 / Sun Feb 28 20:31:05 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (49780,45337), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(49781,45337)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (49849,45337), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(49850,45337)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (49933,45337), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(49934,45337)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (50254,45337), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(50255,45337)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(132,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 96837  inst.: 4682494 (ipc=16.4) sim_rate=95561 (inst/sec) elapsed = 0:0:00:49 / Sun Feb 28 20:31:06 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (52880,45337), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(52881,45337)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (52912,45337), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(52913,45337)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (53436,45337), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(53437,45337)
GPGPU-Sim uArch: cycles simulated: 98837  inst.: 4710747 (ipc=16.3) sim_rate=94214 (inst/sec) elapsed = 0:0:00:50 / Sun Feb 28 20:31:07 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (54252,45337), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(54253,45337)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (54913,45337), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(54914,45337)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (55389,45337), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(55390,45337)
GPGPU-Sim uArch: cycles simulated: 100837  inst.: 4741246 (ipc=16.3) sim_rate=92965 (inst/sec) elapsed = 0:0:00:51 / Sun Feb 28 20:31:08 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (55520,45337), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(55521,45337)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (56237,45337), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(56238,45337)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (56790,45337), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(56791,45337)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(142,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (57422,45337), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(57423,45337)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (57468,45337), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(57469,45337)
GPGPU-Sim uArch: cycles simulated: 102837  inst.: 4775489 (ipc=16.3) sim_rate=91836 (inst/sec) elapsed = 0:0:00:52 / Sun Feb 28 20:31:09 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (57751,45337), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(57752,45337)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (58509,45337), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(58510,45337)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (58767,45337), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(58768,45337)
GPGPU-Sim uArch: cycles simulated: 104337  inst.: 4799559 (ipc=16.3) sim_rate=90557 (inst/sec) elapsed = 0:0:00:53 / Sun Feb 28 20:31:10 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (59434,45337), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(59435,45337)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (60162,45337), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(60163,45337)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (60926,45337), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(60927,45337)
GPGPU-Sim uArch: cycles simulated: 106337  inst.: 4826435 (ipc=16.2) sim_rate=89378 (inst/sec) elapsed = 0:0:00:54 / Sun Feb 28 20:31:11 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (62285,45337), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(62286,45337)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (62698,45337), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(62699,45337)
GPGPU-Sim uArch: cycles simulated: 108337  inst.: 4855825 (ipc=16.1) sim_rate=88287 (inst/sec) elapsed = 0:0:00:55 / Sun Feb 28 20:31:12 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (63608,45337), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(63609,45337)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(124,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (63954,45337), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(63955,45337)
GPGPU-Sim uArch: cycles simulated: 110337  inst.: 4884476 (ipc=16.1) sim_rate=87222 (inst/sec) elapsed = 0:0:00:56 / Sun Feb 28 20:31:13 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (65112,45337), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(65113,45337)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (65223,45337), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(65224,45337)
GPGPU-Sim uArch: cycles simulated: 112337  inst.: 4907520 (ipc=16.0) sim_rate=86096 (inst/sec) elapsed = 0:0:00:57 / Sun Feb 28 20:31:14 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (67435,45337), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(67436,45337)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (67531,45337), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(67532,45337)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (67575,45337), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(67576,45337)
GPGPU-Sim uArch: cycles simulated: 113837  inst.: 4933095 (ipc=16.0) sim_rate=85053 (inst/sec) elapsed = 0:0:00:58 / Sun Feb 28 20:31:15 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (69113,45337), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(69114,45337)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (69697,45337), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(69698,45337)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(159,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 115837  inst.: 4962430 (ipc=15.9) sim_rate=84108 (inst/sec) elapsed = 0:0:00:59 / Sun Feb 28 20:31:16 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (71656,45337), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(71657,45337)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (71790,45337), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(71791,45337)
GPGPU-Sim uArch: cycles simulated: 117837  inst.: 4988296 (ipc=15.9) sim_rate=83138 (inst/sec) elapsed = 0:0:01:00 / Sun Feb 28 20:31:17 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (73792,45337), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(73793,45337)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (74206,45337), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(74207,45337)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (74439,45337), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(74440,45337)
GPGPU-Sim uArch: cycles simulated: 119837  inst.: 5013656 (ipc=15.8) sim_rate=82191 (inst/sec) elapsed = 0:0:01:01 / Sun Feb 28 20:31:18 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (75973,45337), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(75974,45337)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (76317,45337), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(76318,45337)
GPGPU-Sim uArch: cycles simulated: 121837  inst.: 5046227 (ipc=15.8) sim_rate=81390 (inst/sec) elapsed = 0:0:01:02 / Sun Feb 28 20:31:19 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(148,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (77934,45337), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(77935,45337)
GPGPU-Sim uArch: cycles simulated: 123837  inst.: 5072623 (ipc=15.7) sim_rate=80517 (inst/sec) elapsed = 0:0:01:03 / Sun Feb 28 20:31:20 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (78528,45337), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(78529,45337)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (78672,45337), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(78673,45337)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (79388,45337), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(79389,45337)
GPGPU-Sim uArch: cycles simulated: 125337  inst.: 5096487 (ipc=15.7) sim_rate=79632 (inst/sec) elapsed = 0:0:01:04 / Sun Feb 28 20:31:21 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (80112,45337), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(80113,45337)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (81387,45337), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(81388,45337)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (81438,45337), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(81439,45337)
GPGPU-Sim uArch: cycles simulated: 127337  inst.: 5124340 (ipc=15.7) sim_rate=78836 (inst/sec) elapsed = 0:0:01:05 / Sun Feb 28 20:31:22 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (82551,45337), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(82552,45337)
GPGPU-Sim uArch: cycles simulated: 129337  inst.: 5148258 (ipc=15.6) sim_rate=78003 (inst/sec) elapsed = 0:0:01:06 / Sun Feb 28 20:31:23 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(113,0,0) tid=(176,0,0)
GPGPU-Sim uArch: cycles simulated: 131337  inst.: 5171782 (ipc=15.5) sim_rate=77190 (inst/sec) elapsed = 0:0:01:07 / Sun Feb 28 20:31:24 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (87539,45337), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(87540,45337)
GPGPU-Sim uArch: cycles simulated: 133337  inst.: 5195227 (ipc=15.4) sim_rate=76400 (inst/sec) elapsed = 0:0:01:08 / Sun Feb 28 20:31:25 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (88814,45337), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(88815,45337)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (89907,45337), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(89908,45337)
GPGPU-Sim uArch: cycles simulated: 135337  inst.: 5221446 (ipc=15.4) sim_rate=75673 (inst/sec) elapsed = 0:0:01:09 / Sun Feb 28 20:31:26 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (90579,45337), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(90580,45337)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (90900,45337), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(90901,45337)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(174,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 137337  inst.: 5248097 (ipc=15.3) sim_rate=74972 (inst/sec) elapsed = 0:0:01:10 / Sun Feb 28 20:31:27 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (92857,45337), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(92858,45337)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (93544,45337), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(93545,45337)
GPGPU-Sim uArch: cycles simulated: 139337  inst.: 5279067 (ipc=15.3) sim_rate=74353 (inst/sec) elapsed = 0:0:01:11 / Sun Feb 28 20:31:28 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (94226,45337), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(94227,45337)
GPGPU-Sim uArch: cycles simulated: 141337  inst.: 5307597 (ipc=15.3) sim_rate=73716 (inst/sec) elapsed = 0:0:01:12 / Sun Feb 28 20:31:29 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (96610,45337), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(96611,45337)
GPGPU-Sim uArch: cycles simulated: 143337  inst.: 5334161 (ipc=15.3) sim_rate=73070 (inst/sec) elapsed = 0:0:01:13 / Sun Feb 28 20:31:30 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(151,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 145337  inst.: 5356380 (ipc=15.2) sim_rate=72383 (inst/sec) elapsed = 0:0:01:14 / Sun Feb 28 20:31:31 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (101948,45337), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(101949,45337)
GPGPU-Sim uArch: cycles simulated: 147337  inst.: 5379036 (ipc=15.1) sim_rate=71720 (inst/sec) elapsed = 0:0:01:15 / Sun Feb 28 20:31:32 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (102263,45337), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(102264,45337)
GPGPU-Sim uArch: cycles simulated: 149337  inst.: 5406291 (ipc=15.1) sim_rate=71135 (inst/sec) elapsed = 0:0:01:16 / Sun Feb 28 20:31:33 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (104353,45337), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(104354,45337)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (105110,45337), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(105111,45337)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (105588,45337), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(105589,45337)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(191,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 151337  inst.: 5435869 (ipc=15.1) sim_rate=70595 (inst/sec) elapsed = 0:0:01:17 / Sun Feb 28 20:31:34 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (107928,45337), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(107929,45337)
GPGPU-Sim uArch: cycles simulated: 153337  inst.: 5461242 (ipc=15.0) sim_rate=70015 (inst/sec) elapsed = 0:0:01:18 / Sun Feb 28 20:31:35 2016
GPGPU-Sim uArch: cycles simulated: 155337  inst.: 5485740 (ipc=15.0) sim_rate=69439 (inst/sec) elapsed = 0:0:01:19 / Sun Feb 28 20:31:36 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (111026,45337), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(111027,45337)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (111584,45337), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(111585,45337)
GPGPU-Sim uArch: cycles simulated: 157337  inst.: 5509842 (ipc=14.9) sim_rate=68873 (inst/sec) elapsed = 0:0:01:20 / Sun Feb 28 20:31:37 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (112609,45337), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(112610,45337)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(191,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 159337  inst.: 5539875 (ipc=14.9) sim_rate=68393 (inst/sec) elapsed = 0:0:01:21 / Sun Feb 28 20:31:38 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (114613,45337), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(114614,45337)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (115014,45337), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(115015,45337)
GPGPU-Sim uArch: cycles simulated: 161337  inst.: 5573729 (ipc=15.0) sim_rate=67972 (inst/sec) elapsed = 0:0:01:22 / Sun Feb 28 20:31:39 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (116942,45337), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(116943,45337)
GPGPU-Sim uArch: cycles simulated: 163337  inst.: 5599523 (ipc=14.9) sim_rate=67464 (inst/sec) elapsed = 0:0:01:23 / Sun Feb 28 20:31:40 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (119491,45337), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(119492,45337)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(192,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 165337  inst.: 5625314 (ipc=14.9) sim_rate=66968 (inst/sec) elapsed = 0:0:01:24 / Sun Feb 28 20:31:41 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (120701,45337), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(120702,45337)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (121340,45337), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(121341,45337)
GPGPU-Sim uArch: cycles simulated: 167337  inst.: 5654526 (ipc=14.9) sim_rate=66523 (inst/sec) elapsed = 0:0:01:25 / Sun Feb 28 20:31:42 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (122169,45337), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(122170,45337)
GPGPU-Sim uArch: cycles simulated: 169337  inst.: 5682100 (ipc=14.9) sim_rate=66070 (inst/sec) elapsed = 0:0:01:26 / Sun Feb 28 20:31:43 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (125915,45337), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(125916,45337)
GPGPU-Sim uArch: cycles simulated: 171337  inst.: 5704448 (ipc=14.8) sim_rate=65568 (inst/sec) elapsed = 0:0:01:27 / Sun Feb 28 20:31:44 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (126759,45337), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(126760,45337)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(125,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (127546,45337), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(127547,45337)
GPGPU-Sim uArch: cycles simulated: 173337  inst.: 5734654 (ipc=14.8) sim_rate=65166 (inst/sec) elapsed = 0:0:01:28 / Sun Feb 28 20:31:45 2016
GPGPU-Sim uArch: cycles simulated: 175337  inst.: 5758912 (ipc=14.8) sim_rate=64706 (inst/sec) elapsed = 0:0:01:29 / Sun Feb 28 20:31:46 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (130617,45337), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(130618,45337)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (131994,45337), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(131995,45337)
GPGPU-Sim uArch: cycles simulated: 177337  inst.: 5784727 (ipc=14.7) sim_rate=64274 (inst/sec) elapsed = 0:0:01:30 / Sun Feb 28 20:31:47 2016
GPGPU-Sim uArch: cycles simulated: 179337  inst.: 5813503 (ipc=14.7) sim_rate=63884 (inst/sec) elapsed = 0:0:01:31 / Sun Feb 28 20:31:48 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(202,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (135310,45337), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(135311,45337)
GPGPU-Sim uArch: cycles simulated: 181337  inst.: 5838018 (ipc=14.7) sim_rate=63456 (inst/sec) elapsed = 0:0:01:32 / Sun Feb 28 20:31:49 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (137540,45337), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(137541,45337)
GPGPU-Sim uArch: cycles simulated: 183337  inst.: 5866583 (ipc=14.7) sim_rate=63081 (inst/sec) elapsed = 0:0:01:33 / Sun Feb 28 20:31:50 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (138775,45337), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(138776,45337)
GPGPU-Sim uArch: cycles simulated: 184837  inst.: 5887312 (ipc=14.7) sim_rate=62630 (inst/sec) elapsed = 0:0:01:34 / Sun Feb 28 20:31:51 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(174,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 187337  inst.: 5916708 (ipc=14.6) sim_rate=62281 (inst/sec) elapsed = 0:0:01:35 / Sun Feb 28 20:31:52 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (143835,45337), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(143836,45337)
GPGPU-Sim uArch: cycles simulated: 189337  inst.: 5942831 (ipc=14.6) sim_rate=61904 (inst/sec) elapsed = 0:0:01:36 / Sun Feb 28 20:31:53 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (144059,45337), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(144060,45337)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (145028,45337), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(145029,45337)
GPGPU-Sim uArch: cycles simulated: 191337  inst.: 5972939 (ipc=14.6) sim_rate=61576 (inst/sec) elapsed = 0:0:01:37 / Sun Feb 28 20:31:54 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (146674,45337), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(146675,45337)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (146937,45337), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(146938,45337)
GPGPU-Sim uArch: cycles simulated: 193337  inst.: 6002115 (ipc=14.6) sim_rate=61246 (inst/sec) elapsed = 0:0:01:38 / Sun Feb 28 20:31:55 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(215,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 194837  inst.: 6021456 (ipc=14.6) sim_rate=60822 (inst/sec) elapsed = 0:0:01:39 / Sun Feb 28 20:31:56 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (149566,45337), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(149567,45337)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (149732,45337), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(149733,45337)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (150533,45337), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(150534,45337)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (150687,45337), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(150688,45337)
GPGPU-Sim uArch: cycles simulated: 196337  inst.: 6044961 (ipc=14.6) sim_rate=60449 (inst/sec) elapsed = 0:0:01:40 / Sun Feb 28 20:31:57 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (151375,45337), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(151376,45337)
GPGPU-Sim uArch: cycles simulated: 198337  inst.: 6077205 (ipc=14.6) sim_rate=60170 (inst/sec) elapsed = 0:0:01:41 / Sun Feb 28 20:31:58 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (153197,45337), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(153198,45337)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(152,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 200337  inst.: 6107478 (ipc=14.6) sim_rate=59877 (inst/sec) elapsed = 0:0:01:42 / Sun Feb 28 20:31:59 2016
GPGPU-Sim uArch: cycles simulated: 202337  inst.: 6133186 (ipc=14.6) sim_rate=59545 (inst/sec) elapsed = 0:0:01:43 / Sun Feb 28 20:32:00 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (157306,45337), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(157307,45337)
GPGPU-Sim uArch: cycles simulated: 204337  inst.: 6161641 (ipc=14.6) sim_rate=59246 (inst/sec) elapsed = 0:0:01:44 / Sun Feb 28 20:32:01 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (160198,45337), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(160199,45337)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (160367,45337), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(160368,45337)
GPGPU-Sim uArch: cycles simulated: 206337  inst.: 6188941 (ipc=14.6) sim_rate=58942 (inst/sec) elapsed = 0:0:01:45 / Sun Feb 28 20:32:02 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (161387,45337), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(161388,45337)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(225,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 208337  inst.: 6216391 (ipc=14.6) sim_rate=58645 (inst/sec) elapsed = 0:0:01:46 / Sun Feb 28 20:32:03 2016
GPGPU-Sim uArch: cycles simulated: 210337  inst.: 6246936 (ipc=14.6) sim_rate=58382 (inst/sec) elapsed = 0:0:01:47 / Sun Feb 28 20:32:04 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (165525,45337), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(165526,45337)
GPGPU-Sim uArch: cycles simulated: 212337  inst.: 6270749 (ipc=14.6) sim_rate=58062 (inst/sec) elapsed = 0:0:01:48 / Sun Feb 28 20:32:05 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (167399,45337), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(167400,45337)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(152,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 214337  inst.: 6299930 (ipc=14.6) sim_rate=57797 (inst/sec) elapsed = 0:0:01:49 / Sun Feb 28 20:32:06 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (169332,45337), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(169333,45337)
GPGPU-Sim uArch: cycles simulated: 216337  inst.: 6329584 (ipc=14.6) sim_rate=57541 (inst/sec) elapsed = 0:0:01:50 / Sun Feb 28 20:32:07 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (171042,45337), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(171043,45337)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (171188,45337), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(171189,45337)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (172774,45337), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(172775,45337)
GPGPU-Sim uArch: cycles simulated: 218337  inst.: 6363184 (ipc=14.6) sim_rate=57325 (inst/sec) elapsed = 0:0:01:51 / Sun Feb 28 20:32:08 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (173883,45337), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(173884,45337)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(227,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 220337  inst.: 6393873 (ipc=14.6) sim_rate=57088 (inst/sec) elapsed = 0:0:01:52 / Sun Feb 28 20:32:09 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (176572,45337), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(176573,45337)
GPGPU-Sim uArch: cycles simulated: 222337  inst.: 6419804 (ipc=14.6) sim_rate=56812 (inst/sec) elapsed = 0:0:01:53 / Sun Feb 28 20:32:10 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (177258,45337), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(177259,45337)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (178509,45337), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(178510,45337)
GPGPU-Sim uArch: cycles simulated: 224337  inst.: 6450118 (ipc=14.6) sim_rate=56579 (inst/sec) elapsed = 0:0:01:54 / Sun Feb 28 20:32:11 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (180598,45337), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(180599,45337)
GPGPU-Sim uArch: cycles simulated: 226337  inst.: 6479726 (ipc=14.6) sim_rate=56345 (inst/sec) elapsed = 0:0:01:55 / Sun Feb 28 20:32:12 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(173,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (181239,45337), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(181240,45337)
GPGPU-Sim uArch: cycles simulated: 228337  inst.: 6513015 (ipc=14.6) sim_rate=56146 (inst/sec) elapsed = 0:0:01:56 / Sun Feb 28 20:32:13 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (184289,45337), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(184290,45337)
GPGPU-Sim uArch: cycles simulated: 230337  inst.: 6546686 (ipc=14.6) sim_rate=55954 (inst/sec) elapsed = 0:0:01:57 / Sun Feb 28 20:32:14 2016
GPGPU-Sim uArch: cycles simulated: 232337  inst.: 6572820 (ipc=14.6) sim_rate=55701 (inst/sec) elapsed = 0:0:01:58 / Sun Feb 28 20:32:15 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(228,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (188066,45337), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(188067,45337)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (188560,45337), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(188561,45337)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (188753,45337), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(188754,45337)
GPGPU-Sim uArch: cycles simulated: 234337  inst.: 6604955 (ipc=14.6) sim_rate=55503 (inst/sec) elapsed = 0:0:01:59 / Sun Feb 28 20:32:16 2016
GPGPU-Sim uArch: cycles simulated: 236337  inst.: 6631656 (ipc=14.6) sim_rate=55263 (inst/sec) elapsed = 0:0:02:00 / Sun Feb 28 20:32:17 2016
GPGPU-Sim uArch: cycles simulated: 238337  inst.: 6658245 (ipc=14.6) sim_rate=55026 (inst/sec) elapsed = 0:0:02:01 / Sun Feb 28 20:32:18 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(216,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (194349,45337), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(194350,45337)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (194886,45337), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(194887,45337)
GPGPU-Sim uArch: cycles simulated: 240337  inst.: 6687991 (ipc=14.6) sim_rate=54819 (inst/sec) elapsed = 0:0:02:02 / Sun Feb 28 20:32:19 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (195482,45337), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(195483,45337)
GPGPU-Sim uArch: cycles simulated: 242337  inst.: 6723451 (ipc=14.6) sim_rate=54662 (inst/sec) elapsed = 0:0:02:03 / Sun Feb 28 20:32:20 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (198706,45337), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(198707,45337)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (198904,45337), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(198905,45337)
GPGPU-Sim uArch: cycles simulated: 244337  inst.: 6756851 (ipc=14.7) sim_rate=54490 (inst/sec) elapsed = 0:0:02:04 / Sun Feb 28 20:32:21 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(229,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 246337  inst.: 6786334 (ipc=14.7) sim_rate=54290 (inst/sec) elapsed = 0:0:02:05 / Sun Feb 28 20:32:22 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (201434,45337), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(201435,45337)
GPGPU-Sim uArch: cycles simulated: 248337  inst.: 6814591 (ipc=14.7) sim_rate=54084 (inst/sec) elapsed = 0:0:02:06 / Sun Feb 28 20:32:23 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (204186,45337), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(204187,45337)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (204391,45337), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(204392,45337)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (204756,45337), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(204757,45337)
GPGPU-Sim uArch: cycles simulated: 250337  inst.: 6847162 (ipc=14.7) sim_rate=53914 (inst/sec) elapsed = 0:0:02:07 / Sun Feb 28 20:32:24 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(240,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 252337  inst.: 6879744 (ipc=14.7) sim_rate=53748 (inst/sec) elapsed = 0:0:02:08 / Sun Feb 28 20:32:25 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (207447,45337), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(207448,45337)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (207764,45337), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(207765,45337)
GPGPU-Sim uArch: cycles simulated: 254337  inst.: 6913625 (ipc=14.7) sim_rate=53593 (inst/sec) elapsed = 0:0:02:09 / Sun Feb 28 20:32:26 2016
GPGPU-Sim uArch: cycles simulated: 256337  inst.: 6943009 (ipc=14.7) sim_rate=53407 (inst/sec) elapsed = 0:0:02:10 / Sun Feb 28 20:32:27 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (211411,45337), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(211412,45337)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (211434,45337), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(211435,45337)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(198,0,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 258337  inst.: 6973292 (ipc=14.7) sim_rate=53231 (inst/sec) elapsed = 0:0:02:11 / Sun Feb 28 20:32:28 2016
GPGPU-Sim uArch: cycles simulated: 260337  inst.: 6998894 (ipc=14.7) sim_rate=53021 (inst/sec) elapsed = 0:0:02:12 / Sun Feb 28 20:32:29 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (216566,45337), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(216567,45337)
GPGPU-Sim uArch: cycles simulated: 262337  inst.: 7028791 (ipc=14.7) sim_rate=52848 (inst/sec) elapsed = 0:0:02:13 / Sun Feb 28 20:32:30 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (218453,45337), 5 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(252,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 264337  inst.: 7058749 (ipc=14.7) sim_rate=52677 (inst/sec) elapsed = 0:0:02:14 / Sun Feb 28 20:32:31 2016
GPGPU-Sim uArch: cycles simulated: 266337  inst.: 7090319 (ipc=14.7) sim_rate=52520 (inst/sec) elapsed = 0:0:02:15 / Sun Feb 28 20:32:32 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (221195,45337), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 268337  inst.: 7118045 (ipc=14.7) sim_rate=52338 (inst/sec) elapsed = 0:0:02:16 / Sun Feb 28 20:32:33 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (223152,45337), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (224611,45337), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 270337  inst.: 7145881 (ipc=14.7) sim_rate=52159 (inst/sec) elapsed = 0:0:02:17 / Sun Feb 28 20:32:34 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(236,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (225590,45337), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 272337  inst.: 7174724 (ipc=14.7) sim_rate=51990 (inst/sec) elapsed = 0:0:02:18 / Sun Feb 28 20:32:35 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (228393,45337), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 274337  inst.: 7201186 (ipc=14.7) sim_rate=51807 (inst/sec) elapsed = 0:0:02:19 / Sun Feb 28 20:32:36 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (229753,45337), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (230010,45337), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (231087,45337), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 276837  inst.: 7239085 (ipc=14.7) sim_rate=51707 (inst/sec) elapsed = 0:0:02:20 / Sun Feb 28 20:32:37 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(221,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 278837  inst.: 7269369 (ipc=14.7) sim_rate=51555 (inst/sec) elapsed = 0:0:02:21 / Sun Feb 28 20:32:38 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (233941,45337), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (234801,45337), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 280837  inst.: 7297751 (ipc=14.7) sim_rate=51392 (inst/sec) elapsed = 0:0:02:22 / Sun Feb 28 20:32:39 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (236431,45337), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 283337  inst.: 7328713 (ipc=14.7) sim_rate=51249 (inst/sec) elapsed = 0:0:02:23 / Sun Feb 28 20:32:40 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (238049,45337), 4 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(213,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (238711,45337), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (239112,45337), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (239748,45337), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (239941,45337), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 285337  inst.: 7358536 (ipc=14.7) sim_rate=51100 (inst/sec) elapsed = 0:0:02:24 / Sun Feb 28 20:32:41 2016
GPGPU-Sim uArch: cycles simulated: 287837  inst.: 7392733 (ipc=14.7) sim_rate=50984 (inst/sec) elapsed = 0:0:02:25 / Sun Feb 28 20:32:42 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (244339,45337), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 290337  inst.: 7424651 (ipc=14.6) sim_rate=50853 (inst/sec) elapsed = 0:0:02:26 / Sun Feb 28 20:32:43 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(219,0,0) tid=(170,0,0)
GPGPU-Sim uArch: cycles simulated: 292337  inst.: 7451843 (ipc=14.6) sim_rate=50692 (inst/sec) elapsed = 0:0:02:27 / Sun Feb 28 20:32:44 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (247945,45337), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (249023,45337), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 294837  inst.: 7487847 (ipc=14.6) sim_rate=50593 (inst/sec) elapsed = 0:0:02:28 / Sun Feb 28 20:32:45 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (249703,45337), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (250821,45337), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (251157,45337), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 296837  inst.: 7515165 (ipc=14.6) sim_rate=50437 (inst/sec) elapsed = 0:0:02:29 / Sun Feb 28 20:32:46 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(214,0,0) tid=(224,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (252437,45337), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (253052,45337), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 299337  inst.: 7550785 (ipc=14.6) sim_rate=50338 (inst/sec) elapsed = 0:0:02:30 / Sun Feb 28 20:32:47 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (254718,45337), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 301837  inst.: 7582658 (ipc=14.6) sim_rate=50216 (inst/sec) elapsed = 0:0:02:31 / Sun Feb 28 20:32:48 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (256699,45337), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (257199,45337), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (258396,45337), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 304337  inst.: 7615407 (ipc=14.6) sim_rate=50101 (inst/sec) elapsed = 0:0:02:32 / Sun Feb 28 20:32:49 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(240,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (259975,45337), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (260722,45337), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 306837  inst.: 7644969 (ipc=14.6) sim_rate=49967 (inst/sec) elapsed = 0:0:02:33 / Sun Feb 28 20:32:50 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (261666,45337), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (261908,45337), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 309337  inst.: 7680135 (ipc=14.6) sim_rate=49871 (inst/sec) elapsed = 0:0:02:34 / Sun Feb 28 20:32:51 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (264607,45337), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (264637,45337), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (265336,45337), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (266466,45337), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 311837  inst.: 7712717 (ipc=14.5) sim_rate=49759 (inst/sec) elapsed = 0:0:02:35 / Sun Feb 28 20:32:52 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(248,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (268213,45337), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (268256,45337), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (268401,45337), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 314337  inst.: 7745672 (ipc=14.5) sim_rate=49651 (inst/sec) elapsed = 0:0:02:36 / Sun Feb 28 20:32:53 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (269716,45337), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (271077,45337), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (271340,45337), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 316837  inst.: 7776940 (ipc=14.5) sim_rate=49534 (inst/sec) elapsed = 0:0:02:37 / Sun Feb 28 20:32:54 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (272250,45337), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (273053,45337), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (273641,45337), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 319337  inst.: 7805324 (ipc=14.5) sim_rate=49400 (inst/sec) elapsed = 0:0:02:38 / Sun Feb 28 20:32:55 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (274447,45337), 3 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(240,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (275935,45337), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (276679,45337), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 322337  inst.: 7840775 (ipc=14.4) sim_rate=49313 (inst/sec) elapsed = 0:0:02:39 / Sun Feb 28 20:32:56 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (277361,45337), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (277413,45337), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (278775,45337), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (278934,45337), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (279243,45337), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (279312,45337), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (279916,45337), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 325337  inst.: 7877062 (ipc=14.4) sim_rate=49231 (inst/sec) elapsed = 0:0:02:40 / Sun Feb 28 20:32:57 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (280407,45337), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (280497,45337), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (281709,45337), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (282090,45337), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (282216,45337), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (282520,45337), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 328837  inst.: 7913240 (ipc=14.4) sim_rate=49150 (inst/sec) elapsed = 0:0:02:41 / Sun Feb 28 20:32:58 2016
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(251,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (283781,45337), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (283938,45337), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (284880,45337), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (286353,45337), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (286601,45337), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (286989,45337), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (287336,45337), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (287497,45337), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 332837  inst.: 7951943 (ipc=14.3) sim_rate=49086 (inst/sec) elapsed = 0:0:02:42 / Sun Feb 28 20:32:59 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (287635,45337), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (287963,45337), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (288042,45337), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (289310,45337), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (289731,45337), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (289735,45337), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (290377,45337), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (290752,45337), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (290780,45337), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (291234,45337), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (292093,45337), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (292511,45337), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (292849,45337), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 338337  inst.: 7987009 (ipc=14.2) sim_rate=49000 (inst/sec) elapsed = 0:0:02:43 / Sun Feb 28 20:33:00 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (293248,45337), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (294768,45337), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (295974,45337), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (296558,45337), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (298311,45337), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (299721,45337), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (300003,45337), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 300004
gpu_sim_insn = 4164047
gpu_ipc =      13.8800
gpu_tot_sim_cycle = 345341
gpu_tot_sim_insn = 8002907
gpu_tot_ipc =      23.1739
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 604622
gpu_stall_icnt2sh    = 1669235
gpu_total_sim_rate=49097

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 475971
	L1I_total_cache_misses = 950
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4343
L1D_cache:
	L1D_cache_core[0]: Access = 35565, Miss = 28958, Miss_rate = 0.814, Pending_hits = 2183, Reservation_fails = 248346
	L1D_cache_core[1]: Access = 36524, Miss = 29725, Miss_rate = 0.814, Pending_hits = 2149, Reservation_fails = 252895
	L1D_cache_core[2]: Access = 37758, Miss = 30720, Miss_rate = 0.814, Pending_hits = 2252, Reservation_fails = 253447
	L1D_cache_core[3]: Access = 34559, Miss = 27930, Miss_rate = 0.808, Pending_hits = 2123, Reservation_fails = 235921
	L1D_cache_core[4]: Access = 37338, Miss = 30379, Miss_rate = 0.814, Pending_hits = 2211, Reservation_fails = 255429
	L1D_cache_core[5]: Access = 37775, Miss = 30699, Miss_rate = 0.813, Pending_hits = 2309, Reservation_fails = 252490
	L1D_cache_core[6]: Access = 34764, Miss = 27968, Miss_rate = 0.805, Pending_hits = 2148, Reservation_fails = 244599
	L1D_cache_core[7]: Access = 38020, Miss = 31059, Miss_rate = 0.817, Pending_hits = 2287, Reservation_fails = 256425
	L1D_cache_core[8]: Access = 36426, Miss = 29675, Miss_rate = 0.815, Pending_hits = 2170, Reservation_fails = 250283
	L1D_cache_core[9]: Access = 37664, Miss = 30883, Miss_rate = 0.820, Pending_hits = 2221, Reservation_fails = 258523
	L1D_cache_core[10]: Access = 35768, Miss = 28965, Miss_rate = 0.810, Pending_hits = 2198, Reservation_fails = 247557
	L1D_cache_core[11]: Access = 40299, Miss = 32820, Miss_rate = 0.814, Pending_hits = 2367, Reservation_fails = 262829
	L1D_cache_core[12]: Access = 35612, Miss = 28780, Miss_rate = 0.808, Pending_hits = 2110, Reservation_fails = 241116
	L1D_cache_core[13]: Access = 41039, Miss = 33371, Miss_rate = 0.813, Pending_hits = 2482, Reservation_fails = 262852
	L1D_cache_core[14]: Access = 36458, Miss = 29735, Miss_rate = 0.816, Pending_hits = 2220, Reservation_fails = 253901
	L1D_total_cache_accesses = 555569
	L1D_total_cache_misses = 451667
	L1D_total_cache_miss_rate = 0.8130
	L1D_total_cache_pending_hits = 33430
	L1D_total_cache_reservation_fails = 3776613
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 75516
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 68887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33342
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 225408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2389637
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75036
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1386976
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 475021
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 950
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4343
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1516, 1292, 1094, 1027, 1552, 1636, 1161, 1591, 1146, 1168, 1478, 1525, 780, 1157, 1157, 1112, 1458, 1247, 1406, 1204, 1208, 1630, 1163, 1174, 1284, 1293, 1422, 1323, 1570, 1150, 1187, 1409, 1101, 1476, 959, 1045, 965, 1601, 875, 1144, 711, 834, 864, 864, 1060, 1174, 722, 694, 
gpgpu_n_tot_thrd_icount = 28221920
gpgpu_n_tot_w_icount = 881935
gpgpu_n_stall_shd_mem = 4122999
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 225408
gpgpu_n_mem_write_global = 227932
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 939154
gpgpu_n_store_insn = 340016
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 916084
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4119484
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6626158	W0_Idle:713204	W0_Scoreboard:1399383	W1:251265	W2:110093	W3:65780	W4:46388	W5:32264	W6:28133	W7:26292	W8:22770	W9:19172	W10:17421	W11:16246	W12:14876	W13:12874	W14:11362	W15:9754	W16:8058	W17:6280	W18:5505	W19:5090	W20:4516	W21:3492	W22:3702	W23:2219	W24:1522	W25:1572	W26:827	W27:364	W28:271	W29:167	W30:60	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1803264 {8:225408,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9126368 {40:227814,72:35,136:83,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30655488 {136:225408,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1823456 {8:227932,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 2026 
maxdqlatency = 0 
maxmflatency = 3169 
averagemflatency = 388 
max_icnt2mem_latency = 1212 
max_icnt2sh_latency = 345340 
mrq_lat_table:14480 	1257 	384 	1418 	3044 	2286 	1202 	642 	550 	216 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	63993 	316284 	72205 	755 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22656 	9594 	32572 	156480 	100997 	129051 	2064 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	22209 	96561 	98388 	8149 	116 	0 	0 	2 	9 	33 	867 	9075 	17049 	43854 	99215 	57828 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	73 	609 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        28        23        26        26        30        22        25        30        48        20        22        27        32        29        31 
dram[1]:        23        19        23        15        22        14        22        20        19        21        20        22        29        31        16        13 
dram[2]:        23        24        21        32        23        30        24        32        21        24        20        25        31        22        32        16 
dram[3]:        25        23        23        34        30        25        24        23        26        19        22        22        27        30        15        12 
dram[4]:        32        30        18        22        23        22        20        17        26        32        22        22        22        23        30        25 
dram[5]:        22        18        26        24        26        24        18        30        16        20        22        23        25        26        17        14 
maximum service time to same row:
dram[0]:     38718     35915     35410     53159     32898     31828     24865     29945     62944     67391     58951     61310     67310     66935     68314     72111 
dram[1]:     50854     47718     15966     37015     25335     37861     46445     42664     36416     49852     67983     50042     45737     68446     38009     37591 
dram[2]:     22294     33915     63131     61477     32660     26793     29976     54372     39191     29642     46075     46313     65272     43384     89480     55850 
dram[3]:     50800     45698     35422     93249     28166     23004     30043     40448     60444     31788     55627     85695     57191     48616     47723     19046 
dram[4]:     44313     80184     13682     20471     72387     63620     38436     26494     36702     44600     52378     61221     61275     37056     47545     54285 
dram[5]:     44680     20773     33361     37725     31053     22350     62972     50788     35217     34026     60377     42884     45920     54521     37881     49574 
average row accesses per activate:
dram[0]:  4.791667  3.487180  3.454545  3.804878  4.421875  4.111111  3.063636  3.036697  5.490566  4.023809  4.375000  5.047619  5.846154  5.533333  7.800000  6.185185 
dram[1]:  4.616667  4.637681  3.456522  2.962264  3.033613  3.354545  3.396039  3.188976  3.049180  3.539216  4.096774  3.692308  4.435897  4.153846  4.487805  4.239130 
dram[2]:  3.658228  3.864865  4.000000  3.425287  3.560440  4.197183  3.937500  4.430380  3.831461  3.149123  3.819672  3.796610  4.300000  4.837838  8.200000  5.827586 
dram[3]:  3.652778  3.457831  3.969697  4.125000  4.467742  4.271429  4.507463  3.819277  3.543478  3.703297  3.305556  3.555556  5.769231  4.800000  4.425000  4.023809 
dram[4]:  3.985507  4.241935  3.767123  3.940299  3.949367  4.294117  4.068493  4.400000  4.333333  4.557143  4.053571  4.468085  4.685714  4.025641  5.562500  6.000000 
dram[5]:  3.464286  3.042553  3.048544  3.231482  3.367924  3.376344  4.308642  4.538462  3.300000  3.059829  3.789474  3.593220  4.675676  4.694445  4.750000  3.172414 
average row locality = 25493/6579 = 3.874905
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       177       191       221       227       222       225       263       248       227       248       178       185       152       166       156       166 
dram[1]:       199       218       218       221       257       269       256       292       270       261       210       195       168       160       182       191 
dram[2]:       210       205       211       218       230       222       237       256       257       267       198       199       172       171       164       168 
dram[3]:       192       208       203       203       205       217       231       233       258       259       211       195       150       165       176       169 
dram[4]:       206       199       203       202       233       217       238       216       247       246       200       180       160       155       177       156 
dram[5]:       214       211       238       247       247       234       252       262       270       267       196       185       169       167       170       180 
total reads: 20223
bank skew: 292/150 = 1.95
chip skew: 3567/3235 = 1.10
number of total write accesses:
dram[0]:        53        81        83        85        61        71        74        83        64        90        32        27         0         0         0         1 
dram[1]:        78       102       100        93       104       100        87       113       102       100        44        45         5         2         2         4 
dram[2]:        79        81        69        80        94        76        78        94        84        92        35        25         0         8         0         1 
dram[3]:        71        79        59        61        72        82        71        84        68        78        27        29         0         3         1         0 
dram[4]:        69        64        72        62        79        75        59        70        65        73        27        30         4         2         1         0 
dram[5]:        77        75        76       102       110        80        97        92        93        91        20        27         4         2         1         4 
total reads: 5270
min_bank_accesses = 0!
chip skew: 1081/752 = 1.44
average mf latency per bank:
dram[0]:       4290      3687      3776      3518      3831      3585      3140      3192      3626      3261     10234     10556     16499     15668     18844     17962
dram[1]:       3710      3308      3400      3575      3113      3122      3263      2849      2985      3093      8602      9608     14900     16632     16601     15951
dram[2]:       3654      3691      3812      3569      3298      3604      3330      3088      3311      3194      9398     10496     15259     14675     18270     17830
dram[3]:       3946      3636      4257      4237      3731      3480      3670      3317      3492      3262      9359     10178     17400     15761     17235     18087
dram[4]:       4894      4061      5267      4140      4632      3806      4918      3728      4550      3427     63671     11095     21188     16621     23404     19560
dram[5]:       3686      3873      3652      3310      2985      3664      3007      3159      3018      3187     10584     11023     15091     16430     17770     16989
maximum mf latency per bank:
dram[0]:       1458      1488      1669      1841      2005      2109      2037      1784      1823      1382      1825      2065      1901      2552      1733      2267
dram[1]:        873       941      1265      1518      2129      1198      1764      1553      1005       880       983      1026       887      1312      1118      1028
dram[2]:       2195      2205      1831      2601      2674      2931      2378      2323      1991      2266      1883      3169      1902      2497      1877      2048
dram[3]:        897       964      1187       960      1059      1040       899      1008       943       898      1161      1105       843       878       894       920
dram[4]:       2174      1795      2137      1743      1962      2315      1410      2544      1382      1723      1904      2089      2501      2304      2309      2498
dram[5]:        854       867      1181       905       869      1385      1273      1374      1025       861      1152      1115      1381      1120       922       991

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455846 n_nop=424960 n_act=981 n_pre=965 n_req=4057 n_rd=26016 n_write=2924 bw_util=0.127
n_activity=108253 dram_eff=0.5347
bk0: 1416a 446635i bk1: 1528a 443648i bk2: 1768a 442936i bk3: 1816a 441336i bk4: 1776a 443673i bk5: 1800a 441472i bk6: 2104a 439536i bk7: 1984a 436373i bk8: 1816a 443326i bk9: 1984a 441080i bk10: 1424a 447101i bk11: 1480a 445833i bk12: 1216a 448553i bk13: 1328a 446423i bk14: 1248a 449385i bk15: 1328a 447916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.388912
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455846 n_nop=420416 n_act=1300 n_pre=1284 n_req=4648 n_rd=28536 n_write=4310 bw_util=0.1441
n_activity=124972 dram_eff=0.5257
bk0: 1592a 444685i bk1: 1744a 441741i bk2: 1744a 439960i bk3: 1768a 437889i bk4: 2056a 436089i bk5: 2152a 437616i bk6: 2048a 439430i bk7: 2336a 434225i bk8: 2160a 440145i bk9: 2088a 440903i bk10: 1680a 445620i bk11: 1560a 445629i bk12: 1344a 449056i bk13: 1280a 447495i bk14: 1456a 447839i bk15: 1528a 447091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.391395
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455846 n_nop=423324 n_act=1080 n_pre=1064 n_req=4281 n_rd=27080 n_write=3298 bw_util=0.1333
n_activity=112649 dram_eff=0.5393
bk0: 1680a 441864i bk1: 1640a 443991i bk2: 1688a 443283i bk3: 1744a 440103i bk4: 1840a 436354i bk5: 1776a 438970i bk6: 1896a 438465i bk7: 2048a 438513i bk8: 2056a 440822i bk9: 2136a 438578i bk10: 1584a 445425i bk11: 1592a 443293i bk12: 1376a 447505i bk13: 1368a 447073i bk14: 1312a 448948i bk15: 1344a 448989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.459133
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455846 n_nop=424794 n_act=1028 n_pre=1012 n_req=4060 n_rd=26200 n_write=2812 bw_util=0.1273
n_activity=110385 dram_eff=0.5257
bk0: 1536a 444650i bk1: 1664a 443330i bk2: 1624a 442694i bk3: 1624a 444223i bk4: 1640a 443098i bk5: 1736a 442860i bk6: 1848a 442966i bk7: 1864a 440968i bk8: 2064a 442789i bk9: 2072a 442572i bk10: 1688a 446779i bk11: 1560a 446559i bk12: 1200a 450188i bk13: 1320a 448600i bk14: 1408a 448548i bk15: 1352a 448855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.268922
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455846 n_nop=425478 n_act=933 n_pre=917 n_req=3987 n_rd=25880 n_write=2638 bw_util=0.1251
n_activity=108430 dram_eff=0.526
bk0: 1648a 444739i bk1: 1592a 445588i bk2: 1624a 444037i bk3: 1616a 444293i bk4: 1864a 442320i bk5: 1736a 442110i bk6: 1904a 444873i bk7: 1728a 441312i bk8: 1976a 443872i bk9: 1968a 442384i bk10: 1600a 445874i bk11: 1440a 445628i bk12: 1280a 447292i bk13: 1240a 447695i bk14: 1416a 448188i bk15: 1248a 448783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.355056
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455846 n_nop=421568 n_act=1257 n_pre=1241 n_req=4460 n_rd=28072 n_write=3708 bw_util=0.1394
n_activity=122737 dram_eff=0.5179
bk0: 1712a 443832i bk1: 1688a 444024i bk2: 1904a 443235i bk3: 1976a 439618i bk4: 1976a 440407i bk5: 1872a 440096i bk6: 2016a 439304i bk7: 2096a 440473i bk8: 2160a 440826i bk9: 2136a 440244i bk10: 1568a 447600i bk11: 1480a 446262i bk12: 1352a 448572i bk13: 1336a 447928i bk14: 1360a 447905i bk15: 1440a 447028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.315506

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35316, Miss = 1596, Miss_rate = 0.045, Pending_hits = 20, Reservation_fails = 283
L2_cache_bank[1]: Access = 35678, Miss = 1656, Miss_rate = 0.046, Pending_hits = 14, Reservation_fails = 1299
L2_cache_bank[2]: Access = 35656, Miss = 1760, Miss_rate = 0.049, Pending_hits = 12, Reservation_fails = 130
L2_cache_bank[3]: Access = 36369, Miss = 1807, Miss_rate = 0.050, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[4]: Access = 35259, Miss = 1679, Miss_rate = 0.048, Pending_hits = 15, Reservation_fails = 960
L2_cache_bank[5]: Access = 35545, Miss = 1706, Miss_rate = 0.048, Pending_hits = 14, Reservation_fails = 2786
L2_cache_bank[6]: Access = 35956, Miss = 1626, Miss_rate = 0.045, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[7]: Access = 35783, Miss = 1649, Miss_rate = 0.046, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[8]: Access = 59334, Miss = 1664, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 712
L2_cache_bank[9]: Access = 35915, Miss = 1571, Miss_rate = 0.044, Pending_hits = 16, Reservation_fails = 1461
L2_cache_bank[10]: Access = 36416, Miss = 1756, Miss_rate = 0.048, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[11]: Access = 36188, Miss = 1753, Miss_rate = 0.048, Pending_hits = 8, Reservation_fails = 1
L2_total_cache_accesses = 453415
L2_total_cache_misses = 20223
L2_total_cache_miss_rate = 0.0446
L2_total_cache_pending_hits = 150
L2_total_cache_reservation_fails = 7632
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 208797
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16580
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7235
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224184
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3638
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 259
L2_cache_data_port_util = 0.257
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1355317
icnt_total_pkts_simt_to_mem=681631
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.159
	minimum = 6
	maximum = 782
Network latency average = 39.1359
	minimum = 6
	maximum = 772
Slowest packet = 62731
Flit latency average = 29.5398
	minimum = 6
	maximum = 771
Slowest flit = 135084
Fragmentation average = 0.0874327
	minimum = 0
	maximum = 447
Injected packet rate average = 0.104978
	minimum = 0.0868488 (at node 6)
	maximum = 0.176548 (at node 23)
Accepted packet rate average = 0.104978
	minimum = 0.0868488 (at node 6)
	maximum = 0.176548 (at node 23)
Injected flit rate average = 0.236612
	minimum = 0.130105 (at node 6)
	maximum = 0.413078 (at node 23)
Accepted flit rate average= 0.236612
	minimum = 0.163624 (at node 19)
	maximum = 0.311189 (at node 13)
Injected packet length average = 2.25392
Accepted packet length average = 2.25392
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.7644 (5 samples)
	minimum = 6 (5 samples)
	maximum = 284 (5 samples)
Network latency average = 19.6342 (5 samples)
	minimum = 6 (5 samples)
	maximum = 251.4 (5 samples)
Flit latency average = 15.5411 (5 samples)
	minimum = 6 (5 samples)
	maximum = 249.8 (5 samples)
Fragmentation average = 0.025898 (5 samples)
	minimum = 0 (5 samples)
	maximum = 128.2 (5 samples)
Injected packet rate average = 0.0424761 (5 samples)
	minimum = 0.0295683 (5 samples)
	maximum = 0.0979329 (5 samples)
Accepted packet rate average = 0.0424761 (5 samples)
	minimum = 0.0295683 (5 samples)
	maximum = 0.0979329 (5 samples)
Injected flit rate average = 0.0950663 (5 samples)
	minimum = 0.0438775 (5 samples)
	maximum = 0.194563 (5 samples)
Accepted flit rate average = 0.0950663 (5 samples)
	minimum = 0.060118 (5 samples)
	maximum = 0.185443 (5 samples)
Injected packet size average = 2.23811 (5 samples)
Accepted packet size average = 2.23811 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 43 sec (163 sec)
gpgpu_simulation_rate = 49097 (inst/sec)
gpgpu_simulation_rate = 2118 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,345341)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,345341)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,345341)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,345341)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,345341)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,345341)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,345341)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,345341)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,345341)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,345341)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,345341)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,345341)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,345341)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,345341)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,345341)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,345341)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,345341)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,345341)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,345341)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,345341)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,345341)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,345341)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,345341)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,345341)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,345341)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,345341)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,345341)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,345341)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,345341)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,345341)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,345341)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,345341)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,345341)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,345341)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,345341)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,345341)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,345341)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,345341)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,345341)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,345341)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,345341)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,345341)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,345341)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,345341)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,345341)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,345341)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,345341)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,345341)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,345341)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,345341)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,345341)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,345341)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,345341)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,345341)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,345341)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,345341)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,345341)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,345341)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,345341)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,345341)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,345341)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,345341)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,345341)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,345341)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,345341)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,345341)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,345341)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,345341)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,345341)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,345341)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,345341)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,345341)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,345341)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,345341)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,345341)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,345341)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,345341)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,345341)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,345341)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,345341)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,345341)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,345341)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,345341)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,345341)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,345341)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,345341)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,345341)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,345341)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,345341)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,345341)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(23,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(11,0,0) tid=(152,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(86,0,0) tid=(248,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(2,0,0) tid=(134,0,0)
GPGPU-Sim uArch: cycles simulated: 345841  inst.: 8339862 (ipc=673.9) sim_rate=50852 (inst/sec) elapsed = 0:0:02:44 / Sun Feb 28 20:33:01 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(46,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 346341  inst.: 8377612 (ipc=374.7) sim_rate=50773 (inst/sec) elapsed = 0:0:02:45 / Sun Feb 28 20:33:02 2016
GPGPU-Sim uArch: cycles simulated: 347841  inst.: 8421994 (ipc=167.6) sim_rate=50734 (inst/sec) elapsed = 0:0:02:46 / Sun Feb 28 20:33:03 2016
GPGPU-Sim uArch: cycles simulated: 350341  inst.: 8451327 (ipc=89.7) sim_rate=50606 (inst/sec) elapsed = 0:0:02:47 / Sun Feb 28 20:33:04 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 352341  inst.: 8465641 (ipc=66.1) sim_rate=50390 (inst/sec) elapsed = 0:0:02:48 / Sun Feb 28 20:33:05 2016
GPGPU-Sim uArch: cycles simulated: 354341  inst.: 8489523 (ipc=54.1) sim_rate=50233 (inst/sec) elapsed = 0:0:02:49 / Sun Feb 28 20:33:06 2016
GPGPU-Sim uArch: cycles simulated: 355841  inst.: 8512622 (ipc=48.5) sim_rate=50074 (inst/sec) elapsed = 0:0:02:50 / Sun Feb 28 20:33:07 2016
GPGPU-Sim uArch: cycles simulated: 357841  inst.: 8535665 (ipc=42.6) sim_rate=49916 (inst/sec) elapsed = 0:0:02:51 / Sun Feb 28 20:33:08 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(14,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 359841  inst.: 8561220 (ipc=38.5) sim_rate=49774 (inst/sec) elapsed = 0:0:02:52 / Sun Feb 28 20:33:09 2016
GPGPU-Sim uArch: cycles simulated: 361841  inst.: 8588236 (ipc=35.5) sim_rate=49642 (inst/sec) elapsed = 0:0:02:53 / Sun Feb 28 20:33:10 2016
GPGPU-Sim uArch: cycles simulated: 363841  inst.: 8616985 (ipc=33.2) sim_rate=49522 (inst/sec) elapsed = 0:0:02:54 / Sun Feb 28 20:33:11 2016
GPGPU-Sim uArch: cycles simulated: 365841  inst.: 8642904 (ipc=31.2) sim_rate=49388 (inst/sec) elapsed = 0:0:02:55 / Sun Feb 28 20:33:12 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(10,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 367841  inst.: 8668015 (ipc=29.6) sim_rate=49250 (inst/sec) elapsed = 0:0:02:56 / Sun Feb 28 20:33:13 2016
GPGPU-Sim uArch: cycles simulated: 369341  inst.: 8687957 (ipc=28.5) sim_rate=49084 (inst/sec) elapsed = 0:0:02:57 / Sun Feb 28 20:33:14 2016
GPGPU-Sim uArch: cycles simulated: 371341  inst.: 8710961 (ipc=27.2) sim_rate=48937 (inst/sec) elapsed = 0:0:02:58 / Sun Feb 28 20:33:15 2016
GPGPU-Sim uArch: cycles simulated: 373341  inst.: 8736613 (ipc=26.2) sim_rate=48807 (inst/sec) elapsed = 0:0:02:59 / Sun Feb 28 20:33:16 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(40,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 375341  inst.: 8759687 (ipc=25.2) sim_rate=48664 (inst/sec) elapsed = 0:0:03:00 / Sun Feb 28 20:33:17 2016
GPGPU-Sim uArch: cycles simulated: 377341  inst.: 8783786 (ipc=24.4) sim_rate=48529 (inst/sec) elapsed = 0:0:03:01 / Sun Feb 28 20:33:18 2016
GPGPU-Sim uArch: cycles simulated: 379341  inst.: 8806879 (ipc=23.6) sim_rate=48389 (inst/sec) elapsed = 0:0:03:02 / Sun Feb 28 20:33:19 2016
GPGPU-Sim uArch: cycles simulated: 381341  inst.: 8829199 (ipc=23.0) sim_rate=48246 (inst/sec) elapsed = 0:0:03:03 / Sun Feb 28 20:33:20 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(47,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 383341  inst.: 8852430 (ipc=22.4) sim_rate=48111 (inst/sec) elapsed = 0:0:03:04 / Sun Feb 28 20:33:21 2016
GPGPU-Sim uArch: cycles simulated: 385341  inst.: 8877247 (ipc=21.9) sim_rate=47985 (inst/sec) elapsed = 0:0:03:05 / Sun Feb 28 20:33:22 2016
GPGPU-Sim uArch: cycles simulated: 386841  inst.: 8894229 (ipc=21.5) sim_rate=47818 (inst/sec) elapsed = 0:0:03:06 / Sun Feb 28 20:33:23 2016
GPGPU-Sim uArch: cycles simulated: 388841  inst.: 8920742 (ipc=21.1) sim_rate=47704 (inst/sec) elapsed = 0:0:03:07 / Sun Feb 28 20:33:24 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(32,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 390841  inst.: 8944830 (ipc=20.7) sim_rate=47578 (inst/sec) elapsed = 0:0:03:08 / Sun Feb 28 20:33:25 2016
GPGPU-Sim uArch: cycles simulated: 392841  inst.: 8965506 (ipc=20.3) sim_rate=47436 (inst/sec) elapsed = 0:0:03:09 / Sun Feb 28 20:33:26 2016
GPGPU-Sim uArch: cycles simulated: 394341  inst.: 8984667 (ipc=20.0) sim_rate=47287 (inst/sec) elapsed = 0:0:03:10 / Sun Feb 28 20:33:27 2016
GPGPU-Sim uArch: cycles simulated: 396341  inst.: 9007152 (ipc=19.7) sim_rate=47157 (inst/sec) elapsed = 0:0:03:11 / Sun Feb 28 20:33:28 2016
GPGPU-Sim uArch: cycles simulated: 398341  inst.: 9031063 (ipc=19.4) sim_rate=47036 (inst/sec) elapsed = 0:0:03:12 / Sun Feb 28 20:33:29 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(42,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 399841  inst.: 9052495 (ipc=19.3) sim_rate=46904 (inst/sec) elapsed = 0:0:03:13 / Sun Feb 28 20:33:30 2016
GPGPU-Sim uArch: cycles simulated: 401841  inst.: 9073522 (ipc=18.9) sim_rate=46770 (inst/sec) elapsed = 0:0:03:14 / Sun Feb 28 20:33:31 2016
GPGPU-Sim uArch: cycles simulated: 403841  inst.: 9102035 (ipc=18.8) sim_rate=46677 (inst/sec) elapsed = 0:0:03:15 / Sun Feb 28 20:33:32 2016
GPGPU-Sim uArch: cycles simulated: 405841  inst.: 9129558 (ipc=18.6) sim_rate=46579 (inst/sec) elapsed = 0:0:03:16 / Sun Feb 28 20:33:33 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(27,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 407341  inst.: 9149018 (ipc=18.5) sim_rate=46441 (inst/sec) elapsed = 0:0:03:17 / Sun Feb 28 20:33:34 2016
GPGPU-Sim uArch: cycles simulated: 409341  inst.: 9173926 (ipc=18.3) sim_rate=46332 (inst/sec) elapsed = 0:0:03:18 / Sun Feb 28 20:33:35 2016
GPGPU-Sim uArch: cycles simulated: 411341  inst.: 9198978 (ipc=18.1) sim_rate=46226 (inst/sec) elapsed = 0:0:03:19 / Sun Feb 28 20:33:36 2016
GPGPU-Sim uArch: cycles simulated: 413341  inst.: 9228101 (ipc=18.0) sim_rate=46140 (inst/sec) elapsed = 0:0:03:20 / Sun Feb 28 20:33:37 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(55,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 415341  inst.: 9254311 (ipc=17.9) sim_rate=46041 (inst/sec) elapsed = 0:0:03:21 / Sun Feb 28 20:33:38 2016
GPGPU-Sim uArch: cycles simulated: 417341  inst.: 9282188 (ipc=17.8) sim_rate=45951 (inst/sec) elapsed = 0:0:03:22 / Sun Feb 28 20:33:39 2016
GPGPU-Sim uArch: cycles simulated: 419341  inst.: 9306136 (ipc=17.6) sim_rate=45843 (inst/sec) elapsed = 0:0:03:23 / Sun Feb 28 20:33:40 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(66,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 421341  inst.: 9331825 (ipc=17.5) sim_rate=45744 (inst/sec) elapsed = 0:0:03:24 / Sun Feb 28 20:33:41 2016
GPGPU-Sim uArch: cycles simulated: 422841  inst.: 9351162 (ipc=17.4) sim_rate=45615 (inst/sec) elapsed = 0:0:03:25 / Sun Feb 28 20:33:42 2016
GPGPU-Sim uArch: cycles simulated: 424841  inst.: 9374954 (ipc=17.3) sim_rate=45509 (inst/sec) elapsed = 0:0:03:26 / Sun Feb 28 20:33:43 2016
GPGPU-Sim uArch: cycles simulated: 426841  inst.: 9400632 (ipc=17.1) sim_rate=45413 (inst/sec) elapsed = 0:0:03:27 / Sun Feb 28 20:33:44 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(15,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 428841  inst.: 9427252 (ipc=17.1) sim_rate=45323 (inst/sec) elapsed = 0:0:03:28 / Sun Feb 28 20:33:45 2016
GPGPU-Sim uArch: cycles simulated: 430841  inst.: 9452912 (ipc=17.0) sim_rate=45229 (inst/sec) elapsed = 0:0:03:29 / Sun Feb 28 20:33:46 2016
GPGPU-Sim uArch: cycles simulated: 432841  inst.: 9475537 (ipc=16.8) sim_rate=45121 (inst/sec) elapsed = 0:0:03:30 / Sun Feb 28 20:33:47 2016
GPGPU-Sim uArch: cycles simulated: 434841  inst.: 9499451 (ipc=16.7) sim_rate=45021 (inst/sec) elapsed = 0:0:03:31 / Sun Feb 28 20:33:48 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(64,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 436841  inst.: 9526492 (ipc=16.7) sim_rate=44936 (inst/sec) elapsed = 0:0:03:32 / Sun Feb 28 20:33:49 2016
GPGPU-Sim uArch: cycles simulated: 438841  inst.: 9547879 (ipc=16.5) sim_rate=44825 (inst/sec) elapsed = 0:0:03:33 / Sun Feb 28 20:33:50 2016
GPGPU-Sim uArch: cycles simulated: 440841  inst.: 9571761 (ipc=16.4) sim_rate=44727 (inst/sec) elapsed = 0:0:03:34 / Sun Feb 28 20:33:51 2016
GPGPU-Sim uArch: cycles simulated: 442341  inst.: 9593166 (ipc=16.4) sim_rate=44619 (inst/sec) elapsed = 0:0:03:35 / Sun Feb 28 20:33:52 2016
GPGPU-Sim uArch: cycles simulated: 444341  inst.: 9616465 (ipc=16.3) sim_rate=44520 (inst/sec) elapsed = 0:0:03:36 / Sun Feb 28 20:33:53 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(27,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 446341  inst.: 9641985 (ipc=16.2) sim_rate=44433 (inst/sec) elapsed = 0:0:03:37 / Sun Feb 28 20:33:54 2016
GPGPU-Sim uArch: cycles simulated: 448341  inst.: 9664899 (ipc=16.1) sim_rate=44334 (inst/sec) elapsed = 0:0:03:38 / Sun Feb 28 20:33:55 2016
GPGPU-Sim uArch: cycles simulated: 450341  inst.: 9688665 (ipc=16.1) sim_rate=44240 (inst/sec) elapsed = 0:0:03:39 / Sun Feb 28 20:33:56 2016
GPGPU-Sim uArch: cycles simulated: 452341  inst.: 9713323 (ipc=16.0) sim_rate=44151 (inst/sec) elapsed = 0:0:03:40 / Sun Feb 28 20:33:57 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(3,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 454341  inst.: 9739829 (ipc=15.9) sim_rate=44071 (inst/sec) elapsed = 0:0:03:41 / Sun Feb 28 20:33:58 2016
GPGPU-Sim uArch: cycles simulated: 456341  inst.: 9767460 (ipc=15.9) sim_rate=43997 (inst/sec) elapsed = 0:0:03:42 / Sun Feb 28 20:33:59 2016
GPGPU-Sim uArch: cycles simulated: 458341  inst.: 9793433 (ipc=15.8) sim_rate=43916 (inst/sec) elapsed = 0:0:03:43 / Sun Feb 28 20:34:00 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (113490,345341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(113491,345341)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(22,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 460341  inst.: 9821545 (ipc=15.8) sim_rate=43846 (inst/sec) elapsed = 0:0:03:44 / Sun Feb 28 20:34:01 2016
GPGPU-Sim uArch: cycles simulated: 462341  inst.: 9850490 (ipc=15.8) sim_rate=43779 (inst/sec) elapsed = 0:0:03:45 / Sun Feb 28 20:34:02 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (117402,345341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(117403,345341)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (118433,345341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(118434,345341)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (118451,345341), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(118452,345341)
GPGPU-Sim uArch: cycles simulated: 464341  inst.: 9884227 (ipc=15.8) sim_rate=43735 (inst/sec) elapsed = 0:0:03:46 / Sun Feb 28 20:34:03 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (119592,345341), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(119593,345341)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(50,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 466341  inst.: 9921368 (ipc=15.9) sim_rate=43706 (inst/sec) elapsed = 0:0:03:47 / Sun Feb 28 20:34:04 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (122007,345341), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(122008,345341)
GPGPU-Sim uArch: cycles simulated: 468341  inst.: 9952691 (ipc=15.9) sim_rate=43652 (inst/sec) elapsed = 0:0:03:48 / Sun Feb 28 20:34:05 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (123828,345341), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(123829,345341)
GPGPU-Sim uArch: cycles simulated: 470341  inst.: 9984759 (ipc=15.9) sim_rate=43601 (inst/sec) elapsed = 0:0:03:49 / Sun Feb 28 20:34:06 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (125702,345341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(125703,345341)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (126132,345341), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(126133,345341)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(43,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 472341  inst.: 10015700 (ipc=15.8) sim_rate=43546 (inst/sec) elapsed = 0:0:03:50 / Sun Feb 28 20:34:07 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (128284,345341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(128285,345341)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (128860,345341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(128861,345341)
GPGPU-Sim uArch: cycles simulated: 474341  inst.: 10046517 (ipc=15.8) sim_rate=43491 (inst/sec) elapsed = 0:0:03:51 / Sun Feb 28 20:34:08 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (129214,345341), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(129215,345341)
GPGPU-Sim uArch: cycles simulated: 476341  inst.: 10077145 (ipc=15.8) sim_rate=43435 (inst/sec) elapsed = 0:0:03:52 / Sun Feb 28 20:34:09 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (131784,345341), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(131785,345341)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(57,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 478341  inst.: 10105895 (ipc=15.8) sim_rate=43372 (inst/sec) elapsed = 0:0:03:53 / Sun Feb 28 20:34:10 2016
GPGPU-Sim uArch: cycles simulated: 480341  inst.: 10131056 (ipc=15.8) sim_rate=43295 (inst/sec) elapsed = 0:0:03:54 / Sun Feb 28 20:34:11 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (135787,345341), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(135788,345341)
GPGPU-Sim uArch: cycles simulated: 482341  inst.: 10155555 (ipc=15.7) sim_rate=43215 (inst/sec) elapsed = 0:0:03:55 / Sun Feb 28 20:34:12 2016
GPGPU-Sim uArch: cycles simulated: 484841  inst.: 10190581 (ipc=15.7) sim_rate=43180 (inst/sec) elapsed = 0:0:03:56 / Sun Feb 28 20:34:13 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(73,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 486841  inst.: 10214766 (ipc=15.6) sim_rate=43100 (inst/sec) elapsed = 0:0:03:57 / Sun Feb 28 20:34:14 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (141917,345341), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(141918,345341)
GPGPU-Sim uArch: cycles simulated: 488841  inst.: 10245271 (ipc=15.6) sim_rate=43047 (inst/sec) elapsed = 0:0:03:58 / Sun Feb 28 20:34:15 2016
GPGPU-Sim uArch: cycles simulated: 490841  inst.: 10268790 (ipc=15.6) sim_rate=42965 (inst/sec) elapsed = 0:0:03:59 / Sun Feb 28 20:34:16 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(94,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 492841  inst.: 10292856 (ipc=15.5) sim_rate=42886 (inst/sec) elapsed = 0:0:04:00 / Sun Feb 28 20:34:17 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (148159,345341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(148160,345341)
GPGPU-Sim uArch: cycles simulated: 494841  inst.: 10323800 (ipc=15.5) sim_rate=42837 (inst/sec) elapsed = 0:0:04:01 / Sun Feb 28 20:34:18 2016
GPGPU-Sim uArch: cycles simulated: 497341  inst.: 10355912 (ipc=15.5) sim_rate=42793 (inst/sec) elapsed = 0:0:04:02 / Sun Feb 28 20:34:19 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (152756,345341), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(152757,345341)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (153889,345341), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(153890,345341)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (153967,345341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(153968,345341)
GPGPU-Sim uArch: cycles simulated: 499341  inst.: 10386492 (ipc=15.5) sim_rate=42742 (inst/sec) elapsed = 0:0:04:03 / Sun Feb 28 20:34:20 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(53,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (154375,345341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(154376,345341)
GPGPU-Sim uArch: cycles simulated: 501341  inst.: 10419565 (ipc=15.5) sim_rate=42703 (inst/sec) elapsed = 0:0:04:04 / Sun Feb 28 20:34:21 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (156465,345341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(156466,345341)
GPGPU-Sim uArch: cycles simulated: 503341  inst.: 10452411 (ipc=15.5) sim_rate=42662 (inst/sec) elapsed = 0:0:04:05 / Sun Feb 28 20:34:22 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (158631,345341), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(158632,345341)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (159707,345341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(159708,345341)
GPGPU-Sim uArch: cycles simulated: 505341  inst.: 10480918 (ipc=15.5) sim_rate=42605 (inst/sec) elapsed = 0:0:04:06 / Sun Feb 28 20:34:23 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (160060,345341), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(160061,345341)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(110,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (161784,345341), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(161785,345341)
GPGPU-Sim uArch: cycles simulated: 507341  inst.: 10514136 (ipc=15.5) sim_rate=42567 (inst/sec) elapsed = 0:0:04:07 / Sun Feb 28 20:34:24 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (162696,345341), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(162697,345341)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (162706,345341), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(162707,345341)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (163907,345341), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(163908,345341)
GPGPU-Sim uArch: cycles simulated: 509341  inst.: 10547146 (ipc=15.5) sim_rate=42528 (inst/sec) elapsed = 0:0:04:08 / Sun Feb 28 20:34:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (165202,345341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(165203,345341)
GPGPU-Sim uArch: cycles simulated: 511341  inst.: 10577061 (ipc=15.5) sim_rate=42478 (inst/sec) elapsed = 0:0:04:09 / Sun Feb 28 20:34:26 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(49,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 513341  inst.: 10604781 (ipc=15.5) sim_rate=42419 (inst/sec) elapsed = 0:0:04:10 / Sun Feb 28 20:34:27 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (169364,345341), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(169365,345341)
GPGPU-Sim uArch: cycles simulated: 515341  inst.: 10629561 (ipc=15.5) sim_rate=42348 (inst/sec) elapsed = 0:0:04:11 / Sun Feb 28 20:34:28 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (171392,345341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(171393,345341)
GPGPU-Sim uArch: cycles simulated: 517341  inst.: 10656537 (ipc=15.4) sim_rate=42287 (inst/sec) elapsed = 0:0:04:12 / Sun Feb 28 20:34:29 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (172457,345341), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(172458,345341)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(110,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (173934,345341), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(173935,345341)
GPGPU-Sim uArch: cycles simulated: 519341  inst.: 10686599 (ipc=15.4) sim_rate=42239 (inst/sec) elapsed = 0:0:04:13 / Sun Feb 28 20:34:30 2016
GPGPU-Sim uArch: cycles simulated: 521341  inst.: 10711650 (ipc=15.4) sim_rate=42171 (inst/sec) elapsed = 0:0:04:14 / Sun Feb 28 20:34:31 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (176899,345341), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(176900,345341)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (177617,345341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(177618,345341)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (177679,345341), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(177680,345341)
GPGPU-Sim uArch: cycles simulated: 523341  inst.: 10742817 (ipc=15.4) sim_rate=42128 (inst/sec) elapsed = 0:0:04:15 / Sun Feb 28 20:34:32 2016
GPGPU-Sim uArch: cycles simulated: 525341  inst.: 10768725 (ipc=15.4) sim_rate=42065 (inst/sec) elapsed = 0:0:04:16 / Sun Feb 28 20:34:33 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(115,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (180323,345341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(180324,345341)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (180400,345341), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(180401,345341)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (180541,345341), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(180542,345341)
GPGPU-Sim uArch: cycles simulated: 527341  inst.: 10808604 (ipc=15.4) sim_rate=42056 (inst/sec) elapsed = 0:0:04:17 / Sun Feb 28 20:34:34 2016
GPGPU-Sim uArch: cycles simulated: 529341  inst.: 10834607 (ipc=15.4) sim_rate=41994 (inst/sec) elapsed = 0:0:04:18 / Sun Feb 28 20:34:35 2016
GPGPU-Sim uArch: cycles simulated: 531341  inst.: 10859967 (ipc=15.4) sim_rate=41930 (inst/sec) elapsed = 0:0:04:19 / Sun Feb 28 20:34:36 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (186120,345341), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(186121,345341)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (186139,345341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(186140,345341)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(130,0,0) tid=(220,0,0)
GPGPU-Sim uArch: cycles simulated: 533341  inst.: 10889577 (ipc=15.4) sim_rate=41882 (inst/sec) elapsed = 0:0:04:20 / Sun Feb 28 20:34:37 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (188516,345341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(188517,345341)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (189238,345341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(189239,345341)
GPGPU-Sim uArch: cycles simulated: 535341  inst.: 10924738 (ipc=15.4) sim_rate=41857 (inst/sec) elapsed = 0:0:04:21 / Sun Feb 28 20:34:38 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (190797,345341), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(190798,345341)
GPGPU-Sim uArch: cycles simulated: 537341  inst.: 10950860 (ipc=15.4) sim_rate=41797 (inst/sec) elapsed = 0:0:04:22 / Sun Feb 28 20:34:39 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(87,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 539341  inst.: 10975982 (ipc=15.3) sim_rate=41733 (inst/sec) elapsed = 0:0:04:23 / Sun Feb 28 20:34:40 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (194871,345341), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(194872,345341)
GPGPU-Sim uArch: cycles simulated: 541341  inst.: 11003698 (ipc=15.3) sim_rate=41680 (inst/sec) elapsed = 0:0:04:24 / Sun Feb 28 20:34:41 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (196884,345341), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(196885,345341)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (197827,345341), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(197828,345341)
GPGPU-Sim uArch: cycles simulated: 543341  inst.: 11037212 (ipc=15.3) sim_rate=41649 (inst/sec) elapsed = 0:0:04:25 / Sun Feb 28 20:34:42 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (198724,345341), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(198725,345341)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (198745,345341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(198746,345341)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(64,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (199406,345341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(199407,345341)
GPGPU-Sim uArch: cycles simulated: 545341  inst.: 11073567 (ipc=15.4) sim_rate=41629 (inst/sec) elapsed = 0:0:04:26 / Sun Feb 28 20:34:43 2016
GPGPU-Sim uArch: cycles simulated: 547341  inst.: 11108008 (ipc=15.4) sim_rate=41603 (inst/sec) elapsed = 0:0:04:27 / Sun Feb 28 20:34:44 2016
GPGPU-Sim uArch: cycles simulated: 549341  inst.: 11135126 (ipc=15.4) sim_rate=41548 (inst/sec) elapsed = 0:0:04:28 / Sun Feb 28 20:34:45 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (204419,345341), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(204420,345341)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (205271,345341), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(205272,345341)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(141,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 551341  inst.: 11163584 (ipc=15.3) sim_rate=41500 (inst/sec) elapsed = 0:0:04:29 / Sun Feb 28 20:34:46 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (207537,345341), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(207538,345341)
GPGPU-Sim uArch: cycles simulated: 553341  inst.: 11197921 (ipc=15.4) sim_rate=41473 (inst/sec) elapsed = 0:0:04:30 / Sun Feb 28 20:34:47 2016
GPGPU-Sim uArch: cycles simulated: 554841  inst.: 11218013 (ipc=15.3) sim_rate=41394 (inst/sec) elapsed = 0:0:04:31 / Sun Feb 28 20:34:48 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (209606,345341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(209607,345341)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (211116,345341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(211117,345341)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (211234,345341), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(211235,345341)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(80,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (211486,345341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(211487,345341)
GPGPU-Sim uArch: cycles simulated: 556841  inst.: 11250223 (ipc=15.4) sim_rate=41361 (inst/sec) elapsed = 0:0:04:32 / Sun Feb 28 20:34:49 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (212813,345341), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(212814,345341)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (212816,345341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(212817,345341)
GPGPU-Sim uArch: cycles simulated: 558841  inst.: 11287604 (ipc=15.4) sim_rate=41346 (inst/sec) elapsed = 0:0:04:33 / Sun Feb 28 20:34:50 2016
GPGPU-Sim uArch: cycles simulated: 560841  inst.: 11315595 (ipc=15.4) sim_rate=41297 (inst/sec) elapsed = 0:0:04:34 / Sun Feb 28 20:34:51 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (216942,345341), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(216943,345341)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (217080,345341), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(217081,345341)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(99,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 562841  inst.: 11344675 (ipc=15.4) sim_rate=41253 (inst/sec) elapsed = 0:0:04:35 / Sun Feb 28 20:34:52 2016
GPGPU-Sim uArch: cycles simulated: 564841  inst.: 11376120 (ipc=15.4) sim_rate=41217 (inst/sec) elapsed = 0:0:04:36 / Sun Feb 28 20:34:53 2016
GPGPU-Sim uArch: cycles simulated: 566841  inst.: 11403746 (ipc=15.4) sim_rate=41168 (inst/sec) elapsed = 0:0:04:37 / Sun Feb 28 20:34:54 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (223131,345341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(223132,345341)
GPGPU-Sim uArch: cycles simulated: 568841  inst.: 11433703 (ipc=15.4) sim_rate=41128 (inst/sec) elapsed = 0:0:04:38 / Sun Feb 28 20:34:55 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(136,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 570841  inst.: 11461452 (ipc=15.3) sim_rate=41080 (inst/sec) elapsed = 0:0:04:39 / Sun Feb 28 20:34:56 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (226160,345341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(226161,345341)
GPGPU-Sim uArch: cycles simulated: 572841  inst.: 11489574 (ipc=15.3) sim_rate=41034 (inst/sec) elapsed = 0:0:04:40 / Sun Feb 28 20:34:57 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (229028,345341), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(229029,345341)
GPGPU-Sim uArch: cycles simulated: 574841  inst.: 11517585 (ipc=15.3) sim_rate=40987 (inst/sec) elapsed = 0:0:04:41 / Sun Feb 28 20:34:58 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(82,0,0) tid=(224,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (230849,345341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(230850,345341)
GPGPU-Sim uArch: cycles simulated: 576841  inst.: 11548919 (ipc=15.3) sim_rate=40953 (inst/sec) elapsed = 0:0:04:42 / Sun Feb 28 20:34:59 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (232442,345341), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(232443,345341)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (233045,345341), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(233046,345341)
GPGPU-Sim uArch: cycles simulated: 578841  inst.: 11581910 (ipc=15.3) sim_rate=40925 (inst/sec) elapsed = 0:0:04:43 / Sun Feb 28 20:35:00 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (234200,345341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(234201,345341)
GPGPU-Sim uArch: cycles simulated: 580341  inst.: 11605897 (ipc=15.3) sim_rate=40865 (inst/sec) elapsed = 0:0:04:44 / Sun Feb 28 20:35:01 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (236608,345341), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(236609,345341)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(158,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (236824,345341), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(236825,345341)
GPGPU-Sim uArch: cycles simulated: 582341  inst.: 11635716 (ipc=15.3) sim_rate=40827 (inst/sec) elapsed = 0:0:04:45 / Sun Feb 28 20:35:02 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (237102,345341), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(237103,345341)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (238122,345341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(238123,345341)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (238236,345341), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(238237,345341)
GPGPU-Sim uArch: cycles simulated: 584341  inst.: 11671894 (ipc=15.4) sim_rate=40810 (inst/sec) elapsed = 0:0:04:46 / Sun Feb 28 20:35:03 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (239051,345341), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(239052,345341)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (240721,345341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(240722,345341)
GPGPU-Sim uArch: cycles simulated: 586341  inst.: 11708482 (ipc=15.4) sim_rate=40796 (inst/sec) elapsed = 0:0:04:47 / Sun Feb 28 20:35:04 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(111,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 588341  inst.: 11739600 (ipc=15.4) sim_rate=40762 (inst/sec) elapsed = 0:0:04:48 / Sun Feb 28 20:35:05 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (244279,345341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(244280,345341)
GPGPU-Sim uArch: cycles simulated: 590341  inst.: 11766374 (ipc=15.4) sim_rate=40714 (inst/sec) elapsed = 0:0:04:49 / Sun Feb 28 20:35:06 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (245443,345341), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(245444,345341)
GPGPU-Sim uArch: cycles simulated: 592341  inst.: 11795144 (ipc=15.4) sim_rate=40672 (inst/sec) elapsed = 0:0:04:50 / Sun Feb 28 20:35:07 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(163,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 594341  inst.: 11822626 (ipc=15.3) sim_rate=40627 (inst/sec) elapsed = 0:0:04:51 / Sun Feb 28 20:35:08 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (250072,345341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(250073,345341)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (250380,345341), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(250381,345341)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (250519,345341), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(250520,345341)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (250671,345341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(250672,345341)
GPGPU-Sim uArch: cycles simulated: 596341  inst.: 11854119 (ipc=15.3) sim_rate=40596 (inst/sec) elapsed = 0:0:04:52 / Sun Feb 28 20:35:09 2016
GPGPU-Sim uArch: cycles simulated: 598341  inst.: 11884239 (ipc=15.3) sim_rate=40560 (inst/sec) elapsed = 0:0:04:53 / Sun Feb 28 20:35:10 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (253889,345341), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(253890,345341)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (254463,345341), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(254464,345341)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(124,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 600341  inst.: 11915526 (ipc=15.3) sim_rate=40529 (inst/sec) elapsed = 0:0:04:54 / Sun Feb 28 20:35:11 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (255823,345341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(255824,345341)
GPGPU-Sim uArch: cycles simulated: 602341  inst.: 11949888 (ipc=15.4) sim_rate=40508 (inst/sec) elapsed = 0:0:04:55 / Sun Feb 28 20:35:12 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (258202,345341), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(258203,345341)
GPGPU-Sim uArch: cycles simulated: 604341  inst.: 11978817 (ipc=15.4) sim_rate=40468 (inst/sec) elapsed = 0:0:04:56 / Sun Feb 28 20:35:13 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (259073,345341), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(259074,345341)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (260547,345341), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(260548,345341)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (260800,345341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(260801,345341)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(177,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 606341  inst.: 12012564 (ipc=15.4) sim_rate=40446 (inst/sec) elapsed = 0:0:04:57 / Sun Feb 28 20:35:14 2016
GPGPU-Sim uArch: cycles simulated: 608341  inst.: 12042395 (ipc=15.4) sim_rate=40410 (inst/sec) elapsed = 0:0:04:58 / Sun Feb 28 20:35:15 2016
GPGPU-Sim uArch: cycles simulated: 610341  inst.: 12069841 (ipc=15.3) sim_rate=40367 (inst/sec) elapsed = 0:0:04:59 / Sun Feb 28 20:35:16 2016
GPGPU-Sim uArch: cycles simulated: 612341  inst.: 12092296 (ipc=15.3) sim_rate=40307 (inst/sec) elapsed = 0:0:05:00 / Sun Feb 28 20:35:17 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (267313,345341), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(267314,345341)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (267394,345341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(267395,345341)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (267632,345341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(267633,345341)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(109,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (267913,345341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(267914,345341)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (268247,345341), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(268248,345341)
GPGPU-Sim uArch: cycles simulated: 614341  inst.: 12133925 (ipc=15.4) sim_rate=40312 (inst/sec) elapsed = 0:0:05:01 / Sun Feb 28 20:35:18 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (270179,345341), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(270180,345341)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (270284,345341), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(270285,345341)
GPGPU-Sim uArch: cycles simulated: 615841  inst.: 12156341 (ipc=15.4) sim_rate=40252 (inst/sec) elapsed = 0:0:05:02 / Sun Feb 28 20:35:19 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (272136,345341), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(272137,345341)
GPGPU-Sim uArch: cycles simulated: 617841  inst.: 12185016 (ipc=15.3) sim_rate=40214 (inst/sec) elapsed = 0:0:05:03 / Sun Feb 28 20:35:20 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (272853,345341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(272854,345341)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(156,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (274185,345341), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(274186,345341)
GPGPU-Sim uArch: cycles simulated: 619841  inst.: 12213761 (ipc=15.3) sim_rate=40176 (inst/sec) elapsed = 0:0:05:04 / Sun Feb 28 20:35:21 2016
GPGPU-Sim uArch: cycles simulated: 621841  inst.: 12239229 (ipc=15.3) sim_rate=40128 (inst/sec) elapsed = 0:0:05:05 / Sun Feb 28 20:35:22 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (277182,345341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(277183,345341)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (278115,345341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(278116,345341)
GPGPU-Sim uArch: cycles simulated: 623841  inst.: 12267977 (ipc=15.3) sim_rate=40091 (inst/sec) elapsed = 0:0:05:06 / Sun Feb 28 20:35:23 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (279617,345341), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(279618,345341)
GPGPU-Sim uArch: cycles simulated: 625841  inst.: 12292215 (ipc=15.3) sim_rate=40039 (inst/sec) elapsed = 0:0:05:07 / Sun Feb 28 20:35:24 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (280577,345341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(280578,345341)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(125,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (282483,345341), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(282484,345341)
GPGPU-Sim uArch: cycles simulated: 627841  inst.: 12316855 (ipc=15.3) sim_rate=39989 (inst/sec) elapsed = 0:0:05:08 / Sun Feb 28 20:35:25 2016
GPGPU-Sim uArch: cycles simulated: 629841  inst.: 12343172 (ipc=15.3) sim_rate=39945 (inst/sec) elapsed = 0:0:05:09 / Sun Feb 28 20:35:26 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (286433,345341), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(286434,345341)
GPGPU-Sim uArch: cycles simulated: 631841  inst.: 12364487 (ipc=15.2) sim_rate=39885 (inst/sec) elapsed = 0:0:05:10 / Sun Feb 28 20:35:27 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (288188,345341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(288189,345341)
GPGPU-Sim uArch: cycles simulated: 633841  inst.: 12390910 (ipc=15.2) sim_rate=39842 (inst/sec) elapsed = 0:0:05:11 / Sun Feb 28 20:35:28 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(189,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (290020,345341), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(290021,345341)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (290150,345341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(290151,345341)
GPGPU-Sim uArch: cycles simulated: 635841  inst.: 12420591 (ipc=15.2) sim_rate=39809 (inst/sec) elapsed = 0:0:05:12 / Sun Feb 28 20:35:29 2016
GPGPU-Sim uArch: cycles simulated: 637841  inst.: 12445478 (ipc=15.2) sim_rate=39761 (inst/sec) elapsed = 0:0:05:13 / Sun Feb 28 20:35:30 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (294349,345341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(294350,345341)
GPGPU-Sim uArch: cycles simulated: 639841  inst.: 12467599 (ipc=15.2) sim_rate=39705 (inst/sec) elapsed = 0:0:05:14 / Sun Feb 28 20:35:31 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (295642,345341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(295643,345341)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (295814,345341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(295815,345341)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(148,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 641841  inst.: 12496396 (ipc=15.2) sim_rate=39671 (inst/sec) elapsed = 0:0:05:15 / Sun Feb 28 20:35:32 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (296663,345341), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(296664,345341)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (297038,345341), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(297039,345341)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (297318,345341), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(297319,345341)
GPGPU-Sim uArch: cycles simulated: 643841  inst.: 12529401 (ipc=15.2) sim_rate=39650 (inst/sec) elapsed = 0:0:05:16 / Sun Feb 28 20:35:33 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (300256,345341), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(300257,345341)
GPGPU-Sim uArch: cycles simulated: 645841  inst.: 12554702 (ipc=15.1) sim_rate=39604 (inst/sec) elapsed = 0:0:05:17 / Sun Feb 28 20:35:34 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (301978,345341), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(301979,345341)
GPGPU-Sim uArch: cycles simulated: 647841  inst.: 12582561 (ipc=15.1) sim_rate=39567 (inst/sec) elapsed = 0:0:05:18 / Sun Feb 28 20:35:35 2016
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(146,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (303315,345341), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(303316,345341)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (303541,345341), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(303542,345341)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (304042,345341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(304043,345341)
GPGPU-Sim uArch: cycles simulated: 649841  inst.: 12610151 (ipc=15.1) sim_rate=39530 (inst/sec) elapsed = 0:0:05:19 / Sun Feb 28 20:35:36 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (305264,345341), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(305265,345341)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (305797,345341), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(305798,345341)
GPGPU-Sim uArch: cycles simulated: 651841  inst.: 12640500 (ipc=15.1) sim_rate=39501 (inst/sec) elapsed = 0:0:05:20 / Sun Feb 28 20:35:37 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (306989,345341), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(306990,345341)
GPGPU-Sim uArch: cycles simulated: 653841  inst.: 12665863 (ipc=15.1) sim_rate=39457 (inst/sec) elapsed = 0:0:05:21 / Sun Feb 28 20:35:38 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (309082,345341), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(309083,345341)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(171,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 655841  inst.: 12691959 (ipc=15.1) sim_rate=39416 (inst/sec) elapsed = 0:0:05:22 / Sun Feb 28 20:35:39 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (311244,345341), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(311245,345341)
GPGPU-Sim uArch: cycles simulated: 657841  inst.: 12720272 (ipc=15.1) sim_rate=39381 (inst/sec) elapsed = 0:0:05:23 / Sun Feb 28 20:35:40 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (313163,345341), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(313164,345341)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (314006,345341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(314007,345341)
GPGPU-Sim uArch: cycles simulated: 659841  inst.: 12748177 (ipc=15.1) sim_rate=39346 (inst/sec) elapsed = 0:0:05:24 / Sun Feb 28 20:35:41 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (314665,345341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(314666,345341)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (316104,345341), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(316105,345341)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (316421,345341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(316422,345341)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(217,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 661841  inst.: 12776329 (ipc=15.1) sim_rate=39311 (inst/sec) elapsed = 0:0:05:25 / Sun Feb 28 20:35:42 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (317481,345341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(317482,345341)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (318402,345341), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(318403,345341)
GPGPU-Sim uArch: cycles simulated: 663841  inst.: 12801263 (ipc=15.1) sim_rate=39267 (inst/sec) elapsed = 0:0:05:26 / Sun Feb 28 20:35:43 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (318928,345341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(318929,345341)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (319944,345341), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(319945,345341)
GPGPU-Sim uArch: cycles simulated: 665841  inst.: 12830236 (ipc=15.1) sim_rate=39236 (inst/sec) elapsed = 0:0:05:27 / Sun Feb 28 20:35:44 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (321146,345341), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(321147,345341)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (321184,345341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(321185,345341)
GPGPU-Sim uArch: cycles simulated: 667841  inst.: 12858179 (ipc=15.1) sim_rate=39201 (inst/sec) elapsed = 0:0:05:28 / Sun Feb 28 20:35:45 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(186,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 669841  inst.: 12879840 (ipc=15.0) sim_rate=39148 (inst/sec) elapsed = 0:0:05:29 / Sun Feb 28 20:35:46 2016
GPGPU-Sim uArch: cycles simulated: 671341  inst.: 12897285 (ipc=15.0) sim_rate=39082 (inst/sec) elapsed = 0:0:05:30 / Sun Feb 28 20:35:47 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (326229,345341), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(326230,345341)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (326246,345341), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(326247,345341)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (326831,345341), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(326832,345341)
GPGPU-Sim uArch: cycles simulated: 673341  inst.: 12925874 (ipc=15.0) sim_rate=39050 (inst/sec) elapsed = 0:0:05:31 / Sun Feb 28 20:35:48 2016
GPGPU-Sim uArch: cycles simulated: 675341  inst.: 12948518 (ipc=15.0) sim_rate=39001 (inst/sec) elapsed = 0:0:05:32 / Sun Feb 28 20:35:49 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (330517,345341), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(330518,345341)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(148,0,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 677341  inst.: 12976187 (ipc=15.0) sim_rate=38967 (inst/sec) elapsed = 0:0:05:33 / Sun Feb 28 20:35:50 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (332878,345341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(332879,345341)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (333138,345341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(333139,345341)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (333768,345341), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(333769,345341)
GPGPU-Sim uArch: cycles simulated: 679341  inst.: 13008892 (ipc=15.0) sim_rate=38948 (inst/sec) elapsed = 0:0:05:34 / Sun Feb 28 20:35:51 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (334384,345341), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(334385,345341)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (335040,345341), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(335041,345341)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (335641,345341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(335642,345341)
GPGPU-Sim uArch: cycles simulated: 681341  inst.: 13043959 (ipc=15.0) sim_rate=38937 (inst/sec) elapsed = 0:0:05:35 / Sun Feb 28 20:35:52 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (336070,345341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(336071,345341)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (336260,345341), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(336261,345341)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(171,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (336899,345341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(336900,345341)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (337186,345341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(337187,345341)
GPGPU-Sim uArch: cycles simulated: 682841  inst.: 13074479 (ipc=15.0) sim_rate=38912 (inst/sec) elapsed = 0:0:05:36 / Sun Feb 28 20:35:53 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (339070,345341), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(339071,345341)
GPGPU-Sim uArch: cycles simulated: 684841  inst.: 13105266 (ipc=15.0) sim_rate=38888 (inst/sec) elapsed = 0:0:05:37 / Sun Feb 28 20:35:54 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (339650,345341), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(339651,345341)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (340436,345341), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(340437,345341)
GPGPU-Sim uArch: cycles simulated: 686841  inst.: 13141651 (ipc=15.0) sim_rate=38880 (inst/sec) elapsed = 0:0:05:38 / Sun Feb 28 20:35:55 2016
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(196,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (342503,345341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(342504,345341)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (342992,345341), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(342993,345341)
GPGPU-Sim uArch: cycles simulated: 688841  inst.: 13172856 (ipc=15.1) sim_rate=38857 (inst/sec) elapsed = 0:0:05:39 / Sun Feb 28 20:35:56 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (343605,345341), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(343606,345341)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (343785,345341), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(343786,345341)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (344125,345341), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(344126,345341)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (345177,345341), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(345178,345341)
GPGPU-Sim uArch: cycles simulated: 690841  inst.: 13211610 (ipc=15.1) sim_rate=38857 (inst/sec) elapsed = 0:0:05:40 / Sun Feb 28 20:35:57 2016
GPGPU-Sim uArch: cycles simulated: 692341  inst.: 13233906 (ipc=15.1) sim_rate=38809 (inst/sec) elapsed = 0:0:05:41 / Sun Feb 28 20:35:58 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (347006,345341), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(347007,345341)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(198,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (348260,345341), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(348261,345341)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (348373,345341), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(348374,345341)
GPGPU-Sim uArch: cycles simulated: 694341  inst.: 13265939 (ipc=15.1) sim_rate=38789 (inst/sec) elapsed = 0:0:05:42 / Sun Feb 28 20:35:59 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (349604,345341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(349605,345341)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (350084,345341), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(350085,345341)
GPGPU-Sim uArch: cycles simulated: 696341  inst.: 13292587 (ipc=15.1) sim_rate=38753 (inst/sec) elapsed = 0:0:05:43 / Sun Feb 28 20:36:00 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (351046,345341), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(351047,345341)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (351765,345341), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(351766,345341)
GPGPU-Sim uArch: cycles simulated: 698341  inst.: 13326753 (ipc=15.1) sim_rate=38740 (inst/sec) elapsed = 0:0:05:44 / Sun Feb 28 20:36:01 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (353106,345341), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(353107,345341)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (353244,345341), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(353245,345341)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (353331,345341), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (353716,345341), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (353919,345341), 5 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(234,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (354970,345341), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 700341  inst.: 13356201 (ipc=15.1) sim_rate=38713 (inst/sec) elapsed = 0:0:05:45 / Sun Feb 28 20:36:02 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (355436,345341), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (356305,345341), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (356973,345341), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 702341  inst.: 13380771 (ipc=15.1) sim_rate=38672 (inst/sec) elapsed = 0:0:05:46 / Sun Feb 28 20:36:03 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (357420,345341), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (357798,345341), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (358017,345341), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 704341  inst.: 13405090 (ipc=15.0) sim_rate=38631 (inst/sec) elapsed = 0:0:05:47 / Sun Feb 28 20:36:04 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (359106,345341), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (359236,345341), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (359363,345341), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (359728,345341), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (360125,345341), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 706841  inst.: 13433977 (ipc=15.0) sim_rate=38603 (inst/sec) elapsed = 0:0:05:48 / Sun Feb 28 20:36:05 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (361926,345341), 4 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(224,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (362368,345341), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (363133,345341), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (363289,345341), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (363301,345341), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 708841  inst.: 13457702 (ipc=15.0) sim_rate=38560 (inst/sec) elapsed = 0:0:05:49 / Sun Feb 28 20:36:06 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (363556,345341), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (364253,345341), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (364507,345341), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (364581,345341), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (365091,345341), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 711341  inst.: 13488484 (ipc=15.0) sim_rate=38538 (inst/sec) elapsed = 0:0:05:50 / Sun Feb 28 20:36:07 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (366321,345341), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (366790,345341), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (366906,345341), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (367161,345341), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (367202,345341), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (367333,345341), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (367732,345341), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (368102,345341), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (368202,345341), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (368353,345341), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (368379,345341), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (368461,345341), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 713841  inst.: 13518171 (ipc=15.0) sim_rate=38513 (inst/sec) elapsed = 0:0:05:51 / Sun Feb 28 20:36:08 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (368664,345341), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (369055,345341), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (369346,345341), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (369351,345341), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (369399,345341), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (369470,345341), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (369473,345341), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (369504,345341), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (369600,345341), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (369772,345341), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (370099,345341), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (370127,345341), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (370314,345341), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (370554,345341), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (370671,345341), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(255,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 716341  inst.: 13541409 (ipc=14.9) sim_rate=38469 (inst/sec) elapsed = 0:0:05:52 / Sun Feb 28 20:36:09 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (371041,345341), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (371061,345341), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (371526,345341), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (371583,345341), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (371775,345341), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (372151,345341), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (372160,345341), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (372223,345341), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (372324,345341), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (372429,345341), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (372500,345341), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (372544,345341), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (372565,345341), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (372801,345341), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (372843,345341), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (373058,345341), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (373082,345341), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (373313,345341), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (373411,345341), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (373431,345341), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (373450,345341), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (373700,345341), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (373935,345341), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (374099,345341), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (374119,345341), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (374186,345341), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (374288,345341), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (374460,345341), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (374747,345341), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (374878,345341), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (374999,345341), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (375039,345341), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (375069,345341), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (375455,345341), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (375845,345341), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (376731,345341), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (377489,345341), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 722841  inst.: 13568933 (ipc=14.7) sim_rate=38438 (inst/sec) elapsed = 0:0:05:53 / Sun Feb 28 20:36:10 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (377942,345341), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 11.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 377943
gpu_sim_insn = 5566102
gpu_ipc =      14.7274
gpu_tot_sim_cycle = 723284
gpu_tot_sim_insn = 13569009
gpu_tot_ipc =      18.7603
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 1809606
gpu_stall_icnt2sh    = 4414643
gpu_total_sim_rate=38439

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 789090
	L1I_total_cache_misses = 950
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4343
L1D_cache:
	L1D_cache_core[0]: Access = 76321, Miss = 64334, Miss_rate = 0.843, Pending_hits = 4379, Reservation_fails = 577616
	L1D_cache_core[1]: Access = 76897, Miss = 64819, Miss_rate = 0.843, Pending_hits = 4358, Reservation_fails = 579108
	L1D_cache_core[2]: Access = 77616, Miss = 65271, Miss_rate = 0.841, Pending_hits = 4430, Reservation_fails = 579510
	L1D_cache_core[3]: Access = 74806, Miss = 62936, Miss_rate = 0.841, Pending_hits = 4298, Reservation_fails = 558365
	L1D_cache_core[4]: Access = 77634, Miss = 65422, Miss_rate = 0.843, Pending_hits = 4377, Reservation_fails = 578709
	L1D_cache_core[5]: Access = 77496, Miss = 65310, Miss_rate = 0.843, Pending_hits = 4453, Reservation_fails = 574819
	L1D_cache_core[6]: Access = 74837, Miss = 62859, Miss_rate = 0.840, Pending_hits = 4316, Reservation_fails = 569441
	L1D_cache_core[7]: Access = 78898, Miss = 66497, Miss_rate = 0.843, Pending_hits = 4573, Reservation_fails = 578740
	L1D_cache_core[8]: Access = 76348, Miss = 64311, Miss_rate = 0.842, Pending_hits = 4373, Reservation_fails = 576585
	L1D_cache_core[9]: Access = 78522, Miss = 66454, Miss_rate = 0.846, Pending_hits = 4437, Reservation_fails = 586151
	L1D_cache_core[10]: Access = 75801, Miss = 63817, Miss_rate = 0.842, Pending_hits = 4353, Reservation_fails = 569832
	L1D_cache_core[11]: Access = 81707, Miss = 68721, Miss_rate = 0.841, Pending_hits = 4620, Reservation_fails = 591681
	L1D_cache_core[12]: Access = 74971, Miss = 62991, Miss_rate = 0.840, Pending_hits = 4266, Reservation_fails = 562337
	L1D_cache_core[13]: Access = 81781, Miss = 68830, Miss_rate = 0.842, Pending_hits = 4678, Reservation_fails = 585075
	L1D_cache_core[14]: Access = 76641, Miss = 64630, Miss_rate = 0.843, Pending_hits = 4356, Reservation_fails = 581240
	L1D_total_cache_accesses = 1160276
	L1D_total_cache_misses = 977202
	L1D_total_cache_miss_rate = 0.8422
	L1D_total_cache_pending_hits = 66267
	L1D_total_cache_reservation_fails = 8649209
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 117502
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114373
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 571508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6235936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117022
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2434
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2413273
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 788140
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 950
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4343
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2339, 2148, 2063, 2040, 2393, 2442, 2208, 2491, 1986, 2052, 2368, 2353, 1749, 2019, 2131, 1995, 2231, 2120, 2179, 1914, 2076, 2368, 2030, 1963, 2190, 2182, 2183, 1966, 2494, 1972, 1954, 2225, 1891, 2142, 1832, 1944, 1804, 2446, 1674, 1904, 1556, 1560, 1581, 1601, 2011, 1896, 1544, 1376, 
gpgpu_n_tot_thrd_icount = 46789280
gpgpu_n_tot_w_icount = 1462165
gpgpu_n_stall_shd_mem = 9451050
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 571508
gpgpu_n_mem_write_global = 408291
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1819349
gpgpu_n_store_insn = 664463
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1332844
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9447535
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15765962	W0_Idle:795903	W0_Scoreboard:2796670	W1:351927	W2:166175	W3:105751	W4:79553	W5:59019	W6:53370	W7:48668	W8:44520	W9:39679	W10:37034	W11:34486	W12:30832	W13:26254	W14:22841	W15:19736	W16:17382	W17:13949	W18:13735	W19:12595	W20:12564	W21:12137	W22:13432	W23:14174	W24:13329	W25:11770	W26:9111	W27:6628	W28:4517	W29:1816	W30:768	W31:93	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4572064 {8:571508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16351288 {40:408031,72:83,136:177,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77725088 {136:571508,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3266328 {8:408291,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 3823 
maxdqlatency = 0 
maxmflatency = 4149 
averagemflatency = 400 
max_icnt2mem_latency = 1577 
max_icnt2sh_latency = 723190 
mrq_lat_table:30657 	2722 	859 	3050 	6570 	5224 	2202 	1020 	980 	458 	35 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	121936 	674136 	181667 	1692 	382 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	66579 	27201 	76100 	313231 	231016 	260957 	4747 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37386 	263917 	252469 	17605 	146 	0 	0 	2 	9 	33 	867 	9075 	17049 	43854 	99215 	167567 	70620 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	87 	1338 	16 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        35        23        26        26        30        32        32        32        52        27        31        35        32        37        32 
dram[1]:        35        29        26        29        23        20        30        28        30        21        21        22        32        32        42        46 
dram[2]:        41        36        57        44        23        30        32        32        32        32        20        25        32        43        45        36 
dram[3]:        26        27        31        34        30        33        27        30        36        28        22        22        32        33        34        34 
dram[4]:        32        30        32        35        27        24        32        32        36        32        26        22        32        32        35        32 
dram[5]:        30        21        45        46        26        24        31        30        20        26        28        23        32        32        32        32 
maximum service time to same row:
dram[0]:     67143     58903     53866     53159     66353     61147     40867     46016     62944     67391     58951     61310     95920     66935     71734     90894 
dram[1]:     70029     58319     64587     57112    104181     66197     46445     42664     42696     49852     67983     50685     80310     96804     72477     91471 
dram[2]:     55350     34208     63131     61477     40041     53797     46897     54372     39191     60780     46153     46313     69290     56240    140739     72800 
dram[3]:     50800     45698     55439     93249     45810     50952     53181     40448     60444     33671     55627     85695     68392     90689     67045     74673 
dram[4]:     62888     80184     51076     78996     78352     63620     78723     60922     44533     44600     52378     61221    128475     76729     66161     93836 
dram[5]:     45695     53849    106326    107319     67058     39163     62972     50788     60754     46401     60377     42884     88422     82145    136979    114178 
average row accesses per activate:
dram[0]:  3.851351  3.205607  3.263959  3.569061  4.028572  3.658228  3.157895  3.388060  5.375000  4.503311  3.551471  3.896000  5.058824  5.606061  8.769231  6.263158 
dram[1]:  4.159509  4.050562  3.625669  3.672222  3.078818  3.343750  3.367647  3.220264  3.304147  3.409524  3.435294  3.224138  4.436781  4.535714  5.597015  6.354839 
dram[2]:  3.829545  3.415000  4.723077  4.270968  3.652695  3.974026  4.075000  4.318750  4.024242  3.615789  3.134078  3.189349  5.347826  5.859375 10.028571  7.380000 
dram[3]:  3.774011  3.388060  4.243421  4.122581  3.904109  4.211267  3.962963  3.582417  3.621053  3.456853  2.943590  3.045198  4.916667  5.600000  5.731343  5.857143 
dram[4]:  4.144928  4.663866  3.933333  3.967105  3.530120  3.966216  3.820513  4.101449  4.591549  4.562914  3.717391  3.904000  4.849315  5.132353  8.093023  9.057143 
dram[5]:  3.467391  3.161765  3.236967  3.386473  3.471910  3.286517  4.322581  4.389262  3.473958  3.266667  3.355828  3.283019  4.813334  5.027397  7.148936  5.028986 
average row locality = 53783/13769 = 3.906093
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       414       461       456       458       425       433       503       504       462       498       402       411       329       350       342       356 
dram[1]:       458       482       456       453       457       480       522       547       529       516       451       429       365       366       373       390 
dram[2]:       463       469       443       459       442       449       485       508       499       514       453       445       361       354       351       367 
dram[3]:       457       469       452       447       422       434       491       489       507       508       464       431       334       350       382       368 
dram[4]:       416       406       423       433       438       433       471       442       496       514       425       393       336       333       347       317 
dram[5]:       448       449       485       489       443       434       497       497       501       507       443       423       344       350       335       343 
total reads: 41756
bank skew: 547/317 = 1.73
chip skew: 7274/6623 = 1.10
number of total write accesses:
dram[0]:       156       225       187       188       139       145       157       177       140       182        81        76        15        20         0         1 
dram[1]:       220       239       222       208       168       162       165       184       188       200       133       132        21        15         2         4 
dram[2]:       211       214       171       203       168       163       167       183       165       173       108        94         8        21         0         2 
dram[3]:       211       212       193       192       148       164       151       163       181       173       110       108        20        14         2         1 
dram[4]:       156       149       167       170       148       154       125       124       156       175        88        95        18        16         1         0 
dram[5]:       190       196       198       212       175       151       173       157       166       179       104        99        17        17         1         4 
total reads: 12027
min_bank_accesses = 0!
chip skew: 2263/1742 = 1.30
average mf latency per bank:
dram[0]:       3419      2911      3477      3502      4041      3946      3652      3525      3581      3280      8374      8815     17952     17256     24747     23996
dram[1]:       2852      2807      3258      3491      3737      3745      3508      3519      3139      3178      6759      7678     16030     17364     22688     22656
dram[2]:       2977      2945      3528      3303      3788      3901      3639      3531      3427      3484      7263      8369     16907     17754     23921     23737
dram[3]:       2988      2835      3366      3488      3957      3794      3782      3690      3202      3226      7069      7694     17569     17390     22034     23349
dram[4]:       4579      3745      4901      3660      5194      4109      5303      4217      4512      3257     49490      8895     23761     18670     32825     27367
dram[5]:       3095      3213      3155      3189      3518      3981      3350      3608      3156      3251      7529      8255     16711     17618     24161     24791
maximum mf latency per bank:
dram[0]:       1458      3800      1994      1841      2005      2109      2037      1784      1823      2164      1872      2751      1901      2818      2034      2679
dram[1]:        948       970      1265      1518      2129      1198      1764      1553      1005       966       983      1026       917      1312      1118      1048
dram[2]:       2195      2205      1831      2601      2674      2931      2378      2323      1991      2266      2125      3169      2046      2812      1877      2315
dram[3]:       1034      1320      1187       964      1059      1040       944      1287       943       898      1620      1105      1350      1172      1032      1063
dram[4]:       3165      3279      2374      1743      1962      2732      1410      2544      1825      2671      2898      2752      3070      2660      2792      2837
dram[5]:       1339      1898      1181       976       995      1385      4149      1374      1025       873      1168      1268      1448      1387      1370      1502

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=954730 n_nop=887314 n_act=2202 n_pre=2186 n_req=8693 n_rd=54432 n_write=8596 bw_util=0.132
n_activity=240469 dram_eff=0.5242
bk0: 3312a 932443i bk1: 3688a 920584i bk2: 3648a 926781i bk3: 3664a 924537i bk4: 3400a 930222i bk5: 3464a 927373i bk6: 4024a 924844i bk7: 4032a 916622i bk8: 3696a 926451i bk9: 3984a 926457i bk10: 3216a 933790i bk11: 3288a 931974i bk12: 2632a 938284i bk13: 2800a 935608i bk14: 2736a 940835i bk15: 2848a 939051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.390194
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=954730 n_nop=880962 n_act=2605 n_pre=2589 n_req=9537 n_rd=58192 n_write=10382 bw_util=0.1437
n_activity=263515 dram_eff=0.5205
bk0: 3664a 928942i bk1: 3856a 923764i bk2: 3648a 923849i bk3: 3624a 922369i bk4: 3656a 923724i bk5: 3840a 924092i bk6: 4176a 923334i bk7: 4376a 918058i bk8: 4232a 925744i bk9: 4128a 925111i bk10: 3608a 931208i bk11: 3432a 930474i bk12: 2920a 939718i bk13: 2928a 937289i bk14: 2984a 939823i bk15: 3120a 938879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.304515
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=954730 n_nop=884632 n_act=2223 n_pre=2207 n_req=9113 n_rd=56496 n_write=9172 bw_util=0.1376
n_activity=248231 dram_eff=0.5291
bk0: 3704a 926429i bk1: 3752a 927263i bk2: 3544a 929737i bk3: 3672a 924835i bk4: 3536a 923714i bk5: 3592a 923701i bk6: 3880a 922429i bk7: 4064a 919840i bk8: 3992a 927801i bk9: 4112a 923875i bk10: 3624a 929347i bk11: 3560a 926804i bk12: 2888a 936733i bk13: 2832a 937191i bk14: 2808a 941478i bk15: 2936a 941137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.382198
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=954730 n_nop=884744 n_act=2343 n_pre=2327 n_req=9048 n_rd=56040 n_write=9276 bw_util=0.1368
n_activity=250483 dram_eff=0.5215
bk0: 3656a 927701i bk1: 3752a 924891i bk2: 3616a 926051i bk3: 3576a 927201i bk4: 3376a 929761i bk5: 3472a 928932i bk6: 3928a 925078i bk7: 3912a 923631i bk8: 4056a 927337i bk9: 4064a 927098i bk10: 3712a 930183i bk11: 3448a 931296i bk12: 2672a 940330i bk13: 2800a 938867i bk14: 3056a 939096i bk15: 2944a 939958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.283739
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=954730 n_nop=890044 n_act=1942 n_pre=1926 n_req=8365 n_rd=52984 n_write=7834 bw_util=0.1274
n_activity=233149 dram_eff=0.5217
bk0: 3328a 930755i bk1: 3248a 931584i bk2: 3384a 931319i bk3: 3464a 928776i bk4: 3504a 927806i bk5: 3464a 926772i bk6: 3768a 931131i bk7: 3536a 925055i bk8: 3968a 928155i bk9: 4112a 923311i bk10: 3400a 931707i bk11: 3144a 931795i bk12: 2688a 936783i bk13: 2664a 937425i bk14: 2776a 939606i bk15: 2536a 941313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.371814
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=954730 n_nop=884556 n_act=2454 n_pre=2438 n_req=9027 n_rd=55904 n_write=9378 bw_util=0.1368
n_activity=251142 dram_eff=0.5199
bk0: 3584a 927650i bk1: 3592a 927952i bk2: 3880a 927226i bk3: 3912a 922533i bk4: 3544a 924286i bk5: 3472a 926503i bk6: 3976a 921066i bk7: 3976a 925256i bk8: 4008a 926105i bk9: 4056a 919817i bk10: 3544a 932720i bk11: 3384a 932092i bk12: 2752a 939485i bk13: 2800a 938524i bk14: 2680a 940545i bk15: 2744a 939014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.331033

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77593, Miss = 3333, Miss_rate = 0.043, Pending_hits = 22, Reservation_fails = 2637
L2_cache_bank[1]: Access = 78635, Miss = 3471, Miss_rate = 0.044, Pending_hits = 19, Reservation_fails = 5392
L2_cache_bank[2]: Access = 77717, Miss = 3611, Miss_rate = 0.046, Pending_hits = 17, Reservation_fails = 130
L2_cache_bank[3]: Access = 79187, Miss = 3663, Miss_rate = 0.046, Pending_hits = 17, Reservation_fails = 1
L2_cache_bank[4]: Access = 77546, Miss = 3497, Miss_rate = 0.045, Pending_hits = 24, Reservation_fails = 1499
L2_cache_bank[5]: Access = 78791, Miss = 3565, Miss_rate = 0.045, Pending_hits = 19, Reservation_fails = 6123
L2_cache_bank[6]: Access = 78327, Miss = 3509, Miss_rate = 0.045, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[7]: Access = 78441, Miss = 3496, Miss_rate = 0.045, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[8]: Access = 117473, Miss = 3352, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 3365
L2_cache_bank[9]: Access = 78826, Miss = 3271, Miss_rate = 0.041, Pending_hits = 22, Reservation_fails = 4350
L2_cache_bank[10]: Access = 78417, Miss = 3496, Miss_rate = 0.045, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[11]: Access = 78921, Miss = 3492, Miss_rate = 0.044, Pending_hits = 11, Reservation_fails = 1
L2_total_cache_accesses = 979874
L2_total_cache_misses = 41756
L2_total_cache_miss_rate = 0.0426
L2_total_cache_pending_hits = 209
L2_total_cache_reservation_fails = 23498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 536491
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34983
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23099
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 401357
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 166
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 259
L2_cache_data_port_util = 0.296
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3266176
icnt_total_pkts_simt_to_mem=1388779
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.6121
	minimum = 6
	maximum = 1080
Network latency average = 40.6002
	minimum = 6
	maximum = 1080
Slowest packet = 910319
Flit latency average = 27.7753
	minimum = 6
	maximum = 1080
Slowest flit = 2044041
Fragmentation average = 0.0967141
	minimum = 0
	maximum = 407
Injected packet rate average = 0.103182
	minimum = 0.0906327 (at node 12)
	maximum = 0.15383 (at node 23)
Accepted packet rate average = 0.103182
	minimum = 0.0906327 (at node 12)
	maximum = 0.15383 (at node 23)
Injected flit rate average = 0.256555
	minimum = 0.121992 (at node 12)
	maximum = 0.452521 (at node 23)
Accepted flit rate average= 0.256555
	minimum = 0.147424 (at node 17)
	maximum = 0.347036 (at node 11)
Injected packet length average = 2.48643
Accepted packet length average = 2.48643
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.0723 (6 samples)
	minimum = 6 (6 samples)
	maximum = 416.667 (6 samples)
Network latency average = 23.1285 (6 samples)
	minimum = 6 (6 samples)
	maximum = 389.5 (6 samples)
Flit latency average = 17.5802 (6 samples)
	minimum = 6 (6 samples)
	maximum = 388.167 (6 samples)
Fragmentation average = 0.0377007 (6 samples)
	minimum = 0 (6 samples)
	maximum = 174.667 (6 samples)
Injected packet rate average = 0.0525937 (6 samples)
	minimum = 0.0397457 (6 samples)
	maximum = 0.107249 (6 samples)
Accepted packet rate average = 0.0525937 (6 samples)
	minimum = 0.0397457 (6 samples)
	maximum = 0.107249 (6 samples)
Injected flit rate average = 0.121981 (6 samples)
	minimum = 0.0568965 (6 samples)
	maximum = 0.237556 (6 samples)
Accepted flit rate average = 0.121981 (6 samples)
	minimum = 0.074669 (6 samples)
	maximum = 0.212375 (6 samples)
Injected packet size average = 2.31931 (6 samples)
Accepted packet size average = 2.31931 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 53 sec (353 sec)
gpgpu_simulation_rate = 38439 (inst/sec)
gpgpu_simulation_rate = 2048 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,723284)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,723284)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,723284)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,723284)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,723284)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,723284)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,723284)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,723284)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,723284)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,723284)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,723284)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,723284)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,723284)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,723284)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,723284)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,723284)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,723284)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,723284)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,723284)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,723284)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,723284)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,723284)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,723284)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,723284)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,723284)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,723284)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,723284)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,723284)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,723284)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,723284)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,723284)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,723284)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,723284)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,723284)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,723284)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,723284)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,723284)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,723284)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,723284)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,723284)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,723284)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,723284)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,723284)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,723284)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,723284)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,723284)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,723284)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,723284)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,723284)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,723284)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,723284)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,723284)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,723284)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,723284)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,723284)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,723284)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,723284)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,723284)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,723284)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,723284)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,723284)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,723284)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,723284)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,723284)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,723284)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,723284)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,723284)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,723284)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,723284)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,723284)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,723284)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,723284)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,723284)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,723284)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,723284)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,723284)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,723284)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,723284)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,723284)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,723284)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,723284)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,723284)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,723284)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,723284)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,723284)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,723284)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,723284)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,723284)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,723284)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,723284)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(47,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(5,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(86,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 724284  inst.: 13885298 (ipc=316.3) sim_rate=39224 (inst/sec) elapsed = 0:0:05:54 / Sun Feb 28 20:36:11 2016
GPGPU-Sim uArch: cycles simulated: 726284  inst.: 13899188 (ipc=110.1) sim_rate=39152 (inst/sec) elapsed = 0:0:05:55 / Sun Feb 28 20:36:12 2016
GPGPU-Sim uArch: cycles simulated: 728284  inst.: 13906435 (ipc=67.5) sim_rate=39063 (inst/sec) elapsed = 0:0:05:56 / Sun Feb 28 20:36:13 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(26,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 730284  inst.: 13918888 (ipc=50.0) sim_rate=38988 (inst/sec) elapsed = 0:0:05:57 / Sun Feb 28 20:36:14 2016
GPGPU-Sim uArch: cycles simulated: 732284  inst.: 13939825 (ipc=41.2) sim_rate=38938 (inst/sec) elapsed = 0:0:05:58 / Sun Feb 28 20:36:15 2016
GPGPU-Sim uArch: cycles simulated: 734284  inst.: 13959906 (ipc=35.5) sim_rate=38885 (inst/sec) elapsed = 0:0:05:59 / Sun Feb 28 20:36:16 2016
GPGPU-Sim uArch: cycles simulated: 735784  inst.: 13975263 (ipc=32.5) sim_rate=38820 (inst/sec) elapsed = 0:0:06:00 / Sun Feb 28 20:36:17 2016
GPGPU-Sim uArch: cycles simulated: 737784  inst.: 13999469 (ipc=29.7) sim_rate=38779 (inst/sec) elapsed = 0:0:06:01 / Sun Feb 28 20:36:18 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(55,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15568,723284), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15569,723284)
GPGPU-Sim uArch: cycles simulated: 739784  inst.: 14024563 (ipc=27.6) sim_rate=38741 (inst/sec) elapsed = 0:0:06:02 / Sun Feb 28 20:36:19 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16872,723284), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16873,723284)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17819,723284), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17820,723284)
GPGPU-Sim uArch: cycles simulated: 741284  inst.: 14048258 (ipc=26.6) sim_rate=38700 (inst/sec) elapsed = 0:0:06:03 / Sun Feb 28 20:36:20 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18638,723284), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(18639,723284)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19236,723284), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19237,723284)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19312,723284), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19313,723284)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19595,723284), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19596,723284)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19754,723284), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19755,723284)
GPGPU-Sim uArch: cycles simulated: 743284  inst.: 14084316 (ipc=25.8) sim_rate=38693 (inst/sec) elapsed = 0:0:06:04 / Sun Feb 28 20:36:21 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (20140,723284), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(20141,723284)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20299,723284), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20300,723284)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20583,723284), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(20584,723284)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(39,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21648,723284), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21649,723284)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21844,723284), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21845,723284)
GPGPU-Sim uArch: cycles simulated: 745284  inst.: 14118413 (ipc=25.0) sim_rate=38680 (inst/sec) elapsed = 0:0:06:05 / Sun Feb 28 20:36:22 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22116,723284), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22117,723284)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22367,723284), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(22368,723284)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22999,723284), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(23000,723284)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (23249,723284), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(23250,723284)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23425,723284), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(23426,723284)
GPGPU-Sim uArch: cycles simulated: 746784  inst.: 14148104 (ipc=24.6) sim_rate=38656 (inst/sec) elapsed = 0:0:06:06 / Sun Feb 28 20:36:23 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23622,723284), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(23623,723284)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (24565,723284), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(24566,723284)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (25010,723284), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(25011,723284)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25160,723284), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25161,723284)
GPGPU-Sim uArch: cycles simulated: 748784  inst.: 14184080 (ipc=24.1) sim_rate=38648 (inst/sec) elapsed = 0:0:06:07 / Sun Feb 28 20:36:24 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25672,723284), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(25673,723284)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25716,723284), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(25717,723284)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(37,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (26215,723284), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(26216,723284)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (26566,723284), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(26567,723284)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (27404,723284), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(27405,723284)
GPGPU-Sim uArch: cycles simulated: 750784  inst.: 14229344 (ipc=24.0) sim_rate=38666 (inst/sec) elapsed = 0:0:06:08 / Sun Feb 28 20:36:25 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (27714,723284), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(27715,723284)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (27779,723284), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(27780,723284)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (28396,723284), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(28397,723284)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28943,723284), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(28944,723284)
GPGPU-Sim uArch: cycles simulated: 752284  inst.: 14267004 (ipc=24.1) sim_rate=38663 (inst/sec) elapsed = 0:0:06:09 / Sun Feb 28 20:36:26 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (29401,723284), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(29402,723284)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (29800,723284), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(29801,723284)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (29948,723284), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(29949,723284)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(108,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (30670,723284), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(30671,723284)
GPGPU-Sim uArch: cycles simulated: 754284  inst.: 14315454 (ipc=24.1) sim_rate=38690 (inst/sec) elapsed = 0:0:06:10 / Sun Feb 28 20:36:27 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (31778,723284), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(31779,723284)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (32018,723284), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(32019,723284)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (32497,723284), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(32498,723284)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (32869,723284), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(32870,723284)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (32874,723284), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(32875,723284)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (32992,723284), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(32993,723284)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (32994,723284), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(32995,723284)
GPGPU-Sim uArch: cycles simulated: 756284  inst.: 14364317 (ipc=24.1) sim_rate=38717 (inst/sec) elapsed = 0:0:06:11 / Sun Feb 28 20:36:28 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (33148,723284), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(33149,723284)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (33163,723284), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(33164,723284)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (33184,723284), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(33185,723284)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (33291,723284), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(33292,723284)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (33340,723284), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(33341,723284)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (33351,723284), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(33352,723284)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(137,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (33442,723284), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(33443,723284)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (33549,723284), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(33550,723284)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (33593,723284), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(33594,723284)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (33691,723284), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(33692,723284)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (34017,723284), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(34018,723284)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (34159,723284), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(34160,723284)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (34416,723284), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(34417,723284)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (34746,723284), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(34747,723284)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (34871,723284), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(34872,723284)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (34897,723284), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(34898,723284)
GPGPU-Sim uArch: cycles simulated: 758284  inst.: 14449737 (ipc=25.2) sim_rate=38843 (inst/sec) elapsed = 0:0:06:12 / Sun Feb 28 20:36:29 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (35269,723284), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(35270,723284)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (35354,723284), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(35355,723284)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (35377,723284), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(35378,723284)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (35400,723284), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(35401,723284)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (35478,723284), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(35479,723284)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (35594,723284), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(35595,723284)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (35706,723284), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(35707,723284)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(154,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (35802,723284), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(35803,723284)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (35944,723284), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(35945,723284)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (35977,723284), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(35978,723284)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (36070,723284), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(36071,723284)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (36450,723284), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(36451,723284)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (36451,723284), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(36452,723284)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (36481,723284), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(36482,723284)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (36500,723284), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(36501,723284)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (36637,723284), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(36638,723284)
GPGPU-Sim uArch: cycles simulated: 760284  inst.: 14532915 (ipc=26.1) sim_rate=38962 (inst/sec) elapsed = 0:0:06:13 / Sun Feb 28 20:36:30 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (37046,723284), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(37047,723284)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (37055,723284), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(37056,723284)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (37088,723284), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(37089,723284)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (37208,723284), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(37209,723284)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (37288,723284), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(37289,723284)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (37304,723284), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(37305,723284)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (37450,723284), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(37451,723284)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (37642,723284), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(37643,723284)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (37684,723284), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(37685,723284)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (37770,723284), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(37771,723284)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (37800,723284), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(37801,723284)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (37807,723284), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(37808,723284)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(175,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (37887,723284), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(37888,723284)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (37889,723284), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(37890,723284)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (38013,723284), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(38014,723284)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (38017,723284), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(38018,723284)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (38042,723284), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(38043,723284)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (38063,723284), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(38064,723284)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (38174,723284), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(38175,723284)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38219,723284), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(38220,723284)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38283,723284), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(38284,723284)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (38373,723284), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(38374,723284)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38382,723284), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(38383,723284)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (38483,723284), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(38484,723284)
GPGPU-Sim uArch: cycles simulated: 761784  inst.: 14629918 (ipc=27.6) sim_rate=39117 (inst/sec) elapsed = 0:0:06:14 / Sun Feb 28 20:36:31 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38512,723284), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(38513,723284)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (38628,723284), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(38629,723284)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (38741,723284), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(38742,723284)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (38787,723284), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(38788,723284)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (38789,723284), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(38790,723284)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (38851,723284), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(38852,723284)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38886,723284), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (38886,723284), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(38887,723284)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(38887,723284)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (38981,723284), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(38982,723284)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (39001,723284), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(39002,723284)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(197,0,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (39224,723284), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(39225,723284)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (39229,723284), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(39230,723284)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (39261,723284), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(39262,723284)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (39298,723284), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(39299,723284)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39393,723284), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(39394,723284)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (39561,723284), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(39562,723284)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (39614,723284), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(39615,723284)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (39661,723284), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(39662,723284)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (39771,723284), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(39772,723284)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (39832,723284), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(39833,723284)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (39834,723284), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(39835,723284)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (39857,723284), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(39858,723284)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (39879,723284), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(39880,723284)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39897,723284), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(39898,723284)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (40006,723284), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(40007,723284)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (40049,723284), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(40050,723284)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (40103,723284), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(40104,723284)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (40128,723284), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (40128,723284), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(40129,723284)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(40129,723284)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (40182,723284), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(40183,723284)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (40184,723284), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(40185,723284)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (40215,723284), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(40216,723284)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(180,0,0) tid=(222,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (40284,723284), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(40285,723284)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (40487,723284), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(40488,723284)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (40498,723284), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(40499,723284)
GPGPU-Sim uArch: cycles simulated: 763784  inst.: 14775672 (ipc=29.8) sim_rate=39401 (inst/sec) elapsed = 0:0:06:15 / Sun Feb 28 20:36:32 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (40533,723284), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(40534,723284)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40607,723284), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(40608,723284)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40654,723284), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(40655,723284)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40713,723284), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(40714,723284)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (40726,723284), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(40727,723284)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (40731,723284), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(40732,723284)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (40779,723284), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(40780,723284)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (40804,723284), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(40805,723284)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (40840,723284), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(40841,723284)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (40947,723284), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(40948,723284)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (40972,723284), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(40973,723284)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (40973,723284), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(40974,723284)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (41031,723284), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (41031,723284), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(41032,723284)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(41032,723284)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (41156,723284), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(41157,723284)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (41181,723284), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (41181,723284), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(41182,723284)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(41183,723284)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (41205,723284), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(41206,723284)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (41233,723284), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(41234,723284)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(241,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (41433,723284), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(41434,723284)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (41611,723284), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(41612,723284)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (41777,723284), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(41778,723284)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (41792,723284), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(41793,723284)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (41888,723284), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(41889,723284)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (41948,723284), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(41949,723284)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (41966,723284), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(41967,723284)
GPGPU-Sim uArch: cycles simulated: 765284  inst.: 14894208 (ipc=31.6) sim_rate=39612 (inst/sec) elapsed = 0:0:06:16 / Sun Feb 28 20:36:33 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (42030,723284), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(42031,723284)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (42047,723284), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(42048,723284)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (42049,723284), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(42050,723284)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (42063,723284), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(42064,723284)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (42107,723284), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(42108,723284)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (42112,723284), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(42113,723284)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (42130,723284), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(42131,723284)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (42204,723284), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (42206,723284), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (42209,723284), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (42269,723284), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (42271,723284), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (42280,723284), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (42293,723284), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (42331,723284), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (42365,723284), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (42382,723284), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (42438,723284), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (42439,723284), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (42445,723284), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (42457,723284), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (42480,723284), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (42518,723284), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (42537,723284), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (42540,723284), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (42552,723284), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (42569,723284), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (42583,723284), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (42602,723284), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (42614,723284), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (42621,723284), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (42633,723284), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (42650,723284), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (42655,723284), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (42700,723284), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (42719,723284), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (42720,723284), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (42762,723284), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (42770,723284), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (42825,723284), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (42843,723284), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (42853,723284), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (42872,723284), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (42879,723284), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (42897,723284), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (42951,723284), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (42963,723284), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (43026,723284), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (43027,723284), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (43078,723284), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (43085,723284), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (43089,723284), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (43100,723284), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (43112,723284), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (43144,723284), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (43150,723284), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (43214,723284), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (43226,723284), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (43258,723284), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (43313,723284), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (43362,723284), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (43382,723284), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (43397,723284), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (43469,723284), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (43507,723284), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (43521,723284), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (43590,723284), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (43592,723284), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (43608,723284), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (43611,723284), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (43630,723284), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (43698,723284), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (43709,723284), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (43712,723284), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (43743,723284), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (43764,723284), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (43770,723284), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (43777,723284), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (43851,723284), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (43861,723284), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (43886,723284), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (43950,723284), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (44003,723284), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (44055,723284), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (44113,723284), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (44166,723284), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (44216,723284), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (44300,723284), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (44362,723284), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (44375,723284), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (44483,723284), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (44570,723284), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (44780,723284), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (44790,723284), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (44895,723284), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (45295,723284), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (45301,723284), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 45302
gpu_sim_insn = 1377099
gpu_ipc =      30.3982
gpu_tot_sim_cycle = 768586
gpu_tot_sim_insn = 14946108
gpu_tot_ipc =      19.4462
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 1944975
gpu_stall_icnt2sh    = 4708099
gpu_total_sim_rate=39750

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 897517
	L1I_total_cache_misses = 950
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4343
L1D_cache:
	L1D_cache_core[0]: Access = 81008, Miss = 67615, Miss_rate = 0.835, Pending_hits = 4607, Reservation_fails = 607019
	L1D_cache_core[1]: Access = 81563, Miss = 68173, Miss_rate = 0.836, Pending_hits = 4562, Reservation_fails = 610731
	L1D_cache_core[2]: Access = 81996, Miss = 68374, Miss_rate = 0.834, Pending_hits = 4636, Reservation_fails = 609973
	L1D_cache_core[3]: Access = 79370, Miss = 66083, Miss_rate = 0.833, Pending_hits = 4511, Reservation_fails = 587766
	L1D_cache_core[4]: Access = 82204, Miss = 68536, Miss_rate = 0.834, Pending_hits = 4603, Reservation_fails = 608340
	L1D_cache_core[5]: Access = 82187, Miss = 68700, Miss_rate = 0.836, Pending_hits = 4679, Reservation_fails = 606895
	L1D_cache_core[6]: Access = 79433, Miss = 66151, Miss_rate = 0.833, Pending_hits = 4536, Reservation_fails = 601731
	L1D_cache_core[7]: Access = 83351, Miss = 69714, Miss_rate = 0.836, Pending_hits = 4756, Reservation_fails = 611034
	L1D_cache_core[8]: Access = 80816, Miss = 67541, Miss_rate = 0.836, Pending_hits = 4578, Reservation_fails = 608584
	L1D_cache_core[9]: Access = 83269, Miss = 69857, Miss_rate = 0.839, Pending_hits = 4644, Reservation_fails = 616320
	L1D_cache_core[10]: Access = 80501, Miss = 67150, Miss_rate = 0.834, Pending_hits = 4557, Reservation_fails = 602776
	L1D_cache_core[11]: Access = 86498, Miss = 72059, Miss_rate = 0.833, Pending_hits = 4830, Reservation_fails = 622881
	L1D_cache_core[12]: Access = 79363, Miss = 66156, Miss_rate = 0.834, Pending_hits = 4463, Reservation_fails = 593335
	L1D_cache_core[13]: Access = 86198, Miss = 71976, Miss_rate = 0.835, Pending_hits = 4881, Reservation_fails = 615731
	L1D_cache_core[14]: Access = 81279, Miss = 67993, Miss_rate = 0.837, Pending_hits = 4557, Reservation_fails = 616014
	L1D_total_cache_accesses = 1229036
	L1D_total_cache_misses = 1026078
	L1D_total_cache_miss_rate = 0.8349
	L1D_total_cache_pending_hits = 69400
	L1D_total_cache_reservation_fails = 9119130
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 127250
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 616302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6700382
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126770
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 191
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2418748
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 896567
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 950
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4343
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2649, 2520, 2435, 2305, 2788, 2842, 2423, 2783, 2329, 2379, 2650, 2608, 2114, 2288, 2306, 2236, 2435, 2404, 2394, 2220, 2302, 2633, 2240, 2368, 2463, 2554, 2415, 2242, 2635, 2231, 2142, 2575, 2197, 2470, 2149, 2288, 2047, 2576, 1933, 2086, 1756, 1708, 1748, 1790, 2222, 2152, 1844, 1598, 
gpgpu_n_tot_thrd_icount = 52693920
gpgpu_n_tot_w_icount = 1646685
gpgpu_n_stall_shd_mem = 9957363
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 616302
gpgpu_n_mem_write_global = 412999
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1962792
gpgpu_n_store_insn = 678688
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1483861
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9953848
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16582027	W0_Idle:810201	W0_Scoreboard:3108675	W1:417038	W2:192658	W3:122372	W4:92093	W5:68406	W6:60653	W7:53856	W8:47250	W9:41249	W10:38458	W11:35327	W12:31380	W13:26882	W14:23332	W15:20355	W16:17804	W17:14456	W18:14244	W19:12866	W20:12649	W21:12356	W22:13487	W23:14327	W24:13340	W25:11874	W26:9111	W27:6628	W28:4517	W29:1816	W30:768	W31:93	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4930416 {8:616302,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16539608 {40:412739,72:83,136:177,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83817072 {136:616302,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3303992 {8:412999,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 3823 
maxdqlatency = 0 
maxmflatency = 4149 
averagemflatency = 401 
max_icnt2mem_latency = 1620 
max_icnt2sh_latency = 766001 
mrq_lat_table:35656 	2828 	965 	3337 	7323 	6114 	2799 	1548 	1538 	745 	49 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	134708 	700692 	190634 	2485 	796 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	84008 	30196 	80100 	322214 	240728 	266727 	5327 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	41290 	288781 	268014 	18086 	146 	0 	0 	2 	9 	33 	867 	9075 	17049 	43854 	99215 	167567 	75328 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	99 	1404 	21 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        35        23        26        26        30        32        32        32        52        27        31        35        32        37        32 
dram[1]:        35        29        46        32        23        20        30        28        30        21        21        22        32        32        42        46 
dram[2]:        41        36        57        44        23        30        32        32        32        32        20        25        32        43        45        36 
dram[3]:        26        27        31        34        30        33        27        30        36        28        22        22        32        33        34        34 
dram[4]:        32        30        32        35        27        24        32        32        36        32        26        22        32        32        35        32 
dram[5]:        30        21        45        46        26        24        31        30        20        26        28        23        32        32        32        33 
maximum service time to same row:
dram[0]:     67143     58903     53866     53159     66353     61147     40867     46016     62944     67391     58951     61310     95920     66935     71734     90894 
dram[1]:     70029     58319     64587     57112    104181     66197     46445     42664     42696     49852     67983     50685     80310     96804     72477     91471 
dram[2]:     55350     34208     63131     61477     40041     53797     46897     54372     39191     60780     46153     46313     69290     56240    140739     72800 
dram[3]:     50800     45698     55439     93249     45810     50952     53181     40448     60444     33671     55627     85695     68392     90689     67045     74673 
dram[4]:     62888     80184     51076     78996     78352     63620     78723     60922     44533     44600     52378     61221    128475     76729     66161     93836 
dram[5]:     45695     53849    106326    107319     67058     39163     62972     50788     60754     46401     60377     42884     88422     82145    136979    114178 
average row accesses per activate:
dram[0]:  3.651934  3.168033  3.261261  3.438356  4.069620  3.773256  3.370536  3.520179  4.951049  4.541176  3.241758  3.411111  4.254717  4.571429  8.173077  6.220588 
dram[1]:  3.841584  3.714932  3.441442  3.453704  3.120000  3.362791  3.399123  3.288000  3.109434  3.306123  3.331753  3.144186  3.597122  4.066116  6.040541  6.369863 
dram[2]:  3.702439  3.391111  4.418750  4.350877  3.558511  4.046243  4.198895  4.381216  3.968912  3.635945  2.990950  2.933333  4.732673  5.195652  8.450980  6.514706 
dram[3]:  3.610329  3.264463  3.835052  3.776042  3.666667  4.011696  3.989189  3.751269  3.559633  3.349138  2.701195  2.932432  4.241071  4.820000  5.578313  6.138889 
dram[4]:  3.952941  4.482759  3.661376  3.734043  3.505263  3.953216  4.011628  4.202532  4.443787  4.636905  3.449438  3.619048  4.111111  3.891667  8.230769  8.391304 
dram[5]:  3.524510  3.144068  3.100402  3.237903  3.510101  3.350254  4.383721  4.213483  3.383260  3.231405  3.098592  3.056872  4.252252  4.542056  7.846154  5.797297 
average row locality = 62908/16604 = 3.788726
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       484       531       521       531       494       496       588       591       539       571       489       507       425       442       425       422 
dram[1]:       537       564       519       512       522       556       597       628       611       588       547       524       462       461       445       461 
dram[2]:       533       527       509       516       493       524       571       594       575       589       536       539       455       444       431       441 
dram[3]:       540       557       523       507       491       508       573       569       577       582       546       521       442       451       461       441 
dram[4]:       495       477       498       507       506       511       552       529       569       582       504       490       446       433       427       386 
dram[5]:       512       523       552       558       511       500       572       578       584       579       534       521       440       451       407       425 
total reads: 49315
bank skew: 628/386 = 1.63
chip skew: 8534/7912 = 1.08
number of total write accesses:
dram[0]:       177       242       203       222       149       153       167       194       169       201       101       107        26        38         0         1 
dram[1]:       239       257       245       234       180       167       178       194       213       222       156       152        38        31         2         4 
dram[2]:       226       236       198       228       176       176       189       199       191       200       125       121        23        34         0         2 
dram[3]:       229       233       221       218       158       178       165       170       199       195       132       130        33        31         2         1 
dram[4]:       177       173       194       195       160       165       138       135       182       197       110       118        35        34         1         0 
dram[5]:       207       219       220       245       184       160       182       172       184       203       126       124        32        35         1         4 
total reads: 13593
min_bank_accesses = 0!
chip skew: 2512/2014 = 1.25
average mf latency per bank:
dram[0]:       3068      2727      3196      3119      3660      3663      3304      3177      3185      3026      7177      7326     14445     14014     21420     21741
dram[1]:       2597      2579      2977      3185      3397      3421      3203      3230      2806      2890      5823      6583     12983     14107     20401     20598
dram[2]:       2771      2722      3193      3032      3521      3524      3256      3199      3123      3181      6409      7130     13801     14717     21115     21131
dram[3]:       2699      2559      3021      3177      3591      3435      3395      3382      2916      2919      6174      6650     13782     14036     19650     21121
dram[4]:       4114      3388      4348      3257      4708      3707      4768      3756      4094      3042     42184      7485     18530     14837     28792     24160
dram[5]:       2845      2910      2901      2902      3224      3639      3081      3268      2841      2954      6464      6951     13418     14203     21340     21753
maximum mf latency per bank:
dram[0]:       3013      3800      2561      2756      2395      2253      2037      2323      2699      2429      2031      3091      2291      2923      2264      2679
dram[1]:        948       970      1265      1518      2129      1198      1764      1553      1252       966      1187      1026      1170      1312      1118      1048
dram[2]:       2231      2205      2232      2933      2674      2931      2378      2530      2562      2658      2397      3169      2613      3123      2520      2338
dram[3]:       1034      1320      1187       964      1059      1040      1463      1287       943      1121      1620      1240      1355      1532      1032      1063
dram[4]:       3165      3587      3292      2941      2432      2809      3248      2731      2352      2796      3001      2833      3070      2712      3141      2837
dram[5]:       1339      1898      1181      1113       995      1739      4149      1374      1145       961      1300      1444      1448      1656      1490      1502

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1014528 n_nop=934438 n_act=2649 n_pre=2633 n_req=10206 n_rd=64448 n_write=10360 bw_util=0.1475
n_activity=278897 dram_eff=0.5365
bk0: 3872a 983205i bk1: 4248a 972314i bk2: 4168a 979823i bk3: 4248a 973787i bk4: 3952a 983435i bk5: 3968a 980921i bk6: 4704a 975939i bk7: 4728a 966739i bk8: 4312a 976706i bk9: 4568a 976795i bk10: 3912a 986233i bk11: 4056a 981724i bk12: 3400a 990127i bk13: 3536a 987129i bk14: 3400a 995198i bk15: 3376a 994247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.534343
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1014528 n_nop=927912 n_act=3122 n_pre=3106 n_req=11046 n_rd=68272 n_write=12116 bw_util=0.1585
n_activity=302419 dram_eff=0.5316
bk0: 4296a 983925i bk1: 4512a 977316i bk2: 4152a 978432i bk3: 4096a 974901i bk4: 4176a 978905i bk5: 4448a 978902i bk6: 4776a 978143i bk7: 5024a 970916i bk8: 4888a 976789i bk9: 4704a 978161i bk10: 4376a 983297i bk11: 4192a 981971i bk12: 3696a 990466i bk13: 3688a 989084i bk14: 3560a 995341i bk15: 3688a 994752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.377771
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1014528 n_nop=931902 n_act=2652 n_pre=2636 n_req=10601 n_rd=66216 n_write=11122 bw_util=0.1525
n_activity=285249 dram_eff=0.5422
bk0: 4264a 979552i bk1: 4216a 979447i bk2: 4072a 981009i bk3: 4128a 974724i bk4: 3944a 979853i bk5: 4192a 975506i bk6: 4568a 972633i bk7: 4752a 970361i bk8: 4600a 977284i bk9: 4712a 976289i bk10: 4288a 982534i bk11: 4312a 977158i bk12: 3640a 987489i bk13: 3552a 987211i bk14: 3448a 996574i bk15: 3528a 995713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.510793
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1014528 n_nop=931500 n_act=2861 n_pre=2845 n_req=10584 n_rd=66312 n_write=11010 bw_util=0.1524
n_activity=289229 dram_eff=0.5347
bk0: 4320a 981596i bk1: 4456a 975731i bk2: 4184a 977801i bk3: 4056a 979272i bk4: 3928a 984620i bk5: 4064a 983268i bk6: 4584a 978613i bk7: 4552a 977863i bk8: 4616a 981194i bk9: 4656a 979382i bk10: 4368a 983986i bk11: 4168a 981717i bk12: 3536a 992654i bk13: 3608a 990763i bk14: 3688a 994164i bk15: 3528a 995539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.363127
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1014528 n_nop=936700 n_act=2401 n_pre=2385 n_req=9926 n_rd=63296 n_write=9746 bw_util=0.144
n_activity=271510 dram_eff=0.538
bk0: 3960a 980969i bk1: 3816a 980683i bk2: 3984a 981843i bk3: 4056a 979431i bk4: 4048a 979759i bk5: 4088a 978969i bk6: 4416a 982791i bk7: 4232a 976037i bk8: 4552a 979055i bk9: 4656a 972886i bk10: 4032a 982958i bk11: 3920a 982121i bk12: 3568a 985638i bk13: 3464a 985855i bk14: 3416a 994452i bk15: 3088a 996236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.527667
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1014528 n_nop=931562 n_act=2919 n_pre=2903 n_req=10545 n_rd=65976 n_write=11168 bw_util=0.1521
n_activity=289497 dram_eff=0.533
bk0: 4096a 981502i bk1: 4184a 980467i bk2: 4416a 980909i bk3: 4464a 972969i bk4: 4088a 979865i bk5: 4000a 980543i bk6: 4576a 974672i bk7: 4624a 977678i bk8: 4672a 977199i bk9: 4632a 970368i bk10: 4272a 983005i bk11: 4168a 980609i bk12: 3520a 991019i bk13: 3608a 989753i bk14: 3256a 996371i bk15: 3400a 994445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.430294

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81669, Miss = 3965, Miss_rate = 0.049, Pending_hits = 22, Reservation_fails = 4218
L2_cache_bank[1]: Access = 82704, Miss = 4091, Miss_rate = 0.049, Pending_hits = 20, Reservation_fails = 7862
L2_cache_bank[2]: Access = 81694, Miss = 4240, Miss_rate = 0.052, Pending_hits = 17, Reservation_fails = 130
L2_cache_bank[3]: Access = 83276, Miss = 4294, Miss_rate = 0.052, Pending_hits = 18, Reservation_fails = 1
L2_cache_bank[4]: Access = 81593, Miss = 4103, Miss_rate = 0.050, Pending_hits = 25, Reservation_fails = 1668
L2_cache_bank[5]: Access = 82787, Miss = 4174, Miss_rate = 0.050, Pending_hits = 19, Reservation_fails = 7146
L2_cache_bank[6]: Access = 82382, Miss = 4153, Miss_rate = 0.050, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[7]: Access = 82678, Miss = 4136, Miss_rate = 0.050, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[8]: Access = 122151, Miss = 3997, Miss_rate = 0.033, Pending_hits = 9, Reservation_fails = 3749
L2_cache_bank[9]: Access = 82957, Miss = 3915, Miss_rate = 0.047, Pending_hits = 22, Reservation_fails = 5627
L2_cache_bank[10]: Access = 82370, Miss = 4112, Miss_rate = 0.050, Pending_hits = 13, Reservation_fails = 2
L2_cache_bank[11]: Access = 83115, Miss = 4135, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 1
L2_total_cache_accesses = 1029376
L2_total_cache_misses = 49315
L2_total_cache_miss_rate = 0.0479
L2_total_cache_pending_hits = 216
L2_total_cache_reservation_fails = 30404
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 573993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42272
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30004
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7038
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 259
L2_cache_data_port_util = 0.295
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=3494854
icnt_total_pkts_simt_to_mem=1442989
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 49.645
	minimum = 6
	maximum = 1082
Network latency average = 34.091
	minimum = 6
	maximum = 997
Slowest packet = 1962343
Flit latency average = 21.2162
	minimum = 6
	maximum = 997
Slowest flit = 4663771
Fragmentation average = 0.033332
	minimum = 0
	maximum = 626
Injected packet rate average = 0.0809416
	minimum = 0.0692685 (at node 2)
	maximum = 0.103263 (at node 23)
Accepted packet rate average = 0.0809416
	minimum = 0.0692685 (at node 2)
	maximum = 0.103263 (at node 23)
Injected flit rate average = 0.231278
	minimum = 0.0758245 (at node 2)
	maximum = 0.440466 (at node 23)
Accepted flit rate average= 0.231278
	minimum = 0.0949848 (at node 25)
	maximum = 0.352722 (at node 9)
Injected packet length average = 2.85734
Accepted packet length average = 2.85734
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.8684 (7 samples)
	minimum = 6 (7 samples)
	maximum = 511.714 (7 samples)
Network latency average = 24.6946 (7 samples)
	minimum = 6 (7 samples)
	maximum = 476.286 (7 samples)
Flit latency average = 18.0996 (7 samples)
	minimum = 6 (7 samples)
	maximum = 475.143 (7 samples)
Fragmentation average = 0.0370766 (7 samples)
	minimum = 0 (7 samples)
	maximum = 239.143 (7 samples)
Injected packet rate average = 0.0566434 (7 samples)
	minimum = 0.0439632 (7 samples)
	maximum = 0.10668 (7 samples)
Accepted packet rate average = 0.0566434 (7 samples)
	minimum = 0.0439632 (7 samples)
	maximum = 0.10668 (7 samples)
Injected flit rate average = 0.137595 (7 samples)
	minimum = 0.0596005 (7 samples)
	maximum = 0.266543 (7 samples)
Accepted flit rate average = 0.137595 (7 samples)
	minimum = 0.0775713 (7 samples)
	maximum = 0.232425 (7 samples)
Injected packet size average = 2.42914 (7 samples)
Accepted packet size average = 2.42914 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 16 sec (376 sec)
gpgpu_simulation_rate = 39750 (inst/sec)
gpgpu_simulation_rate = 2044 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,768586)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,768586)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,768586)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,768586)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,768586)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,768586)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,768586)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,768586)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,768586)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,768586)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,768586)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,768586)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,768586)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,768586)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,768586)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,768586)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,768586)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,768586)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,768586)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,768586)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,768586)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,768586)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,768586)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,768586)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,768586)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,768586)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,768586)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,768586)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,768586)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,768586)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,768586)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,768586)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,768586)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,768586)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,768586)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,768586)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,768586)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,768586)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,768586)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,768586)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,768586)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,768586)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,768586)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,768586)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,768586)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,768586)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,768586)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,768586)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,768586)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,768586)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,768586)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,768586)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,768586)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,768586)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,768586)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,768586)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,768586)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,768586)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,768586)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,768586)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,768586)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,768586)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,768586)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,768586)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,768586)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,768586)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,768586)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,768586)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,768586)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,768586)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,768586)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,768586)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,768586)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,768586)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,768586)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,768586)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,768586)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,768586)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,768586)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,768586)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,768586)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,768586)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,768586)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,768586)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,768586)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,768586)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,768586)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,768586)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,768586)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,768586)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(9,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(10,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(60,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (398,768586), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(399,768586)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (402,768586), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(403,768586)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (486,768586), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(487,768586)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (490,768586), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(491,768586)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (492,768586), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(493,768586)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(21,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 769086  inst.: 15219278 (ipc=546.3) sim_rate=40369 (inst/sec) elapsed = 0:0:06:17 / Sun Feb 28 20:36:34 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (520,768586), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(521,768586)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (530,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (530,768586), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(531,768586)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(531,768586)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (535,768586), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(536,768586)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (538,768586), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(539,768586)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (545,768586), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(546,768586)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (550,768586), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(551,768586)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (552,768586), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(553,768586)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (562,768586), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(563,768586)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (567,768586), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(568,768586)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (571,768586), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(572,768586)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (585,768586), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(586,768586)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (588,768586), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(589,768586)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (590,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (590,768586), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(591,768586)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(591,768586)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (594,768586), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(595,768586)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (608,768586), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(609,768586)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (640,768586), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(641,768586)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (655,768586), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(656,768586)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (662,768586), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(663,768586)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (667,768586), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(668,768586)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (675,768586), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(676,768586)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (682,768586), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(683,768586)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (685,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (685,768586), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(686,768586)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(686,768586)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (695,768586), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(696,768586)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (697,768586), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(698,768586)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(121,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (714,768586), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(715,768586)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (722,768586), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(723,768586)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (724,768586), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(725,768586)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (731,768586), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(732,768586)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (745,768586), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(746,768586)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (756,768586), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(757,768586)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (760,768586), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(761,768586)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (769,768586), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(770,768586)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (788,768586), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(789,768586)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (789,768586), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(790,768586)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (791,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (791,768586), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(792,768586)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(792,768586)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (792,768586), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(793,768586)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (793,768586), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(794,768586)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (797,768586), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(798,768586)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (802,768586), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(803,768586)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (811,768586), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(812,768586)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (812,768586), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(813,768586)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (813,768586), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(814,768586)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (823,768586), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(824,768586)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (834,768586), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(835,768586)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (838,768586), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(839,768586)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (862,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (862,768586), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(863,768586)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(863,768586)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (865,768586), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(866,768586)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (871,768586), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(872,768586)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (872,768586), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(873,768586)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (873,768586), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(874,768586)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(136,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (896,768586), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(897,768586)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (901,768586), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(902,768586)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (941,768586), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(942,768586)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (949,768586), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(950,768586)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (953,768586), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(954,768586)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (961,768586), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(962,768586)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (965,768586), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(966,768586)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (973,768586), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(974,768586)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (975,768586), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(976,768586)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (981,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (981,768586), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(982,768586)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(982,768586)
GPGPU-Sim uArch: cycles simulated: 769586  inst.: 15464124 (ipc=518.0) sim_rate=40910 (inst/sec) elapsed = 0:0:06:18 / Sun Feb 28 20:36:35 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1011,768586), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1012,768586)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1016,768586), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1017,768586)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1035,768586), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1036,768586)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1036,768586), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1037,768586)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1041,768586), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1042,768586)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1053,768586), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1054,768586)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1056,768586), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1057,768586)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1058,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1058,768586), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1059,768586)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1059,768586)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1069,768586), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1070,768586)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1075,768586), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1076,768586)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(168,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1077,768586), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1078,768586)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1083,768586), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1084,768586)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1101,768586), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1102,768586)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1104,768586), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1105,768586)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1108,768586), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1109,768586)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1123,768586), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1124,768586)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1140,768586), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1141,768586)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1156,768586), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1157,768586)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1162,768586), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1163,768586)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1169,768586), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1170,768586)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1178,768586), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1179,768586)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1182,768586), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1183,768586)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1183,768586), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1184,768586)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1194,768586), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1195,768586)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1196,768586), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1197,768586)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1200,768586), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1201,768586)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1204,768586), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1205,768586)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1211,768586), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1212,768586)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1214,768586), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1215,768586)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1217,768586), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1218,768586)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1255,768586), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1256,768586)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1262,768586), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1263,768586)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1265,768586), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1266,768586)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1268,768586), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1269,768586)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1281,768586), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1282,768586)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(156,0,0) tid=(66,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1287,768586), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1288,768586)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1296,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1296,768586), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1297,768586)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1297,768586)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1298,768586), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1299,768586)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1304,768586), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1305,768586)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1313,768586), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1314,768586)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1328,768586), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1329,768586)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1341,768586), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1342,768586)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1347,768586), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1348,768586)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1351,768586), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1352,768586)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1352,768586), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1353,768586)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1358,768586), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1359,768586)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1359,768586), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1360,768586)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1376,768586), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1377,768586)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1382,768586), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1383,768586)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1385,768586), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1386,768586)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1389,768586), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1390,768586)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1398,768586), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1399,768586)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1419,768586), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1420,768586)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1432,768586), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1433,768586)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1435,768586), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1436,768586)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1442,768586), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1443,768586)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1445,768586), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1446,768586)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1446,768586), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1447,768586)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1451,768586), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1452,768586)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1462,768586), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1463,768586)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1470,768586), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1471,768586)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(219,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1504,768586), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1505,768586)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1505,768586), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1506,768586)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1506,768586), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1507,768586)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1509,768586), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1510,768586)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1528,768586), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1529,768586)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1529,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1529,768586), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1530,768586)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1530,768586)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1534,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1534,768586), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1535,768586)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1535,768586)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1536,768586), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1537,768586)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1555,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1555,768586), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1556,768586)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1556,768586)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1556,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1556,768586), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1557,768586)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1557,768586)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1564,768586), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1565,768586)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1567,768586), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1568,768586)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1571,768586), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1572,768586)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1582,768586), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1583,768586)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1583,768586), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1584,768586)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1587,768586), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1588,768586)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1607,768586), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1608,768586)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1610,768586), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1611,768586)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1620,768586), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1621,768586)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1621,768586), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1622,768586)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1629,768586), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1630,768586)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1630,768586), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1631,768586)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1639,768586), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1640,768586)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1649,768586), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1650,768586)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1654,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1654,768586), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1655,768586)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1655,768586)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(242,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1675,768586), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1676,768586)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1677,768586), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1678,768586)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1683,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1685,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1693,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1701,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1702,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1708,768586), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1714,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1720,768586), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1725,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1725,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1730,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1741,768586), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1756,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1762,768586), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1764,768586), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1772,768586), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1773,768586), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1774,768586), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1775,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1778,768586), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1781,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1789,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1801,768586), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1805,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1812,768586), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1821,768586), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1822,768586), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1832,768586), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1835,768586), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1857,768586), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1858,768586), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1864,768586), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1864,768586), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1869,768586), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1872,768586), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1874,768586), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1884,768586), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1887,768586), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1888,768586), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1889,768586), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1897,768586), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1902,768586), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1913,768586), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1913,768586), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1913,768586), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1917,768586), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1923,768586), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1930,768586), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1932,768586), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1952,768586), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1979,768586), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 770586  inst.: 15867474 (ipc=460.7) sim_rate=41866 (inst/sec) elapsed = 0:0:06:19 / Sun Feb 28 20:36:36 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2025,768586), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2074,768586), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2095,768586), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2126,768586), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2131,768586), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2173,768586), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2177,768586), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2187,768586), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2190,768586), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2208,768586), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2232,768586), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2248,768586), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2275,768586), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2278,768586), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2289,768586), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2341,768586), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2348,768586), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2397,768586), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2398,768586), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2449,768586), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2465,768586), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2467,768586), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2477,768586), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2524,768586), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2552,768586), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2573,768586), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2594,768586), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2716,768586), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2763,768586), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2792,768586), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2844,768586), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2855,768586), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2894,768586), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2931,768586), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2982,768586), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (3011,768586), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3100,768586), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3163,768586), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3627,768586), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 14.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3628
gpu_sim_insn = 925430
gpu_ipc =     255.0799
gpu_tot_sim_cycle = 772214
gpu_tot_sim_insn = 15871538
gpu_tot_ipc =      20.5533
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 1944975
gpu_stall_icnt2sh    = 4708234
gpu_total_sim_rate=41877

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 920056
	L1I_total_cache_misses = 950
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4343
L1D_cache:
	L1D_cache_core[0]: Access = 81200, Miss = 67686, Miss_rate = 0.834, Pending_hits = 4685, Reservation_fails = 607019
	L1D_cache_core[1]: Access = 81825, Miss = 68271, Miss_rate = 0.834, Pending_hits = 4682, Reservation_fails = 610731
	L1D_cache_core[2]: Access = 82212, Miss = 68451, Miss_rate = 0.833, Pending_hits = 4738, Reservation_fails = 609973
	L1D_cache_core[3]: Access = 79582, Miss = 66152, Miss_rate = 0.831, Pending_hits = 4626, Reservation_fails = 587766
	L1D_cache_core[4]: Access = 82426, Miss = 68612, Miss_rate = 0.832, Pending_hits = 4723, Reservation_fails = 608340
	L1D_cache_core[5]: Access = 82439, Miss = 68782, Miss_rate = 0.834, Pending_hits = 4817, Reservation_fails = 606895
	L1D_cache_core[6]: Access = 79673, Miss = 66249, Miss_rate = 0.832, Pending_hits = 4620, Reservation_fails = 601731
	L1D_cache_core[7]: Access = 83575, Miss = 69786, Miss_rate = 0.835, Pending_hits = 4870, Reservation_fails = 611034
	L1D_cache_core[8]: Access = 81088, Miss = 67661, Miss_rate = 0.834, Pending_hits = 4657, Reservation_fails = 608584
	L1D_cache_core[9]: Access = 83529, Miss = 69964, Miss_rate = 0.838, Pending_hits = 4734, Reservation_fails = 616320
	L1D_cache_core[10]: Access = 80745, Miss = 67236, Miss_rate = 0.833, Pending_hits = 4677, Reservation_fails = 602776
	L1D_cache_core[11]: Access = 86744, Miss = 72163, Miss_rate = 0.832, Pending_hits = 4914, Reservation_fails = 622881
	L1D_cache_core[12]: Access = 79585, Miss = 66246, Miss_rate = 0.832, Pending_hits = 4554, Reservation_fails = 593335
	L1D_cache_core[13]: Access = 86440, Miss = 72080, Miss_rate = 0.834, Pending_hits = 4954, Reservation_fails = 615731
	L1D_cache_core[14]: Access = 81541, Miss = 68084, Miss_rate = 0.835, Pending_hits = 4689, Reservation_fails = 616014
	L1D_total_cache_accesses = 1232604
	L1D_total_cache_misses = 1027423
	L1D_total_cache_miss_rate = 0.8335
	L1D_total_cache_pending_hits = 70940
	L1D_total_cache_reservation_fails = 9119130
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 131657
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70749
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 617524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6700382
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131177
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 191
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2418748
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 919106
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 950
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4343
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2724, 2595, 2510, 2380, 2863, 2917, 2498, 2858, 2359, 2409, 2765, 2638, 2144, 2318, 2336, 2266, 2450, 2419, 2409, 2235, 2317, 2722, 2255, 2383, 2549, 2599, 2460, 2287, 2680, 2306, 2187, 2620, 2212, 2485, 2164, 2303, 2062, 2591, 2044, 2101, 1834, 1723, 1763, 1805, 2311, 2167, 1859, 1613, 
gpgpu_n_tot_thrd_icount = 53904864
gpgpu_n_tot_w_icount = 1684527
gpgpu_n_stall_shd_mem = 9957529
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 617524
gpgpu_n_mem_write_global = 413208
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2029661
gpgpu_n_store_insn = 678929
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1615292
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9954014
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16582834	W0_Idle:817458	W0_Scoreboard:3146777	W1:423157	W2:193565	W3:122405	W4:92156	W5:68406	W6:60653	W7:53856	W8:47250	W9:41249	W10:38458	W11:35327	W12:31380	W13:26882	W14:23332	W15:20355	W16:17804	W17:14456	W18:14244	W19:12866	W20:12649	W21:12356	W22:13487	W23:14327	W24:13340	W25:11874	W26:9111	W27:6628	W28:4517	W29:1816	W30:768	W31:93	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4940192 {8:617524,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16547968 {40:412948,72:83,136:177,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83983264 {136:617524,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3305664 {8:413208,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 3823 
maxdqlatency = 0 
maxmflatency = 4149 
averagemflatency = 400 
max_icnt2mem_latency = 1620 
max_icnt2sh_latency = 770593 
mrq_lat_table:35734 	2829 	965 	3344 	7331 	6136 	2819 	1587 	1550 	745 	49 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	135959 	700854 	190652 	2485 	796 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	85425 	30210 	80100 	322214 	240728 	266727 	5327 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42163 	289121 	268023 	18086 	146 	0 	0 	2 	9 	33 	867 	9075 	17049 	43854 	99215 	167567 	75537 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	107 	1404 	21 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        35        23        26        26        30        32        32        32        52        27        31        35        32        37        32 
dram[1]:        35        29        46        32        23        20        30        28        30        21        21        22        32        32        42        46 
dram[2]:        41        36        57        44        23        30        32        32        32        32        20        25        32        43        45        36 
dram[3]:        26        27        31        34        30        33        27        30        36        28        22        22        32        33        34        34 
dram[4]:        32        30        32        35        27        24        32        32        36        32        26        22        32        32        35        32 
dram[5]:        30        21        45        46        26        24        31        30        20        26        28        23        32        32        32        33 
maximum service time to same row:
dram[0]:     67143     58903     53866     53159     66353     61147     40867     46016     62944     67391     58951     61310     95920     66935     71734     90894 
dram[1]:     70029     58319     64587     57112    104181     66197     46445     42664     42696     49852     67983     50685     80310     96804     72477     91471 
dram[2]:     55350     34208     63131     61477     40041     53797     46897     54372     39191     60780     46153     46313     69290     56240    140739     72800 
dram[3]:     50800     45698     55439     93249     45810     50952     53181     40448     60444     33671     55627     85695     68392     90689     67045     74673 
dram[4]:     62888     80184     51076     78996     78352     63620     78723     60922     44533     44600     52378     61221    128475     76729     66161     93836 
dram[5]:     45695     53849    106326    107319     67058     39163     62972     50788     60754     46401     60377     42884     88422     82145    136979    114178 
average row accesses per activate:
dram[0]:  3.651934  3.168033  3.261261  3.438356  4.069620  3.757226  3.370536  3.520179  4.951049  4.526316  3.267760  3.450549  4.254717  4.547170  8.173077  6.220588 
dram[1]:  3.841584  3.714932  3.441442  3.453704  3.120000  3.362791  3.399123  3.278884  3.109434  3.304878  3.364929  3.165899  3.597122  4.040984  5.973333  6.369863 
dram[2]:  3.702439  3.391111  4.397515  4.331395  3.558511  4.046243  4.181319  4.362638  3.958763  3.611872  2.995516  2.964602  4.696078  5.106383  8.450980  6.357143 
dram[3]:  3.598131  3.264463  3.820513  3.766839  3.666667  4.011696  3.989189  3.728643  3.552511  3.349138  2.731225  2.968610  4.212389  4.745098  5.578313  6.138889 
dram[4]:  3.952941  4.458904  3.633508  3.705263  3.505263  3.953216  4.011628  4.202532  4.403509  4.636905  3.469613  3.680473  4.111111  3.867769  8.094339  8.255320 
dram[5]:  3.512195  3.144068  3.092000  3.237903  3.510101  3.350254  4.364162  4.177778  3.372807  3.222222  3.140187  3.109005  4.223214  4.542056  7.846154  5.797297 
average row locality = 63095/16666 = 3.785851
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       484       531       521       531       494       497       588       591       539       572       497       521       425       444       425       422 
dram[1]:       537       564       519       512       522       556       597       629       611       591       554       535       462       462       446       461 
dram[2]:       533       527       509       516       493       524       572       595       577       591       543       549       456       446       431       443 
dram[3]:       541       557       523       508       491       508       573       572       579       582       559       532       443       453       461       441 
dram[4]:       495       478       499       508       506       511       552       529       571       582       518       504       446       434       428       388 
dram[5]:       513       523       553       558       511       500       573       580       585       580       546       532       441       451       407       425 
total reads: 49495
bank skew: 629/388 = 1.62
chip skew: 8558/7949 = 1.08
number of total write accesses:
dram[0]:       177       242       203       222       149       153       167       194       169       202       101       107        26        38         0         1 
dram[1]:       239       257       245       234       180       167       178       194       213       222       156       152        38        31         2         4 
dram[2]:       226       236       199       229       176       176       189       199       191       200       125       121        23        34         0         2 
dram[3]:       229       233       222       219       158       178       165       170       199       195       132       130        33        31         2         1 
dram[4]:       177       173       195       196       160       165       138       135       182       197       110       118        35        34         1         0 
dram[5]:       207       219       220       245       184       160       182       172       184       203       126       124        32        35         1         4 
total reads: 13600
min_bank_accesses = 0!
chip skew: 2512/2016 = 1.25
average mf latency per bank:
dram[0]:       3068      2728      3196      3119      3660      3659      3304      3177      3185      3019      7091      7176     14457     13971     21430     21751
dram[1]:       2598      2579      2977      3185      3397      3421      3203      3227      2806      2881      5773      6491     12996     14092     20370     20606
dram[2]:       2772      2722      3189      3028      3521      3524      3252      3196      3116      3174      6350      7035     13787     14672     21123     21048
dram[3]:       2696      2559      3017      3169      3591      3435      3395      3370      2909      2920      6068      6553     13768     13993     19659     21131
dram[4]:       4114      3384      4336      3249      4708      3708      4768      3756      4085      3042     41256      7331     18543     14820     28735     24048
dram[5]:       2841      2911      2899      2902      3224      3639      3078      3261      2839      2951      6360      6848     13407     14214     21353     21762
maximum mf latency per bank:
dram[0]:       3013      3800      2561      2756      2395      2253      2037      2323      2699      2429      2031      3091      2291      2923      2264      2679
dram[1]:        948       970      1265      1518      2129      1198      1764      1553      1252       966      1187      1026      1170      1312      1118      1048
dram[2]:       2231      2205      2232      2933      2674      2931      2378      2530      2562      2658      2397      3169      2613      3123      2520      2338
dram[3]:       1034      1320      1187       964      1059      1040      1463      1287       943      1121      1620      1240      1355      1532      1032      1063
dram[4]:       3165      3587      3292      2941      2432      2809      3248      2731      2352      2796      3001      2833      3070      2712      3141      2837
dram[5]:       1339      1898      1181      1113       995      1739      4149      1374      1145       961      1300      1444      1448      1656      1490      1502

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019316 n_nop=939004 n_act=2655 n_pre=2639 n_req=10233 n_rd=64656 n_write=10362 bw_util=0.1472
n_activity=279638 dram_eff=0.5365
bk0: 3872a 987994i bk1: 4248a 977103i bk2: 4168a 984612i bk3: 4248a 978576i bk4: 3952a 988224i bk5: 3976a 985658i bk6: 4704a 980726i bk7: 4728a 971527i bk8: 4312a 981494i bk9: 4576a 981528i bk10: 3976a 990749i bk11: 4168a 985933i bk12: 3400a 994910i bk13: 3552a 991800i bk14: 3400a 999984i bk15: 3376a 999035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.534102
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019316 n_nop=932496 n_act=3128 n_pre=3112 n_req=11070 n_rd=68464 n_write=12116 bw_util=0.1581
n_activity=303076 dram_eff=0.5317
bk0: 4296a 988712i bk1: 4512a 982103i bk2: 4152a 983219i bk3: 4096a 979689i bk4: 4176a 983693i bk5: 4448a 983692i bk6: 4776a 982934i bk7: 5032a 975649i bk8: 4888a 981578i bk9: 4728a 982853i bk10: 4432a 987915i bk11: 4280a 986280i bk12: 3696a 995252i bk13: 3696a 993820i bk14: 3568a 1000080i bk15: 3688a 999538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.378247
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019316 n_nop=936420 n_act=2667 n_pre=2651 n_req=10631 n_rd=66440 n_write=11138 bw_util=0.1522
n_activity=286145 dram_eff=0.5422
bk0: 4264a 984338i bk1: 4216a 984237i bk2: 4072a 985288i bk3: 4128a 978990i bk4: 3944a 984640i bk5: 4192a 980295i bk6: 4576a 977375i bk7: 4760a 975094i bk8: 4616a 981966i bk9: 4728a 980917i bk10: 4344a 987103i bk11: 4392a 981462i bk12: 3648a 992229i bk13: 3568a 991844i bk14: 3448a 1001359i bk15: 3544a 1000405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.510804
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019316 n_nop=935976 n_act=2873 n_pre=2857 n_req=10620 n_rd=66584 n_write=11026 bw_util=0.1523
n_activity=290245 dram_eff=0.5348
bk0: 4328a 986339i bk1: 4456a 980521i bk2: 4184a 982002i bk3: 4064a 983961i bk4: 3928a 989408i bk5: 4064a 988056i bk6: 4584a 983401i bk7: 4576a 982527i bk8: 4632a 985864i bk9: 4656a 984169i bk10: 4472a 988392i bk11: 4256a 985923i bk12: 3544a 997338i bk13: 3624a 995399i bk14: 3688a 998950i bk15: 3528a 1000328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.365402
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019316 n_nop=941148 n_act=2415 n_pre=2399 n_req=9965 n_rd=63592 n_write=9762 bw_util=0.1439
n_activity=272595 dram_eff=0.5382
bk0: 3960a 985757i bk1: 3824a 985420i bk2: 3992a 986126i bk3: 4064a 983669i bk4: 4048a 984543i bk5: 4088a 983756i bk6: 4416a 987580i bk7: 4232a 980827i bk8: 4568a 983697i bk9: 4656a 977673i bk10: 4144a 987232i bk11: 4032a 986207i bk12: 3568a 990422i bk13: 3472a 990462i bk14: 3424a 999194i bk15: 3104a 1000939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.527926
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019316 n_nop=936084 n_act=2928 n_pre=2912 n_req=10576 n_rd=66224 n_write=11168 bw_util=0.1519
n_activity=290383 dram_eff=0.533
bk0: 4104a 986244i bk1: 4184a 985254i bk2: 4424a 985651i bk3: 4464a 977756i bk4: 4088a 984654i bk5: 4000a 985333i bk6: 4584a 979408i bk7: 4640a 982365i bk8: 4680a 981881i bk9: 4640a 975108i bk10: 4368a 987483i bk11: 4256a 984837i bk12: 3528a 995696i bk13: 3608a 994538i bk14: 3256a 1001157i bk15: 3400a 999234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.432569

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81776, Miss = 3973, Miss_rate = 0.049, Pending_hits = 22, Reservation_fails = 4218
L2_cache_bank[1]: Access = 82827, Miss = 4109, Miss_rate = 0.050, Pending_hits = 20, Reservation_fails = 7862
L2_cache_bank[2]: Access = 81815, Miss = 4248, Miss_rate = 0.052, Pending_hits = 17, Reservation_fails = 130
L2_cache_bank[3]: Access = 83394, Miss = 4310, Miss_rate = 0.052, Pending_hits = 18, Reservation_fails = 1
L2_cache_bank[4]: Access = 81702, Miss = 4114, Miss_rate = 0.050, Pending_hits = 25, Reservation_fails = 1668
L2_cache_bank[5]: Access = 82914, Miss = 4191, Miss_rate = 0.051, Pending_hits = 19, Reservation_fails = 7146
L2_cache_bank[6]: Access = 82495, Miss = 4170, Miss_rate = 0.051, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[7]: Access = 82805, Miss = 4153, Miss_rate = 0.050, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[8]: Access = 122270, Miss = 4015, Miss_rate = 0.033, Pending_hits = 9, Reservation_fails = 3749
L2_cache_bank[9]: Access = 83078, Miss = 3934, Miss_rate = 0.047, Pending_hits = 22, Reservation_fails = 5627
L2_cache_bank[10]: Access = 82509, Miss = 4129, Miss_rate = 0.050, Pending_hits = 13, Reservation_fails = 2
L2_cache_bank[11]: Access = 83222, Miss = 4149, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 1
L2_total_cache_accesses = 1030807
L2_total_cache_misses = 49495
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 216
L2_total_cache_reservation_fails = 30404
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 575036
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42451
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30004
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405999
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7039
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 259
L2_cache_data_port_util = 0.295
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=3501173
icnt_total_pkts_simt_to_mem=1444629
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.38714
	minimum = 6
	maximum = 38
Network latency average = 9.0566
	minimum = 6
	maximum = 36
Slowest packet = 2059462
Flit latency average = 7.67797
	minimum = 6
	maximum = 32
Slowest flit = 4939330
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0292172
	minimum = 0.0201213 (at node 3)
	maximum = 0.0383131 (at node 25)
Accepted packet rate average = 0.0292172
	minimum = 0.0201213 (at node 3)
	maximum = 0.0383131 (at node 25)
Injected flit rate average = 0.0812508
	minimum = 0.0223264 (at node 3)
	maximum = 0.169515 (at node 25)
Accepted flit rate average= 0.0812508
	minimum = 0.0330761 (at node 26)
	maximum = 0.153252 (at node 8)
Injected packet length average = 2.78092
Accepted packet length average = 2.78092
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.1833 (8 samples)
	minimum = 6 (8 samples)
	maximum = 452.5 (8 samples)
Network latency average = 22.7399 (8 samples)
	minimum = 6 (8 samples)
	maximum = 421.25 (8 samples)
Flit latency average = 16.7969 (8 samples)
	minimum = 6 (8 samples)
	maximum = 419.75 (8 samples)
Fragmentation average = 0.032442 (8 samples)
	minimum = 0 (8 samples)
	maximum = 209.25 (8 samples)
Injected packet rate average = 0.0532151 (8 samples)
	minimum = 0.040983 (8 samples)
	maximum = 0.0981338 (8 samples)
Accepted packet rate average = 0.0532151 (8 samples)
	minimum = 0.040983 (8 samples)
	maximum = 0.0981338 (8 samples)
Injected flit rate average = 0.130552 (8 samples)
	minimum = 0.0549413 (8 samples)
	maximum = 0.254415 (8 samples)
Accepted flit rate average = 0.130552 (8 samples)
	minimum = 0.0720094 (8 samples)
	maximum = 0.222528 (8 samples)
Injected packet size average = 2.45328 (8 samples)
Accepted packet size average = 2.45328 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 19 sec (379 sec)
gpgpu_simulation_rate = 41877 (inst/sec)
gpgpu_simulation_rate = 2037 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,772214)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,772214)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,772214)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,772214)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,772214)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,772214)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,772214)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,772214)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,772214)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,772214)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,772214)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,772214)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,772214)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,772214)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,772214)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,772214)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,772214)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,772214)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,772214)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,772214)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,772214)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,772214)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,772214)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,772214)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,772214)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,772214)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,772214)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,772214)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,772214)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,772214)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,772214)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,772214)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,772214)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,772214)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,772214)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,772214)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,772214)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,772214)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,772214)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,772214)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,772214)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,772214)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,772214)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,772214)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,772214)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,772214)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,772214)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,772214)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,772214)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,772214)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,772214)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,772214)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,772214)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,772214)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,772214)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,772214)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,772214)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,772214)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,772214)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,772214)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,772214)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,772214)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,772214)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,772214)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,772214)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,772214)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,772214)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,772214)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,772214)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,772214)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,772214)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,772214)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,772214)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,772214)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,772214)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,772214)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,772214)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,772214)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,772214)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,772214)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,772214)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,772214)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,772214)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,772214)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,772214)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,772214)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,772214)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,772214)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,772214)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,772214)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(34,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(36,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(62,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (372,772214), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(373,772214)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (373,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,772214), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(374,772214)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,772214)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (376,772214), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,772214)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(377,772214)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (377,772214), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(378,772214)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,772214), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,772214)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,772214)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (379,772214), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(380,772214)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (385,772214), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,772214)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(386,772214)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (389,772214), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(390,772214)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (390,772214), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,772214)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(391,772214)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,772214), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,772214)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (393,772214), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(394,772214)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (394,772214), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(395,772214)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (399,772214), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(400,772214)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,772214), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,772214)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,772214)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (406,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (406,772214), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(407,772214)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(53,0,0) tid=(144,0,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(408,772214)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (409,772214), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(410,772214)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (413,772214), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(414,772214)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (417,772214), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(418,772214)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (420,772214), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(421,772214)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (422,772214), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(423,772214)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (423,772214), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(424,772214)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (430,772214), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(431,772214)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (433,772214), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(434,772214)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (437,772214), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(438,772214)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (439,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (439,772214), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (439,772214), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(440,772214)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (440,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (440,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (440,772214), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (440,772214), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(441,772214)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(441,772214)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(441,772214)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(441,772214)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (441,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (441,772214), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(442,772214)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(442,772214)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(442,772214)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(443,772214)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (450,772214), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(451,772214)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (452,772214), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(453,772214)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (459,772214), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(460,772214)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (461,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (461,772214), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(462,772214)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (462,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (462,772214), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(463,772214)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(463,772214)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(464,772214)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (465,772214), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(466,772214)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (467,772214), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(468,772214)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (470,772214), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(471,772214)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (471,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (471,772214), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(472,772214)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (472,772214), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(473,772214)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(473,772214)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (480,772214), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(481,772214)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (482,772214), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(483,772214)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (485,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (485,772214), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(486,772214)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (486,772214), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(487,772214)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(487,772214)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (488,772214), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(489,772214)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (495,772214), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(496,772214)
GPGPU-Sim uArch: cycles simulated: 772714  inst.: 16233970 (ipc=724.9) sim_rate=42720 (inst/sec) elapsed = 0:0:06:20 / Sun Feb 28 20:36:37 2016
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(131,0,0) tid=(144,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (531,772214), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(532,772214)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (547,772214), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(548,772214)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (548,772214), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(549,772214)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (558,772214), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(559,772214)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (572,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (572,772214), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (572,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (572,772214), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(573,772214)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(573,772214)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(574,772214)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(574,772214)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (576,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (576,772214), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(577,772214)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (577,772214), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(578,772214)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(578,772214)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (579,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (579,772214), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(580,772214)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (580,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (580,772214), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(581,772214)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(581,772214)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(582,772214)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (582,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (582,772214), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(583,772214)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(584,772214)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (584,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (584,772214), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (584,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (584,772214), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(585,772214)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(585,772214)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(586,772214)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(586,772214)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (586,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (586,772214), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(587,772214)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (587,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (587,772214), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(588,772214)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(588,772214)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(589,772214)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (591,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (591,772214), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(592,772214)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(593,772214)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (594,772214), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(595,772214)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (596,772214), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(597,772214)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (602,772214), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(603,772214)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(143,0,0) tid=(144,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (761,772214), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(762,772214)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (765,772214), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(766,772214)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (766,772214), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(767,772214)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (769,772214), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(770,772214)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (770,772214), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(771,772214)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (771,772214), 5 CTAs running
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(157,0,0) tid=(48,0,0)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(772,772214)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (776,772214), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(777,772214)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (780,772214), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(781,772214)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (782,772214), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(783,772214)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (790,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (790,772214), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(791,772214)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(791,772214)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (791,772214), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(792,772214)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (795,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (795,772214), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(796,772214)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (796,772214), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(797,772214)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(797,772214)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (803,772214), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(804,772214)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (814,772214), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(815,772214)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (819,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (819,772214), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(820,772214)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(821,772214)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (822,772214), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(823,772214)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (826,772214), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(827,772214)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (830,772214), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(831,772214)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (831,772214), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(832,772214)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (833,772214), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(834,772214)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (842,772214), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(843,772214)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (851,772214), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(852,772214)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (852,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (852,772214), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(853,772214)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(853,772214)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (857,772214), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(858,772214)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (861,772214), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(862,772214)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (863,772214), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(864,772214)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (876,772214), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(877,772214)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (877,772214), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(878,772214)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (882,772214), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(883,772214)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (884,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (884,772214), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(885,772214)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(885,772214)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (887,772214), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(888,772214)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (888,772214), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(889,772214)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (894,772214), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(895,772214)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (902,772214), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(903,772214)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(148,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (906,772214), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(907,772214)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (907,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (907,772214), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(908,772214)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(909,772214)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (909,772214), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(910,772214)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (910,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (910,772214), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(911,772214)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(912,772214)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (914,772214), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(915,772214)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (915,772214), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(916,772214)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (919,772214), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(920,772214)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (920,772214), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(921,772214)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (922,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (922,772214), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (922,772214), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(923,772214)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(923,772214)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(924,772214)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (928,772214), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(929,772214)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (930,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (930,772214), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(931,772214)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(932,772214)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (934,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (934,772214), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(935,772214)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(935,772214)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (936,772214), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(937,772214)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (942,772214), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(943,772214)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (944,772214), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(945,772214)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (968,772214), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(969,772214)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (976,772214), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(977,772214)
GPGPU-Sim uArch: cycles simulated: 773214  inst.: 16606002 (ipc=734.5) sim_rate=43585 (inst/sec) elapsed = 0:0:06:21 / Sun Feb 28 20:36:38 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1000,772214), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1001,772214)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1012,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1012,772214), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1013,772214)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1013,772214)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1016,772214), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1017,772214)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1019,772214), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1020,772214)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(223,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1028,772214), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1029,772214)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1030,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1030,772214), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1031,772214)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1032,772214)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1043,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1043,772214), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1044,772214)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1044,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1044,772214), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1044,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1044,772214), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1045,772214)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1045,772214)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1045,772214)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1046,772214)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1046,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1046,772214), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1048,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1052,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1053,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1053,772214), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1056,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1057,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1057,772214), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1057,772214), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1059,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1062,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1066,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1092,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1092,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1128,772214), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1134,772214), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1146,772214), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1147,772214), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1152,772214), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1153,772214), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1157,772214), 4 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(252,0,0) tid=(176,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1160,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1168,772214), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1170,772214), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1171,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1173,772214), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1180,772214), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1189,772214), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1189,772214), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1189,772214), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1195,772214), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1204,772214), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1206,772214), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1207,772214), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1209,772214), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1209,772214), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1211,772214), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1215,772214), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1216,772214), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1240,772214), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1243,772214), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1252,772214), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1257,772214), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1261,772214), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1261,772214), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1262,772214), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1267,772214), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1269,772214), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1269,772214), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1275,772214), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1276,772214), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1280,772214), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1280,772214), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1282,772214), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1286,772214), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1288,772214), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1288,772214), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1289,772214), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1290,772214), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1291,772214), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1292,772214), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1295,772214), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1298,772214), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1300,772214), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1309,772214), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1309,772214), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1310,772214), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1312,772214), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1314,772214), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1321,772214), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1322,772214), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1327,772214), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1330,772214), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1332,772214), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1349,772214), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1352,772214), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1354,772214), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1354,772214), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1355,772214), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1356,772214), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1366,772214), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1391,772214), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1394,772214), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1395,772214), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1402,772214), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1405,772214), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1413,772214), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1415,772214), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1416
gpu_sim_insn = 917504
gpu_ipc =     647.9548
gpu_tot_sim_cycle = 773630
gpu_tot_sim_insn = 16789042
gpu_tot_ipc =      21.7016
gpu_tot_issued_cta = 2304
gpu_stall_dramfull = 1944975
gpu_stall_icnt2sh    = 4708498
gpu_total_sim_rate=44065

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 938488
	L1I_total_cache_misses = 950
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4343
L1D_cache:
	L1D_cache_core[0]: Access = 81344, Miss = 67722, Miss_rate = 0.833, Pending_hits = 4793, Reservation_fails = 607019
	L1D_cache_core[1]: Access = 81969, Miss = 68305, Miss_rate = 0.833, Pending_hits = 4784, Reservation_fails = 610731
	L1D_cache_core[2]: Access = 82348, Miss = 68483, Miss_rate = 0.832, Pending_hits = 4834, Reservation_fails = 609973
	L1D_cache_core[3]: Access = 79726, Miss = 66186, Miss_rate = 0.830, Pending_hits = 4728, Reservation_fails = 587766
	L1D_cache_core[4]: Access = 82554, Miss = 68642, Miss_rate = 0.831, Pending_hits = 4813, Reservation_fails = 608340
	L1D_cache_core[5]: Access = 82575, Miss = 68816, Miss_rate = 0.833, Pending_hits = 4919, Reservation_fails = 606895
	L1D_cache_core[6]: Access = 79809, Miss = 66283, Miss_rate = 0.831, Pending_hits = 4722, Reservation_fails = 601731
	L1D_cache_core[7]: Access = 83719, Miss = 69820, Miss_rate = 0.834, Pending_hits = 4972, Reservation_fails = 611034
	L1D_cache_core[8]: Access = 81224, Miss = 67695, Miss_rate = 0.833, Pending_hits = 4759, Reservation_fails = 608584
	L1D_cache_core[9]: Access = 83665, Miss = 69998, Miss_rate = 0.837, Pending_hits = 4836, Reservation_fails = 616320
	L1D_cache_core[10]: Access = 80881, Miss = 67268, Miss_rate = 0.832, Pending_hits = 4773, Reservation_fails = 602776
	L1D_cache_core[11]: Access = 86872, Miss = 72195, Miss_rate = 0.831, Pending_hits = 5010, Reservation_fails = 622881
	L1D_cache_core[12]: Access = 79721, Miss = 66280, Miss_rate = 0.831, Pending_hits = 4656, Reservation_fails = 593335
	L1D_cache_core[13]: Access = 86576, Miss = 72113, Miss_rate = 0.833, Pending_hits = 5053, Reservation_fails = 615731
	L1D_cache_core[14]: Access = 81669, Miss = 68114, Miss_rate = 0.834, Pending_hits = 4779, Reservation_fails = 616014
	L1D_total_cache_accesses = 1234652
	L1D_total_cache_misses = 1027920
	L1D_total_cache_miss_rate = 0.8326
	L1D_total_cache_pending_hits = 72431
	L1D_total_cache_reservation_fails = 9119130
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 135753
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3515
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 618021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6700382
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135273
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 191
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2418748
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 937538
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 950
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4343
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2769, 2640, 2555, 2425, 2908, 2962, 2543, 2903, 2404, 2454, 2810, 2683, 2189, 2363, 2381, 2311, 2495, 2464, 2454, 2280, 2362, 2767, 2300, 2428, 2594, 2644, 2505, 2332, 2725, 2351, 2232, 2665, 2257, 2530, 2209, 2348, 2107, 2636, 2089, 2146, 1879, 1768, 1808, 1850, 2356, 2212, 1904, 1658, 
gpgpu_n_tot_thrd_icount = 54887904
gpgpu_n_tot_w_icount = 1715247
gpgpu_n_stall_shd_mem = 9957529
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 618021
gpgpu_n_mem_write_global = 413208
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2095197
gpgpu_n_store_insn = 678929
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1746364
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3515
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3515
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9954014
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16583687	W0_Idle:817972	W0_Scoreboard:3155242	W1:423157	W2:193565	W3:122405	W4:92156	W5:68406	W6:60653	W7:53856	W8:47250	W9:41249	W10:38458	W11:35327	W12:31380	W13:26882	W14:23332	W15:20355	W16:17804	W17:14456	W18:14244	W19:12866	W20:12649	W21:12356	W22:13487	W23:14327	W24:13340	W25:11874	W26:9111	W27:6628	W28:4517	W29:1816	W30:768	W31:93	W32:276480
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4944168 {8:618021,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16547968 {40:412948,72:83,136:177,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84050856 {136:618021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3305664 {8:413208,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 3823 
maxdqlatency = 0 
maxmflatency = 4149 
averagemflatency = 400 
max_icnt2mem_latency = 1620 
max_icnt2sh_latency = 770593 
mrq_lat_table:35734 	2829 	965 	3344 	7331 	6136 	2819 	1587 	1550 	745 	49 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	136456 	700854 	190652 	2485 	796 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	85922 	30210 	80100 	322214 	240728 	266727 	5327 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42486 	289288 	268030 	18086 	146 	0 	0 	2 	9 	33 	867 	9075 	17049 	43854 	99215 	167567 	75537 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	110 	1404 	21 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        35        23        26        26        30        32        32        32        52        27        31        35        32        37        32 
dram[1]:        35        29        46        32        23        20        30        28        30        21        21        22        32        32        42        46 
dram[2]:        41        36        57        44        23        30        32        32        32        32        20        25        32        43        45        36 
dram[3]:        26        27        31        34        30        33        27        30        36        28        22        22        32        33        34        34 
dram[4]:        32        30        32        35        27        24        32        32        36        32        26        22        32        32        35        32 
dram[5]:        30        21        45        46        26        24        31        30        20        26        28        23        32        32        32        33 
maximum service time to same row:
dram[0]:     67143     58903     53866     53159     66353     61147     40867     46016     62944     67391     58951     61310     95920     66935     71734     90894 
dram[1]:     70029     58319     64587     57112    104181     66197     46445     42664     42696     49852     67983     50685     80310     96804     72477     91471 
dram[2]:     55350     34208     63131     61477     40041     53797     46897     54372     39191     60780     46153     46313     69290     56240    140739     72800 
dram[3]:     50800     45698     55439     93249     45810     50952     53181     40448     60444     33671     55627     85695     68392     90689     67045     74673 
dram[4]:     62888     80184     51076     78996     78352     63620     78723     60922     44533     44600     52378     61221    128475     76729     66161     93836 
dram[5]:     45695     53849    106326    107319     67058     39163     62972     50788     60754     46401     60377     42884     88422     82145    136979    114178 
average row accesses per activate:
dram[0]:  3.651934  3.168033  3.261261  3.438356  4.069620  3.757226  3.370536  3.520179  4.951049  4.526316  3.267760  3.450549  4.254717  4.547170  8.173077  6.220588 
dram[1]:  3.841584  3.714932  3.441442  3.453704  3.120000  3.362791  3.399123  3.278884  3.109434  3.304878  3.364929  3.165899  3.597122  4.040984  5.973333  6.369863 
dram[2]:  3.702439  3.391111  4.397515  4.331395  3.558511  4.046243  4.181319  4.362638  3.958763  3.611872  2.995516  2.964602  4.696078  5.106383  8.450980  6.357143 
dram[3]:  3.598131  3.264463  3.820513  3.766839  3.666667  4.011696  3.989189  3.728643  3.552511  3.349138  2.731225  2.968610  4.212389  4.745098  5.578313  6.138889 
dram[4]:  3.952941  4.458904  3.633508  3.705263  3.505263  3.953216  4.011628  4.202532  4.403509  4.636905  3.469613  3.680473  4.111111  3.867769  8.094339  8.255320 
dram[5]:  3.512195  3.144068  3.092000  3.237903  3.510101  3.350254  4.364162  4.177778  3.372807  3.222222  3.140187  3.109005  4.223214  4.542056  7.846154  5.797297 
average row locality = 63095/16666 = 3.785851
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       484       531       521       531       494       497       588       591       539       572       497       521       425       444       425       422 
dram[1]:       537       564       519       512       522       556       597       629       611       591       554       535       462       462       446       461 
dram[2]:       533       527       509       516       493       524       572       595       577       591       543       549       456       446       431       443 
dram[3]:       541       557       523       508       491       508       573       572       579       582       559       532       443       453       461       441 
dram[4]:       495       478       499       508       506       511       552       529       571       582       518       504       446       434       428       388 
dram[5]:       513       523       553       558       511       500       573       580       585       580       546       532       441       451       407       425 
total reads: 49495
bank skew: 629/388 = 1.62
chip skew: 8558/7949 = 1.08
number of total write accesses:
dram[0]:       177       242       203       222       149       153       167       194       169       202       101       107        26        38         0         1 
dram[1]:       239       257       245       234       180       167       178       194       213       222       156       152        38        31         2         4 
dram[2]:       226       236       199       229       176       176       189       199       191       200       125       121        23        34         0         2 
dram[3]:       229       233       222       219       158       178       165       170       199       195       132       130        33        31         2         1 
dram[4]:       177       173       195       196       160       165       138       135       182       197       110       118        35        34         1         0 
dram[5]:       207       219       220       245       184       160       182       172       184       203       126       124        32        35         1         4 
total reads: 13600
min_bank_accesses = 0!
chip skew: 2512/2016 = 1.25
average mf latency per bank:
dram[0]:       3068      2728      3196      3119      3660      3659      3304      3177      3185      3019      7096      7182     14464     13977     21430     21751
dram[1]:       2598      2579      2977      3185      3397      3421      3203      3227      2806      2881      5778      6496     13002     14098     20370     20606
dram[2]:       2772      2722      3189      3028      3521      3524      3252      3196      3116      3174      6354      7040     13793     14678     21123     21048
dram[3]:       2696      2559      3017      3169      3591      3435      3395      3370      2909      2920      6072      6558     13774     13998     19659     21131
dram[4]:       4114      3384      4336      3249      4708      3708      4768      3756      4085      3042     41262      7337     18549     14826     28735     24048
dram[5]:       2841      2911      2899      2902      3224      3639      3078      3261      2839      2951      6365      6853     13414     14219     21353     21762
maximum mf latency per bank:
dram[0]:       3013      3800      2561      2756      2395      2253      2037      2323      2699      2429      2031      3091      2291      2923      2264      2679
dram[1]:        948       970      1265      1518      2129      1198      1764      1553      1252       966      1187      1026      1170      1312      1118      1048
dram[2]:       2231      2205      2232      2933      2674      2931      2378      2530      2562      2658      2397      3169      2613      3123      2520      2338
dram[3]:       1034      1320      1187       964      1059      1040      1463      1287       943      1121      1620      1240      1355      1532      1032      1063
dram[4]:       3165      3587      3292      2941      2432      2809      3248      2731      2352      2796      3001      2833      3070      2712      3141      2837
dram[5]:       1339      1898      1181      1113       995      1739      4149      1374      1145       961      1300      1444      1448      1656      1490      1502

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1021184 n_nop=940872 n_act=2655 n_pre=2639 n_req=10233 n_rd=64656 n_write=10362 bw_util=0.1469
n_activity=279638 dram_eff=0.5365
bk0: 3872a 989862i bk1: 4248a 978971i bk2: 4168a 986480i bk3: 4248a 980444i bk4: 3952a 990092i bk5: 3976a 987526i bk6: 4704a 982594i bk7: 4728a 973395i bk8: 4312a 983362i bk9: 4576a 983396i bk10: 3976a 992617i bk11: 4168a 987801i bk12: 3400a 996778i bk13: 3552a 993668i bk14: 3400a 1001852i bk15: 3376a 1000903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.533125
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1021184 n_nop=934364 n_act=3128 n_pre=3112 n_req=11070 n_rd=68464 n_write=12116 bw_util=0.1578
n_activity=303076 dram_eff=0.5317
bk0: 4296a 990580i bk1: 4512a 983971i bk2: 4152a 985087i bk3: 4096a 981557i bk4: 4176a 985561i bk5: 4448a 985560i bk6: 4776a 984802i bk7: 5032a 977517i bk8: 4888a 983446i bk9: 4728a 984721i bk10: 4432a 989783i bk11: 4280a 988148i bk12: 3696a 997120i bk13: 3696a 995688i bk14: 3568a 1001948i bk15: 3688a 1001406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.377555
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1021184 n_nop=938288 n_act=2667 n_pre=2651 n_req=10631 n_rd=66440 n_write=11138 bw_util=0.1519
n_activity=286145 dram_eff=0.5422
bk0: 4264a 986206i bk1: 4216a 986105i bk2: 4072a 987156i bk3: 4128a 980858i bk4: 3944a 986508i bk5: 4192a 982163i bk6: 4576a 979243i bk7: 4760a 976962i bk8: 4616a 983834i bk9: 4728a 982785i bk10: 4344a 988971i bk11: 4392a 983330i bk12: 3648a 994097i bk13: 3568a 993712i bk14: 3448a 1003227i bk15: 3544a 1002273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.50987
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1021184 n_nop=937844 n_act=2873 n_pre=2857 n_req=10620 n_rd=66584 n_write=11026 bw_util=0.152
n_activity=290245 dram_eff=0.5348
bk0: 4328a 988207i bk1: 4456a 982389i bk2: 4184a 983870i bk3: 4064a 985829i bk4: 3928a 991276i bk5: 4064a 989924i bk6: 4584a 985269i bk7: 4576a 984395i bk8: 4632a 987732i bk9: 4656a 986037i bk10: 4472a 990260i bk11: 4256a 987791i bk12: 3544a 999206i bk13: 3624a 997267i bk14: 3688a 1000818i bk15: 3528a 1002196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.364733
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1021184 n_nop=943016 n_act=2415 n_pre=2399 n_req=9965 n_rd=63592 n_write=9762 bw_util=0.1437
n_activity=272595 dram_eff=0.5382
bk0: 3960a 987625i bk1: 3824a 987288i bk2: 3992a 987994i bk3: 4064a 985537i bk4: 4048a 986411i bk5: 4088a 985624i bk6: 4416a 989448i bk7: 4232a 982695i bk8: 4568a 985565i bk9: 4656a 979541i bk10: 4144a 989100i bk11: 4032a 988075i bk12: 3568a 992290i bk13: 3472a 992330i bk14: 3424a 1001062i bk15: 3104a 1002807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.52696
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1021184 n_nop=937952 n_act=2928 n_pre=2912 n_req=10576 n_rd=66224 n_write=11168 bw_util=0.1516
n_activity=290383 dram_eff=0.533
bk0: 4104a 988112i bk1: 4184a 987122i bk2: 4424a 987519i bk3: 4464a 979624i bk4: 4088a 986522i bk5: 4000a 987201i bk6: 4584a 981276i bk7: 4640a 984233i bk8: 4680a 983749i bk9: 4640a 976976i bk10: 4368a 989351i bk11: 4256a 986705i bk12: 3528a 997564i bk13: 3608a 996406i bk14: 3256a 1003025i bk15: 3400a 1001102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.431778

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81815, Miss = 3973, Miss_rate = 0.049, Pending_hits = 22, Reservation_fails = 4218
L2_cache_bank[1]: Access = 82869, Miss = 4109, Miss_rate = 0.050, Pending_hits = 20, Reservation_fails = 7862
L2_cache_bank[2]: Access = 81857, Miss = 4248, Miss_rate = 0.052, Pending_hits = 17, Reservation_fails = 130
L2_cache_bank[3]: Access = 83436, Miss = 4310, Miss_rate = 0.052, Pending_hits = 18, Reservation_fails = 1
L2_cache_bank[4]: Access = 81744, Miss = 4114, Miss_rate = 0.050, Pending_hits = 25, Reservation_fails = 1668
L2_cache_bank[5]: Access = 82956, Miss = 4191, Miss_rate = 0.051, Pending_hits = 19, Reservation_fails = 7146
L2_cache_bank[6]: Access = 82535, Miss = 4170, Miss_rate = 0.051, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[7]: Access = 82845, Miss = 4153, Miss_rate = 0.050, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[8]: Access = 122314, Miss = 4015, Miss_rate = 0.033, Pending_hits = 9, Reservation_fails = 3749
L2_cache_bank[9]: Access = 83120, Miss = 3934, Miss_rate = 0.047, Pending_hits = 22, Reservation_fails = 5627
L2_cache_bank[10]: Access = 82551, Miss = 4129, Miss_rate = 0.050, Pending_hits = 13, Reservation_fails = 2
L2_cache_bank[11]: Access = 83262, Miss = 4149, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 1
L2_total_cache_accesses = 1031304
L2_total_cache_misses = 49495
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 216
L2_total_cache_reservation_fails = 30404
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 575533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42451
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30004
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405999
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7039
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 259
L2_cache_data_port_util = 0.294
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=3503658
icnt_total_pkts_simt_to_mem=1445126
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.85815
	minimum = 6
	maximum = 32
Network latency average = 9.21429
	minimum = 6
	maximum = 27
Slowest packet = 2061854
Flit latency average = 7.73742
	minimum = 6
	maximum = 23
Slowest flit = 4946282
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0259992
	minimum = 0.0211864 (at node 4)
	maximum = 0.0310734 (at node 23)
Accepted packet rate average = 0.0259992
	minimum = 0.0211864 (at node 4)
	maximum = 0.0310734 (at node 23)
Injected flit rate average = 0.0779975
	minimum = 0.0211864 (at node 4)
	maximum = 0.155367 (at node 23)
Accepted flit rate average= 0.0779975
	minimum = 0.0275424 (at node 15)
	maximum = 0.127119 (at node 0)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.3694 (9 samples)
	minimum = 6 (9 samples)
	maximum = 405.778 (9 samples)
Network latency average = 21.237 (9 samples)
	minimum = 6 (9 samples)
	maximum = 377.444 (9 samples)
Flit latency average = 15.7903 (9 samples)
	minimum = 6 (9 samples)
	maximum = 375.667 (9 samples)
Fragmentation average = 0.0288373 (9 samples)
	minimum = 0 (9 samples)
	maximum = 186 (9 samples)
Injected packet rate average = 0.0501911 (9 samples)
	minimum = 0.0387834 (9 samples)
	maximum = 0.0906826 (9 samples)
Accepted packet rate average = 0.0501911 (9 samples)
	minimum = 0.0387834 (9 samples)
	maximum = 0.0906826 (9 samples)
Injected flit rate average = 0.124712 (9 samples)
	minimum = 0.0511907 (9 samples)
	maximum = 0.243409 (9 samples)
Accepted flit rate average = 0.124712 (9 samples)
	minimum = 0.0670686 (9 samples)
	maximum = 0.211927 (9 samples)
Injected packet size average = 2.48475 (9 samples)
Accepted packet size average = 2.48475 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 21 sec (381 sec)
gpgpu_simulation_rate = 44065 (inst/sec)
gpgpu_simulation_rate = 2030 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 379791.937500 (ms)
Result stored in result.txt
