// Seed: 2628504444
module module_0;
  assign id_1 = 1;
  assign id_1 = 1;
  module_2(
      id_1, id_1, id_1, id_1
  );
  assign id_1 = 1;
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_5(
      id_6, 1'b0
  );
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  module_2(
      id_2, id_1, id_1, id_2
  );
endmodule
