CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'D:\Xilinx\13.2\ISE_DS\ISE\coregen\' [reloaded]
INFO:sim - Generating component instance 'inst_rom' of
   'xilinx.com:ip:dist_mem_gen:6.2' from
   'D:\Xilinx\13.2\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\dist_mem_g
   en_v6_2\component.xml'.
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'inst_rom' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'inst_rom'...
WARNING:sim - A core named 'inst_rom' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'inst_rom'...
Delivering associated files for 'inst_rom'...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
Delivering EJava files for 'inst_rom'...
Generating implementation netlist for 'inst_rom'...
INFO:sim - Pre-processing HDL files for 'inst_rom'...
Running synthesis for 'inst_rom'
Writing VEO instantiation template for 'inst_rom'...
Writing Verilog behavioral simulation model for 'inst_rom'...
Generating ASY schematic symbol...
Generating SYM schematic symbol for 'inst_rom'...
Generating metadata file...
Generating metadata file...
Generating ISE project...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'inst_rom'.
