// Seed: 2833519070
module module_0 (
    output tri id_0,
    output tri id_1,
    input tri1 id_2,
    output wire id_3,
    input tri id_4,
    input supply0 id_5,
    output tri1 id_6,
    input wire id_7,
    input supply1 id_8,
    output supply0 id_9,
    output wand id_10,
    input uwire id_11,
    output supply1 id_12,
    input supply1 id_13
    , id_27,
    output wor id_14,
    input tri0 id_15,
    input wor id_16,
    output tri1 id_17,
    output tri0 id_18,
    output tri0 id_19,
    input wor id_20,
    output uwire id_21,
    input tri id_22
    , id_28,
    output wire id_23,
    input tri0 id_24,
    input tri id_25
);
  reg  id_29 = (id_7);
  wire id_30;
  wire id_31 = id_8;
  initial id_29 = (id_22);
  wire id_32 = id_16;
  assign id_0 = id_25;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    output tri1 id_2,
    input uwire id_3,
    output wire id_4,
    input uwire id_5,
    input supply1 id_6,
    inout tri1 id_7,
    input uwire id_8,
    input tri0 id_9,
    input tri id_10,
    input tri1 id_11,
    input wand id_12,
    input wand id_13,
    input uwire id_14,
    output wire id_15,
    output wand id_16,
    output tri0 id_17,
    input wor id_18
);
  wire id_20;
  always disable id_21;
  wire id_22;
  wire id_23;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_13,
      id_15,
      id_11,
      id_12,
      id_0,
      id_11,
      id_6,
      id_2,
      id_7,
      id_8,
      id_7,
      id_14,
      id_7,
      id_10,
      id_10,
      id_1,
      id_4,
      id_1,
      id_7,
      id_17,
      id_6,
      id_1,
      id_6,
      id_9
  );
  assign modCall_1.id_19 = 0;
endmodule
