#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5565fd1204a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5565fd1dd9a0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x5565fd2422a0_0 .net "bflag", 0 0, v0x5565fd2410a0_0;  1 drivers
v0x5565fd242360_0 .net "hi", 31 0, v0x5565fd241240_0;  1 drivers
v0x5565fd242400_0 .var "imm", 15 0;
v0x5565fd2424a0_0 .var "imm_instr", 31 0;
v0x5565fd242580_0 .var "instword", 31 0;
v0x5565fd242640_0 .net "lo", 31 0, v0x5565fd241400_0;  1 drivers
v0x5565fd242710_0 .var "opA", 31 0;
v0x5565fd2427b0_0 .var "opB", 31 0;
v0x5565fd242870_0 .var "opcode", 5 0;
v0x5565fd242950_0 .net "result", 31 0, v0x5565fd241940_0;  1 drivers
v0x5565fd242a40_0 .var "rs", 4 0;
v0x5565fd242b00_0 .var "rt", 4 0;
S_0x5565fd203ce0 .scope module, "dut" "alu" 3 82, 4 1 0, S_0x5565fd1dd9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5565fd2213a0_0 .net *"_ivl_10", 15 0, L_0x5565fd252a30;  1 drivers
L_0x7f5d58305018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565fd223670_0 .net/2u *"_ivl_14", 15 0, L_0x7f5d58305018;  1 drivers
v0x5565fd225d50_0 .net *"_ivl_17", 15 0, L_0x5565fd262ce0;  1 drivers
v0x5565fd227980_0 .net *"_ivl_5", 0 0, L_0x5565fd252640;  1 drivers
v0x5565fd229c50_0 .net *"_ivl_6", 15 0, L_0x5565fd252770;  1 drivers
v0x5565fd22c330_0 .net *"_ivl_9", 15 0, L_0x5565fd252990;  1 drivers
v0x5565fd240fc0_0 .net "addr_rt", 4 0, L_0x5565fd263010;  1 drivers
v0x5565fd2410a0_0 .var "b_flag", 0 0;
v0x5565fd241160_0 .net "funct", 5 0, L_0x5565fd2525a0;  1 drivers
v0x5565fd241240_0 .var "hi", 31 0;
v0x5565fd241320_0 .net "instructionword", 31 0, v0x5565fd242580_0;  1 drivers
v0x5565fd241400_0 .var "lo", 31 0;
v0x5565fd2414e0_0 .var "memaddroffset", 31 0;
v0x5565fd2415c0_0 .var "multresult", 63 0;
v0x5565fd2416a0_0 .net "op1", 31 0, v0x5565fd242710_0;  1 drivers
v0x5565fd241780_0 .net "op2", 31 0, v0x5565fd2427b0_0;  1 drivers
v0x5565fd241860_0 .net "opcode", 5 0, L_0x5565fd2524b0;  1 drivers
v0x5565fd241940_0 .var "result", 31 0;
v0x5565fd241a20_0 .net "shamt", 4 0, L_0x5565fd262f10;  1 drivers
v0x5565fd241b00_0 .net/s "sign_op1", 31 0, v0x5565fd242710_0;  alias, 1 drivers
v0x5565fd241bc0_0 .net/s "sign_op2", 31 0, v0x5565fd2427b0_0;  alias, 1 drivers
v0x5565fd241c60_0 .net "simmediatedata", 31 0, L_0x5565fd252b40;  1 drivers
v0x5565fd241d20_0 .net "simmediatedatas", 31 0, L_0x5565fd252b40;  alias, 1 drivers
v0x5565fd241de0_0 .net "uimmediatedata", 31 0, L_0x5565fd262dd0;  1 drivers
v0x5565fd241ea0_0 .net "unsign_op1", 31 0, v0x5565fd242710_0;  alias, 1 drivers
v0x5565fd241f60_0 .net "unsign_op2", 31 0, v0x5565fd2427b0_0;  alias, 1 drivers
v0x5565fd242070_0 .var "unsigned_result", 31 0;
E_0x5565fd17a880/0 .event anyedge, v0x5565fd241860_0, v0x5565fd241160_0, v0x5565fd241780_0, v0x5565fd241a20_0;
E_0x5565fd17a880/1 .event anyedge, v0x5565fd2416a0_0, v0x5565fd2415c0_0, v0x5565fd240fc0_0, v0x5565fd241c60_0;
E_0x5565fd17a880/2 .event anyedge, v0x5565fd241de0_0, v0x5565fd242070_0;
E_0x5565fd17a880 .event/or E_0x5565fd17a880/0, E_0x5565fd17a880/1, E_0x5565fd17a880/2;
L_0x5565fd2524b0 .part v0x5565fd242580_0, 26, 6;
L_0x5565fd2525a0 .part v0x5565fd242580_0, 0, 6;
L_0x5565fd252640 .part v0x5565fd242580_0, 15, 1;
LS_0x5565fd252770_0_0 .concat [ 1 1 1 1], L_0x5565fd252640, L_0x5565fd252640, L_0x5565fd252640, L_0x5565fd252640;
LS_0x5565fd252770_0_4 .concat [ 1 1 1 1], L_0x5565fd252640, L_0x5565fd252640, L_0x5565fd252640, L_0x5565fd252640;
LS_0x5565fd252770_0_8 .concat [ 1 1 1 1], L_0x5565fd252640, L_0x5565fd252640, L_0x5565fd252640, L_0x5565fd252640;
LS_0x5565fd252770_0_12 .concat [ 1 1 1 1], L_0x5565fd252640, L_0x5565fd252640, L_0x5565fd252640, L_0x5565fd252640;
L_0x5565fd252770 .concat [ 4 4 4 4], LS_0x5565fd252770_0_0, LS_0x5565fd252770_0_4, LS_0x5565fd252770_0_8, LS_0x5565fd252770_0_12;
L_0x5565fd252990 .part v0x5565fd242580_0, 0, 16;
L_0x5565fd252a30 .concat [ 16 0 0 0], L_0x5565fd252990;
L_0x5565fd252b40 .concat [ 16 16 0 0], L_0x5565fd252a30, L_0x5565fd252770;
L_0x5565fd262ce0 .part v0x5565fd242580_0, 0, 16;
L_0x5565fd262dd0 .concat [ 16 16 0 0], L_0x5565fd262ce0, L_0x7f5d58305018;
L_0x5565fd262f10 .part v0x5565fd242580_0, 6, 5;
L_0x5565fd263010 .part v0x5565fd242580_0, 16, 5;
S_0x5565fd1f0b90 .scope module, "bgezl_tb" "bgezl_tb" 5 1;
 .timescale 0 0;
v0x5565fd2512a0_0 .net "active", 0 0, L_0x5565fd26cbd0;  1 drivers
v0x5565fd251360_0 .var "clk", 0 0;
v0x5565fd251400_0 .var "clk_enable", 0 0;
v0x5565fd2514f0_0 .net "data_address", 31 0, L_0x5565fd26a7a0;  1 drivers
v0x5565fd251590_0 .net "data_read", 0 0, L_0x5565fd268320;  1 drivers
v0x5565fd251680_0 .var "data_readdata", 31 0;
v0x5565fd251750_0 .net "data_write", 0 0, L_0x5565fd268140;  1 drivers
v0x5565fd251820_0 .net "data_writedata", 31 0, L_0x5565fd26a490;  1 drivers
v0x5565fd2518f0_0 .net "instr_address", 31 0, L_0x5565fd26bb00;  1 drivers
v0x5565fd251a50_0 .var "instr_readdata", 31 0;
v0x5565fd251af0_0 .net "register_v0", 31 0, L_0x5565fd26a420;  1 drivers
v0x5565fd251be0_0 .var "reset", 0 0;
S_0x5565fd1e14b0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x5565fd1f0b90;
 .timescale 0 0;
v0x5565fd242c40_0 .var "b_imm", 17 0;
v0x5565fd242d40_0 .var "b_offset", 31 0;
v0x5565fd242e20_0 .var "curr_addr", 31 0;
v0x5565fd242f10_0 .var "i", 4 0;
v0x5565fd242ff0_0 .var "imm", 15 0;
v0x5565fd243120_0 .var "imm_instr", 31 0;
v0x5565fd243200_0 .var "link_addr", 31 0;
v0x5565fd2432e0_0 .var "opcode", 5 0;
v0x5565fd2433c0_0 .var "rs", 4 0;
v0x5565fd243530_0 .var "rt", 4 0;
v0x5565fd243610_0 .var "test", 31 0;
E_0x5565fd17af30 .event posedge, v0x5565fd245660_0;
S_0x5565fd1ddd70 .scope module, "dut" "mips_cpu_harvard" 5 254, 6 1 0, S_0x5565fd1f0b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x5565fd221280 .functor OR 1, L_0x5565fd2637d0, L_0x5565fd263b10, C4<0>, C4<0>;
L_0x5565fd225c30 .functor BUFZ 1, L_0x5565fd263320, C4<0>, C4<0>, C4<0>;
L_0x5565fd227860 .functor BUFZ 1, L_0x5565fd2634c0, C4<0>, C4<0>, C4<0>;
L_0x5565fd229b30 .functor BUFZ 1, L_0x5565fd2634c0, C4<0>, C4<0>, C4<0>;
L_0x5565fd263fc0 .functor AND 1, L_0x5565fd263320, L_0x5565fd2643d0, C4<1>, C4<1>;
L_0x5565fd22c210 .functor OR 1, L_0x5565fd263fc0, L_0x5565fd263e50, C4<0>, C4<0>;
L_0x5565fd1add80 .functor OR 1, L_0x5565fd22c210, L_0x5565fd2641e0, C4<0>, C4<0>;
L_0x5565fd264670 .functor OR 1, L_0x5565fd1add80, L_0x5565fd265cd0, C4<0>, C4<0>;
L_0x5565fd264780 .functor OR 1, L_0x5565fd264670, L_0x5565fd265540, C4<0>, C4<0>;
L_0x5565fd264840 .functor BUFZ 1, L_0x5565fd263600, C4<0>, C4<0>, C4<0>;
L_0x5565fd265430 .functor AND 1, L_0x5565fd264d90, L_0x5565fd265200, C4<1>, C4<1>;
L_0x5565fd265540 .functor OR 1, L_0x5565fd264a90, L_0x5565fd265430, C4<0>, C4<0>;
L_0x5565fd265cd0 .functor AND 1, L_0x5565fd265800, L_0x5565fd265ab0, C4<1>, C4<1>;
L_0x5565fd266480 .functor OR 1, L_0x5565fd265f20, L_0x5565fd266240, C4<0>, C4<0>;
L_0x5565fd2656a0 .functor OR 1, L_0x5565fd2669f0, L_0x5565fd266cf0, C4<0>, C4<0>;
L_0x5565fd266bd0 .functor AND 1, L_0x5565fd266700, L_0x5565fd2656a0, C4<1>, C4<1>;
L_0x5565fd2674f0 .functor OR 1, L_0x5565fd267180, L_0x5565fd267400, C4<0>, C4<0>;
L_0x5565fd2677f0 .functor OR 1, L_0x5565fd2674f0, L_0x5565fd267600, C4<0>, C4<0>;
L_0x5565fd2679a0 .functor AND 1, L_0x5565fd263320, L_0x5565fd2677f0, C4<1>, C4<1>;
L_0x5565fd267b50 .functor AND 1, L_0x5565fd263320, L_0x5565fd267a60, C4<1>, C4<1>;
L_0x5565fd268080 .functor AND 1, L_0x5565fd263320, L_0x5565fd267900, C4<1>, C4<1>;
L_0x5565fd268320 .functor BUFZ 1, L_0x5565fd227860, C4<0>, C4<0>, C4<0>;
L_0x5565fd268fb0 .functor AND 1, L_0x5565fd26cbd0, L_0x5565fd264780, C4<1>, C4<1>;
L_0x5565fd2690c0 .functor OR 1, L_0x5565fd265540, L_0x5565fd265cd0, C4<0>, C4<0>;
L_0x5565fd26a490 .functor BUFZ 32, L_0x5565fd26a310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5565fd26a550 .functor BUFZ 32, L_0x5565fd2692a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5565fd26a6a0 .functor BUFZ 32, L_0x5565fd26a310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5565fd26a7a0 .functor BUFZ 32, v0x5565fd244690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5565fd26b7a0 .functor AND 1, v0x5565fd251400_0, L_0x5565fd2679a0, C4<1>, C4<1>;
L_0x5565fd26b810 .functor AND 1, L_0x5565fd26b7a0, v0x5565fd24e430_0, C4<1>, C4<1>;
L_0x5565fd26bb00 .functor BUFZ 32, v0x5565fd245720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5565fd26cbd0 .functor BUFZ 1, v0x5565fd24e430_0, C4<0>, C4<0>, C4<0>;
L_0x5565fd26cd50 .functor AND 1, v0x5565fd251400_0, v0x5565fd24e430_0, C4<1>, C4<1>;
v0x5565fd248520_0 .net *"_ivl_100", 31 0, L_0x5565fd265710;  1 drivers
L_0x7f5d583054e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565fd248620_0 .net *"_ivl_103", 25 0, L_0x7f5d583054e0;  1 drivers
L_0x7f5d58305528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565fd248700_0 .net/2u *"_ivl_104", 31 0, L_0x7f5d58305528;  1 drivers
v0x5565fd2487c0_0 .net *"_ivl_106", 0 0, L_0x5565fd265800;  1 drivers
v0x5565fd248880_0 .net *"_ivl_109", 5 0, L_0x5565fd265a10;  1 drivers
L_0x7f5d58305570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5565fd248960_0 .net/2u *"_ivl_110", 5 0, L_0x7f5d58305570;  1 drivers
v0x5565fd248a40_0 .net *"_ivl_112", 0 0, L_0x5565fd265ab0;  1 drivers
v0x5565fd248b00_0 .net *"_ivl_116", 31 0, L_0x5565fd265e30;  1 drivers
L_0x7f5d583055b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565fd248be0_0 .net *"_ivl_119", 25 0, L_0x7f5d583055b8;  1 drivers
L_0x7f5d583050f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x5565fd248cc0_0 .net/2u *"_ivl_12", 5 0, L_0x7f5d583050f0;  1 drivers
L_0x7f5d58305600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5565fd248da0_0 .net/2u *"_ivl_120", 31 0, L_0x7f5d58305600;  1 drivers
v0x5565fd248e80_0 .net *"_ivl_122", 0 0, L_0x5565fd265f20;  1 drivers
v0x5565fd248f40_0 .net *"_ivl_124", 31 0, L_0x5565fd266150;  1 drivers
L_0x7f5d58305648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565fd249020_0 .net *"_ivl_127", 25 0, L_0x7f5d58305648;  1 drivers
L_0x7f5d58305690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5565fd249100_0 .net/2u *"_ivl_128", 31 0, L_0x7f5d58305690;  1 drivers
v0x5565fd2491e0_0 .net *"_ivl_130", 0 0, L_0x5565fd266240;  1 drivers
v0x5565fd2492a0_0 .net *"_ivl_134", 31 0, L_0x5565fd266610;  1 drivers
L_0x7f5d583056d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565fd249490_0 .net *"_ivl_137", 25 0, L_0x7f5d583056d8;  1 drivers
L_0x7f5d58305720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565fd249570_0 .net/2u *"_ivl_138", 31 0, L_0x7f5d58305720;  1 drivers
v0x5565fd249650_0 .net *"_ivl_140", 0 0, L_0x5565fd266700;  1 drivers
v0x5565fd249710_0 .net *"_ivl_143", 5 0, L_0x5565fd266950;  1 drivers
L_0x7f5d58305768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5565fd2497f0_0 .net/2u *"_ivl_144", 5 0, L_0x7f5d58305768;  1 drivers
v0x5565fd2498d0_0 .net *"_ivl_146", 0 0, L_0x5565fd2669f0;  1 drivers
v0x5565fd249990_0 .net *"_ivl_149", 5 0, L_0x5565fd266c50;  1 drivers
L_0x7f5d583057b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5565fd249a70_0 .net/2u *"_ivl_150", 5 0, L_0x7f5d583057b0;  1 drivers
v0x5565fd249b50_0 .net *"_ivl_152", 0 0, L_0x5565fd266cf0;  1 drivers
v0x5565fd249c10_0 .net *"_ivl_155", 0 0, L_0x5565fd2656a0;  1 drivers
v0x5565fd249cd0_0 .net *"_ivl_159", 1 0, L_0x5565fd267090;  1 drivers
L_0x7f5d58305138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x5565fd249db0_0 .net/2u *"_ivl_16", 5 0, L_0x7f5d58305138;  1 drivers
L_0x7f5d583057f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5565fd249e90_0 .net/2u *"_ivl_160", 1 0, L_0x7f5d583057f8;  1 drivers
v0x5565fd249f70_0 .net *"_ivl_162", 0 0, L_0x5565fd267180;  1 drivers
L_0x7f5d58305840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x5565fd24a030_0 .net/2u *"_ivl_164", 5 0, L_0x7f5d58305840;  1 drivers
v0x5565fd24a110_0 .net *"_ivl_166", 0 0, L_0x5565fd267400;  1 drivers
v0x5565fd24a3e0_0 .net *"_ivl_169", 0 0, L_0x5565fd2674f0;  1 drivers
L_0x7f5d58305888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x5565fd24a4a0_0 .net/2u *"_ivl_170", 5 0, L_0x7f5d58305888;  1 drivers
v0x5565fd24a580_0 .net *"_ivl_172", 0 0, L_0x5565fd267600;  1 drivers
v0x5565fd24a640_0 .net *"_ivl_175", 0 0, L_0x5565fd2677f0;  1 drivers
L_0x7f5d583058d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x5565fd24a700_0 .net/2u *"_ivl_178", 5 0, L_0x7f5d583058d0;  1 drivers
v0x5565fd24a7e0_0 .net *"_ivl_180", 0 0, L_0x5565fd267a60;  1 drivers
L_0x7f5d58305918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x5565fd24a8a0_0 .net/2u *"_ivl_184", 5 0, L_0x7f5d58305918;  1 drivers
v0x5565fd24a980_0 .net *"_ivl_186", 0 0, L_0x5565fd267900;  1 drivers
L_0x7f5d58305960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5565fd24aa40_0 .net/2u *"_ivl_190", 0 0, L_0x7f5d58305960;  1 drivers
v0x5565fd24ab20_0 .net *"_ivl_20", 31 0, L_0x5565fd2636e0;  1 drivers
L_0x7f5d583059a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x5565fd24ac00_0 .net/2u *"_ivl_200", 4 0, L_0x7f5d583059a8;  1 drivers
v0x5565fd24ace0_0 .net *"_ivl_203", 4 0, L_0x5565fd268840;  1 drivers
v0x5565fd24adc0_0 .net *"_ivl_205", 4 0, L_0x5565fd268a60;  1 drivers
v0x5565fd24aea0_0 .net *"_ivl_206", 4 0, L_0x5565fd268b00;  1 drivers
v0x5565fd24af80_0 .net *"_ivl_213", 0 0, L_0x5565fd2690c0;  1 drivers
L_0x7f5d583059f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5565fd24b040_0 .net/2u *"_ivl_214", 31 0, L_0x7f5d583059f0;  1 drivers
v0x5565fd24b120_0 .net *"_ivl_216", 31 0, L_0x5565fd269200;  1 drivers
v0x5565fd24b200_0 .net *"_ivl_218", 31 0, L_0x5565fd2694b0;  1 drivers
v0x5565fd24b2e0_0 .net *"_ivl_220", 31 0, L_0x5565fd269640;  1 drivers
v0x5565fd24b3c0_0 .net *"_ivl_222", 31 0, L_0x5565fd269980;  1 drivers
L_0x7f5d58305180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565fd24b4a0_0 .net *"_ivl_23", 25 0, L_0x7f5d58305180;  1 drivers
v0x5565fd24b580_0 .net *"_ivl_235", 0 0, L_0x5565fd26b7a0;  1 drivers
L_0x7f5d58305b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5565fd24b640_0 .net/2u *"_ivl_238", 31 0, L_0x7f5d58305b10;  1 drivers
L_0x7f5d583051c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5565fd24b720_0 .net/2u *"_ivl_24", 31 0, L_0x7f5d583051c8;  1 drivers
v0x5565fd24b800_0 .net *"_ivl_243", 15 0, L_0x5565fd26bc60;  1 drivers
v0x5565fd24b8e0_0 .net *"_ivl_244", 17 0, L_0x5565fd26bed0;  1 drivers
L_0x7f5d58305b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5565fd24b9c0_0 .net *"_ivl_247", 1 0, L_0x7f5d58305b58;  1 drivers
v0x5565fd24baa0_0 .net *"_ivl_250", 15 0, L_0x5565fd26c010;  1 drivers
L_0x7f5d58305ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5565fd24bb80_0 .net *"_ivl_252", 1 0, L_0x7f5d58305ba0;  1 drivers
v0x5565fd24bc60_0 .net *"_ivl_255", 0 0, L_0x5565fd26c420;  1 drivers
L_0x7f5d58305be8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x5565fd24bd40_0 .net/2u *"_ivl_256", 13 0, L_0x7f5d58305be8;  1 drivers
L_0x7f5d58305c30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565fd24be20_0 .net/2u *"_ivl_258", 13 0, L_0x7f5d58305c30;  1 drivers
v0x5565fd24c310_0 .net *"_ivl_26", 0 0, L_0x5565fd2637d0;  1 drivers
v0x5565fd24c3d0_0 .net *"_ivl_260", 13 0, L_0x5565fd26c700;  1 drivers
v0x5565fd24c4b0_0 .net *"_ivl_28", 31 0, L_0x5565fd263990;  1 drivers
L_0x7f5d58305210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565fd24c590_0 .net *"_ivl_31", 25 0, L_0x7f5d58305210;  1 drivers
L_0x7f5d58305258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5565fd24c670_0 .net/2u *"_ivl_32", 31 0, L_0x7f5d58305258;  1 drivers
v0x5565fd24c750_0 .net *"_ivl_34", 0 0, L_0x5565fd263b10;  1 drivers
v0x5565fd24c810_0 .net *"_ivl_4", 31 0, L_0x5565fd2631f0;  1 drivers
v0x5565fd24c8f0_0 .net *"_ivl_45", 2 0, L_0x5565fd263db0;  1 drivers
L_0x7f5d583052a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5565fd24c9d0_0 .net/2u *"_ivl_46", 2 0, L_0x7f5d583052a0;  1 drivers
v0x5565fd24cab0_0 .net *"_ivl_51", 2 0, L_0x5565fd264030;  1 drivers
L_0x7f5d583052e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5565fd24cb90_0 .net/2u *"_ivl_52", 2 0, L_0x7f5d583052e8;  1 drivers
v0x5565fd24cc70_0 .net *"_ivl_57", 0 0, L_0x5565fd2643d0;  1 drivers
v0x5565fd24cd30_0 .net *"_ivl_59", 0 0, L_0x5565fd263fc0;  1 drivers
v0x5565fd24cdf0_0 .net *"_ivl_61", 0 0, L_0x5565fd22c210;  1 drivers
v0x5565fd24ceb0_0 .net *"_ivl_63", 0 0, L_0x5565fd1add80;  1 drivers
v0x5565fd24cf70_0 .net *"_ivl_65", 0 0, L_0x5565fd264670;  1 drivers
L_0x7f5d58305060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565fd24d030_0 .net *"_ivl_7", 25 0, L_0x7f5d58305060;  1 drivers
v0x5565fd24d110_0 .net *"_ivl_70", 31 0, L_0x5565fd264960;  1 drivers
L_0x7f5d58305330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565fd24d1f0_0 .net *"_ivl_73", 25 0, L_0x7f5d58305330;  1 drivers
L_0x7f5d58305378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5565fd24d2d0_0 .net/2u *"_ivl_74", 31 0, L_0x7f5d58305378;  1 drivers
v0x5565fd24d3b0_0 .net *"_ivl_76", 0 0, L_0x5565fd264a90;  1 drivers
v0x5565fd24d470_0 .net *"_ivl_78", 31 0, L_0x5565fd264c00;  1 drivers
L_0x7f5d583050a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565fd24d550_0 .net/2u *"_ivl_8", 31 0, L_0x7f5d583050a8;  1 drivers
L_0x7f5d583053c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565fd24d630_0 .net *"_ivl_81", 25 0, L_0x7f5d583053c0;  1 drivers
L_0x7f5d58305408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5565fd24d710_0 .net/2u *"_ivl_82", 31 0, L_0x7f5d58305408;  1 drivers
v0x5565fd24d7f0_0 .net *"_ivl_84", 0 0, L_0x5565fd264d90;  1 drivers
v0x5565fd24d8b0_0 .net *"_ivl_87", 0 0, L_0x5565fd264f00;  1 drivers
v0x5565fd24d990_0 .net *"_ivl_88", 31 0, L_0x5565fd264ca0;  1 drivers
L_0x7f5d58305450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565fd24da70_0 .net *"_ivl_91", 30 0, L_0x7f5d58305450;  1 drivers
L_0x7f5d58305498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5565fd24db50_0 .net/2u *"_ivl_92", 31 0, L_0x7f5d58305498;  1 drivers
v0x5565fd24dc30_0 .net *"_ivl_94", 0 0, L_0x5565fd265200;  1 drivers
v0x5565fd24dcf0_0 .net *"_ivl_97", 0 0, L_0x5565fd265430;  1 drivers
v0x5565fd24ddb0_0 .net "active", 0 0, L_0x5565fd26cbd0;  alias, 1 drivers
v0x5565fd24de70_0 .net "alu_op1", 31 0, L_0x5565fd26a550;  1 drivers
v0x5565fd24df30_0 .net "alu_op2", 31 0, L_0x5565fd26a6a0;  1 drivers
v0x5565fd24dff0_0 .net "alui_instr", 0 0, L_0x5565fd263e50;  1 drivers
v0x5565fd24e0b0_0 .net "b_flag", 0 0, v0x5565fd2441c0_0;  1 drivers
v0x5565fd24e150_0 .net "b_imm", 17 0, L_0x5565fd26c2e0;  1 drivers
v0x5565fd24e210_0 .net "b_offset", 31 0, L_0x5565fd26c890;  1 drivers
v0x5565fd24e2f0_0 .net "clk", 0 0, v0x5565fd251360_0;  1 drivers
v0x5565fd24e390_0 .net "clk_enable", 0 0, v0x5565fd251400_0;  1 drivers
v0x5565fd24e430_0 .var "cpu_active", 0 0;
v0x5565fd24e4d0_0 .net "curr_addr", 31 0, v0x5565fd245720_0;  1 drivers
v0x5565fd24e5c0_0 .net "curr_addr_p4", 31 0, L_0x5565fd26ba60;  1 drivers
v0x5565fd24e680_0 .net "data_address", 31 0, L_0x5565fd26a7a0;  alias, 1 drivers
v0x5565fd24e760_0 .net "data_read", 0 0, L_0x5565fd268320;  alias, 1 drivers
v0x5565fd24e820_0 .net "data_readdata", 31 0, v0x5565fd251680_0;  1 drivers
v0x5565fd24e900_0 .net "data_write", 0 0, L_0x5565fd268140;  alias, 1 drivers
v0x5565fd24e9c0_0 .net "data_writedata", 31 0, L_0x5565fd26a490;  alias, 1 drivers
v0x5565fd24eaa0_0 .net "funct_code", 5 0, L_0x5565fd263150;  1 drivers
v0x5565fd24eb80_0 .net "hi_out", 31 0, v0x5565fd245e10_0;  1 drivers
v0x5565fd24ec70_0 .net "hl_reg_enable", 0 0, L_0x5565fd26b810;  1 drivers
v0x5565fd24ed10_0 .net "instr_address", 31 0, L_0x5565fd26bb00;  alias, 1 drivers
v0x5565fd24edd0_0 .net "instr_opcode", 5 0, L_0x5565fd2630b0;  1 drivers
v0x5565fd24eeb0_0 .net "instr_readdata", 31 0, v0x5565fd251a50_0;  1 drivers
v0x5565fd24ef70_0 .net "j_imm", 0 0, L_0x5565fd266480;  1 drivers
v0x5565fd24f010_0 .net "j_reg", 0 0, L_0x5565fd266bd0;  1 drivers
v0x5565fd24f0d0_0 .net "l_type", 0 0, L_0x5565fd2641e0;  1 drivers
v0x5565fd24f190_0 .net "link_const", 0 0, L_0x5565fd265540;  1 drivers
v0x5565fd24f250_0 .net "link_reg", 0 0, L_0x5565fd265cd0;  1 drivers
v0x5565fd24f310_0 .net "lo_out", 31 0, v0x5565fd246660_0;  1 drivers
v0x5565fd24f400_0 .net "lw", 0 0, L_0x5565fd2634c0;  1 drivers
v0x5565fd24f4a0_0 .net "mem_read", 0 0, L_0x5565fd227860;  1 drivers
v0x5565fd24f560_0 .net "mem_to_reg", 0 0, L_0x5565fd229b30;  1 drivers
v0x5565fd24fe30_0 .net "mem_write", 0 0, L_0x5565fd264840;  1 drivers
v0x5565fd24fef0_0 .net "memaddroffset", 31 0, v0x5565fd244690_0;  1 drivers
v0x5565fd24ffe0_0 .net "mfhi", 0 0, L_0x5565fd267b50;  1 drivers
v0x5565fd250080_0 .net "mflo", 0 0, L_0x5565fd268080;  1 drivers
v0x5565fd250140_0 .net "movefrom", 0 0, L_0x5565fd221280;  1 drivers
v0x5565fd250200_0 .net "muldiv", 0 0, L_0x5565fd2679a0;  1 drivers
v0x5565fd2502c0_0 .var "next_instr_addr", 31 0;
v0x5565fd2503b0_0 .net "pc_enable", 0 0, L_0x5565fd26cd50;  1 drivers
v0x5565fd250480_0 .net "r_format", 0 0, L_0x5565fd263320;  1 drivers
v0x5565fd250520_0 .net "reg_a_read_data", 31 0, L_0x5565fd2692a0;  1 drivers
v0x5565fd2505f0_0 .net "reg_a_read_index", 4 0, L_0x5565fd2684f0;  1 drivers
v0x5565fd2506c0_0 .net "reg_b_read_data", 31 0, L_0x5565fd26a310;  1 drivers
v0x5565fd250790_0 .net "reg_b_read_index", 4 0, L_0x5565fd268750;  1 drivers
v0x5565fd250860_0 .net "reg_dst", 0 0, L_0x5565fd225c30;  1 drivers
v0x5565fd250900_0 .net "reg_write", 0 0, L_0x5565fd264780;  1 drivers
v0x5565fd2509c0_0 .net "reg_write_data", 31 0, L_0x5565fd269b10;  1 drivers
v0x5565fd250ab0_0 .net "reg_write_enable", 0 0, L_0x5565fd268fb0;  1 drivers
v0x5565fd250b80_0 .net "reg_write_index", 4 0, L_0x5565fd268e20;  1 drivers
v0x5565fd250c50_0 .net "register_v0", 31 0, L_0x5565fd26a420;  alias, 1 drivers
v0x5565fd250d20_0 .net "reset", 0 0, v0x5565fd251be0_0;  1 drivers
v0x5565fd250e50_0 .net "result", 31 0, v0x5565fd244af0_0;  1 drivers
v0x5565fd250f20_0 .net "result_hi", 31 0, v0x5565fd2443f0_0;  1 drivers
v0x5565fd250fc0_0 .net "result_lo", 31 0, v0x5565fd2445b0_0;  1 drivers
v0x5565fd251060_0 .net "sw", 0 0, L_0x5565fd263600;  1 drivers
E_0x5565fd1797d0/0 .event anyedge, v0x5565fd2441c0_0, v0x5565fd24e5c0_0, v0x5565fd24e210_0, v0x5565fd24ef70_0;
E_0x5565fd1797d0/1 .event anyedge, v0x5565fd2444d0_0, v0x5565fd24f010_0, v0x5565fd247560_0;
E_0x5565fd1797d0 .event/or E_0x5565fd1797d0/0, E_0x5565fd1797d0/1;
L_0x5565fd2630b0 .part v0x5565fd251a50_0, 26, 6;
L_0x5565fd263150 .part v0x5565fd251a50_0, 0, 6;
L_0x5565fd2631f0 .concat [ 6 26 0 0], L_0x5565fd2630b0, L_0x7f5d58305060;
L_0x5565fd263320 .cmp/eq 32, L_0x5565fd2631f0, L_0x7f5d583050a8;
L_0x5565fd2634c0 .cmp/eq 6, L_0x5565fd2630b0, L_0x7f5d583050f0;
L_0x5565fd263600 .cmp/eq 6, L_0x5565fd2630b0, L_0x7f5d58305138;
L_0x5565fd2636e0 .concat [ 6 26 0 0], L_0x5565fd2630b0, L_0x7f5d58305180;
L_0x5565fd2637d0 .cmp/eq 32, L_0x5565fd2636e0, L_0x7f5d583051c8;
L_0x5565fd263990 .concat [ 6 26 0 0], L_0x5565fd2630b0, L_0x7f5d58305210;
L_0x5565fd263b10 .cmp/eq 32, L_0x5565fd263990, L_0x7f5d58305258;
L_0x5565fd263db0 .part L_0x5565fd2630b0, 3, 3;
L_0x5565fd263e50 .cmp/eq 3, L_0x5565fd263db0, L_0x7f5d583052a0;
L_0x5565fd264030 .part L_0x5565fd2630b0, 3, 3;
L_0x5565fd2641e0 .cmp/eq 3, L_0x5565fd264030, L_0x7f5d583052e8;
L_0x5565fd2643d0 .reduce/nor L_0x5565fd2679a0;
L_0x5565fd264960 .concat [ 6 26 0 0], L_0x5565fd2630b0, L_0x7f5d58305330;
L_0x5565fd264a90 .cmp/eq 32, L_0x5565fd264960, L_0x7f5d58305378;
L_0x5565fd264c00 .concat [ 6 26 0 0], L_0x5565fd2630b0, L_0x7f5d583053c0;
L_0x5565fd264d90 .cmp/eq 32, L_0x5565fd264c00, L_0x7f5d58305408;
L_0x5565fd264f00 .part v0x5565fd251a50_0, 20, 1;
L_0x5565fd264ca0 .concat [ 1 31 0 0], L_0x5565fd264f00, L_0x7f5d58305450;
L_0x5565fd265200 .cmp/eq 32, L_0x5565fd264ca0, L_0x7f5d58305498;
L_0x5565fd265710 .concat [ 6 26 0 0], L_0x5565fd2630b0, L_0x7f5d583054e0;
L_0x5565fd265800 .cmp/eq 32, L_0x5565fd265710, L_0x7f5d58305528;
L_0x5565fd265a10 .part v0x5565fd251a50_0, 0, 6;
L_0x5565fd265ab0 .cmp/eq 6, L_0x5565fd265a10, L_0x7f5d58305570;
L_0x5565fd265e30 .concat [ 6 26 0 0], L_0x5565fd2630b0, L_0x7f5d583055b8;
L_0x5565fd265f20 .cmp/eq 32, L_0x5565fd265e30, L_0x7f5d58305600;
L_0x5565fd266150 .concat [ 6 26 0 0], L_0x5565fd2630b0, L_0x7f5d58305648;
L_0x5565fd266240 .cmp/eq 32, L_0x5565fd266150, L_0x7f5d58305690;
L_0x5565fd266610 .concat [ 6 26 0 0], L_0x5565fd2630b0, L_0x7f5d583056d8;
L_0x5565fd266700 .cmp/eq 32, L_0x5565fd266610, L_0x7f5d58305720;
L_0x5565fd266950 .part v0x5565fd251a50_0, 0, 6;
L_0x5565fd2669f0 .cmp/eq 6, L_0x5565fd266950, L_0x7f5d58305768;
L_0x5565fd266c50 .part v0x5565fd251a50_0, 0, 6;
L_0x5565fd266cf0 .cmp/eq 6, L_0x5565fd266c50, L_0x7f5d583057b0;
L_0x5565fd267090 .part L_0x5565fd263150, 3, 2;
L_0x5565fd267180 .cmp/eq 2, L_0x5565fd267090, L_0x7f5d583057f8;
L_0x5565fd267400 .cmp/eq 6, L_0x5565fd263150, L_0x7f5d58305840;
L_0x5565fd267600 .cmp/eq 6, L_0x5565fd263150, L_0x7f5d58305888;
L_0x5565fd267a60 .cmp/eq 6, L_0x5565fd263150, L_0x7f5d583058d0;
L_0x5565fd267900 .cmp/eq 6, L_0x5565fd263150, L_0x7f5d58305918;
L_0x5565fd268140 .functor MUXZ 1, L_0x7f5d58305960, L_0x5565fd264840, L_0x5565fd26cbd0, C4<>;
L_0x5565fd2684f0 .part v0x5565fd251a50_0, 21, 5;
L_0x5565fd268750 .part v0x5565fd251a50_0, 16, 5;
L_0x5565fd268840 .part v0x5565fd251a50_0, 11, 5;
L_0x5565fd268a60 .part v0x5565fd251a50_0, 16, 5;
L_0x5565fd268b00 .functor MUXZ 5, L_0x5565fd268a60, L_0x5565fd268840, L_0x5565fd225c30, C4<>;
L_0x5565fd268e20 .functor MUXZ 5, L_0x5565fd268b00, L_0x7f5d583059a8, L_0x5565fd265540, C4<>;
L_0x5565fd269200 .arith/sum 32, L_0x5565fd26ba60, L_0x7f5d583059f0;
L_0x5565fd2694b0 .functor MUXZ 32, v0x5565fd244af0_0, v0x5565fd251680_0, L_0x5565fd229b30, C4<>;
L_0x5565fd269640 .functor MUXZ 32, L_0x5565fd2694b0, v0x5565fd246660_0, L_0x5565fd268080, C4<>;
L_0x5565fd269980 .functor MUXZ 32, L_0x5565fd269640, v0x5565fd245e10_0, L_0x5565fd267b50, C4<>;
L_0x5565fd269b10 .functor MUXZ 32, L_0x5565fd269980, L_0x5565fd269200, L_0x5565fd2690c0, C4<>;
L_0x5565fd26ba60 .arith/sum 32, v0x5565fd245720_0, L_0x7f5d58305b10;
L_0x5565fd26bc60 .part v0x5565fd251a50_0, 0, 16;
L_0x5565fd26bed0 .concat [ 16 2 0 0], L_0x5565fd26bc60, L_0x7f5d58305b58;
L_0x5565fd26c010 .part L_0x5565fd26bed0, 0, 16;
L_0x5565fd26c2e0 .concat [ 2 16 0 0], L_0x7f5d58305ba0, L_0x5565fd26c010;
L_0x5565fd26c420 .part L_0x5565fd26c2e0, 17, 1;
L_0x5565fd26c700 .functor MUXZ 14, L_0x7f5d58305c30, L_0x7f5d58305be8, L_0x5565fd26c420, C4<>;
L_0x5565fd26c890 .concat [ 18 14 0 0], L_0x5565fd26c2e0, L_0x5565fd26c700;
S_0x5565fd243880 .scope module, "cpu_alu" "alu" 6 158, 4 1 0, S_0x5565fd1ddd70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5565fd243b50_0 .net *"_ivl_10", 15 0, L_0x5565fd26b160;  1 drivers
L_0x7f5d58305ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565fd243c50_0 .net/2u *"_ivl_14", 15 0, L_0x7f5d58305ac8;  1 drivers
v0x5565fd243d30_0 .net *"_ivl_17", 15 0, L_0x5565fd26b3d0;  1 drivers
v0x5565fd243df0_0 .net *"_ivl_5", 0 0, L_0x5565fd26aa40;  1 drivers
v0x5565fd243ed0_0 .net *"_ivl_6", 15 0, L_0x5565fd26aae0;  1 drivers
v0x5565fd244000_0 .net *"_ivl_9", 15 0, L_0x5565fd26aeb0;  1 drivers
v0x5565fd2440e0_0 .net "addr_rt", 4 0, L_0x5565fd26b700;  1 drivers
v0x5565fd2441c0_0 .var "b_flag", 0 0;
v0x5565fd244280_0 .net "funct", 5 0, L_0x5565fd26a9a0;  1 drivers
v0x5565fd2443f0_0 .var "hi", 31 0;
v0x5565fd2444d0_0 .net "instructionword", 31 0, v0x5565fd251a50_0;  alias, 1 drivers
v0x5565fd2445b0_0 .var "lo", 31 0;
v0x5565fd244690_0 .var "memaddroffset", 31 0;
v0x5565fd244770_0 .var "multresult", 63 0;
v0x5565fd244850_0 .net "op1", 31 0, L_0x5565fd26a550;  alias, 1 drivers
v0x5565fd244930_0 .net "op2", 31 0, L_0x5565fd26a6a0;  alias, 1 drivers
v0x5565fd244a10_0 .net "opcode", 5 0, L_0x5565fd26a900;  1 drivers
v0x5565fd244af0_0 .var "result", 31 0;
v0x5565fd244bd0_0 .net "shamt", 4 0, L_0x5565fd26b600;  1 drivers
v0x5565fd244cb0_0 .net/s "sign_op1", 31 0, L_0x5565fd26a550;  alias, 1 drivers
v0x5565fd244d70_0 .net/s "sign_op2", 31 0, L_0x5565fd26a6a0;  alias, 1 drivers
v0x5565fd244e40_0 .net "simmediatedata", 31 0, L_0x5565fd26b240;  1 drivers
v0x5565fd244f00_0 .net "simmediatedatas", 31 0, L_0x5565fd26b240;  alias, 1 drivers
v0x5565fd244ff0_0 .net "uimmediatedata", 31 0, L_0x5565fd26b4c0;  1 drivers
v0x5565fd2450b0_0 .net "unsign_op1", 31 0, L_0x5565fd26a550;  alias, 1 drivers
v0x5565fd245170_0 .net "unsign_op2", 31 0, L_0x5565fd26a6a0;  alias, 1 drivers
v0x5565fd245280_0 .var "unsigned_result", 31 0;
E_0x5565fd142830/0 .event anyedge, v0x5565fd244a10_0, v0x5565fd244280_0, v0x5565fd244930_0, v0x5565fd244bd0_0;
E_0x5565fd142830/1 .event anyedge, v0x5565fd244850_0, v0x5565fd244770_0, v0x5565fd2440e0_0, v0x5565fd244e40_0;
E_0x5565fd142830/2 .event anyedge, v0x5565fd244ff0_0, v0x5565fd245280_0;
E_0x5565fd142830 .event/or E_0x5565fd142830/0, E_0x5565fd142830/1, E_0x5565fd142830/2;
L_0x5565fd26a900 .part v0x5565fd251a50_0, 26, 6;
L_0x5565fd26a9a0 .part v0x5565fd251a50_0, 0, 6;
L_0x5565fd26aa40 .part v0x5565fd251a50_0, 15, 1;
LS_0x5565fd26aae0_0_0 .concat [ 1 1 1 1], L_0x5565fd26aa40, L_0x5565fd26aa40, L_0x5565fd26aa40, L_0x5565fd26aa40;
LS_0x5565fd26aae0_0_4 .concat [ 1 1 1 1], L_0x5565fd26aa40, L_0x5565fd26aa40, L_0x5565fd26aa40, L_0x5565fd26aa40;
LS_0x5565fd26aae0_0_8 .concat [ 1 1 1 1], L_0x5565fd26aa40, L_0x5565fd26aa40, L_0x5565fd26aa40, L_0x5565fd26aa40;
LS_0x5565fd26aae0_0_12 .concat [ 1 1 1 1], L_0x5565fd26aa40, L_0x5565fd26aa40, L_0x5565fd26aa40, L_0x5565fd26aa40;
L_0x5565fd26aae0 .concat [ 4 4 4 4], LS_0x5565fd26aae0_0_0, LS_0x5565fd26aae0_0_4, LS_0x5565fd26aae0_0_8, LS_0x5565fd26aae0_0_12;
L_0x5565fd26aeb0 .part v0x5565fd251a50_0, 0, 16;
L_0x5565fd26b160 .concat [ 16 0 0 0], L_0x5565fd26aeb0;
L_0x5565fd26b240 .concat [ 16 16 0 0], L_0x5565fd26b160, L_0x5565fd26aae0;
L_0x5565fd26b3d0 .part v0x5565fd251a50_0, 0, 16;
L_0x5565fd26b4c0 .concat [ 16 16 0 0], L_0x5565fd26b3d0, L_0x7f5d58305ac8;
L_0x5565fd26b600 .part v0x5565fd251a50_0, 6, 5;
L_0x5565fd26b700 .part v0x5565fd251a50_0, 16, 5;
S_0x5565fd2454b0 .scope module, "cpu_pc" "pc" 6 235, 7 1 0, S_0x5565fd1ddd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x5565fd245660_0 .net "clk", 0 0, v0x5565fd251360_0;  alias, 1 drivers
v0x5565fd245720_0 .var "curr_addr", 31 0;
v0x5565fd245800_0 .net "enable", 0 0, L_0x5565fd26cd50;  alias, 1 drivers
v0x5565fd2458a0_0 .net "next_addr", 31 0, v0x5565fd2502c0_0;  1 drivers
v0x5565fd245980_0 .net "reset", 0 0, v0x5565fd251be0_0;  alias, 1 drivers
S_0x5565fd245b30 .scope module, "hi" "hl_reg" 6 185, 8 1 0, S_0x5565fd1ddd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5565fd245d40_0 .net "clk", 0 0, v0x5565fd251360_0;  alias, 1 drivers
v0x5565fd245e10_0 .var "data", 31 0;
v0x5565fd245ed0_0 .net "data_in", 31 0, v0x5565fd2443f0_0;  alias, 1 drivers
v0x5565fd245fd0_0 .net "data_out", 31 0, v0x5565fd245e10_0;  alias, 1 drivers
v0x5565fd246090_0 .net "enable", 0 0, L_0x5565fd26b810;  alias, 1 drivers
v0x5565fd2461a0_0 .net "reset", 0 0, v0x5565fd251be0_0;  alias, 1 drivers
S_0x5565fd2462f0 .scope module, "lo" "hl_reg" 6 177, 8 1 0, S_0x5565fd1ddd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5565fd246550_0 .net "clk", 0 0, v0x5565fd251360_0;  alias, 1 drivers
v0x5565fd246660_0 .var "data", 31 0;
v0x5565fd246740_0 .net "data_in", 31 0, v0x5565fd2445b0_0;  alias, 1 drivers
v0x5565fd246810_0 .net "data_out", 31 0, v0x5565fd246660_0;  alias, 1 drivers
v0x5565fd2468d0_0 .net "enable", 0 0, L_0x5565fd26b810;  alias, 1 drivers
v0x5565fd2469c0_0 .net "reset", 0 0, v0x5565fd251be0_0;  alias, 1 drivers
S_0x5565fd246b30 .scope module, "register" "regfile" 6 124, 9 1 0, S_0x5565fd1ddd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x5565fd2692a0 .functor BUFZ 32, L_0x5565fd269eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5565fd26a310 .functor BUFZ 32, L_0x5565fd26a130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5565fd2479c0_2 .array/port v0x5565fd2479c0, 2;
L_0x5565fd26a420 .functor BUFZ 32, v0x5565fd2479c0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5565fd246e70_0 .net *"_ivl_0", 31 0, L_0x5565fd269eb0;  1 drivers
v0x5565fd246f70_0 .net *"_ivl_10", 6 0, L_0x5565fd26a1d0;  1 drivers
L_0x7f5d58305a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5565fd247050_0 .net *"_ivl_13", 1 0, L_0x7f5d58305a80;  1 drivers
v0x5565fd247110_0 .net *"_ivl_2", 6 0, L_0x5565fd269f50;  1 drivers
L_0x7f5d58305a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5565fd2471f0_0 .net *"_ivl_5", 1 0, L_0x7f5d58305a38;  1 drivers
v0x5565fd247320_0 .net *"_ivl_8", 31 0, L_0x5565fd26a130;  1 drivers
v0x5565fd247400_0 .net "r_clk", 0 0, v0x5565fd251360_0;  alias, 1 drivers
v0x5565fd2474a0_0 .net "r_clk_enable", 0 0, v0x5565fd251400_0;  alias, 1 drivers
v0x5565fd247560_0 .net "read_data1", 31 0, L_0x5565fd2692a0;  alias, 1 drivers
v0x5565fd247640_0 .net "read_data2", 31 0, L_0x5565fd26a310;  alias, 1 drivers
v0x5565fd247720_0 .net "read_reg1", 4 0, L_0x5565fd2684f0;  alias, 1 drivers
v0x5565fd247800_0 .net "read_reg2", 4 0, L_0x5565fd268750;  alias, 1 drivers
v0x5565fd2478e0_0 .net "register_v0", 31 0, L_0x5565fd26a420;  alias, 1 drivers
v0x5565fd2479c0 .array "registers", 0 31, 31 0;
v0x5565fd247f90_0 .net "reset", 0 0, v0x5565fd251be0_0;  alias, 1 drivers
v0x5565fd248030_0 .net "write_control", 0 0, L_0x5565fd268fb0;  alias, 1 drivers
v0x5565fd2480f0_0 .net "write_data", 31 0, L_0x5565fd269b10;  alias, 1 drivers
v0x5565fd2482e0_0 .net "write_reg", 4 0, L_0x5565fd268e20;  alias, 1 drivers
L_0x5565fd269eb0 .array/port v0x5565fd2479c0, L_0x5565fd269f50;
L_0x5565fd269f50 .concat [ 5 2 0 0], L_0x5565fd2684f0, L_0x7f5d58305a38;
L_0x5565fd26a130 .array/port v0x5565fd2479c0, L_0x5565fd26a1d0;
L_0x5565fd26a1d0 .concat [ 5 2 0 0], L_0x5565fd268750, L_0x7f5d58305a80;
S_0x5565fd2034e0 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f5d58351828 .functor BUFZ 1, C4<z>; HiZ drive
v0x5565fd251c80_0 .net "clk", 0 0, o0x7f5d58351828;  0 drivers
o0x7f5d58351858 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5565fd251d20_0 .net "data_address", 31 0, o0x7f5d58351858;  0 drivers
o0x7f5d58351888 .functor BUFZ 1, C4<z>; HiZ drive
v0x5565fd251e00_0 .net "data_read", 0 0, o0x7f5d58351888;  0 drivers
v0x5565fd251ea0_0 .var "data_readdata", 31 0;
o0x7f5d583518e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5565fd251f80_0 .net "data_write", 0 0, o0x7f5d583518e8;  0 drivers
o0x7f5d58351918 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5565fd252090_0 .net "data_writedata", 31 0, o0x7f5d58351918;  0 drivers
S_0x5565fd2038b0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f5d58351a68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5565fd252270_0 .net "instr_address", 31 0, o0x7f5d58351a68;  0 drivers
v0x5565fd252370_0 .var "instr_readdata", 31 0;
    .scope S_0x5565fd203ce0;
T_0 ;
    %wait E_0x5565fd17a880;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565fd2410a0_0, 0, 1;
    %load/vec4 v0x5565fd241860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x5565fd241160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x5565fd241bc0_0;
    %ix/getv 4, v0x5565fd241a20_0;
    %shiftl 4;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x5565fd241bc0_0;
    %ix/getv 4, v0x5565fd241a20_0;
    %shiftr 4;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x5565fd241bc0_0;
    %ix/getv 4, v0x5565fd241a20_0;
    %shiftr/s 4;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x5565fd241bc0_0;
    %load/vec4 v0x5565fd241ea0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x5565fd241bc0_0;
    %load/vec4 v0x5565fd241ea0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x5565fd241bc0_0;
    %load/vec4 v0x5565fd241ea0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x5565fd241b00_0;
    %pad/s 64;
    %load/vec4 v0x5565fd241bc0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5565fd2415c0_0, 0, 64;
    %load/vec4 v0x5565fd2415c0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5565fd241240_0, 0, 32;
    %load/vec4 v0x5565fd2415c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5565fd241400_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x5565fd241ea0_0;
    %pad/u 64;
    %load/vec4 v0x5565fd241f60_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5565fd2415c0_0, 0, 64;
    %load/vec4 v0x5565fd2415c0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5565fd241240_0, 0, 32;
    %load/vec4 v0x5565fd2415c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5565fd241400_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x5565fd241b00_0;
    %load/vec4 v0x5565fd241bc0_0;
    %mod/s;
    %store/vec4 v0x5565fd241240_0, 0, 32;
    %load/vec4 v0x5565fd241b00_0;
    %load/vec4 v0x5565fd241bc0_0;
    %div/s;
    %store/vec4 v0x5565fd241400_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x5565fd241ea0_0;
    %load/vec4 v0x5565fd241f60_0;
    %mod;
    %store/vec4 v0x5565fd241240_0, 0, 32;
    %load/vec4 v0x5565fd241ea0_0;
    %load/vec4 v0x5565fd241f60_0;
    %div;
    %store/vec4 v0x5565fd241400_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x5565fd2416a0_0;
    %store/vec4 v0x5565fd241240_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x5565fd2416a0_0;
    %store/vec4 v0x5565fd241400_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x5565fd241b00_0;
    %load/vec4 v0x5565fd241bc0_0;
    %add;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x5565fd241ea0_0;
    %load/vec4 v0x5565fd241f60_0;
    %add;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x5565fd241ea0_0;
    %load/vec4 v0x5565fd241f60_0;
    %sub;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x5565fd241ea0_0;
    %load/vec4 v0x5565fd241f60_0;
    %and;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x5565fd241ea0_0;
    %load/vec4 v0x5565fd241f60_0;
    %or;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x5565fd241ea0_0;
    %load/vec4 v0x5565fd241f60_0;
    %xor;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x5565fd241ea0_0;
    %load/vec4 v0x5565fd241f60_0;
    %or;
    %inv;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x5565fd241b00_0;
    %load/vec4 v0x5565fd241bc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x5565fd241ea0_0;
    %load/vec4 v0x5565fd241f60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x5565fd240fc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x5565fd241b00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565fd2410a0_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565fd2410a0_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x5565fd241b00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565fd2410a0_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565fd2410a0_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x5565fd241b00_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565fd2410a0_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565fd2410a0_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x5565fd241b00_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565fd2410a0_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565fd2410a0_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x5565fd241b00_0;
    %load/vec4 v0x5565fd241bc0_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565fd2410a0_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565fd2410a0_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x5565fd241b00_0;
    %load/vec4 v0x5565fd241780_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565fd2410a0_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565fd2410a0_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x5565fd241b00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565fd2410a0_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565fd2410a0_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x5565fd241b00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565fd2410a0_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565fd2410a0_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x5565fd241b00_0;
    %load/vec4 v0x5565fd241c60_0;
    %add;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x5565fd241ea0_0;
    %load/vec4 v0x5565fd241c60_0;
    %add;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x5565fd241b00_0;
    %load/vec4 v0x5565fd241c60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x5565fd241ea0_0;
    %load/vec4 v0x5565fd241d20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x5565fd241ea0_0;
    %load/vec4 v0x5565fd241de0_0;
    %and;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x5565fd241ea0_0;
    %load/vec4 v0x5565fd241de0_0;
    %or;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x5565fd241ea0_0;
    %load/vec4 v0x5565fd241de0_0;
    %xor;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x5565fd241de0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5565fd242070_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x5565fd241b00_0;
    %load/vec4 v0x5565fd241c60_0;
    %add;
    %store/vec4 v0x5565fd2414e0_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x5565fd241b00_0;
    %load/vec4 v0x5565fd241c60_0;
    %add;
    %store/vec4 v0x5565fd2414e0_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x5565fd241b00_0;
    %load/vec4 v0x5565fd241c60_0;
    %add;
    %store/vec4 v0x5565fd2414e0_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x5565fd241b00_0;
    %load/vec4 v0x5565fd241c60_0;
    %add;
    %store/vec4 v0x5565fd2414e0_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x5565fd241b00_0;
    %load/vec4 v0x5565fd241c60_0;
    %add;
    %store/vec4 v0x5565fd2414e0_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x5565fd241b00_0;
    %load/vec4 v0x5565fd241c60_0;
    %add;
    %store/vec4 v0x5565fd2414e0_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x5565fd241b00_0;
    %load/vec4 v0x5565fd241c60_0;
    %add;
    %store/vec4 v0x5565fd2414e0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x5565fd241b00_0;
    %load/vec4 v0x5565fd241c60_0;
    %add;
    %store/vec4 v0x5565fd2414e0_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5565fd242070_0;
    %store/vec4 v0x5565fd241940_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5565fd1dd9a0;
T_1 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5565fd242870_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5565fd242a40_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5565fd242b00_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5565fd242400_0, 0, 16;
    %load/vec4 v0x5565fd242870_0;
    %load/vec4 v0x5565fd242a40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565fd242b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565fd242400_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565fd2424a0_0, 0, 32;
    %load/vec4 v0x5565fd2424a0_0;
    %store/vec4 v0x5565fd242580_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5565fd242710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5565fd2427b0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "bflag is %h", v0x5565fd2422a0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5565fd246b30;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565fd2479c0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x5565fd246b30;
T_3 ;
    %wait E_0x5565fd17af30;
    %load/vec4 v0x5565fd247f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5565fd2474a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5565fd248030_0;
    %load/vec4 v0x5565fd2482e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5565fd2480f0_0;
    %load/vec4 v0x5565fd2482e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565fd2479c0, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5565fd243880;
T_4 ;
    %wait E_0x5565fd142830;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565fd2441c0_0, 0, 1;
    %load/vec4 v0x5565fd244a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x5565fd244280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x5565fd244d70_0;
    %ix/getv 4, v0x5565fd244bd0_0;
    %shiftl 4;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x5565fd244d70_0;
    %ix/getv 4, v0x5565fd244bd0_0;
    %shiftr 4;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x5565fd244d70_0;
    %ix/getv 4, v0x5565fd244bd0_0;
    %shiftr/s 4;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x5565fd244d70_0;
    %load/vec4 v0x5565fd2450b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x5565fd244d70_0;
    %load/vec4 v0x5565fd2450b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x5565fd244d70_0;
    %load/vec4 v0x5565fd2450b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x5565fd244cb0_0;
    %pad/s 64;
    %load/vec4 v0x5565fd244d70_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5565fd244770_0, 0, 64;
    %load/vec4 v0x5565fd244770_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5565fd2443f0_0, 0, 32;
    %load/vec4 v0x5565fd244770_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5565fd2445b0_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x5565fd2450b0_0;
    %pad/u 64;
    %load/vec4 v0x5565fd245170_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5565fd244770_0, 0, 64;
    %load/vec4 v0x5565fd244770_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5565fd2443f0_0, 0, 32;
    %load/vec4 v0x5565fd244770_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5565fd2445b0_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x5565fd244cb0_0;
    %load/vec4 v0x5565fd244d70_0;
    %mod/s;
    %store/vec4 v0x5565fd2443f0_0, 0, 32;
    %load/vec4 v0x5565fd244cb0_0;
    %load/vec4 v0x5565fd244d70_0;
    %div/s;
    %store/vec4 v0x5565fd2445b0_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x5565fd2450b0_0;
    %load/vec4 v0x5565fd245170_0;
    %mod;
    %store/vec4 v0x5565fd2443f0_0, 0, 32;
    %load/vec4 v0x5565fd2450b0_0;
    %load/vec4 v0x5565fd245170_0;
    %div;
    %store/vec4 v0x5565fd2445b0_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x5565fd244850_0;
    %store/vec4 v0x5565fd2443f0_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x5565fd244850_0;
    %store/vec4 v0x5565fd2445b0_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x5565fd244cb0_0;
    %load/vec4 v0x5565fd244d70_0;
    %add;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x5565fd2450b0_0;
    %load/vec4 v0x5565fd245170_0;
    %add;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x5565fd2450b0_0;
    %load/vec4 v0x5565fd245170_0;
    %sub;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x5565fd2450b0_0;
    %load/vec4 v0x5565fd245170_0;
    %and;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x5565fd2450b0_0;
    %load/vec4 v0x5565fd245170_0;
    %or;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x5565fd2450b0_0;
    %load/vec4 v0x5565fd245170_0;
    %xor;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x5565fd2450b0_0;
    %load/vec4 v0x5565fd245170_0;
    %or;
    %inv;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x5565fd244cb0_0;
    %load/vec4 v0x5565fd244d70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x5565fd2450b0_0;
    %load/vec4 v0x5565fd245170_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x5565fd2440e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x5565fd244cb0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565fd2441c0_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565fd2441c0_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x5565fd244cb0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565fd2441c0_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565fd2441c0_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x5565fd244cb0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565fd2441c0_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565fd2441c0_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x5565fd244cb0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565fd2441c0_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565fd2441c0_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x5565fd244cb0_0;
    %load/vec4 v0x5565fd244d70_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565fd2441c0_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565fd2441c0_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x5565fd244cb0_0;
    %load/vec4 v0x5565fd244930_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565fd2441c0_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565fd2441c0_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x5565fd244cb0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565fd2441c0_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565fd2441c0_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x5565fd244cb0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565fd2441c0_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565fd2441c0_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x5565fd244cb0_0;
    %load/vec4 v0x5565fd244e40_0;
    %add;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x5565fd2450b0_0;
    %load/vec4 v0x5565fd244e40_0;
    %add;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x5565fd244cb0_0;
    %load/vec4 v0x5565fd244e40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x5565fd2450b0_0;
    %load/vec4 v0x5565fd244f00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x5565fd2450b0_0;
    %load/vec4 v0x5565fd244ff0_0;
    %and;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x5565fd2450b0_0;
    %load/vec4 v0x5565fd244ff0_0;
    %or;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x5565fd2450b0_0;
    %load/vec4 v0x5565fd244ff0_0;
    %xor;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x5565fd244ff0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5565fd245280_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x5565fd244cb0_0;
    %load/vec4 v0x5565fd244e40_0;
    %add;
    %store/vec4 v0x5565fd244690_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x5565fd244cb0_0;
    %load/vec4 v0x5565fd244e40_0;
    %add;
    %store/vec4 v0x5565fd244690_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x5565fd244cb0_0;
    %load/vec4 v0x5565fd244e40_0;
    %add;
    %store/vec4 v0x5565fd244690_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x5565fd244cb0_0;
    %load/vec4 v0x5565fd244e40_0;
    %add;
    %store/vec4 v0x5565fd244690_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x5565fd244cb0_0;
    %load/vec4 v0x5565fd244e40_0;
    %add;
    %store/vec4 v0x5565fd244690_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x5565fd244cb0_0;
    %load/vec4 v0x5565fd244e40_0;
    %add;
    %store/vec4 v0x5565fd244690_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x5565fd244cb0_0;
    %load/vec4 v0x5565fd244e40_0;
    %add;
    %store/vec4 v0x5565fd244690_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x5565fd244cb0_0;
    %load/vec4 v0x5565fd244e40_0;
    %add;
    %store/vec4 v0x5565fd244690_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5565fd245280_0;
    %store/vec4 v0x5565fd244af0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5565fd2462f0;
T_5 ;
    %wait E_0x5565fd17af30;
    %load/vec4 v0x5565fd2469c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5565fd246660_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5565fd2468d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5565fd246740_0;
    %assign/vec4 v0x5565fd246660_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5565fd245b30;
T_6 ;
    %wait E_0x5565fd17af30;
    %load/vec4 v0x5565fd2461a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5565fd245e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5565fd246090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5565fd245ed0_0;
    %assign/vec4 v0x5565fd245e10_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5565fd2454b0;
T_7 ;
    %wait E_0x5565fd17af30;
    %load/vec4 v0x5565fd245980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5565fd245720_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5565fd245800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5565fd2458a0_0;
    %assign/vec4 v0x5565fd245720_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5565fd1ddd70;
T_8 ;
    %wait E_0x5565fd17af30;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x5565fd250d20_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x5565fd24eeb0_0, v0x5565fd24ddb0_0, v0x5565fd250900_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x5565fd2505f0_0, v0x5565fd250790_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x5565fd250520_0, v0x5565fd2506c0_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x5565fd2509c0_0, v0x5565fd250e50_0, v0x5565fd250b80_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x5565fd250200_0, v0x5565fd250fc0_0, v0x5565fd250f20_0, v0x5565fd24f310_0, v0x5565fd24eb80_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h, bflag=%h", v0x5565fd24e4d0_0, v0x5565fd24e0b0_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x5565fd1ddd70;
T_9 ;
    %wait E_0x5565fd1797d0;
    %load/vec4 v0x5565fd24e0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5565fd24e5c0_0;
    %load/vec4 v0x5565fd24e210_0;
    %add;
    %store/vec4 v0x5565fd2502c0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5565fd24ef70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5565fd24e5c0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5565fd24eeb0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5565fd2502c0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5565fd24f010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x5565fd250520_0;
    %store/vec4 v0x5565fd2502c0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5565fd24e5c0_0;
    %store/vec4 v0x5565fd2502c0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5565fd1ddd70;
T_10 ;
    %wait E_0x5565fd17af30;
    %load/vec4 v0x5565fd250d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565fd24e430_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5565fd24e4d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5565fd24e430_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5565fd1f0b90;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565fd251360_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 2000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5565fd251360_0;
    %inv;
    %store/vec4 v0x5565fd251360_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x5565fd1f0b90;
T_12 ;
    %fork t_1, S_0x5565fd1e14b0;
    %jmp t_0;
    .scope S_0x5565fd1e14b0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565fd251be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565fd251400_0, 0, 1;
    %wait E_0x5565fd17af30;
    %delay 2, 0;
    %wait E_0x5565fd17af30;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565fd251be0_0, 0, 1;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5565fd2432e0_0, 0, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5565fd2433c0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5565fd243530_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5565fd242ff0_0, 0, 16;
    %load/vec4 v0x5565fd2432e0_0;
    %load/vec4 v0x5565fd2433c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565fd243530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565fd242ff0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565fd243120_0, 0, 32;
    %load/vec4 v0x5565fd243120_0;
    %store/vec4 v0x5565fd251a50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5565fd251680_0, 0, 32;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x5565fd242e20_0, 0, 32;
    %load/vec4 v0x5565fd2518f0_0;
    %load/vec4 v0x5565fd242e20_0;
    %cmp/e;
    %jmp/0xz  T_12.0, 4;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 5 86 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5565fd242e20_0, v0x5565fd2518f0_0 {0 0 0};
T_12.1 ;
    %wait E_0x5565fd17af30;
    %delay 2, 0;
    %load/vec4 v0x5565fd242e20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5565fd242e20_0, 0, 32;
    %load/vec4 v0x5565fd2518f0_0;
    %load/vec4 v0x5565fd242e20_0;
    %cmp/e;
    %jmp/0xz  T_12.2, 4;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 5 91 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5565fd242e20_0, v0x5565fd2518f0_0 {0 0 0};
T_12.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5565fd242f10_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_12.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.5, 5;
    %jmp/1 T_12.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5565fd2432e0_0, 0, 6;
    %load/vec4 v0x5565fd242f10_0;
    %store/vec4 v0x5565fd2433c0_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5565fd243530_0, 0, 5;
    %load/vec4 v0x5565fd242f10_0;
    %pad/u 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x5565fd242ff0_0, 0, 16;
    %load/vec4 v0x5565fd2432e0_0;
    %load/vec4 v0x5565fd2433c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565fd243530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565fd242ff0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565fd243120_0, 0, 32;
    %load/vec4 v0x5565fd243120_0;
    %store/vec4 v0x5565fd251a50_0, 0, 32;
    %wait E_0x5565fd17af30;
    %delay 2, 0;
    %load/vec4 v0x5565fd242e20_0;
    %addi 8, 0, 32;
    %store/vec4 v0x5565fd243200_0, 0, 32;
    %load/vec4 v0x5565fd242ff0_0;
    %pad/u 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5565fd242c40_0, 0, 18;
    %load/vec4 v0x5565fd242c40_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.6, 8;
    %pushi/vec4 16383, 0, 14;
    %jmp/1 T_12.7, 8;
T_12.6 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_12.7, 8;
 ; End of false expr.
    %blend;
T_12.7;
    %load/vec4 v0x5565fd242c40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565fd242d40_0, 0, 32;
    %load/vec4 v0x5565fd242e20_0;
    %addi 4, 0, 32;
    %load/vec4 v0x5565fd242d40_0;
    %add;
    %store/vec4 v0x5565fd242e20_0, 0, 32;
    %load/vec4 v0x5565fd2518f0_0;
    %load/vec4 v0x5565fd242e20_0;
    %cmp/e;
    %jmp/0xz  T_12.8, 4;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 5 113 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5565fd242e20_0, v0x5565fd2518f0_0 {0 0 0};
T_12.9 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5565fd2432e0_0, 0, 6;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5565fd2433c0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5565fd243530_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5565fd242ff0_0, 0, 16;
    %load/vec4 v0x5565fd2432e0_0;
    %load/vec4 v0x5565fd2433c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565fd243530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565fd242ff0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565fd243120_0, 0, 32;
    %load/vec4 v0x5565fd243120_0;
    %store/vec4 v0x5565fd251a50_0, 0, 32;
    %wait E_0x5565fd17af30;
    %delay 2, 0;
    %load/vec4 v0x5565fd251af0_0;
    %load/vec4 v0x5565fd243200_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 5 125 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=%h, actual v0=%h", v0x5565fd243200_0, v0x5565fd251af0_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x5565fd242e20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5565fd242e20_0, 0, 32;
    %load/vec4 v0x5565fd2518f0_0;
    %load/vec4 v0x5565fd242e20_0;
    %cmp/e;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 5 127 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5565fd242e20_0, v0x5565fd2518f0_0 {0 0 0};
T_12.13 ;
    %load/vec4 v0x5565fd242f10_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5565fd242f10_0, 0, 5;
    %jmp T_12.4;
T_12.5 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5565fd242f10_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5565fd243610_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_12.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.15, 5;
    %jmp/1 T_12.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5565fd2432e0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5565fd2433c0_0, 0, 5;
    %load/vec4 v0x5565fd242f10_0;
    %store/vec4 v0x5565fd243530_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5565fd242ff0_0, 0, 16;
    %load/vec4 v0x5565fd2432e0_0;
    %load/vec4 v0x5565fd2433c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565fd243530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565fd242ff0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565fd243120_0, 0, 32;
    %load/vec4 v0x5565fd243120_0;
    %store/vec4 v0x5565fd251a50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5565fd243610_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565fd251680_0, 0, 32;
    %wait E_0x5565fd17af30;
    %delay 2, 0;
    %load/vec4 v0x5565fd251750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %jmp T_12.17;
T_12.16 ;
    %vpi_call/w 5 149 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.17 ;
    %load/vec4 v0x5565fd251590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %jmp T_12.19;
T_12.18 ;
    %vpi_call/w 5 150 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.19 ;
    %load/vec4 v0x5565fd242e20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5565fd242e20_0, 0, 32;
    %load/vec4 v0x5565fd2518f0_0;
    %load/vec4 v0x5565fd242e20_0;
    %cmp/e;
    %jmp/0xz  T_12.20, 4;
    %jmp T_12.21;
T_12.20 ;
    %vpi_call/w 5 152 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5565fd242e20_0, v0x5565fd2518f0_0 {0 0 0};
T_12.21 ;
    %load/vec4 v0x5565fd243610_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x5565fd243610_0, 0, 32;
    %load/vec4 v0x5565fd242f10_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5565fd242f10_0, 0, 5;
    %jmp T_12.14;
T_12.15 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5565fd242f10_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_12.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.23, 5;
    %jmp/1 T_12.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5565fd2432e0_0, 0, 6;
    %load/vec4 v0x5565fd242f10_0;
    %store/vec4 v0x5565fd2433c0_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5565fd243530_0, 0, 5;
    %load/vec4 v0x5565fd242f10_0;
    %pad/u 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x5565fd242ff0_0, 0, 16;
    %load/vec4 v0x5565fd2432e0_0;
    %load/vec4 v0x5565fd2433c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565fd243530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565fd242ff0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565fd243120_0, 0, 32;
    %load/vec4 v0x5565fd243120_0;
    %store/vec4 v0x5565fd251a50_0, 0, 32;
    %wait E_0x5565fd17af30;
    %delay 2, 0;
    %load/vec4 v0x5565fd242e20_0;
    %addi 8, 0, 32;
    %store/vec4 v0x5565fd243200_0, 0, 32;
    %load/vec4 v0x5565fd242ff0_0;
    %pad/u 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5565fd242c40_0, 0, 18;
    %load/vec4 v0x5565fd242c40_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.24, 8;
    %pushi/vec4 16383, 0, 14;
    %jmp/1 T_12.25, 8;
T_12.24 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_12.25, 8;
 ; End of false expr.
    %blend;
T_12.25;
    %load/vec4 v0x5565fd242c40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565fd242d40_0, 0, 32;
    %load/vec4 v0x5565fd242e20_0;
    %addi 4, 0, 32;
    %load/vec4 v0x5565fd242d40_0;
    %add;
    %store/vec4 v0x5565fd242e20_0, 0, 32;
    %load/vec4 v0x5565fd2518f0_0;
    %load/vec4 v0x5565fd242e20_0;
    %cmp/e;
    %jmp/0xz  T_12.26, 4;
    %jmp T_12.27;
T_12.26 ;
    %vpi_call/w 5 175 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5565fd242e20_0, v0x5565fd2518f0_0 {0 0 0};
T_12.27 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5565fd2432e0_0, 0, 6;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5565fd2433c0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5565fd243530_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5565fd242ff0_0, 0, 16;
    %load/vec4 v0x5565fd2432e0_0;
    %load/vec4 v0x5565fd2433c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565fd243530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565fd242ff0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565fd243120_0, 0, 32;
    %load/vec4 v0x5565fd243120_0;
    %store/vec4 v0x5565fd251a50_0, 0, 32;
    %wait E_0x5565fd17af30;
    %delay 2, 0;
    %load/vec4 v0x5565fd251af0_0;
    %load/vec4 v0x5565fd243200_0;
    %cmp/e;
    %jmp/0xz  T_12.28, 4;
    %jmp T_12.29;
T_12.28 ;
    %vpi_call/w 5 187 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=%h, actual v0=%h", v0x5565fd243200_0, v0x5565fd251af0_0 {0 0 0};
T_12.29 ;
    %load/vec4 v0x5565fd242e20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5565fd242e20_0, 0, 32;
    %load/vec4 v0x5565fd2518f0_0;
    %load/vec4 v0x5565fd242e20_0;
    %cmp/e;
    %jmp/0xz  T_12.30, 4;
    %jmp T_12.31;
T_12.30 ;
    %vpi_call/w 5 189 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5565fd242e20_0, v0x5565fd2518f0_0 {0 0 0};
T_12.31 ;
    %load/vec4 v0x5565fd242f10_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5565fd242f10_0, 0, 5;
    %jmp T_12.22;
T_12.23 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5565fd242f10_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5565fd243610_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_12.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.33, 5;
    %jmp/1 T_12.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5565fd2432e0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5565fd2433c0_0, 0, 5;
    %load/vec4 v0x5565fd242f10_0;
    %store/vec4 v0x5565fd243530_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5565fd242ff0_0, 0, 16;
    %load/vec4 v0x5565fd2432e0_0;
    %load/vec4 v0x5565fd2433c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565fd243530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565fd242ff0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565fd243120_0, 0, 32;
    %load/vec4 v0x5565fd243120_0;
    %store/vec4 v0x5565fd251a50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5565fd243610_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565fd251680_0, 0, 32;
    %wait E_0x5565fd17af30;
    %delay 2, 0;
    %load/vec4 v0x5565fd251750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.34, 8;
    %jmp T_12.35;
T_12.34 ;
    %vpi_call/w 5 211 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.35 ;
    %load/vec4 v0x5565fd251590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.36, 8;
    %jmp T_12.37;
T_12.36 ;
    %vpi_call/w 5 212 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.37 ;
    %load/vec4 v0x5565fd242e20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5565fd242e20_0, 0, 32;
    %load/vec4 v0x5565fd2518f0_0;
    %load/vec4 v0x5565fd242e20_0;
    %cmp/e;
    %jmp/0xz  T_12.38, 4;
    %jmp T_12.39;
T_12.38 ;
    %vpi_call/w 5 214 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5565fd242e20_0, v0x5565fd2518f0_0 {0 0 0};
T_12.39 ;
    %load/vec4 v0x5565fd243610_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x5565fd243610_0, 0, 32;
    %load/vec4 v0x5565fd242f10_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5565fd242f10_0, 0, 5;
    %jmp T_12.32;
T_12.33 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5565fd242f10_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_12.40 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.41, 5;
    %jmp/1 T_12.41, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5565fd2432e0_0, 0, 6;
    %load/vec4 v0x5565fd242f10_0;
    %store/vec4 v0x5565fd2433c0_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5565fd243530_0, 0, 5;
    %load/vec4 v0x5565fd242f10_0;
    %pad/u 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x5565fd242ff0_0, 0, 16;
    %load/vec4 v0x5565fd2432e0_0;
    %load/vec4 v0x5565fd2433c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565fd243530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565fd242ff0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565fd243120_0, 0, 32;
    %load/vec4 v0x5565fd243120_0;
    %store/vec4 v0x5565fd251a50_0, 0, 32;
    %wait E_0x5565fd17af30;
    %delay 2, 0;
    %load/vec4 v0x5565fd242e20_0;
    %addi 8, 0, 32;
    %store/vec4 v0x5565fd243200_0, 0, 32;
    %load/vec4 v0x5565fd242e20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5565fd242e20_0, 0, 32;
    %load/vec4 v0x5565fd2518f0_0;
    %load/vec4 v0x5565fd242e20_0;
    %cmp/e;
    %jmp/0xz  T_12.42, 4;
    %jmp T_12.43;
T_12.42 ;
    %vpi_call/w 5 235 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5565fd242e20_0, v0x5565fd2518f0_0 {0 0 0};
T_12.43 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5565fd2432e0_0, 0, 6;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5565fd2433c0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5565fd243530_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5565fd242ff0_0, 0, 16;
    %load/vec4 v0x5565fd2432e0_0;
    %load/vec4 v0x5565fd2433c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565fd243530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565fd242ff0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565fd243120_0, 0, 32;
    %load/vec4 v0x5565fd243120_0;
    %store/vec4 v0x5565fd251a50_0, 0, 32;
    %wait E_0x5565fd17af30;
    %delay 2, 0;
    %load/vec4 v0x5565fd251af0_0;
    %load/vec4 v0x5565fd243200_0;
    %cmp/e;
    %jmp/0xz  T_12.44, 4;
    %jmp T_12.45;
T_12.44 ;
    %vpi_call/w 5 247 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=%h, actual v0=%h", v0x5565fd243200_0, v0x5565fd251af0_0 {0 0 0};
T_12.45 ;
    %load/vec4 v0x5565fd242e20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5565fd242e20_0, 0, 32;
    %load/vec4 v0x5565fd2518f0_0;
    %load/vec4 v0x5565fd242e20_0;
    %cmp/e;
    %jmp/0xz  T_12.46, 4;
    %jmp T_12.47;
T_12.46 ;
    %vpi_call/w 5 249 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5565fd242e20_0, v0x5565fd2518f0_0 {0 0 0};
T_12.47 ;
    %load/vec4 v0x5565fd242f10_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5565fd242f10_0, 0, 5;
    %jmp T_12.40;
T_12.41 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5565fd1f0b90;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "test/tb/bgezal_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
