Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Sep  1 16:09:31 2024
| Host         : DESKTOP-339EFSV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file display_control_sets_placed.rpt
| Design       : display
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              60 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |            Enable Signal            |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+-------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  autoCounterDivider/out_clk_reg_0      |                                     |                                                     |                1 |              1 |         1.00 |
|  displayMux/selectClockDivider/out_clk |                                     |                                                     |                1 |              2 |         2.00 |
|  buttonClockDivider/out_clk_reg_0      |                                     |                                                     |                1 |              2 |         2.00 |
|  buttonClockDivider/out_clk_reg_0      | button1Counter/digit[3]_i_1_n_0     | button1Counter/clear                                |                1 |              4 |         4.00 |
|  buttonClockDivider/out_clk_reg_0      | button2Counter/digit[3]_i_1__0_n_0  | button2Counter/digit0_n_0                           |                1 |              4 |         4.00 |
|  autoCounterDivider/out_clk_reg_0      | digit3Counter/sel                   | digit3Counter/p_1_in                                |                2 |              4 |         2.00 |
|  digit4Flag                            | digit4Counter/reg_out[3]_i_1__0_n_0 | digit4Counter/reg_out1_n_0                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                         |                                     | displayMux/selectClockDivider/counter[0]_i_1__0_n_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG                         |                                     | buttonClockDivider/counter[0]_i_1_n_0               |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                         |                                     | autoCounterDivider/counter[0]_i_1__1_n_0            |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG                         |                                     |                                                     |               12 |             59 |         4.92 |
+----------------------------------------+-------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+


