{"vcs1":{"timestamp_begin":1764086850.139269129, "rt":4.18, "ut":3.60, "st":0.11}}
{"vcselab":{"timestamp_begin":1764086854.359922218, "rt":0.32, "ut":0.16, "st":0.04}}
{"link":{"timestamp_begin":1764086854.718147719, "rt":0.57, "ut":0.10, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1764086849.928667028}
{"VCS_COMP_START_TIME": 1764086849.928667028}
{"VCS_COMP_END_TIME": 1764086855.338798992}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -f filelist.f -l comp.log"}
{"vcs1": {"peak_mem": 386940}}
{"stitch_vcselab": {"peak_mem": 232964}}
