#----------------------------------------------------
# --- use this file for sweeping the clock and also imposing of different
# constrains on various bits 
#----------------------------------------------------
import os
import pylab
import numpy
import copy
import sys

#*** F:DN
def archive_params(dest__f__addr,design_name, ID, clk_period, DATA_PATH_BITWIDTH,
                acc_max_delay__upper_limit__initial_value,
                acc_max_delay__lower_limit, attempt__upper_bound,
                precision__lower_limit,precision__higher_limit, 
                precision__step_size,
                propagate_info_regarding_previous_transiontal_cells__p, 
                prev__targeted_acc_max_delay, currentDesignsPrecision_delay__d, 
                precision_best_delay__d,
                best_design_worth_so_far,
                bestDesignsPrecision__delay__d, 
                first_time__p, report__timing__f__prev, report__timing__f__best,
                op_type):
    
    dest__f__handle = open(dest__f__addr, "w")
    dest__f__addr.write("design_name = " + design_name)
    dest__f__addr.write("ID = " + str(ID)) 
    dest__f__addr.write("clk_period = " + str(clk_period)) 
    dest__f__addr.write("DATA_PATH_BITWIDTH = " + str(DATA_PATH_BITWIDTH))
    dest__f__addr.write("acc_max_delay__upper_limit__initial_value = " +
            str(acc_max_delay__upper_limit__initial_value))
    dest__f__addr.write("acc_max_delay__lower_limit__initial_value  = " +
            str(acc_max_delay__lower_limit))
    dest__f__addr.write("attempt__upper_bound = " + str(attempt__upper_bound))
    dest__f__addr.write("precision__higher_limit = " +
            str(precision__higher_limit))
    dest__f__addr.write("precision__lower_limit = " +
            str(precision__lower_limit))
    dest__f__addr.write("precision__step_size = " + str(precision__step_size))
    dest__f__addr.write("propagate_info_regarding_previous_transiontal_cells__p = " + str(propagate_info_regarding_previous_transiontal_cells__p))
    dest__f__addr.write("prev__targeted_acc_max_delay = " + str(prev__targeted_acc_max_delay))
    dest__f__addr.write("currentDesignsPrecision_delay__d = " +
    str(currentDesignsPrecision_delay__d))
    dest__f__addr.write("precision_best_delay__d = " +
    str(precision_best_delay__d))
    dest__f__addr.write("best_design_worth_so_far = " +
    str(best_design_worth_so_far))
    dest__f__addr.write("first_time__p = " + str(first_time__p))
    dest__f__addr.write("report__timing__f__prev = " +
        str(report__timing__f__prev))
    dest__f__addr.write("bestDesignsPrecision__delay__d = " +
        str(bestDesignsPrecision__delay__d))
    dest__f__addr.write("report__timing__f__best = " +
        str(report__timing__f__best))
    dest__f__addr.write("op_type = " + str(op_type))


def write_to_delays_striving_for__f(
        targetting_precision, bestDesignsPrecision__delay__d, 
        acc_max_delay,  input__obj):
    
    delays_striving_for__f__handle = open(input__obj.delays_striving_for__f__na, "w")
    delays_striving_for__f__handle.write("to_be_ignored ")
    if (input__obj.propagate_info_regarding_previous_transiontal_cells__p): 
        for precision in sorted(bestDesignsPrecision__delay__d.keys()):
            if (precision < targetting_precision):
                delays_striving_for__f__handle.write(str(bestDesignsPrecision__delay__d[precision]) + " ")

    delays_striving_for__f__handle.write(str(acc_max_delay) + " " )
    delays_striving_for__f__handle.write(str(input__obj.clk_period) + " ")
    delays_striving_for__f__handle.write("to_be_ignored")
    delays_striving_for__f__handle.close()



#*** F:DN updating old_transitional cells (to contain new info found)
#def update_transitional_cells(\
#        old_transitioning_cells__log__na,
#        transitioning_cells__log__na) :
#    os.system("cp " + transitioning_cells__log__addr + " " +
#            old_transitioning_cells__log__na) 
#
#*** F:DN obvious
def append_one_file_to_another(old_transitioning_cells__log__na,
        transitioning_cells__log__na):
    fin = open(transitioning_cells__log__na, "r")
    data1 = fin.read()
    fin.close()
    fin = open(old_transitioning_cells__log__na, "r")
    data2 = fin.read()
    fin.close()
    combined_data = data1 + data2
    fout = open(transitioning_cells__log__na, "w")
    fout.write(combined_data)
    fout.close()


#*** F:DN obvious based on the name
def archive_design_and_design_info_best_case_found(input__obj):
    os.system("cp " + input__obj.syn__file__addr + " " + input__obj.syn__file__addr+"_best_case")
    os.system("cp " + input__obj.transitioning_cells__log__na + " " +\
            input__obj.transitioning_cells__log__na+"_best_case")
    os.system("cp " + input__obj.none_transitioning_cells__log__na + " " +\
            input__obj.none_transitioning_cells__log__na+"_best_case")

def archive_design_and_design_info_fist_synth(input__obj):
    os.system("cp " + input__obj.syn__file__addr + " " +\
            input__obj.syn__file__addr+"_first_syn")
    os.system("cp " + input__obj.transitioning_cells__log__na + " " +\
            input__obj.transitioning_cells__log__na+"_fist_syn")
    os.system("cp " + input__obj.none_transitioning_cells__log__na + " " +\
            input__obj.none_transitioning_cells__log__na+"_first_syn")




#*** F:DN obvious based on the name
def restore_design_and_design_info_best_case_found(input__obj):
    os.system("cp " + input__obj.syn__file__addr+"_best_case" + " " + input__obj.syn__file__addr)
    os.system("cp " + input__obj.transitioning_cells__log__na+"_best_case" + \
            " " + input__obj.transitioning_cells__log__na)
    os.system("cp " + input__obj.none_transitioning_cells__log__na+"_best_case"+\
                    " " + input__obj.none_transitioning_cells__log__na)

def restore_design_and_design_info_first_case(input__obj):
    os.system("cp " + input__obj.syn__file__addr+"_first_case" + " " + input__obj.syn__file__addr)
    os.system("cp " + input__obj.transitioning_cells__log__na+"_first_case" + \
            " " + input__obj.transitioning_cells__log__na)
    os.system("cp " + input__obj.none_transitioning_cells__log__na+"_first_case"+\
                    " " + input__obj.none_transitioning_cells__log__na)




#----------------------------------------------------
#----------------------------------------------------
#*** F:DN reponsible for syntheszing the design of interest with the clk of 
#          interest. The only constraint (on all paths) is the clk itself
def synth_design_with_only_clk_constraint(input__obj):
    wrapper_module__na = input__obj.wrapper_module__na
    syn__file__addr = input__obj.syn__file__addr
    clk_period = input__obj.clk_period
    DATA_PATH_BITWIDTH = input__obj.DATA_PATH_BITWIDTH
    CLKGATED_BITWIDTH = input__obj.CLKGATED_BITWIDTH
    base_to_dump_reports__dir = input__obj.base_to_dump_reports__dir
    ID = input__obj.ID

    #----------------------------------------------------
    #--- F:DN Variables
    #----------------------------------------------------
    tcl_parametrs = "set clk_period " + str(clk_period) + ";set DATA_PATH_BITWIDTH \
            "+str(DATA_PATH_BITWIDTH) + ";set CLKGATED_BITWIDTH " + \
            str(CLKGATED_BITWIDTH) + "; set ID " + str(ID) + ";"
    
    
    #*** F:AN for now just use mac in the name 
#    synthesis__output__file__na = base_to_dump_reports__dir +\
#            "/"+wrapper_module__na+ "_" + \
#            str(clk_period) + "_"+ \
#            str(DATA_PATH_BITWIDTH) +"_"+ \
#            str(CLKGATED_BITWIDTH) + \
#            "__only_clk_contraint__synth_log.txt"
    
    synthesis__output__file__na = base_to_dump_reports__dir +\
            "/"+"mac"+ "_" + \
            str(DATA_PATH_BITWIDTH)+"__"+\
            "clk" + "_"+ str(clk_period) + "__"+ \
            "id"+"_"+str(ID)+"__"+\
            "only_clk_contraint__synth_log.txt"
    only_clk_cons_syn__log__addr = "only_clk_cons_syn__log.txt"

    #----------------------------------------------------
    #--- F:DN Body (running tcl file and archiving)
    #----------------------------------------------------
    setup_info =  "clk:"+str(clk_period) +"\n"
    setup_info +=  "DATA_PATH_BITWIDTH:"+str(DATA_PATH_BITWIDTH) +"\n"
    os.system("echo \" " + setup_info + " \" > " + synthesis__output__file__na)
    tcl_file_name =  wrapper_module__na+"__only_clk_cons__RTL_to_gate.tcl"
    os.system("dc_shell-t  -x " + "\"" + tcl_parametrs + "\"" + " -f \
            ../tcl_src/"+tcl_file_name +" >> " + synthesis__output__file__na)
    os.system("echo starting dot_v file  >> " + synthesis__output__file__na)
    os.system("cat " + syn__file__addr + " >> " + synthesis__output__file__na)


#*** F:DN hardwire the bits that will be approimxated (by modifying the 
#         synthesized design
def hardwire_apx_bits_to_zero(input__obj, precision):
    syn__file__addr = input__obj.syn__file__addr
    wrapper_module__na = input__obj.syn__wrapper_module__na
    module_name = input__obj.syn__module__na
    DATA_PATH_BITWIDTH = input__obj.DATA_PATH_BITWIDTH

    #*** F:DN Variables 
    modified_syn__file__addr = syn__file__addr
    original_syn_copy__file__addr = syn__file__addr+"_temp"
    os.system("cp " + syn__file__addr + " " + original_syn_copy__file__addr) 
    modified_syn__file__handle = open(modified_syn__file__addr, "w")
    condition = [False]
    done_modifiying = False
    next_line_modify = False 
    ignore = False #*** F:DN ignoring certain lines
    apx_bit__c = DATA_PATH_BITWIDTH - precision 
    #*** F:DN Body
    #*** F:DN parse the file 
    try:
        f = open(original_syn_copy__file__addr)
    except IOError:
        print "src_file" + original_syn_copy__file__addr+ "not found"
        #handleIOError(original_syn_copy__file__addr, "csource file")
        sys.exit()
    else:
        f = open(original_syn_copy__file__addr)
        with f:
            for line in f:
                #*** F:AN this is very specific to the module itself and will
                #         change for other modules (e.g an adder)
                if (wrapper_module__na in line):
                    next_line_modify = True
                    modified__line = line
                elif next_line_modify:
                    next_line_modify = False 
                    modified__line = "clk, rst, a_in, b_in, c_in, d );\n"
                    modified__line += " input ["+str(DATA_PATH_BITWIDTH- \
                            apx_bit__c)+":0]a_in;\n"
                    modified__line += "input ["+str(DATA_PATH_BITWIDTH- \
                            apx_bit__c)+":0]b_in;\n"
                    modified__line += "input ["+str(DATA_PATH_BITWIDTH- \
                            2*apx_bit__c)+":0]c_in;\n"
                    modified__line += "wire ["+str(DATA_PATH_BITWIDTH-1) +":0]a;\n"
                    modified__line += " wire ["+str(DATA_PATH_BITWIDTH-1) +":0]b;\n"
                    modified__line += " wire ["+str(DATA_PATH_BITWIDTH-1) +":0]c;\n"
                    modified__line += "assign a = {a_in["+\
                            str(DATA_PATH_BITWIDTH - apx_bit__c)+":0],"+ str(apx_bit__c)\
                            +"\'b0};\n" 
                    modified__line += "assign b = {b_in["+\
                            str(DATA_PATH_BITWIDTH - apx_bit__c)+":0],"+ str(apx_bit__c)\
                            +"\'b0};\n" 
                    modified__line += "assign c = {c_in["+\
                            str(DATA_PATH_BITWIDTH - 2*apx_bit__c)+":0],"+ str(2*apx_bit__c)\
                            +"\'b0};\n" 
                    ignore = True 
                elif ("input" in line) and ("["+str(DATA_PATH_BITWIDTH-1)+":0]" in line) and \
                        ("a" in line) and ignore :
                            continue
                elif ("input" in line) and ("["+str(DATA_PATH_BITWIDTH-1)+":0]" in line) and \
                        ("b" in line) and ignore:
                            continue
                elif ("input" in line) and ("["+str(DATA_PATH_BITWIDTH-1)+":0]" in line) and \
                        ("c" in line) and ignore: 
                            ignore = False 
                            continue
                else:
                    modified__line = line
                    

                modified_syn__file__handle.write(modified__line)
#                if (done_modifiying): 
#                    modified_syn__file__handle.write(line)
#                else:
#                    modified_syn__file__handle.write(modified__line)
#                
#                if (condition[0] and (not(done_modifiying))):
#                    done_modifiying = True

    
    modified_syn__file__handle.close()


#*** F:DN find all the cells and find the delay "-though" them. This allows
#          us to identify those cells that actually contribute to the non_apx
#          part of the result (this is b/c the paths that don't transition
#          generat a "no path" signal in the timing report
def find_delay_through_each_cell(input__obj, precision):
        
    timing_per_cell__log__addr = input__obj.timing_per_cell__log__addr
    syn__file__na = input__obj.syn__file__na
    syn__wrapper_module__na = input__obj.syn__wrapper_module__na
    clk_period = input__obj.clk_period
    DATA_PATH_BITWIDTH = input__obj.DATA_PATH_BITWIDTH
    CLKGATED_BITWIDTH = input__obj.CLKGATED_BITWIDTH
    base_to_dump_reports__dir = input__obj.base_to_dump_reports__dir
    ID = input__obj.ID
    
    #*** F:DN Parameters 
    tcl_file__na =  "../tcl_src/find_delay_through_each_cell.tcl"
    os.system("pwd")
    os.system("pwd")
    #*** F:DN Variables
    tcl_parametrs = "set clk_period " + str(clk_period) + ";" + \
            "set DATA_PATH_BITWIDTH "+str(DATA_PATH_BITWIDTH) + ";" + \
            "set CLKGATED_BITWIDTH " + str(CLKGATED_BITWIDTH) + ";" + \
            "set DESIGN_NAME " + syn__wrapper_module__na + ";" + \
            "set synth_file__na " + syn__file__na + ";" + \
            "set output__timing__log__na " + timing_per_cell__log__addr + ";"
    
    #*** F:AN for now set the syn__file__na to mac
    syn__file__na = "mac"
    output__file__na = base_to_dump_reports__dir + "/"+syn__file__na+ "_" + \
            str(clk_period) + "_"+ \
            str(DATA_PATH_BITWIDTH) +"__"+ \
            "id"+"_"+str(ID)+"__"+\
            "find_delay_through_each_cell__log.txt"
    
    setup_info =  "clk:"+str(clk_period) +"\n"
    setup_info +=  "DATA_PATH_BITWIDTH:"+str(DATA_PATH_BITWIDTH) +"\n"
    os.system("echo \" " + setup_info + " \" > " + output__file__na)
    os.system("dc_shell-t  -x " + "\"" + tcl_parametrs + "\"" + " -f \
            ../tcl_src/"+tcl_file__na +" >>" + \
            output__file__na)


#*** F:DN same as the name 
def find_and_update_transitioning_cells(input__obj):
    timing_per_cell__log__addr = input__obj.timing_per_cell__log__addr
    transitioning_cells__log__addr = input__obj.transitioning_cells__log__addr
    none_transitioning_cells__log__addr = input__obj.none_transitioning_cells__log__addr
    
    #*** F:DN Variables 
    transitioning_cell__log__file_handle = open(transitioning_cells__log__addr,
            "a+")
    
    none_transitioning_cell__log__file_handle = open(none_transitioning_cells__log__addr, "a+")
    look_for_delay__p = False
    all_cells__l = []
    transitioning_cells__l = []
    none_transitioning_cells__l = []

    #*** F:DN Body
    #*** F:DN parse the file 
    try:
        f = open(timing_per_cell__log__addr)
    except IOError:
        print "src_file" +timing_per_cell__log__addr+ "not found"
#        handleIOError(timing_per_cell__log__addr, "csource file")
        sys.exit()
    else:
        with f:
            for line in f:
                word_list =   line.strip().replace(',', ' ').replace(';', ' ').split(' ') 
                if "No paths." in line:
                    transitioning_cells__l.remove(current_cell_to_work_on) 
                    none_transitioning_cells__l.append(current_cell_to_work_on)
                if "cell_name:" in word_list:
                    current_cell_to_work_on = word_list[-1]
                    all_cells__l.append(current_cell_to_work_on) 
                    transitioning_cells__l.append(current_cell_to_work_on)
                    
        
    #*** F:DN the reason that I add to_be_ignored b/c
    #         i can't figure out a way to separate {
    #         from the cells, so the first cell is always
    #         ignored (when reading the transitioning and non
    #         tranisition cell files
    transitioning_cell__log__file_handle.write("to_be_ignored ")
    for cell__na in transitioning_cells__l: 
        transitioning_cell__log__file_handle.write(cell__na + " ")
    
    
    none_transitioning_cell__log__file_handle.write("to_be_ignored ")
    for cell__na in none_transitioning_cells__l: 
        none_transitioning_cell__log__file_handle.write(cell__na + " ")
    
    transitioning_cell__log__file_handle.write("\n")
    none_transitioning_cell__log__file_handle.write("\n")
    transitioning_cell__log__file_handle.close()
    none_transitioning_cell__log__file_handle.close()


def read_resyn_and_report(
        syn__file__na,
        syn__wrapper_module__na, 
        clk_period, 
        DATA_PATH_BITWIDTH, CLKGATED_BITWIDTH, 
        base_to_dump_reports__dir, 
        base_to_dump_results__dir,
        attempt__iter__c, 
        clk__upper_limit,
        clk__lower_limit,
        prev__clk,
        ID):
    
    #*** F:DN variabes 
    tcl_parametrs = "set clk_period " + str(clk_period) + ";" + \
            "set DATA_PATH_BITWIDTH "+str(DATA_PATH_BITWIDTH) + ";" + \
            "set CLKGATED_BITWIDTH "  +str(CLKGATED_BITWIDTH) + ";" + \
            "set DESIGN_NAME " + syn__wrapper_module__na + ";" + \
            "set synth_file__na " + syn__file__na  + ";" + \
            "set attempt__iter__c " + str(attempt__iter__c)+ ";"+\
            "set ID " + str(ID)+ ";"
    
    #*** F:AN for now set the syn__file__na to mac
    syn__file__na = "mac"
    output__file__na = base_to_dump_reports__dir + "/"+syn__file__na+ "_" + \
            str(DATA_PATH_BITWIDTH) +"__"+ \
            "clk" + "_" + str(clk_period) + "__"+ \
            "atmpt"+"_"+str(attempt__iter__c) + "__"+\
            "id"+"_"+str(ID)+"__"+\
            "read_resyn_and_report__log.txt"
    tcl_file_name =  "read_resyn_and_report.tcl"
    
    #----------------------------------------------------
    #--- F: Body
    #----------------------------------------------------
    setup_info =  "clk:"+str(clk_period) +"\n"
    setup_info +=  "prev__clk:"+str(prev__clk) +"\n"
    setup_info +=  "clk__lower_limit:"+str(clk__lower_limit) +"\n"
    setup_info +=  "clk__upper_limit:"+str(clk__upper_limit) +"\n"
    setup_info +=  "DATA_PATH_BITWIDTH:"+str(DATA_PATH_BITWIDTH) +"\n"

    os.system("echo \" " + setup_info + " \" > " + output__file__na)
    os.system("dc_shell-t  -x " + "\"" + tcl_parametrs + "\"" + " -f \
            ../tcl_src/"+tcl_file_name +" >>" + output__file__na)
    resyn__file__na = syn__wrapper_module__na +"__only_clk_cons_resynthesized"+\
            str(ID)+".v" # this the wrapper
    resyn__file__addr = base_to_dump_results__dir + "/" + resyn__file__na 
    os.system("echo starting dot_v file  >> " + output__file__na)
    os.system("cat  " + resyn__file__addr + "  >> " + output__file__na)

def calc_design_worth(design_arrival_times__d, precision):
    total = 0 
    counter = 0
    for precision_key in design_arrival_times__d.keys():
        if precision_key <= precision:
            total += design_arrival_times__d[precision_key]
            counter +=1
    return -1*(float(total)/float(counter))
    #return -1*numpy.mean(design_arrival_times__d.values())




def is_slack_acceptable(\
        precision,
        currently_targetting_acc_max_delay,
        currentDesignsPrecision_delay__d,
        bestDesignsPrecision__delay__d):
    return ((currently_targetting_acc_max_delay -\
        currentDesignsPrecision_delay__d[precision]) >=0)


def is_slack_met_for__precision_under_investigation(\
                        currentDesignsPrecision_delay__d,
                        precision,
                        currently_targetting_acc_max_delay):
    return ((currently_targetting_acc_max_delay -\
        currentDesignsPrecision_delay__d[precision]) >=0)


def parse_file_to_get_slack(src_file):
    start_looking = False 
    try:
        f = open(src_file)
    except IOError:
        print "src_file" +src_file + "not found"
        #handleIOError(src_file, "csource file")
        sys.exit()
    else:
        with f:
            for line in f:
                word_list =   line.strip().replace(',', ' ').replace(';', ' ').split(' ') 
                if ("after" in word_list) and ("resynthesis" in word_list):
                    start_looking = True 
                if start_looking:
                    if ("slack" in word_list) and \
                            (not("-sort_by") in word_list):
#                                if "(MET)" in word_list:
#                                    return True
                                if (float(word_list[-1]) >= 0):
                                    return True
                                else:
                                    return False

#*** F:DN it find the arrival time for the precisions so far
#         investigated, and for the rest it sets them to the clk value
def parse_file_to_get_design_arrival_times(\
        src_file,
        precision,
        input__obj):
            
    precision__lower_limit  = input__obj.precision__lower_limit
    precision__higher_limit = input__obj.precision__higher_limit
    start_looking = False 
    design_arrival_times__d = {}
    precision__parsing_for = precision__lower_limit
    try:
        f = open(src_file)
    except IOError:
        print "src_file" +src_file + "not found"
        #handleIOError(src_file, "csource file")
        sys.exit()
    else:
        with f:
            for line in f:
                word_list =   line.strip().replace(',', ' ').replace(';', ' ').split(' ') 
                if ("after" in word_list) and ("resynthesis" in word_list):
                    start_looking = True 
                if start_looking:
                    if ("data" in word_list) and \
                            ("arrival" in word_list) and \
                            ("time") in word_list:
                                if (float(word_list[-1]) >=0): #this is b/c arrival time is repeated for the same precision, and the 2nd one is negative
                                    design_arrival_times__d[precision__parsing_for] = (float(word_list[-1]))
                                    precision__parsing_for +=1
                                    last_arrival__t__seen = float(word_list[-1])
    for precision__el in range(precision + 1, precision__higher_limit+1):
        design_arrival_times__d[precision__el] = (last_arrival__t__seen)

    return design_arrival_times__d

#*** F:DN resynthesize the design while constraining the paths that goes
#         through the cells responsible for the non_apx part of the result
def read_and_cons_transitional_cells_and_resyn(
        input__obj, 
        acc_max_delay, 
        precision,
        attempt__iter__c):
    syn__file__na = input__obj.syn__file__na
    syn__wrapper_module__na = input__obj.syn__wrapper_module__na
    transition_cells__base_addr = input__obj.transition_cells__base_addr
    transitioning_cells__log__na = input__obj.transitioning_cells__log__na
    clk_period  = input__obj.clk_period
    DATA_PATH_BITWIDTH = input__obj.DATA_PATH_BITWIDTH
    CLKGATED_BITWIDTH  = input__obj.CLKGATED_BITWIDTH
    base_to_dump_reports__dir = input__obj.base_to_dump_reports__dir
    base_to_dump_results__dir = input__obj.base_to_dump_results__dir
    attempt__iter__c  = attempt__iter__c
    ID = input__obj.ID
    delays_striving_for__f__na = input__obj.delays_striving_for__f__na
   
    #*** F:DN variabes 
    tcl_parametrs = "set clk_period " + str(clk_period) + ";" + \
            "set DATA_PATH_BITWIDTH "+str(DATA_PATH_BITWIDTH) + ";" + \
            "set CLKGATED_BITWIDTH "  +str(CLKGATED_BITWIDTH) + ";" + \
            "set DESIGN_NAME " + syn__wrapper_module__na + ";" + \
            "set synth_file__na " + syn__file__na  + ";" + \
            "set transition_cells__base_addr  " +  transition_cells__base_addr+ ";" \
            "set transitioning_cells__log__na " +  transitioning_cells__log__na + " ;" \
            "set Pn " + str(precision) + ";" + \
            "set acc_max_delay " + str(acc_max_delay)+ ";" \
            "set attempt__iter__c " + str(attempt__iter__c)+ ";"+\
            "set ID " + str(ID)+ ";"+\
            "set delays_striving_for__f__na " + delays_striving_for__f__na + ";"

    #*** F:AN for now set the syn__file__na to mac
    syn__file__na = "mac"
    output__file__na = base_to_dump_reports__dir + "/"+syn__file__na+ "_" + \
            str(DATA_PATH_BITWIDTH) +"__"+ \
            "clk" + "_" + str(clk_period) + "__"+ \
            "acc_max_del" + "_" + str(acc_max_delay)+"__"+\
            "Pn"+ "_" + str(precision)+"__"+\
            "atmpt"+"_"+str(attempt__iter__c) + "__"+\
            "id"+"_"+str(ID)+"__"+\
            "read_cons_and_resyn__log.txt"
    tcl_file_name =  "read_and_cons_transitional_cells_and_resyn.tcl"
    
    #----------------------------------------------------
    #--- F: Body
    #----------------------------------------------------
    setup_info =  "clk:"+str(clk_period) +"\n"
    setup_info +=  "DATA_PATH_BITWIDTH:"+str(DATA_PATH_BITWIDTH) +"\n"
    setup_info +=  "precision:"+str(precision) +"\n"
    setup_info +=  "acc_max_delay:"+str(acc_max_delay) +"\n"
    os.system("echo \" " + setup_info + " \" > " + output__file__na)
    os.system("dc_shell-t  -x " + "\"" + tcl_parametrs + "\"" + " -f \
            ../tcl_src/"+tcl_file_name +" >>" + output__file__na)
    resyn__file__na = syn__wrapper_module__na +"__only_clk_cons_resynthesized"+\
            str(ID)+".v" # this the wrapper
    resyn__file__addr = base_to_dump_results__dir + "/" + resyn__file__na 
    os.system("echo starting dot_v file  >> " + output__file__na)
    os.system("cat  " + resyn__file__addr + "  >> " + output__file__na)


#*** F:DN const transitonal cells and report time
def read_and_cons_transitional_cells_and_report_timing(
        input__obj,
        precision, 
        acc_max_delay,
        acc_max_delay__lower_limit,
        acc_max_delay__upper_limit,
        prev__acc_max_delay,
        report__timing__f,
        attempt__iter__c
        ):
    syn__file__na = input__obj.syn__file__na
    syn__wrapper_module__na = input__obj.syn__wrapper_module__na
    transition_cells__base_addr = input__obj.transition_cells__base_addr
    transitioning_cells__log__na  = input__obj.transitioning_cells__log__na
    clk_period  = input__obj.clk_period
    DATA_PATH_BITWIDTH = input__obj.DATA_PATH_BITWIDTH
    CLKGATED_BITWIDTH  = input__obj.CLKGATED_BITWIDTH
    base_to_dump_reports__dir = input__obj.base_to_dump_reports__dir
    attempt__iter__c  = attempt__iter__c
    ID = input__obj.ID
    delays_striving_for__f__na = input__obj.delays_striving_for__f__na
    
    #*** F:DN variabes 
    tcl_parametrs = "set clk_period " + str(clk_period) + ";" + \
            "set DATA_PATH_BITWIDTH "+str(DATA_PATH_BITWIDTH) + ";" + \
            "set CLKGATED_BITWIDTH "  +str(CLKGATED_BITWIDTH) + ";" + \
            "set DESIGN_NAME " + syn__wrapper_module__na + ";" + \
            "set synth_file__na " + syn__file__na  + ";" + \
            "set transition_cells__base_addr  " +  transition_cells__base_addr+ ";" \
            "set transitioning_cells__log__na " +  transitioning_cells__log__na + " ;" \
            "set Pn " + str(precision) + ";" + \
            "set acc_max_delay " + str(acc_max_delay)+ ";"\
            "set attempt__iter__c " + str(attempt__iter__c)+ ";"+\
            "set ID " + str(ID)+ ";"+\
            "set delays_striving_for__f__na " + delays_striving_for__f__na + ";"

    
    #*** F:AN for now set the syn__file__na to mac
    syn__file__na = "mac"
    output__file__na = base_to_dump_reports__dir + "/"+syn__file__na+ "_" + \
            str(DATA_PATH_BITWIDTH) +"__"+ \
            "clk" + "_" + str(clk_period) + "__"+ \
            "acc_max_del" + "_" + str(acc_max_delay)+"__"+\
            "Pn"+ "_" + str(precision)+"__"+\
            "atmpt"+"_"+str(attempt__iter__c) + "__"+\
            "id"+"_"+str(ID)+"__"+\
            "read_cons_and_report_t__log.txt"
    tcl_file_name =  "read_and_cons_transitional_cells_and_report_timing.tcl"
    
    #----------------------------------------------------
    #--- F: Body
    #----------------------------------------------------
    setup_info =  "clk:"+str(clk_period) +"\n"
    setup_info += "resynthesis of the file:" + report__timing__f+ "\n"
    setup_info +=  "DATA_PATH_BITWIDTH:"+str(DATA_PATH_BITWIDTH) +"\n"
    setup_info +=  "precision:"+str(precision) +"\n"
    setup_info +=  "acc_max_delay:"+str(acc_max_delay) +"\n"
    setup_info +=  "acc_max_delay__lower_limit:"+str(acc_max_delay__lower_limit) +"\n"
    setup_info +=  "acc_max_delay__upper_limit:"+str(acc_max_delay__upper_limit) +"\n"
    setup_info +=  "prev__acc_max_delay:"+str(prev__acc_max_delay) +"\n"
    os.system("echo \" " + setup_info + " \" > " + output__file__na)
    os.system("dc_shell-t  -x " + "\"" + tcl_parametrs + "\"" + " -f \
            ../tcl_src/"+tcl_file_name +" >> " + output__file__na)

    return output__file__na

def grep_for_and_update_transitional_cells(
        input__obj,
        precision):
    precision__lower_limit = input__obj.precision__lower_limit
    syn__file__na = input__obj.syn__file__na
    syn__file__addr = input__obj.syn__file__addr
    timing_per_cell__log__addr = input__obj.timing_per_cell__log__addr
    none_transitioning_cells__log__addr = input__obj.none_transitioning_cells__log__addr
    transitioning_cells__log__addr = input__obj.transitioning_cells__log__addr
    syn__wrapper_module__na  = input__obj.syn__wrapper_module__na
    syn__module__na = input__obj.syn__module__na
    clk_period = input__obj.clk_period
    DATA_PATH_BITWIDTH = input__obj.DATA_PATH_BITWIDTH
    CLKGATED_BITWIDTH  = input__obj.CLKGATED_BITWIDTH
    base_to_dump_reports__dir = input__obj.base_to_dump_reports__dir
    ID = input__obj.ID
    propagate_info_regarding_previous_transiontal_cells__p = input__obj.propagate_info_regarding_previous_transiontal_cells__p
    
    #*** F: DN keep a copy of original synthesized file 
    os.system("cp  " + syn__file__addr + " " +\
            syn__file__addr+"_original_synthesis")
    
    #*** F:DN erasing previous transitional cells from the file 
    none_transitioning_cell__log__file_handle = \
            open(none_transitioning_cells__log__addr, "w")
    none_transitioning_cell__log__file_handle.close()
    transitioning_cell__log__file_handle = \
            open(transitioning_cells__log__addr, "w")
    transitioning_cell__log__file_handle.close()

    #*** F:DN if propage the info, setup the limits properly for iteration 
    if (propagate_info_regarding_previous_transiontal_cells__p):
        precision_to_find_transitional_cells__lower_limit = precision__lower_limit
    else:
        precision_to_find_transitional_cells__lower_limit = precision
    precision_to_find_transitional_cells__upper_limit = precision + 1

    #*** F:DN iterate through various precisions and generate transitional cells
    for precision__el in range(
            precision_to_find_transitional_cells__lower_limit, 
            precision_to_find_transitional_cells__upper_limit):
        #*** F:DN hardwire bits to zero 
        hardwire_apx_bits_to_zero(input__obj, precision__el)

        #*** F:DN find cells responsible for the none_apx part of the result
        find_delay_through_each_cell(input__obj, precision__el)
        
        #*** F:DN find cells responsible for the apx part of the result
        find_and_update_transitioning_cells(input__obj)

        #*** F:DN append to the old transitional cells 
    #    if (propagate_info_regarding_previous_transiontal_cells__p): 
    #        append_one_file_to_another(old_transitioning_cells__log__na,
    #                transitioning_cells__log__na)
    #        append_one_file_to_another(old_none_transitioning_cells,
    #                none_transitioning_cells__log__na)
    #
        
        #*** F:DN returning the synthesized file to it's original (un hardwired) 
        os.system("cp  " + syn__file__addr +"_original_synthesis" + " " + syn__file__addr) 


                
def collect_syn_design_statistics(\
        input__obj,
        currently_targetting_acc_max_delay,
        precision,
        bestDesignsPrecision__delay__d, attempt__iter__c):
    # type: (object, object, object, object, object, object, object, object, object, object) -> object
    op_type = input__obj.op_type
    DATA_PATH_BITWIDTH = input__obj.DATA_PATH_BITWIDTH
    clk_period = input__obj.clk_period
    attempt__iter__c = attempt__iter__c
    ID = input__obj.ID
    precision__lower_limit = input__obj.precision__lower_limit
    precision__higher_limit = input__obj.precision__higher_limit


    my_dir ="/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected"
       #*** F:AN this needs to change to add or something later 
    file_to_look_for_slack_in = my_dir + "/"+ str(op_type)+"_"+\
            str(DATA_PATH_BITWIDTH)+\
            "__clk_"+ str(clk_period)+\
            "__acc_max_del_"+str(currently_targetting_acc_max_delay)+\
            "__Pn_"+str(precision)+\
            "__atmpt_"+str(attempt__iter__c)+\
            "__id_"+str(ID)+ "__evol_log.txt"
    
    #...   ...    ..  ...  ..    ..    ...      ..
    currentDesignsPrecision_delay__d =\
            parse_file_to_get_design_arrival_times(
                    file_to_look_for_slack_in,
                    precision,
                    input__obj)
    slack_acceptable__p = is_slack_acceptable(\
            precision, 
            currently_targetting_acc_max_delay,
            currentDesignsPrecision_delay__d,
            bestDesignsPrecision__delay__d)
    #...   ...    ..  ...  ..    ..    ...      ..
    slack_met_for_precision_under_investigation =\
            is_slack_met_for__precision_under_investigation(\
            currentDesignsPrecision_delay__d,
            precision,
            currently_targetting_acc_max_delay)
    #...   ...    ..  ...  ..    ..    ...      ..
    design_worth = calc_design_worth(\
            currentDesignsPrecision_delay__d,
            precision)

    return (currentDesignsPrecision_delay__d,\
            slack_acceptable__p,
            slack_met_for_precision_under_investigation,
            design_worth)

                
def archive_best(\
        input__obj,
        report__timing__f__prev,
        currentDesignsPrecision_delay__d,
        design_worth,
        precision,
        precision_best_delay__d,
        precision__best__p):

    syn__file__addr = input__obj.syn__file__addr
    transitioning_cells__log__na = input__obj.transitioning_cells__log__na
    none_transitioning_cells__log__na = input__obj.none_transitioning_cells__log__na

    archive_design_and_design_info_best_case_found(input__obj)
    report__timing__f__best = report__timing__f__prev
    bestDesignsPrecision__delay__d = \
    copy.copy(currentDesignsPrecision_delay__d) #shallow copy
    best_design_worth_so_far = design_worth

 
    return  (report__timing__f__best,
            bestDesignsPrecision__delay__d,
            best_design_worth_so_far,
            precision_best_delay__d)


def expand__acc_max_delay__upper_limit(\
        input__obj,
        acc_max_delay__upper_limit__initial_value,
        acc_max_delay__upper_limit,
        acc_max_delay__lower_limit, 
        precision):
    
    tool_chain__log__handle = input__obj.tool_chain__log__handle
    acc_max_delay__upper_limit__expanded =  max(acc_max_delay__upper_limit,\
            acc_max_delay__lower_limit)+ .1*max(acc_max_delay__upper_limit,\
            acc_max_delay__lower_limit)
    tool_chain__log__handle.write("acc_max_delay__upper_limit of " + \
            str(acc_max_delay__upper_limit__initial_value) + " was not high enough for"+ \
            " precision: " +str(precision) + ". we expanded the upper\
            limite to " + str(acc_max_delay__upper_limit__expanded))
    acc_max_delay__upper_limit__initial_value = acc_max_delay__upper_limit__expanded
    return acc_max_delay__upper_limit__initial_value


def update__targetting_acc_max_delay(slack_acceptable__p,
        prev__targeted_acc_max_delay,
        currently_targetting_acc_max_delay,
        acc_max_delay__upper_limit,
        acc_max_delay__lower_limit, updated_boundary__p):

    done_searching__p = False
        
    prev__targeted_acc_max_delay__bu =  prev__targeted_acc_max_delay
    prev__targeted_acc_max_delay = currently_targetting_acc_max_delay

    #*** F:DN adjust the delays
    if not(slack_acceptable__p):
        acc_max_delay__lower_limit = prev__targeted_acc_max_delay
    else:
        acc_max_delay__upper_limit = prev__targeted_acc_max_delay
    currently_targetting_acc_max_delay= \
            float(acc_max_delay__upper_limit + acc_max_delay__lower_limit)/float(2)
    currently_targetting_acc_max_delay = \
            float("{0:.3f}".format(currently_targetting_acc_max_delay)) #up to 2
    if not(updated_boundary__p) and ((acc_max_delay__upper_limit == acc_max_delay__lower_limit) or\
            (prev__targeted_acc_max_delay__bu == currently_targetting_acc_max_delay)):
                    done_searching__p = True
    
    updated_boundary__p = False
    return (prev__targeted_acc_max_delay, currently_targetting_acc_max_delay, updated_boundary__p, done_searching__p)

    #return (prev__targeted_acc_max_delay, currently_targetting_acc_max_delay,
    #        acc_max_delay__lower_limit, acc_max_delay__upper_limit, done_searching__p)


def find_best_delay__using_binary_search(
        input__obj, 
        precision, currently_targetting_acc_max_delay,
        acc_max_delay__lower_limit, acc_max_delay__upper_limit,
        report__timing__f,
        bestDesignsPrecision__delay__d,
        best_design_worth_so_far,
        precision_best_delay__d,
        report__timing__f__best
):
    
    #*** F:DN intialized some vars
    attempt__upper_bound = input__obj.attempt__upper_bound
    acc_max_delay__upper_limit__initial_value = acc_max_delay__upper_limit
    acc_max_delay__lower_limit__initial_value = acc_max_delay__lower_limit
    slack_acceptable__p = True    
    prev__targeted_acc_max_delay = -1
    updated_boundary__p = False
    #*** F:DN find transitional cells 
    grep_for_and_update_transitional_cells(input__obj, precision)
    
    while (True):
        
        #*** F:DN update what max_delay (and some other vars) we are aiming for
        prev__targeted_acc_max_delay, currently_targetting_acc_max_delay,\
        updated_boundary__p, done_searching__p = \
        update__targetting_acc_max_delay( #@@
        slack_acceptable__p, prev__targeted_acc_max_delay,\
        currently_targetting_acc_max_delay, acc_max_delay__upper_limit,\
        acc_max_delay__lower_limit, updated_boundary__p)

        #*** F: exit out if necessary
        if (done_searching__p):
            break
        
        #*** archive the target (for tcl file)
        write_to_delays_striving_for__f(precision, bestDesignsPrecision__delay__d,
        currently_targetting_acc_max_delay, input__obj)

        #*** F:DN iterate in quest of a design with the acc_max_delay
        for attempt__iter__c in range(0,
                attempt__upper_bound):

            #*** F:DN read, constraint and resyn
            read_and_cons_transitional_cells_and_resyn(input__obj,  
                    currently_targetting_acc_max_delay, precision, attempt__iter__c)
            
            #*** F:DN Update Transitional Celss Lists
            grep_for_and_update_transitional_cells(input__obj, precision)

            #*** F:DN read, cons and report
            report__timing__f__prev = \
                    read_and_cons_transitional_cells_and_report_timing(
                    input__obj, precision,  currently_targetting_acc_max_delay, 
                    acc_max_delay__lower_limit, acc_max_delay__upper_limit, 
                    prev__targeted_acc_max_delay, report__timing__f, attempt__iter__c)

            #*** F:CN deign_worth is used to note which design is the best
            #         so far
            #*** F:CN slack_acceptabl__p is used to indicate whether the
            #         condition we are looking for is met or no
            currentDesignsPrecision_delay__d, slack_acceptable__p,\
            slack_met_for_precision_under_investigation, design_worth = \
            collect_syn_design_statistics( #@@
            input__obj,
            currently_targetting_acc_max_delay,
            precision,
            bestDesignsPrecision__delay__d,
            attempt__iter__c)

            #*** F:DN archive best (if this iteration is the best)
            if (design_worth > best_design_worth_so_far):
                report__timing__f__best,\
                bestDesignsPrecision__delay__d,\
                best_design_worth_so_far,\
                _ = archive_best( input__obj, report__timing__f__prev,
                currentDesignsPrecision_delay__d, design_worth,
                precision, precision_best_delay__d, False)
            #...   ...    ..  ...  ..    ..    ...      ..
            #***F:DN keeping track of the best delay for the
            #        precision (regardless of other precisions)
            if(slack_met_for_precision_under_investigation):
                precision_best_delay__d[precision]=\
                   min(currentDesignsPrecision_delay__d[precision],precision_best_delay__d[precision])

            #*** F:DN if met, stop trying
            if(slack_acceptable__p):
                break
        #*** F:expand acc_max_delay__upper 
        if (bestDesignsPrecision__delay__d[precision]\
                >= acc_max_delay__upper_limit__initial_value):
            acc_max_delay__lower_limit__initial_value = bestDesignsPrecision__delay__d[precision]
            acc_max_delay__upper_limit__initial_value = expand__acc_max_delay__upper_limit(\
                    input__obj,
                    acc_max_delay__upper_limit__initial_value,
                    acc_max_delay__upper_limit,
                    acc_max_delay__lower_limit, 
                    precision)
            updated_boundary__p = True
            acc_max_delay__upper_limit = acc_max_delay__upper_limit__initial_value
            acc_max_delay__lower_limit = acc_max_delay__lower_limit__initial_value
        #*** F:DN  restore the best found so far
        restore_design_and_design_info_best_case_found(input__obj)
        report__timing__f__prev = report__timing__f__best
    
    return (report__timing__f__prev, bestDesignsPrecision__delay__d,
    acc_max_delay__lower_limit, acc_max_delay__upper_limit,prev__targeted_acc_max_delay,
    report__timing__f, report__timing__f__prev, precision_best_delay__d)

def get_delay__before_tuning_and_archive(
        input__obj, precision, bestDesignsPrecision__delay__d,
        currently_targetting_acc_max_delay, acc_max_delay__lower_limit,
        acc_max_delay__upper_limit, prev__acc_max_delay, report__timing__f,
        report__timing__f__prev, precision_best_delay__d):

    attempt__iter__c = -1 #this means we havn't imposed any new constraints
    
    #*** F:DN we zero out the following variables as a reminder that 
    #         we are simply collecting data (and not imposing anything)
    for el in bestDesignsPrecision__delay__d.keys():
        bestDesignsPrecision__delay__d[el] = 0
    currently_targetting_acc_max_delay = 0

    #*** F:DN set target for tcl 
    write_to_delays_striving_for__f(precision,
            bestDesignsPrecision__delay__d, currently_targetting_acc_max_delay,  input__obj)
    
    #*** find transitional cells 
    grep_for_and_update_transitional_cells(input__obj,
            precision)
    
    #*** report timing 
    report__timing__f__prev = \
            read_and_cons_transitional_cells_and_report_timing(
                    input__obj, precision,  currently_targetting_acc_max_delay,
                    acc_max_delay__lower_limit, acc_max_delay__upper_limit, 
                    prev__acc_max_delay, report__timing__f, attempt__iter__c)
    
    #*** F: collect statistics
    currentDesignsPrecision_delay__d,\
    slack_acceptable__p,\
    slack_met_for_precision_under_investigation,\
    design_worth = \
        collect_syn_design_statistics(
                input__obj,
                currently_targetting_acc_max_delay,
                precision,
                bestDesignsPrecision__delay__d,
                attempt__iter__c)


    archive_design_and_design_info_fist_synth(input__obj)

    #*** F: archive results
    report__timing__f__best,\
    bestDesignsPrecision__delay__d,\
    best_design_worth_so_far,\
        precision_best_delay__d = archive_best( input__obj,
                report__timing__f__prev, currentDesignsPrecision_delay__d,
                design_worth, precision, precision_best_delay__d, True)

    return (bestDesignsPrecision__delay__d, precision_best_delay__d, design_worth, report__timing__f__best)

