m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 17 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/simulation
vclock_divider
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1613628106
!i10b 1
!s100 04Cg01PS_R;ITE96a91=[0
!s11b ]kTPgKLN`oSRIaWH4aE`;0
I9:DWPM6dkLaUb_]I9Jcci1
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1613627381
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/clock_divider.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/clock_divider.v
L0 1
Z4 OW;L;2019.2;69
r1
!s85 0
31
Z5 !s108 1613628106.000000
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/clock_divider.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/clock_divider.v|
!s101 -O0
!i113 1
Z6 o-sv -work presynth -O0
Z7 tCvgOpt 0
vconfig_sccb
R1
Z8 !s110 1613628107
!i10b 1
!s100 iZCm9jQ8NaiTPQCh^WH>b2
!s11b I^4I4=n7DKcWhTTh^V1Mz2
IWcoJl[z7XFF74A`IefU@>3
R3
S1
R0
w1613625597
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/config_sccb.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/config_sccb.v
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/config_sccb.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/config_sccb.v|
!s101 -O0
!i113 1
R6
R7
vCoreSCCB
R1
R2
!i10b 1
!s100 nV5_Z=KF:DEUK1C;Y_biI3
!s11b Z^YHcbBE44M?cj2NXgoNV3
IoG72K=Qz[lae^PW17Un]l1
R3
S1
R0
w1613628102
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/CoreSCCB.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/CoreSCCB.v
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/CoreSCCB.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/CoreSCCB.v|
!s101 -O0
!i113 1
R6
R7
n@core@s@c@c@b
vFCCC_C0
R1
R2
!i10b 1
!s100 1U7ZF>TG2e^DW7Yi4oEhS0
!s11b f2j83^I44gT:YSXQahkj20
I6FD>NznnJn2jFRMHF@Cd?3
R3
S1
R0
Z9 w1613626043
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0.v
L0 9
R4
r1
!s85 0
31
R5
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0.v|
!s101 -O0
!i113 1
R6
R7
n@f@c@c@c_@c0
vFCCC_C0_FCCC_C0_0_FCCC
R1
R2
!i10b 1
!s100 DQjY5Q>]5@0EIPM_;DN950
!s11b cC5SRZ:]:dgl?9JU^P?di3
IGV5jOBeDRW^KE0]?LRg>Z0
R3
S1
R0
R9
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v
L0 5
R4
r1
!s85 0
31
R5
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v|
!s101 -O0
!i113 1
R6
R7
n@f@c@c@c_@c0_@f@c@c@c_@c0_0_@f@c@c@c
vOSC_C0
R1
R2
!i10b 1
!s100 l2mPS9`Z:o9?OmWnPiX]a1
!s11b n]BCCZ[P8Ej8JQLSI401m2
I7X8[;iCIfJZ5ROiCZL@om1
R3
S1
R0
Z10 w1611827248
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0.v
L0 9
R4
r1
!s85 0
31
R5
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0.v|
!s101 -O0
!i113 1
R6
R7
n@o@s@c_@c0
vOSC_C0_OSC_C0_0_OSC
R1
R2
!i10b 1
!s100 bzQ21`e4Jjl=^dzOmcOZX2
!s11b iTL;]@TbB_IXiXMEMem]a0
IX3D<518EL?T>S8OZikYJ<2
R3
S1
R0
R10
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.v
L0 5
R4
r1
!s85 0
31
R5
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.v|
!s101 -O0
!i113 1
R6
R7
n@o@s@c_@c0_@o@s@c_@c0_0_@o@s@c
vSCCB
R1
!s110 1612245539
!i10b 1
!s100 zDLz4X0`77Ham55Rk?`N<1
!s11b WkmjXi:`?fLMcI?CkDRMF0
IPom1QPU2GSXHUVIjh7[Qm3
R3
S1
R0
w1612236276
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/SCCB/SCCB.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/SCCB/SCCB.v
L0 9
R4
r1
!s85 0
31
!s108 1612245539.000000
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/SCCB/SCCB.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/SCCB/SCCB.v|
!s101 -O0
!i113 1
R6
R7
n@s@c@c@b
vsccb_design
R1
R8
!i10b 1
!s100 ?lbb;jAPRi?zWl@zEC@0z0
!s11b VSc7m1eQGzBj;4QSg24lB1
IS9V8VLziX[m;i1SW;;UQe2
R3
S1
R0
w1613624542
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/sccb_design/sccb_design.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/sccb_design/sccb_design.v
L0 9
R4
r1
!s85 0
31
Z11 !s108 1613628107.000000
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/sccb_design/sccb_design.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/sccb_design/sccb_design.v|
!s101 -O0
!i113 1
R6
R7
vtb
R1
!s110 1612924626
!i10b 1
!s100 n0Ye7Pc2ih@[Cf<]?moW?0
!s11b DBIXoOlTmzO:0L1LFkQZG1
I_d1400R7z[@JXnNDfWORW0
R3
S1
R0
w1612924619
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb/tb.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb/tb.v
L0 9
R4
r1
!s85 0
31
!s108 1612924626.000000
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb/tb.v|
!s90 -reportprogress|300|+incdir+C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb/tb.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb -sv -work presynth -O0
R7
vtestbench
R1
R8
!i10b 1
!s100 U4XNZ;25;;o1`X<?SiekK3
!s11b k_Zc^icH`B_UeB?hb29lW0
I21_WWNR[F]QO_kMYfXG@42
R3
S1
R0
w1613625807
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus/testbench.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus/testbench.v
L0 3
R4
r1
!s85 0
31
R11
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus/testbench.v|
!s90 -reportprogress|300|+incdir+C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus/testbench.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus -sv -work presynth -O0
R7
