// Seed: 749644902
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input id_4
);
  always @(posedge 1 or negedge 1'h0) begin
    id_3 <= 1 != 1;
  end
endmodule
