/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version   : V-2023.12
// Date      : Mon Sep 30 13:33:59 2024
/////////////////////////////////////////////////////////////


module D_FF_0 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_1 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_2 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_3 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_4 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_5 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_6 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_7 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_8 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_9 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_10 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_11 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_12 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_13 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_14 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_15 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_16 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_17 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_18 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_19 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_20 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_21 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_22 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_23 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_24 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_25 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_26 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_27 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_28 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_29 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_30 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_31 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module D_FF_32 ( q, d, clk );
  input d, clk;
  output q;


  DFQD2BWP16P90LVT q_reg ( .D(d), .CP(clk), .Q(q) );
endmodule


module adder_behavior_reg ( si, ci, clk, so, co );
  input [31:0] si;
  output [31:0] so;
  input ci, clk;
  output co;
  wire   n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16,
         n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30,
         n31, n32, n33;

  D_FF_0 generate_adder_regs_0__adder_reg ( .q(so[0]), .d(n33), .clk(clk) );
  D_FF_32 generate_adder_regs_1__adder_reg ( .q(so[1]), .d(n1), .clk(clk) );
  D_FF_31 generate_adder_regs_2__adder_reg ( .q(so[2]), .d(n2), .clk(clk) );
  D_FF_30 generate_adder_regs_3__adder_reg ( .q(so[3]), .d(n3), .clk(clk) );
  D_FF_29 generate_adder_regs_4__adder_reg ( .q(so[4]), .d(n4), .clk(clk) );
  D_FF_28 generate_adder_regs_5__adder_reg ( .q(so[5]), .d(n5), .clk(clk) );
  D_FF_27 generate_adder_regs_6__adder_reg ( .q(so[6]), .d(n6), .clk(clk) );
  D_FF_26 generate_adder_regs_7__adder_reg ( .q(so[7]), .d(n7), .clk(clk) );
  D_FF_25 generate_adder_regs_8__adder_reg ( .q(so[8]), .d(n8), .clk(clk) );
  D_FF_24 generate_adder_regs_9__adder_reg ( .q(so[9]), .d(n9), .clk(clk) );
  D_FF_23 generate_adder_regs_10__adder_reg ( .q(so[10]), .d(n10), .clk(clk)
         );
  D_FF_22 generate_adder_regs_11__adder_reg ( .q(so[11]), .d(n11), .clk(clk)
         );
  D_FF_21 generate_adder_regs_12__adder_reg ( .q(so[12]), .d(n12), .clk(clk)
         );
  D_FF_20 generate_adder_regs_13__adder_reg ( .q(so[13]), .d(n13), .clk(clk)
         );
  D_FF_19 generate_adder_regs_14__adder_reg ( .q(so[14]), .d(n14), .clk(clk)
         );
  D_FF_18 generate_adder_regs_15__adder_reg ( .q(so[15]), .d(n15), .clk(clk)
         );
  D_FF_17 generate_adder_regs_16__adder_reg ( .q(so[16]), .d(n16), .clk(clk)
         );
  D_FF_16 generate_adder_regs_17__adder_reg ( .q(so[17]), .d(n17), .clk(clk)
         );
  D_FF_15 generate_adder_regs_18__adder_reg ( .q(so[18]), .d(n18), .clk(clk)
         );
  D_FF_14 generate_adder_regs_19__adder_reg ( .q(so[19]), .d(n19), .clk(clk)
         );
  D_FF_13 generate_adder_regs_20__adder_reg ( .q(so[20]), .d(n20), .clk(clk)
         );
  D_FF_12 generate_adder_regs_21__adder_reg ( .q(so[21]), .d(n21), .clk(clk)
         );
  D_FF_11 generate_adder_regs_22__adder_reg ( .q(so[22]), .d(n22), .clk(clk)
         );
  D_FF_10 generate_adder_regs_23__adder_reg ( .q(so[23]), .d(n23), .clk(clk)
         );
  D_FF_9 generate_adder_regs_24__adder_reg ( .q(so[24]), .d(n24), .clk(clk) );
  D_FF_8 generate_adder_regs_25__adder_reg ( .q(so[25]), .d(n25), .clk(clk) );
  D_FF_7 generate_adder_regs_26__adder_reg ( .q(so[26]), .d(n26), .clk(clk) );
  D_FF_6 generate_adder_regs_27__adder_reg ( .q(so[27]), .d(n27), .clk(clk) );
  D_FF_5 generate_adder_regs_28__adder_reg ( .q(so[28]), .d(n28), .clk(clk) );
  D_FF_4 generate_adder_regs_29__adder_reg ( .q(so[29]), .d(n29), .clk(clk) );
  D_FF_3 generate_adder_regs_30__adder_reg ( .q(so[30]), .d(n30), .clk(clk) );
  D_FF_2 generate_adder_regs_31__adder_reg ( .q(so[31]), .d(n31), .clk(clk) );
  D_FF_1 c_result ( .q(co), .d(n32), .clk(clk) );
  CKBD1BWP20P90 U1 ( .I(si[1]), .Z(n1) );
  CKBD1BWP20P90 U2 ( .I(si[2]), .Z(n2) );
  CKBD1BWP20P90 U3 ( .I(si[3]), .Z(n3) );
  CKBD1BWP20P90 U4 ( .I(si[4]), .Z(n4) );
  CKBD1BWP20P90 U5 ( .I(si[5]), .Z(n5) );
  CKBD1BWP20P90 U6 ( .I(si[6]), .Z(n6) );
  CKBD1BWP20P90 U7 ( .I(si[7]), .Z(n7) );
  CKBD1BWP20P90 U8 ( .I(si[8]), .Z(n8) );
  CKBD1BWP20P90 U9 ( .I(si[9]), .Z(n9) );
  CKBD1BWP20P90 U10 ( .I(si[10]), .Z(n10) );
  CKBD1BWP20P90 U11 ( .I(si[11]), .Z(n11) );
  CKBD1BWP20P90 U12 ( .I(si[12]), .Z(n12) );
  CKBD1BWP20P90 U13 ( .I(si[13]), .Z(n13) );
  CKBD1BWP20P90 U14 ( .I(si[14]), .Z(n14) );
  CKBD1BWP20P90 U15 ( .I(si[15]), .Z(n15) );
  CKBD1BWP20P90 U16 ( .I(si[16]), .Z(n16) );
  CKBD1BWP20P90 U17 ( .I(si[17]), .Z(n17) );
  CKBD1BWP20P90 U18 ( .I(si[18]), .Z(n18) );
  CKBD1BWP20P90 U19 ( .I(si[19]), .Z(n19) );
  CKBD1BWP20P90 U20 ( .I(si[20]), .Z(n20) );
  CKBD1BWP20P90 U21 ( .I(si[21]), .Z(n21) );
  CKBD1BWP20P90 U22 ( .I(si[22]), .Z(n22) );
  CKBD1BWP20P90 U23 ( .I(si[23]), .Z(n23) );
  CKBD1BWP20P90 U24 ( .I(si[24]), .Z(n24) );
  CKBD1BWP20P90 U25 ( .I(si[25]), .Z(n25) );
  CKBD1BWP20P90 U26 ( .I(si[26]), .Z(n26) );
  CKBD1BWP20P90 U27 ( .I(si[27]), .Z(n27) );
  CKBD1BWP20P90 U28 ( .I(si[28]), .Z(n28) );
  CKBD1BWP20P90 U29 ( .I(si[29]), .Z(n29) );
  CKBD1BWP20P90 U30 ( .I(si[30]), .Z(n30) );
  CKBD1BWP20P90 U31 ( .I(si[31]), .Z(n31) );
  CKBD1BWP20P90 U32 ( .I(ci), .Z(n32) );
  CKBD1BWP20P90 U33 ( .I(si[0]), .Z(n33) );
endmodule

