#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 16 15:53:32 2023
# Process ID: 11048
# Current directory: D:/ysy/proj_pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6392 D:\ysy\proj_pipeline\proj_pipeline.xpr
# Log file: D:/ysy/proj_pipeline/vivado.log
# Journal file: D:/ysy/proj_pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ysy/proj_pipeline/proj_pipeline.xpr
INFO: [Project 1-313] Project file moved from 'D:/ysy' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {D:/ysy/proj_pipeline/program.coe}] [get_ips IROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ysy/proj_pipeline/program.coe' provided. It will be converted relative to IP Instance files '../../../../program.coe'
generate_target all [get_files  D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IROM'...
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
reset_run IROM_synth_1
launch_runs -jobs 16 IROM_synth_1
[Sun Jul 16 15:54:25 2023] Launched IROM_synth_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/IROM_synth_1/runme.log
export_simulation -of_objects [get_files D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -directory D:/ysy/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/ysy/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/ysy/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name DRAM -dir d:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {16384} CONFIG.data_width {32} CONFIG.Component_Name {DRAM}] [get_ips DRAM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'DRAM' to 'DRAM' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DRAM'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DRAM'...
catch { config_ip_cache -export [get_ips -all DRAM] }
export_ip_user_files -of_objects [get_files d:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci]
launch_runs -jobs 16 DRAM_synth_1
[Sun Jul 16 15:55:18 2023] Launched DRAM_synth_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/DRAM_synth_1/runme.log
export_simulation -of_objects [get_files d:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci] -directory D:/ysy/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/ysy/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/ysy/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {D:/ysy/proj_pipeline/data_ram.coe}] [get_ips DRAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ysy/proj_pipeline/data_ram.coe' provided. It will be converted relative to IP Instance files '../../../../data_ram.coe'
generate_target all [get_files  d:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DRAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DRAM'...
catch { config_ip_cache -export [get_ips -all DRAM] }
export_ip_user_files -of_objects [get_files d:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci] -no_script -sync -force -quiet
reset_run DRAM_synth_1
launch_runs -jobs 16 DRAM_synth_1
[Sun Jul 16 16:00:04 2023] Launched DRAM_synth_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/DRAM_synth_1/runme.log
export_simulation -of_objects [get_files d:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci] -directory D:/ysy/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/ysy/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/ysy/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Jul 16 16:02:26 2023] Launched DRAM_synth_1, synth_1...
Run output will be captured here:
DRAM_synth_1: D:/ysy/proj_pipeline/proj_pipeline.runs/DRAM_synth_1/runme.log
synth_1: D:/ysy/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Sun Jul 16 16:02:26 2023] Launched impl_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name cpuclk -dir d:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {cpuclk} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {17} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} CONFIG.CLKOUT1_JITTER {203.457} CONFIG.CLKOUT1_PHASE_ERROR {155.540}] [get_ips cpuclk]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'cpuclk' to 'cpuclk' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
generate_target all [get_files  d:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files d:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
launch_runs -jobs 16 cpuclk_synth_1
[Sun Jul 16 16:31:18 2023] Launched cpuclk_synth_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files d:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/ysy/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/ysy/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/ysy/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ysy/proj_pipeline/proj_pipeline.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Jul 16 16:32:46 2023] Launched synth_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Sun Jul 16 16:32:46 2023] Launched impl_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Jul 16 16:36:43 2023] Launched synth_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Sun Jul 16 16:36:43 2023] Launched impl_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/ysy/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ysy/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 16 17:18:22 2023...
