// Seed: 1374902424
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial @(posedge 1 == (id_3)) id_2 = id_1;
  assign module_1.type_3 = 0;
  wire id_4, id_5;
  supply1 id_6, id_7 = -1'h0;
  wire id_8;
  module_2 modCall_1 (
      id_8,
      id_6,
      id_6
  );
endmodule
module module_1 (
    input supply1 id_0,
    id_2
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
