-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--VD1__locked is sdram_pll:inst5|altpll:altpll_component|_locked
VD1__locked = PLL.LOCKED(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANREAD(), .SCANWRITE(), .SCANDATA(), .INCLK(PLD_CLOCKINPUT[1]), .INCLK());

--VD1__clk0 is sdram_pll:inst5|altpll:altpll_component|_clk0
VD1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANREAD(), .SCANWRITE(), .SCANDATA(), .INCLK(PLD_CLOCKINPUT[1]), .INCLK());

--VD1__clk1 is sdram_pll:inst5|altpll:altpll_component|_clk1
VD1__clk1 = PLL.CLK1(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANREAD(), .SCANWRITE(), .SCANDATA(), .INCLK(PLD_CLOCKINPUT[1]), .INCLK());


--M1_ext_flash_bus_readn is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_readn
M1_ext_flash_bus_readn = DFFEAS(M1L921, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_write_n_to_the_ext_flash is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|write_n_to_the_ext_flash
M1_write_n_to_the_ext_flash = DFFEAS(M1L131, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_ior_n_to_the_lan91c111 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ior_n_to_the_lan91c111
N1_ior_n_to_the_lan91c111 = DFFEAS(N1L212, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_iow_n_to_the_lan91c111 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|iow_n_to_the_lan91c111
N1_iow_n_to_the_lan91c111 = DFFEAS(N1L312, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_read_n_to_the_ext_ram is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|read_n_to_the_ext_ram
N1_read_n_to_the_ext_ram = DFFEAS(N1L412, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_select_n_to_the_ext_ram is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|select_n_to_the_ext_ram
N1_select_n_to_the_ext_ram = DFFEAS(N1L512, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_write_n_to_the_ext_ram is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|write_n_to_the_ext_ram
N1_write_n_to_the_ext_ram = DFFEAS(N1L612, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_m_cmd[1] is std_2s60:inst|sdram:the_sdram|m_cmd[1]
BB1_m_cmd[1] = DFFEAS(BB1L2, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_m_cmd[3] is std_2s60:inst|sdram:the_sdram|m_cmd[3]
BB1_m_cmd[3] = DFFEAS(BB1L68, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_m_cmd[2] is std_2s60:inst|sdram:the_sdram|m_cmd[2]
BB1_m_cmd[2] = DFFEAS(BB1L48, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_m_cmd[0] is std_2s60:inst|sdram:the_sdram|m_cmd[0]
BB1_m_cmd[0] = DFFEAS(BB1L3, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--H1_M_alu_result[2] is std_2s60:inst|cpu:the_cpu|M_alu_result[2]
H1_M_alu_result[2] = AMPP_FUNCTION(VD1__clk0, H1L872, E1_data_out, H1_M_stall);


--H1_M_alu_result[3] is std_2s60:inst|cpu:the_cpu|M_alu_result[3]
H1_M_alu_result[3] = AMPP_FUNCTION(VD1__clk0, H1L182, E1_data_out, H1_M_stall);


--U1_d1_reasons_to_wait is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|d1_reasons_to_wait
U1_d1_reasons_to_wait = DFFEAS(U1L24, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--H1_d_read is std_2s60:inst|cpu:the_cpu|d_read
H1_d_read = AMPP_FUNCTION(VD1__clk0, H1_d_read_nxt, E1_data_out);


--H1_M_alu_result[4] is std_2s60:inst|cpu:the_cpu|M_alu_result[4]
H1_M_alu_result[4] = AMPP_FUNCTION(VD1__clk0, H1L882, E1_data_out, H1_M_stall);


--H1_M_alu_result[5] is std_2s60:inst|cpu:the_cpu|M_alu_result[5]
H1_M_alu_result[5] = AMPP_FUNCTION(VD1__clk0, H1L092, E1_data_out, H1L788, H1_M_stall);


--H1_d_write is std_2s60:inst|cpu:the_cpu|d_write
H1_d_write = AMPP_FUNCTION(VD1__clk0, H1_d_write_nxt, E1_data_out);


--M1L13 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_data_master_requests_ext_flash_s1~0
M1L13 = H1_d_read # H1_d_write;


--H1_M_alu_result[6] is std_2s60:inst|cpu:the_cpu|M_alu_result[6]
H1_M_alu_result[6] = AMPP_FUNCTION(VD1__clk0, H1L392, E1_data_out, H1_M_stall);


--H1_M_alu_result[7] is std_2s60:inst|cpu:the_cpu|M_alu_result[7]
H1_M_alu_result[7] = AMPP_FUNCTION(VD1__clk0, H1L592, E1_data_out, H1L788, H1_M_stall);


--S1L2 is std_2s60:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~400
S1L2 = !H1_M_alu_result[6] & H1_M_alu_result[7];


--H1_M_alu_result[11] is std_2s60:inst|cpu:the_cpu|M_alu_result[11]
H1_M_alu_result[11] = AMPP_FUNCTION(VD1__clk0, H1L303, E1_data_out, H1L788, H1_M_stall);


--H1_M_alu_result[9] is std_2s60:inst|cpu:the_cpu|M_alu_result[9]
H1_M_alu_result[9] = AMPP_FUNCTION(VD1__clk0, H1L992, E1_data_out, H1L788, H1_M_stall);


--H1_M_alu_result[10] is std_2s60:inst|cpu:the_cpu|M_alu_result[10]
H1_M_alu_result[10] = AMPP_FUNCTION(VD1__clk0, H1L103, E1_data_out, H1L788, H1_M_stall);


--H1_M_alu_result[8] is std_2s60:inst|cpu:the_cpu|M_alu_result[8]
H1_M_alu_result[8] = AMPP_FUNCTION(VD1__clk0, H1L792, E1_data_out, H1L788, H1_M_stall);


--S1L3 is std_2s60:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~401
S1L3 = H1_M_alu_result[11] & !H1_M_alu_result[9] & !H1_M_alu_result[10] & !H1_M_alu_result[8];


--H1_M_alu_result[16] is std_2s60:inst|cpu:the_cpu|M_alu_result[16]
H1_M_alu_result[16] = AMPP_FUNCTION(VD1__clk0, H1L313, E1_data_out, H1L788, H1_M_stall);


--H1_M_alu_result[14] is std_2s60:inst|cpu:the_cpu|M_alu_result[14]
H1_M_alu_result[14] = AMPP_FUNCTION(VD1__clk0, H1L903, E1_data_out, H1L788, H1_M_stall);


--H1_M_alu_result[15] is std_2s60:inst|cpu:the_cpu|M_alu_result[15]
H1_M_alu_result[15] = AMPP_FUNCTION(VD1__clk0, H1L113, E1_data_out, H1L788, H1_M_stall);


--H1_M_alu_result[12] is std_2s60:inst|cpu:the_cpu|M_alu_result[12]
H1_M_alu_result[12] = AMPP_FUNCTION(VD1__clk0, H1L503, E1_data_out, H1L788, H1_M_stall);


--H1_M_alu_result[17] is std_2s60:inst|cpu:the_cpu|M_alu_result[17]
H1_M_alu_result[17] = AMPP_FUNCTION(VD1__clk0, H1L513, E1_data_out, H1L788, H1_M_stall);


--H1_M_alu_result[13] is std_2s60:inst|cpu:the_cpu|M_alu_result[13]
H1_M_alu_result[13] = AMPP_FUNCTION(VD1__clk0, H1L703, E1_data_out, H1L788, H1_M_stall);


--L1L4 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~275
L1L4 = H1_M_alu_result[17] & !H1_M_alu_result[13] & ( !H1_M_alu_result[16] & !H1_M_alu_result[14] & !H1_M_alu_result[15] & !H1_M_alu_result[12] );


--H1_M_alu_result[19] is std_2s60:inst|cpu:the_cpu|M_alu_result[19]
H1_M_alu_result[19] = AMPP_FUNCTION(VD1__clk0, H1L913, E1_data_out, H1L788, H1_M_stall);


--H1_M_alu_result[20] is std_2s60:inst|cpu:the_cpu|M_alu_result[20]
H1_M_alu_result[20] = AMPP_FUNCTION(VD1__clk0, H1L123, E1_data_out, H1L788, H1_M_stall);


--H1_M_alu_result[18] is std_2s60:inst|cpu:the_cpu|M_alu_result[18]
H1_M_alu_result[18] = AMPP_FUNCTION(VD1__clk0, H1L713, E1_data_out, H1L788, H1_M_stall);


--L1L5 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~276
L1L5 = H1_M_alu_result[20] & !H1_M_alu_result[18];


--H1_M_alu_result[24] is std_2s60:inst|cpu:the_cpu|M_alu_result[24]
H1_M_alu_result[24] = AMPP_FUNCTION(VD1__clk0, H1L923, E1_data_out, H1L788, H1_M_stall);


--H1_M_alu_result[21] is std_2s60:inst|cpu:the_cpu|M_alu_result[21]
H1_M_alu_result[21] = AMPP_FUNCTION(VD1__clk0, H1L323, E1_data_out, H1L788, H1_M_stall);


--H1_M_alu_result[22] is std_2s60:inst|cpu:the_cpu|M_alu_result[22]
H1_M_alu_result[22] = AMPP_FUNCTION(VD1__clk0, H1L523, E1_data_out, H1L788, H1_M_stall);


--H1_M_alu_result[23] is std_2s60:inst|cpu:the_cpu|M_alu_result[23]
H1_M_alu_result[23] = AMPP_FUNCTION(VD1__clk0, H1L723, E1_data_out, H1L788, H1_M_stall);


--H1_M_alu_result[25] is std_2s60:inst|cpu:the_cpu|M_alu_result[25]
H1_M_alu_result[25] = AMPP_FUNCTION(VD1__clk0, H1L133, E1_data_out, H1L788, H1_M_stall);


--N1L25 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_requests_ext_ram_s1~264
N1L25 = H1_M_alu_result[25] & ( !H1_M_alu_result[24] & !H1_M_alu_result[21] & !H1_M_alu_result[22] & !H1_M_alu_result[23] );


--S1L4 is std_2s60:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~402
S1L4 = L1L5 & N1L25 & ( S1L2 & S1L3 & L1L4 & !H1_M_alu_result[19] );


--U1L23 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_data_master_qualified_request_lcd_display_control_slave~96
U1L23 = !H1_M_alu_result[4] & !H1_M_alu_result[5] & M1L13 & S1L4;


--U1_lcd_display_control_slave_wait_counter[4] is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[4]
U1_lcd_display_control_slave_wait_counter[4] = DFFEAS(U1L93, VD1__clk0, !E1_data_out,  ,  ,  ,  , U1L05,  );


--U1_lcd_display_control_slave_wait_counter[3] is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[3]
U1_lcd_display_control_slave_wait_counter[3] = DFFEAS(U1L83, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--U1_lcd_display_control_slave_wait_counter[0] is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[0]
U1_lcd_display_control_slave_wait_counter[0] = DFFEAS(U1L53, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--U1_lcd_display_control_slave_wait_counter[2] is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[2]
U1_lcd_display_control_slave_wait_counter[2] = DFFEAS(U1L73, VD1__clk0, !E1_data_out,  ,  ,  ,  , U1L05,  );


--U1_lcd_display_control_slave_wait_counter[1] is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[1]
U1_lcd_display_control_slave_wait_counter[1] = DFFEAS(U1L63, VD1__clk0, !E1_data_out,  ,  ,  ,  , U1L05,  );


--U1L1 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|LessThan~209
U1L1 = U1_lcd_display_control_slave_wait_counter[1] & ( !U1_lcd_display_control_slave_wait_counter[4] # !U1_lcd_display_control_slave_wait_counter[3] ) # !U1_lcd_display_control_slave_wait_counter[1] & ( !U1_lcd_display_control_slave_wait_counter[4] # !U1_lcd_display_control_slave_wait_counter[3] # !U1_lcd_display_control_slave_wait_counter[0] & !U1_lcd_display_control_slave_wait_counter[2] );


--U1_lcd_display_control_slave_wait_counter[6] is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[6]
U1_lcd_display_control_slave_wait_counter[6] = DFFEAS(U1L14, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--U1_lcd_display_control_slave_wait_counter[5] is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[5]
U1_lcd_display_control_slave_wait_counter[5] = DFFEAS(U1L04, VD1__clk0, !E1_data_out,  ,  ,  ,  , U1L05,  );


--U1L2 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|LessThan~210
U1L2 = !U1_lcd_display_control_slave_wait_counter[6] & !U1_lcd_display_control_slave_wait_counter[5];


--H1_M_mem_byte_en[0] is std_2s60:inst|cpu:the_cpu|M_mem_byte_en[0]
H1_M_mem_byte_en[0] = AMPP_FUNCTION(VD1__clk0, H1L964, E1_data_out, H1_M_stall);


--U1L3 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|LessThan~211
U1L3 = U1_lcd_display_control_slave_wait_counter[5] & ( !U1_lcd_display_control_slave_wait_counter[4] # !U1_lcd_display_control_slave_wait_counter[3] & !U1_lcd_display_control_slave_wait_counter[2] & !U1_lcd_display_control_slave_wait_counter[1] ) # !U1_lcd_display_control_slave_wait_counter[5];


--T1L1 is std_2s60:inst|lcd_display:the_lcd_display|LCD_E~365
T1L1 = H1_d_write & !U1_lcd_display_control_slave_wait_counter[6] & H1_M_mem_byte_en[0] & U1L3;


--T1L2 is std_2s60:inst|lcd_display:the_lcd_display|LCD_E~366
T1L2 = U1L2 & T1L1 & ( U1_d1_reasons_to_wait & U1L23 & (!U1L1 # H1_d_read) ) # !U1L2 & T1L1 & ( U1_d1_reasons_to_wait & U1L23 ) # U1L2 & !T1L1 & ( U1_d1_reasons_to_wait & H1_d_read & U1L23 & U1L1 );


--M1_select_n_to_the_ext_flash is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|select_n_to_the_ext_flash
M1_select_n_to_the_ext_flash = DFFEAS(M1L031, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--DB1_data_out[15] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[15]
DB1_data_out[15] = DFFEAS(H1_M_st_data[15], VD1__clk0, !E1_data_out,  , DB1L1,  ,  ,  ,  );


--DB1_data_out[14] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[14]
DB1_data_out[14] = DFFEAS(H1_M_st_data[14], VD1__clk0, !E1_data_out,  , DB1L1,  ,  ,  ,  );


--DB1_data_out[13] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[13]
DB1_data_out[13] = DFFEAS(H1_M_st_data[13], VD1__clk0, !E1_data_out,  , DB1L1,  ,  ,  ,  );


--DB1_data_out[12] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[12]
DB1_data_out[12] = DFFEAS(H1_M_st_data[12], VD1__clk0, !E1_data_out,  , DB1L1,  ,  ,  ,  );


--DB1_data_out[11] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[11]
DB1_data_out[11] = DFFEAS(H1_M_st_data[11], VD1__clk0, !E1_data_out,  , DB1L1,  ,  ,  ,  );


--DB1_data_out[10] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[10]
DB1_data_out[10] = DFFEAS(H1_M_st_data[10], VD1__clk0, !E1_data_out,  , DB1L1,  ,  ,  ,  );


--DB1_data_out[9] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[9]
DB1_data_out[9] = DFFEAS(H1_M_st_data[9], VD1__clk0, !E1_data_out,  , DB1L1,  ,  ,  ,  );


--DB1_data_out[8] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[8]
DB1_data_out[8] = DFFEAS(H1_M_st_data[8], VD1__clk0, !E1_data_out,  , DB1L1,  ,  ,  ,  );


--DB1_data_out[7] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[7]
DB1_data_out[7] = DFFEAS(H1_M_st_data[7], VD1__clk0, !E1_data_out,  , DB1L1,  ,  ,  ,  );


--DB1_data_out[6] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[6]
DB1_data_out[6] = DFFEAS(H1_M_st_data[6], VD1__clk0, !E1_data_out,  , DB1L1,  ,  ,  ,  );


--DB1_data_out[5] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[5]
DB1_data_out[5] = DFFEAS(H1_M_st_data[5], VD1__clk0, !E1_data_out,  , DB1L1,  ,  ,  ,  );


--DB1_data_out[4] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[4]
DB1_data_out[4] = DFFEAS(H1_M_st_data[4], VD1__clk0, !E1_data_out,  , DB1L1,  ,  ,  ,  );


--DB1_data_out[3] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[3]
DB1_data_out[3] = DFFEAS(H1_M_st_data[3], VD1__clk0, !E1_data_out,  , DB1L1,  ,  ,  ,  );


--DB1_data_out[2] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[2]
DB1_data_out[2] = DFFEAS(H1_M_st_data[2], VD1__clk0, !E1_data_out,  , DB1L1,  ,  ,  ,  );


--DB1_data_out[1] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[1]
DB1_data_out[1] = DFFEAS(H1_M_st_data[1], VD1__clk0, !E1_data_out,  , DB1L1,  ,  ,  ,  );


--DB1_data_out[0] is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|data_out[0]
DB1_data_out[0] = DFFEAS(H1_M_st_data[0], VD1__clk0, !E1_data_out,  , DB1L1,  ,  ,  ,  );


--N1_ext_ram_bus_byteenablen[3] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_byteenablen[3]
N1_ext_ram_bus_byteenablen[3] = DFFEAS(N1L802, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_ext_ram_bus_byteenablen[2] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_byteenablen[2]
N1_ext_ram_bus_byteenablen[2] = DFFEAS(N1L902, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_ext_ram_bus_byteenablen[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_byteenablen[1]
N1_ext_ram_bus_byteenablen[1] = DFFEAS(N1L012, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_ext_ram_bus_byteenablen[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_byteenablen[0]
N1_ext_ram_bus_byteenablen[0] = DFFEAS(N1L112, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_ext_flash_bus_address[23] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[23]
M1_ext_flash_bus_address[23] = DFFEAS(H1_M_alu_result[23], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_tag[11],  ,  , !M1L69);


--M1_ext_flash_bus_address[22] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[22]
M1_ext_flash_bus_address[22] = DFFEAS(H1_M_alu_result[22], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_tag[10],  ,  , !M1L69);


--M1_ext_flash_bus_address[21] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[21]
M1_ext_flash_bus_address[21] = DFFEAS(H1_M_alu_result[21], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_tag[9],  ,  , !M1L69);


--M1_ext_flash_bus_address[20] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[20]
M1_ext_flash_bus_address[20] = DFFEAS(H1_M_alu_result[20], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_tag[8],  ,  , !M1L69);


--M1_ext_flash_bus_address[19] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[19]
M1_ext_flash_bus_address[19] = DFFEAS(H1_M_alu_result[19], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_tag[7],  ,  , !M1L69);


--M1_ext_flash_bus_address[18] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[18]
M1_ext_flash_bus_address[18] = DFFEAS(H1_M_alu_result[18], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_tag[6],  ,  , !M1L69);


--M1_ext_flash_bus_address[17] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[17]
M1_ext_flash_bus_address[17] = DFFEAS(H1_M_alu_result[17], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_tag[5],  ,  , !M1L69);


--M1_ext_flash_bus_address[16] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[16]
M1_ext_flash_bus_address[16] = DFFEAS(H1_M_alu_result[16], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_tag[4],  ,  , !M1L69);


--M1_ext_flash_bus_address[15] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[15]
M1_ext_flash_bus_address[15] = DFFEAS(H1_M_alu_result[15], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_tag[3],  ,  , !M1L69);


--M1_ext_flash_bus_address[14] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[14]
M1_ext_flash_bus_address[14] = DFFEAS(H1_M_alu_result[14], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_tag[2],  ,  , !M1L69);


--M1_ext_flash_bus_address[13] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[13]
M1_ext_flash_bus_address[13] = DFFEAS(H1_M_alu_result[13], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_tag[1],  ,  , !M1L69);


--M1_ext_flash_bus_address[12] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[12]
M1_ext_flash_bus_address[12] = DFFEAS(H1_M_alu_result[12], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_tag[0],  ,  , !M1L69);


--M1_ext_flash_bus_address[11] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[11]
M1_ext_flash_bus_address[11] = DFFEAS(H1_M_alu_result[11], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_line[6],  ,  , !M1L69);


--M1_ext_flash_bus_address[10] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[10]
M1_ext_flash_bus_address[10] = DFFEAS(H1_M_alu_result[10], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_line[5],  ,  , !M1L69);


--M1_ext_flash_bus_address[9] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[9]
M1_ext_flash_bus_address[9] = DFFEAS(H1_M_alu_result[9], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_line[4],  ,  , !M1L69);


--M1_ext_flash_bus_address[8] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[8]
M1_ext_flash_bus_address[8] = DFFEAS(H1_M_alu_result[8], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_line[3],  ,  , !M1L69);


--M1_ext_flash_bus_address[7] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[7]
M1_ext_flash_bus_address[7] = DFFEAS(H1_M_alu_result[7], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_line[2],  ,  , !M1L69);


--M1_ext_flash_bus_address[6] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[6]
M1_ext_flash_bus_address[6] = DFFEAS(H1_M_alu_result[6], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_line[1],  ,  , !M1L69);


--M1_ext_flash_bus_address[5] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[5]
M1_ext_flash_bus_address[5] = DFFEAS(H1_M_alu_result[5], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_line[0],  ,  , !M1L69);


--M1_ext_flash_bus_address[4] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[4]
M1_ext_flash_bus_address[4] = DFFEAS(H1_M_alu_result[4], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_ap_offset[2],  ,  , !M1L69);


--M1_ext_flash_bus_address[3] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[3]
M1_ext_flash_bus_address[3] = DFFEAS(H1_M_alu_result[3], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_ap_offset[1],  ,  , !M1L69);


--M1_ext_flash_bus_address[2] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[2]
M1_ext_flash_bus_address[2] = DFFEAS(H1_M_alu_result[2], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_ap_offset[0],  ,  , !M1L69);


--M1_ext_flash_bus_address[1] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[1]
M1_ext_flash_bus_address[1] = DFFEAS(J1_cpu_data_master_dbs_address[1], VD1__clk0, !E1_data_out,  ,  , K1_cpu_instruction_master_dbs_address[1],  ,  , !M1L69);


--M1_ext_flash_bus_address[0] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_address[0]
M1_ext_flash_bus_address[0] = DFFEAS(J1_cpu_data_master_dbs_address[0], VD1__clk0, !E1_data_out,  ,  , K1_cpu_instruction_master_dbs_address[0],  ,  , !M1L69);


--V1_data_out[7] is std_2s60:inst|led_pio:the_led_pio|data_out[7]
V1_data_out[7] = DFFEAS(H1_M_st_data[7], VD1__clk0, !E1_data_out,  , V1L2,  ,  ,  ,  );


--V1_data_out[6] is std_2s60:inst|led_pio:the_led_pio|data_out[6]
V1_data_out[6] = DFFEAS(H1_M_st_data[6], VD1__clk0, !E1_data_out,  , V1L2,  ,  ,  ,  );


--V1_data_out[5] is std_2s60:inst|led_pio:the_led_pio|data_out[5]
V1_data_out[5] = DFFEAS(H1_M_st_data[5], VD1__clk0, !E1_data_out,  , V1L2,  ,  ,  ,  );


--V1_data_out[4] is std_2s60:inst|led_pio:the_led_pio|data_out[4]
V1_data_out[4] = DFFEAS(H1_M_st_data[4], VD1__clk0, !E1_data_out,  , V1L2,  ,  ,  ,  );


--V1_data_out[3] is std_2s60:inst|led_pio:the_led_pio|data_out[3]
V1_data_out[3] = DFFEAS(H1_M_st_data[3], VD1__clk0, !E1_data_out,  , V1L2,  ,  ,  ,  );


--V1_data_out[2] is std_2s60:inst|led_pio:the_led_pio|data_out[2]
V1_data_out[2] = DFFEAS(H1_M_st_data[2], VD1__clk0, !E1_data_out,  , V1L2,  ,  ,  ,  );


--V1_data_out[1] is std_2s60:inst|led_pio:the_led_pio|data_out[1]
V1_data_out[1] = DFFEAS(H1_M_st_data[1], VD1__clk0, !E1_data_out,  , V1L2,  ,  ,  ,  );


--V1_data_out[0] is std_2s60:inst|led_pio:the_led_pio|data_out[0]
V1_data_out[0] = DFFEAS(H1_M_st_data[0], VD1__clk0, !E1_data_out,  , V1L2,  ,  ,  ,  );


--BB1_m_addr[11] is std_2s60:inst|sdram:the_sdram|m_addr[11]
BB1_m_addr[11] = DFFEAS(BB1L4, VD1__clk0, !E1_data_out,  , BB1L462,  ,  , BB1L523,  );


--BB1_m_addr[10] is std_2s60:inst|sdram:the_sdram|m_addr[10]
BB1_m_addr[10] = DFFEAS(BB1L7, VD1__clk0, !E1_data_out,  , BB1L462,  ,  , BB1L523,  );


--BB1_m_addr[9] is std_2s60:inst|sdram:the_sdram|m_addr[9]
BB1_m_addr[9] = DFFEAS(BB1L8, VD1__clk0, !E1_data_out,  , BB1L462,  ,  , BB1L523,  );


--BB1_m_addr[8] is std_2s60:inst|sdram:the_sdram|m_addr[8]
BB1_m_addr[8] = DFFEAS(BB1L9, VD1__clk0, !E1_data_out,  , BB1L462,  ,  , BB1L523,  );


--BB1_m_addr[7] is std_2s60:inst|sdram:the_sdram|m_addr[7]
BB1_m_addr[7] = DFFEAS(BB1L29, VD1__clk0, !E1_data_out,  , BB1L462, VCC,  ,  , BB1_m_state.001000000);


--BB1_m_addr[6] is std_2s60:inst|sdram:the_sdram|m_addr[6]
BB1_m_addr[6] = DFFEAS(BB1L19, VD1__clk0, !E1_data_out,  , BB1L462, VCC,  ,  , BB1_m_state.001000000);


--BB1_m_addr[5] is std_2s60:inst|sdram:the_sdram|m_addr[5]
BB1_m_addr[5] = DFFEAS(BB1L11, VD1__clk0, !E1_data_out,  , BB1L462,  ,  ,  ,  );


--BB1_m_addr[4] is std_2s60:inst|sdram:the_sdram|m_addr[4]
BB1_m_addr[4] = DFFEAS(BB1L21, VD1__clk0, !E1_data_out,  , BB1L462,  ,  ,  ,  );


--BB1_m_addr[3] is std_2s60:inst|sdram:the_sdram|m_addr[3]
BB1_m_addr[3] = DFFEAS(BB1L09, VD1__clk0, !E1_data_out,  , BB1L462, VCC,  ,  , BB1_m_state.001000000);


--BB1_m_addr[2] is std_2s60:inst|sdram:the_sdram|m_addr[2]
BB1_m_addr[2] = DFFEAS(BB1L98, VD1__clk0, !E1_data_out,  , BB1L462, VCC,  ,  , BB1_m_state.001000000);


--BB1_m_addr[1] is std_2s60:inst|sdram:the_sdram|m_addr[1]
BB1_m_addr[1] = DFFEAS(BB1L88, VD1__clk0, !E1_data_out,  , BB1L462, VCC,  ,  , BB1_m_state.001000000);


--BB1_m_addr[0] is std_2s60:inst|sdram:the_sdram|m_addr[0]
BB1_m_addr[0] = DFFEAS(BB1L78, VD1__clk0, !E1_data_out,  , BB1L462, VCC,  ,  , BB1_m_state.001000000);


--BB1_m_bank[1] is std_2s60:inst|sdram:the_sdram|m_bank[1]
BB1_m_bank[1] = DFFEAS(QD1L781, VD1__clk0, !E1_data_out,  , BB1L453, BB1_active_addr[21],  ,  , BB1L172);


--BB1_m_bank[0] is std_2s60:inst|sdram:the_sdram|m_bank[0]
BB1_m_bank[0] = DFFEAS(QD1L471, VD1__clk0, !E1_data_out,  , BB1L453, BB1_active_addr[8],  ,  , BB1L172);


--BB1_m_dqm[3] is std_2s60:inst|sdram:the_sdram|m_dqm[3]
BB1_m_dqm[3] = DFFEAS(QD1L561, VD1__clk0, !E1_data_out,  , BB1L453, BB1_active_dqm[3],  ,  , BB1L172);


--BB1_m_dqm[2] is std_2s60:inst|sdram:the_sdram|m_dqm[2]
BB1_m_dqm[2] = DFFEAS(QD1L461, VD1__clk0, !E1_data_out,  , BB1L453, BB1_active_dqm[2],  ,  , BB1L172);


--BB1_m_dqm[1] is std_2s60:inst|sdram:the_sdram|m_dqm[1]
BB1_m_dqm[1] = DFFEAS(QD1L361, VD1__clk0, !E1_data_out,  , BB1L453, BB1_active_dqm[1],  ,  , BB1L172);


--BB1_m_dqm[0] is std_2s60:inst|sdram:the_sdram|m_dqm[0]
BB1_m_dqm[0] = DFFEAS(QD1L261, VD1__clk0, !E1_data_out,  , BB1L453, BB1_active_dqm[0],  ,  , BB1L172);


--N1_ext_ram_bus_address[19] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[19]
N1_ext_ram_bus_address[19] = DFFEAS(H1_M_alu_result[19], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_tag[7],  ,  , N1L711);


--N1_ext_ram_bus_address[18] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[18]
N1_ext_ram_bus_address[18] = DFFEAS(H1_M_alu_result[18], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_tag[6],  ,  , N1L711);


--N1_ext_ram_bus_address[17] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[17]
N1_ext_ram_bus_address[17] = DFFEAS(H1_M_alu_result[17], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_tag[5],  ,  , N1L711);


--N1_ext_ram_bus_address[16] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[16]
N1_ext_ram_bus_address[16] = DFFEAS(H1_M_alu_result[16], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_tag[4],  ,  , N1L711);


--N1_ext_ram_bus_address[15] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15]
N1_ext_ram_bus_address[15] = DFFEAS(H1_M_alu_result[15], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_tag[3],  ,  , N1L711);


--N1_ext_ram_bus_address[14] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14]
N1_ext_ram_bus_address[14] = DFFEAS(H1_M_alu_result[14], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_tag[2],  ,  , N1L711);


--N1_ext_ram_bus_address[13] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]
N1_ext_ram_bus_address[13] = DFFEAS(H1_M_alu_result[13], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_tag[1],  ,  , N1L711);


--N1_ext_ram_bus_address[12] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[12]
N1_ext_ram_bus_address[12] = DFFEAS(H1_M_alu_result[12], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_tag[0],  ,  , N1L711);


--N1_ext_ram_bus_address[11] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[11]
N1_ext_ram_bus_address[11] = DFFEAS(H1_M_alu_result[11], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_line[6],  ,  , N1L711);


--N1_ext_ram_bus_address[10] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[10]
N1_ext_ram_bus_address[10] = DFFEAS(H1_M_alu_result[10], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_line[5],  ,  , N1L711);


--N1_ext_ram_bus_address[9] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[9]
N1_ext_ram_bus_address[9] = DFFEAS(H1_M_alu_result[9], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_line[4],  ,  , N1L711);


--N1_ext_ram_bus_address[8] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[8]
N1_ext_ram_bus_address[8] = DFFEAS(H1_M_alu_result[8], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_line[3],  ,  , N1L711);


--N1_ext_ram_bus_address[7] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[7]
N1_ext_ram_bus_address[7] = DFFEAS(H1_M_alu_result[7], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_line[2],  ,  , N1L711);


--N1_ext_ram_bus_address[6] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[6]
N1_ext_ram_bus_address[6] = DFFEAS(H1_M_alu_result[6], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_line[1],  ,  , N1L711);


--N1_ext_ram_bus_address[5] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[5]
N1_ext_ram_bus_address[5] = DFFEAS(H1_M_alu_result[5], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_line[0],  ,  , N1L711);


--N1_ext_ram_bus_address[4] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[4]
N1_ext_ram_bus_address[4] = DFFEAS(H1_M_alu_result[4], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_ap_offset[2],  ,  , N1L711);


--N1_ext_ram_bus_address[3] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[3]
N1_ext_ram_bus_address[3] = DFFEAS(H1_M_alu_result[3], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_ap_offset[1],  ,  , N1L711);


--N1_ext_ram_bus_address[2] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[2]
N1_ext_ram_bus_address[2] = DFFEAS(H1_M_alu_result[2], VD1__clk0, !E1_data_out,  ,  , H1_ic_fill_ap_offset[0],  ,  , N1L711);


--N1_ext_ram_bus_address[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[1]
N1_ext_ram_bus_address[1] = DFFEAS(N1L702, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_be_n_to_the_ext_ram[3] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[3]
N1_be_n_to_the_ext_ram[3] = DFFEAS(N1L302, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_be_n_to_the_ext_ram[2] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[2]
N1_be_n_to_the_ext_ram[2] = DFFEAS(N1L402, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_be_n_to_the_ext_ram[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[1]
N1_be_n_to_the_ext_ram[1] = DFFEAS(N1L502, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_be_n_to_the_ext_ram[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[0]
N1_be_n_to_the_ext_ram[0] = DFFEAS(N1L602, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--TD1_txd is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|txd
TD1_txd = DFFEAS(TD1L67, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--A1L6 is altera_internal_jtag~TDO
A1L6 = EQUATION NOT SUPPORTED;

--A1L7 is altera_internal_jtag~TMSUTAP
A1L7 = EQUATION NOT SUPPORTED;

--A1L5 is altera_internal_jtag~TCKUTAP
A1L5 = EQUATION NOT SUPPORTED;

--altera_internal_jtag is altera_internal_jtag
altera_internal_jtag = EQUATION NOT SUPPORTED;

--A1L4 is altera_internal_jtag~SHIFTUSER
A1L4 = EQUATION NOT SUPPORTED;

--A1L8 is altera_internal_jtag~UPDATEUSER
A1L8 = EQUATION NOT SUPPORTED;

--A1L3 is altera_internal_jtag~RUNIDLEUSER
A1L3 = EQUATION NOT SUPPORTED;


--M1_ext_flash_s1_wait_counter[4] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_wait_counter[4]
M1_ext_flash_s1_wait_counter[4] = DFFEAS(M1L701, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_d1_reasons_to_wait is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_reasons_to_wait
M1_d1_reasons_to_wait = DFFEAS(M1L19, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--H1_i_read is std_2s60:inst|cpu:the_cpu|i_read
H1_i_read = AMPP_FUNCTION(VD1__clk0, H1L1771, E1_data_out);


--K1_cpu_instruction_master_latency_counter[1] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter[1]
K1_cpu_instruction_master_latency_counter[1] = DFFEAS(K1L061, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--K1_cpu_instruction_master_latency_counter[0] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter[0]
K1_cpu_instruction_master_latency_counter[0] = DFFEAS(K1L851, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[1] is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register[1]
CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[1] = DFFEAS(CB1L33, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[2] is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register[2]
CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[2] = DFFEAS(CB1L43, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[6] is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register[6]
CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[6] = DFFEAS(CB1L53, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--Y1L7 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|cpu_instruction_master_qualified_request_onchip_ram_64_kbytes_s1~94
Y1L7 = !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[1] & !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[2] & !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[6];


--CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[0] is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register[0]
CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[0] = DFFEAS(CB1L63, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[5] is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register[5]
CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[5] = DFFEAS(CB1L73, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[3] is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register[3]
CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[3] = DFFEAS(CB1L83, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[4] is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register[4]
CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[4] = DFFEAS(CB1L93, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--Y1L8 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|cpu_instruction_master_qualified_request_onchip_ram_64_kbytes_s1~95
Y1L8 = !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[0] & !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[5] & !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[3] & !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[4];


--M1L23 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_instruction_master_qualified_request_ext_flash_s1~0
M1L23 = !Y1L7 # !Y1L8 # K1_cpu_instruction_master_latency_counter[1] & K1_cpu_instruction_master_latency_counter[0];


--M1_ext_flash_bus_avalon_slave_slavearbiterlockenable is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_slavearbiterlockenable
M1_ext_flash_bus_avalon_slave_slavearbiterlockenable = DFFEAS(M1L101, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_last_cycle_cpu_data_master_granted_slave_ext_flash_s1 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|last_cycle_cpu_data_master_granted_slave_ext_flash_s1
M1_last_cycle_cpu_data_master_granted_slave_ext_flash_s1 = DFFEAS(M1L621, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_cpu_data_master_requests_ext_flash_s1 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_data_master_requests_ext_flash_s1
M1_cpu_data_master_requests_ext_flash_s1 = !H1_M_alu_result[24] & !H1_M_alu_result[25] & (H1_d_read # H1_d_write);


--M1L33 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_instruction_master_qualified_request_ext_flash_s1~2
M1L33 = M1_cpu_data_master_requests_ext_flash_s1 & ( !H1_i_read & (M1_ext_flash_bus_avalon_slave_slavearbiterlockenable & M1_last_cycle_cpu_data_master_granted_slave_ext_flash_s1) # H1_i_read & (M1_ext_flash_bus_avalon_slave_slavearbiterlockenable & M1_last_cycle_cpu_data_master_granted_slave_ext_flash_s1 # M1L23) ) # !M1_cpu_data_master_requests_ext_flash_s1 & ( H1_i_read & M1L23 );


--H1_ic_fill_tag[12] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[12]
H1_ic_fill_tag[12] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[22], E1_data_out, H1_D_ic_fill_starting);


--H1_ic_fill_tag[13] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[13]
H1_ic_fill_tag[13] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[23], E1_data_out, H1_D_ic_fill_starting);


--M1L83 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_instruction_master_requests_ext_flash_s1~22
M1L83 = H1_i_read & !H1_ic_fill_tag[12] & !H1_ic_fill_tag[13];


--M1_last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1
M1_last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1 = DFFEAS(M1L821, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1]
M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] = DFFEAS(M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0]
M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0] = DFFEAS(M1L92, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1L32 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_data_master_qualified_request_ext_flash_s1~151
M1L32 = M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] & M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0] & ( H1_d_write & !H1_d_read & !H1_M_alu_result[24] & !H1_M_alu_result[25] ) # !M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] & M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0] & ( H1_d_write & !H1_d_read & !H1_M_alu_result[24] & !H1_M_alu_result[25] ) # M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] & !M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0] & ( H1_d_write & !H1_d_read & !H1_M_alu_result[24] & !H1_M_alu_result[25] ) # !M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] & !M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0] & ( !H1_M_alu_result[24] & !H1_M_alu_result[25] & (H1_d_read # H1_d_write) );


--J1_cpu_data_master_no_byte_enables_and_last_term is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_no_byte_enables_and_last_term
J1_cpu_data_master_no_byte_enables_and_last_term = DFFEAS(J1L032, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--H1_M_mem_byte_en[1] is std_2s60:inst|cpu:the_cpu|M_mem_byte_en[1]
H1_M_mem_byte_en[1] = AMPP_FUNCTION(VD1__clk0, H1L664, E1_data_out, H1_M_stall);


--H1_M_mem_byte_en[2] is std_2s60:inst|cpu:the_cpu|M_mem_byte_en[2]
H1_M_mem_byte_en[2] = AMPP_FUNCTION(VD1__clk0, H1L764, E1_data_out, H1_M_stall);


--H1_M_mem_byte_en[3] is std_2s60:inst|cpu:the_cpu|M_mem_byte_en[3]
H1_M_mem_byte_en[3] = AMPP_FUNCTION(VD1__clk0, H1L864, E1_data_out, H1_M_stall);


--J1_cpu_data_master_dbs_address[0] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]
J1_cpu_data_master_dbs_address[0] = DFFEAS(J1L7, VD1__clk0, !E1_data_out,  , J1L6,  ,  ,  ,  );


--J1_cpu_data_master_dbs_address[1] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]
J1_cpu_data_master_dbs_address[1] = DFFEAS(J1L01, VD1__clk0, !E1_data_out,  , J1L9,  ,  ,  ,  );


--M1L22 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_data_master_byteenable_ext_flash_s1~16
M1L22 = J1_cpu_data_master_dbs_address[0] & J1_cpu_data_master_dbs_address[1] & ( H1_M_mem_byte_en[3] ) # !J1_cpu_data_master_dbs_address[0] & J1_cpu_data_master_dbs_address[1] & ( H1_M_mem_byte_en[2] ) # J1_cpu_data_master_dbs_address[0] & !J1_cpu_data_master_dbs_address[1] & ( H1_M_mem_byte_en[1] ) # !J1_cpu_data_master_dbs_address[0] & !J1_cpu_data_master_dbs_address[1] & ( H1_M_mem_byte_en[0] );


--M1L42 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_data_master_qualified_request_ext_flash_s1~152
M1L42 = !M1L22 # J1_cpu_data_master_no_byte_enables_and_last_term;


--M1L52 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_data_master_qualified_request_ext_flash_s1~153
M1L52 = M1L32 & M1L42 & ( !H1_d_write & (!M1_ext_flash_bus_avalon_slave_slavearbiterlockenable # !M1L83 # !M1_last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1) ) # M1L32 & !M1L42 & ( !M1_ext_flash_bus_avalon_slave_slavearbiterlockenable # !M1L83 # !M1_last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1 );


--M1L88 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_begins_xfer~37
M1L88 = !M1_d1_reasons_to_wait & (!M1L33 & M1L83 # M1L52);


--M1_ext_flash_bus_avalon_slave_arb_addend[1] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_addend[1]
M1_ext_flash_bus_avalon_slave_arb_addend[1] = DFFEAS(M1L97, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_ext_flash_bus_avalon_slave_arb_addend[0] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_addend[0]
M1_ext_flash_bus_avalon_slave_arb_addend[0] = DFFEAS(M1L77, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1L59 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_grant_vector[0]~103
M1L59 = M1_ext_flash_bus_avalon_slave_arb_addend[0] & ( !M1L33 & M1L83 & !M1L52 & M1_ext_flash_bus_avalon_slave_arb_addend[1] ) # !M1_ext_flash_bus_avalon_slave_arb_addend[0] & ( !M1L33 & M1L83 );


--M1L69 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_grant_vector[1]~104
M1L69 = M1_ext_flash_bus_avalon_slave_arb_addend[0] & ( M1L52 & M1_ext_flash_bus_avalon_slave_arb_addend[1] ) # !M1_ext_flash_bus_avalon_slave_arb_addend[0] & ( M1L52 & (!M1L83 # M1_ext_flash_bus_avalon_slave_arb_addend[1] # M1L33) );


--M1L09 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_end_xfer~21
M1L09 = !M1L59 & (!H1_d_read # !M1L69);


--M1L921 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|p1_ext_flash_bus_readn~21
M1L921 = !M1_ext_flash_s1_wait_counter[4] & !M1L88 & !M1L09;


--E1_data_out is std_2s60:inst|std_2s60_reset_clk_domain_synch_module:std_2s60_reset_clk_domain_synch|data_out
E1_data_out = DFFEAS(E1_data_in_d1, VD1__clk0, B1L1,  ,  ,  ,  ,  ,  );


--M1_ext_flash_s1_wait_counter[3] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_wait_counter[3]
M1_ext_flash_s1_wait_counter[3] = DFFEAS(M1L601, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_ext_flash_s1_wait_counter[2] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_wait_counter[2]
M1_ext_flash_s1_wait_counter[2] = DFFEAS(M1L501, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_ext_flash_s1_in_a_write_cycle is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_in_a_write_cycle
M1_ext_flash_s1_in_a_write_cycle = !H1_d_write # !M1L69;


--M1L131 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|p1_write_n_to_the_ext_flash~97
M1L131 = !M1_ext_flash_s1_in_a_write_cycle & ( !M1L88 & (!M1_ext_flash_s1_wait_counter[4] $ (!M1_ext_flash_s1_wait_counter[3] & !M1_ext_flash_s1_wait_counter[2])) );


--N1_d1_reasons_to_wait is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_reasons_to_wait
N1_d1_reasons_to_wait = DFFEAS(N1L431, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_read_data_valid_ext_ram_s1_shift_register[1]
N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[1] = DFFEAS(N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[0], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_read_data_valid_ext_ram_s1_shift_register[0]
N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[0] = DFFEAS(N1L64, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1L04 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_qualified_request_ext_ram_s1~99
N1L04 = N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[1] & N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[0] & ( H1_d_write & !H1_d_read & !H1_M_alu_result[20] & N1L25 ) # !N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[1] & N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[0] & ( H1_d_write & !H1_d_read & !H1_M_alu_result[20] & N1L25 ) # N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[0] & ( H1_d_write & !H1_d_read & !H1_M_alu_result[20] & N1L25 ) # !N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[0] & ( !H1_M_alu_result[20] & N1L25 & (H1_d_read # H1_d_write) );


--N1_cpu_data_master_requests_lan91c111_s1 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_requests_lan91c111_s1
N1_cpu_data_master_requests_lan91c111_s1 = L1L5 & N1L25 & ( M1L13 & H1_M_alu_result[16] & !H1_M_alu_result[17] & !H1_M_alu_result[19] );


--N1_cpu_data_master_read_data_valid_lan91c111_s1_shift_register[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_read_data_valid_lan91c111_s1_shift_register[1]
N1_cpu_data_master_read_data_valid_lan91c111_s1_shift_register[1] = DFFEAS(N1_cpu_data_master_read_data_valid_lan91c111_s1_shift_register[0], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_cpu_data_master_read_data_valid_lan91c111_s1_shift_register[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_read_data_valid_lan91c111_s1_shift_register[0]
N1_cpu_data_master_read_data_valid_lan91c111_s1_shift_register[0] = DFFEAS(N1L05, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1L14 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_qualified_request_lan91c111_s1~99
N1L14 = !H1_d_read # !N1_cpu_data_master_read_data_valid_lan91c111_s1_shift_register[1] & !N1_cpu_data_master_read_data_valid_lan91c111_s1_shift_register[0];


--N1L24 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_qualified_request_lan91c111_s1~100
N1L24 = N1_cpu_data_master_requests_lan91c111_s1 & N1L14;


--H1_ic_fill_tag[8] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[8]
H1_ic_fill_tag[8] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[18], E1_data_out, H1_D_ic_fill_starting);


--H1_ic_fill_tag[10] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[10]
H1_ic_fill_tag[10] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[20], E1_data_out, H1_D_ic_fill_starting);


--H1_ic_fill_tag[9] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[9]
H1_ic_fill_tag[9] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[19], E1_data_out, H1_D_ic_fill_starting);


--H1_ic_fill_tag[11] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[11]
H1_ic_fill_tag[11] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[21], E1_data_out, H1_D_ic_fill_starting);


--N1L122 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reduce_nor~80
N1L122 = !H1_ic_fill_tag[11] & ( !H1_ic_fill_tag[12] & H1_ic_fill_tag[13] & !H1_ic_fill_tag[10] & !H1_ic_fill_tag[9] );


--N1L912 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reduce_nor~3
N1L912 = !N1L122 # H1_ic_fill_tag[8];


--N1L251 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_s1_in_a_read_cycle~41
N1L251 = H1_i_read & !M1L23 & !N1L912;


--H1_ic_fill_tag[5] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[5]
H1_ic_fill_tag[5] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[15], E1_data_out, H1_D_ic_fill_starting);


--H1_ic_fill_tag[4] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[4]
H1_ic_fill_tag[4] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[14], E1_data_out, H1_D_ic_fill_starting);


--H1_ic_fill_tag[7] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[7]
H1_ic_fill_tag[7] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[17], E1_data_out, H1_D_ic_fill_starting);


--H1_ic_fill_tag[6] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[6]
H1_ic_fill_tag[6] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[16], E1_data_out, H1_D_ic_fill_starting);


--N1L812 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reduce_nor~2
N1L812 = H1_ic_fill_tag[7] & H1_ic_fill_tag[6] # !H1_ic_fill_tag[7] & H1_ic_fill_tag[6] # H1_ic_fill_tag[7] & !H1_ic_fill_tag[6] # !H1_ic_fill_tag[7] & !H1_ic_fill_tag[6] & ( !H1_ic_fill_tag[8] # !N1L122 # !H1_ic_fill_tag[4] # H1_ic_fill_tag[5] );


--N1L891 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_in_a_read_cycle~49
N1L891 = H1_i_read & !M1L23 & !N1L812;


--N1_ext_ram_bus_avalon_slave_begins_xfer is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer
N1_ext_ram_bus_avalon_slave_begins_xfer = N1L891 & ( !N1_d1_reasons_to_wait ) # !N1L891 & ( !N1_d1_reasons_to_wait & (N1L251 # N1L24 # N1L04) );


--N1_lan91c111_s1_wait_counter[2] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_wait_counter[2]
N1_lan91c111_s1_wait_counter[2] = DFFEAS(N1L591, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_lan91c111_s1_wait_counter[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_wait_counter[1]
N1_lan91c111_s1_wait_counter[1] = DFFEAS(N1L491, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_ext_ram_bus_avalon_slave_arb_addend[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[0]
N1_ext_ram_bus_avalon_slave_arb_addend[0] = DFFEAS(N1L521, VD1__clk0, !E1_data_out,  , N1L222,  ,  ,  ,  );


--N1L2 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~396
N1L2_adder_eqn = ( !N1_ext_ram_bus_avalon_slave_arb_addend[0] ) + ( !H1_i_read # M1L23 # N1L812 ) + ( GND );
N1L2 = SUM(N1L2_adder_eqn);

--N1L3 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~397
N1L3_adder_eqn = ( !N1_ext_ram_bus_avalon_slave_arb_addend[0] ) + ( !H1_i_read # M1L23 # N1L812 ) + ( GND );
N1L3 = CARRY(N1L3_adder_eqn);


--N1_ext_ram_bus_avalon_slave_arb_addend[3] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[3]
N1_ext_ram_bus_avalon_slave_arb_addend[3] = DFFEAS(N1L621, VD1__clk0, !E1_data_out,  , N1L222,  ,  ,  ,  );


--N1_ext_ram_bus_avalon_slave_arb_addend[2] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[2]
N1_ext_ram_bus_avalon_slave_arb_addend[2] = DFFEAS(N1L721, VD1__clk0, !E1_data_out,  , N1L222,  ,  ,  ,  );


--N1_ext_ram_bus_avalon_slave_arb_addend[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[1]
N1_ext_ram_bus_avalon_slave_arb_addend[1] = DFFEAS(N1L821, VD1__clk0, !E1_data_out,  , N1L222,  ,  ,  ,  );


--N1L6 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~400
N1L6_adder_eqn = ( N1_ext_ram_bus_avalon_slave_arb_addend[1] ) + ( !N1L24 ) + ( N1L3 );
N1L6 = SUM(N1L6_adder_eqn);

--N1L7 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~401
N1L7_adder_eqn = ( N1_ext_ram_bus_avalon_slave_arb_addend[1] ) + ( !N1L24 ) + ( N1L3 );
N1L7 = CARRY(N1L7_adder_eqn);


--N1L01 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~404
N1L01_adder_eqn = ( N1_ext_ram_bus_avalon_slave_arb_addend[2] ) + ( !H1_i_read # M1L23 # N1L912 ) + ( N1L7 );
N1L01 = SUM(N1L01_adder_eqn);

--N1L11 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~405
N1L11_adder_eqn = ( N1_ext_ram_bus_avalon_slave_arb_addend[2] ) + ( !H1_i_read # M1L23 # N1L912 ) + ( N1L7 );
N1L11 = CARRY(N1L11_adder_eqn);


--N1L41 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~408
N1L41_adder_eqn = ( N1_ext_ram_bus_avalon_slave_arb_addend[3] ) + ( !N1L04 ) + ( N1L11 );
N1L41 = SUM(N1L41_adder_eqn);

--N1L51 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~409
N1L51_adder_eqn = ( N1_ext_ram_bus_avalon_slave_arb_addend[3] ) + ( !N1L04 ) + ( N1L11 );
N1L51 = CARRY(N1L51_adder_eqn);


--N1L81 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~412
N1L81_adder_eqn = ( !H1_i_read # M1L23 # N1L812 ) + ( GND ) + ( N1L51 );
N1L81 = SUM(N1L81_adder_eqn);

--N1L91 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~413
N1L91_adder_eqn = ( !H1_i_read # M1L23 # N1L812 ) + ( GND ) + ( N1L51 );
N1L91 = CARRY(N1L91_adder_eqn);


--N1_ext_ram_bus_avalon_slave_grant_vector[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[0]
N1_ext_ram_bus_avalon_slave_grant_vector[0] = N1L81 # N1L2;


--N1L731 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[0]~189
N1L731 = N1L891 & N1_ext_ram_bus_avalon_slave_grant_vector[0];


--N1L22 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~416
N1L22_adder_eqn = ( !N1L24 ) + ( GND ) + ( N1L91 );
N1L22 = SUM(N1L22_adder_eqn);

--N1L32 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~417
N1L32_adder_eqn = ( !N1L24 ) + ( GND ) + ( N1L91 );
N1L32 = CARRY(N1L32_adder_eqn);


--N1L52 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~419
N1L52 = !N1L6 & !N1L22;


--N1L831 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[1]~190
N1L831 = N1_cpu_data_master_requests_lan91c111_s1 & N1L14 & !N1L52;


--N1L212 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ior_n_to_the_lan91c111~22
N1L212 = N1L731 & N1L831 & ( !N1_ext_ram_bus_avalon_slave_begins_xfer & !N1_lan91c111_s1_wait_counter[2] & !N1_lan91c111_s1_wait_counter[1] ) # !N1L731 & N1L831 & ( H1_d_read & !N1_ext_ram_bus_avalon_slave_begins_xfer & !N1_lan91c111_s1_wait_counter[2] & !N1_lan91c111_s1_wait_counter[1] ) # N1L731 & !N1L831 & ( !N1_ext_ram_bus_avalon_slave_begins_xfer & !N1_lan91c111_s1_wait_counter[2] & !N1_lan91c111_s1_wait_counter[1] );


--N1L312 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_iow_n_to_the_lan91c111~18
N1L312 = N1L831 & ( H1_d_write & !N1_ext_ram_bus_avalon_slave_begins_xfer & !N1_lan91c111_s1_wait_counter[2] & N1_lan91c111_s1_wait_counter[1] );


--N1L72 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~421
N1L72_adder_eqn = ( !H1_i_read # M1L23 # N1L912 ) + ( GND ) + ( N1L32 );
N1L72 = SUM(N1L72_adder_eqn);

--N1L82 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~422
N1L82_adder_eqn = ( !H1_i_read # M1L23 # N1L912 ) + ( GND ) + ( N1L32 );
N1L82 = CARRY(N1L82_adder_eqn);


--N1_ext_ram_bus_avalon_slave_grant_vector[2] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[2]
N1_ext_ram_bus_avalon_slave_grant_vector[2] = N1L72 # N1L01;


--N1L041 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[2]~191
N1L041 = H1_i_read & !M1L23 & !N1L912 & N1_ext_ram_bus_avalon_slave_grant_vector[2];


--N1L13 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~425
N1L13_adder_eqn = ( !N1L04 ) + ( GND ) + ( N1L82 );
N1L13 = SUM(N1L13_adder_eqn);


--N1L43 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~428
N1L43 = !N1L41 & !N1L13;


--N1L651 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_s1_waits_for_read~22
N1L651 = H1_d_read & N1L04 & !N1L43 # N1L041;


--N1L412 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_read_n_to_the_ext_ram~16
N1L412 = !N1_ext_ram_bus_avalon_slave_begins_xfer & N1L651;


--N1L512 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_select_n_to_the_ext_ram~2
N1L512 = N1L04 & !N1L43 # N1L041;


--N1_ext_ram_s1_wait_counter[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_s1_wait_counter[1]
N1_ext_ram_s1_wait_counter[1] = DFFEAS(N1L151, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_ext_ram_s1_wait_counter[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_s1_wait_counter[0]
N1_ext_ram_s1_wait_counter[0] = DFFEAS(N1L051, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1L751 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_s1_waits_for_write~2
N1L751 = H1_d_write & N1L04 & !N1L43;


--N1L612 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_write_n_to_the_ext_ram~22
N1L612 = !N1_ext_ram_bus_avalon_slave_begins_xfer & N1L751 & (N1_ext_ram_s1_wait_counter[0] # N1_ext_ram_s1_wait_counter[1]);


--BB1_m_state.000010000 is std_2s60:inst|sdram:the_sdram|m_state.000010000
BB1_m_state.000010000 = DFFEAS(BB1L12, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_m_state.000001000 is std_2s60:inst|sdram:the_sdram|m_state.000001000
BB1_m_state.000001000 = DFFEAS(BB1L22, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1L523 is std_2s60:inst|sdram:the_sdram|m_state.000000001~70
BB1L523 = BB1_m_state.000001000 # BB1_m_state.000010000;


--BB1_m_state.000000001 is std_2s60:inst|sdram:the_sdram|m_state.000000001
BB1_m_state.000000001 = DFFEAS(BB1L03, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_m_state.010000000 is std_2s60:inst|sdram:the_sdram|m_state.010000000
BB1_m_state.010000000 = DFFEAS(BB1L13, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_i_cmd[1] is std_2s60:inst|sdram:the_sdram|i_cmd[1]
BB1_i_cmd[1] = DFFEAS(BB1L23, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_init_done is std_2s60:inst|sdram:the_sdram|init_done
BB1_init_done = DFFEAS(VCC, VD1__clk0, !E1_data_out,  , BB1_i_state.101,  ,  ,  ,  );


--BB1_f_pop is std_2s60:inst|sdram:the_sdram|f_pop
BB1_f_pop = DFFEAS(BB1L43, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--QD1_entries[1] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]
QD1_entries[1] = DFFEAS(QD1L5, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--QD1_entries[0] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]
QD1_entries[0] = DFFEAS(QD1L3, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--QD1L091 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|reduce_nor~1
QD1L091 = QD1_entries[0] # QD1_entries[1];


--BB1_active_cs_n is std_2s60:inst|sdram:the_sdram|active_cs_n
BB1_active_cs_n = DFFEAS(BB1L811, VD1__clk0,  ,  , BB1L911,  ,  ,  ,  );


--BB1_active_addr[12] is std_2s60:inst|sdram:the_sdram|active_addr[12]
BB1_active_addr[12] = DFFEAS(QD1L871, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_rd_address is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address
QD1_rd_address = DFFEAS(QD1L921, VD1__clk0, !E1_data_out,  , BB1_f_select,  ,  ,  ,  );


--QD1_entry_1[48] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[48]
QD1_entry_1[48] = DFFEAS(CB1L75, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[48] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[48]
QD1_entry_0[48] = DFFEAS(CB1L75, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--BB1L973 is std_2s60:inst|sdram:the_sdram|row_match~3
BB1L973 = !BB1_active_addr[12] $ (!QD1_rd_address & (!QD1_entry_0[48]) # QD1_rd_address & !QD1_entry_1[48]);


--BB1_active_addr[18] is std_2s60:inst|sdram:the_sdram|active_addr[18]
BB1_active_addr[18] = DFFEAS(QD1L481, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[54] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[54]
QD1_entry_1[54] = DFFEAS(CB1L36, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[54] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[54]
QD1_entry_0[54] = DFFEAS(CB1L36, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L481 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[54]~531
QD1L481 = !QD1_rd_address & (QD1_entry_0[54]) # QD1_rd_address & QD1_entry_1[54];


--BB1_active_addr[16] is std_2s60:inst|sdram:the_sdram|active_addr[16]
BB1_active_addr[16] = DFFEAS(QD1L281, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[52] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[52]
QD1_entry_1[52] = DFFEAS(CB1L16, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[52] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[52]
QD1_entry_0[52] = DFFEAS(CB1L16, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L281 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[52]~532
QD1L281 = !QD1_rd_address & (QD1_entry_0[52]) # QD1_rd_address & QD1_entry_1[52];


--BB1L933 is std_2s60:inst|sdram:the_sdram|pending~65
BB1L933 = BB1_active_addr[16] & QD1L281 & ( !BB1_active_cs_n & !BB1L973 & (!BB1_active_addr[18] $ QD1L481) ) # !BB1_active_addr[16] & !QD1L281 & ( !BB1_active_cs_n & !BB1L973 & (!BB1_active_addr[18] $ QD1L481) );


--BB1_active_addr[14] is std_2s60:inst|sdram:the_sdram|active_addr[14]
BB1_active_addr[14] = DFFEAS(QD1L081, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[50] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[50]
QD1_entry_1[50] = DFFEAS(CB1L95, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[50] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[50]
QD1_entry_0[50] = DFFEAS(CB1L95, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L081 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[50]~533
QD1L081 = !QD1_rd_address & (QD1_entry_0[50]) # QD1_rd_address & QD1_entry_1[50];


--BB1_active_addr[19] is std_2s60:inst|sdram:the_sdram|active_addr[19]
BB1_active_addr[19] = DFFEAS(QD1L581, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[55] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[55]
QD1_entry_1[55] = DFFEAS(CB1L46, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[55] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[55]
QD1_entry_0[55] = DFFEAS(CB1L46, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L581 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[55]~534
QD1L581 = !QD1_rd_address & (QD1_entry_0[55]) # QD1_rd_address & QD1_entry_1[55];


--BB1L043 is std_2s60:inst|sdram:the_sdram|pending~66
BB1L043 = !BB1_active_addr[14] & !QD1L081 & (!BB1_active_addr[19] $ QD1L581) # BB1_active_addr[14] & QD1L081 & (!BB1_active_addr[19] $ QD1L581);


--BB1_active_addr[20] is std_2s60:inst|sdram:the_sdram|active_addr[20]
BB1_active_addr[20] = DFFEAS(QD1L681, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[56] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[56]
QD1_entry_1[56] = DFFEAS(CB1L56, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[56] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[56]
QD1_entry_0[56] = DFFEAS(CB1L56, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L681 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[56]~535
QD1L681 = !QD1_rd_address & (QD1_entry_0[56]) # QD1_rd_address & QD1_entry_1[56];


--BB1_active_addr[11] is std_2s60:inst|sdram:the_sdram|active_addr[11]
BB1_active_addr[11] = DFFEAS(QD1L771, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[47] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[47]
QD1_entry_1[47] = DFFEAS(CB1L65, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[47] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[47]
QD1_entry_0[47] = DFFEAS(CB1L65, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L771 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[47]~536
QD1L771 = !QD1_rd_address & (QD1_entry_0[47]) # QD1_rd_address & QD1_entry_1[47];


--BB1L143 is std_2s60:inst|sdram:the_sdram|pending~67
BB1L143 = !BB1_active_addr[20] & !QD1L681 & (!BB1_active_addr[11] $ QD1L771) # BB1_active_addr[20] & QD1L681 & (!BB1_active_addr[11] $ QD1L771);


--BB1_active_addr[21] is std_2s60:inst|sdram:the_sdram|active_addr[21]
BB1_active_addr[21] = DFFEAS(QD1L781, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[57] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[57]
QD1_entry_1[57] = DFFEAS(CB1L66, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[57] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[57]
QD1_entry_0[57] = DFFEAS(CB1L66, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--BB1L912 is std_2s60:inst|sdram:the_sdram|bank_match~1
BB1L912 = !BB1_active_addr[21] $ (!QD1_rd_address & (!QD1_entry_0[57]) # QD1_rd_address & !QD1_entry_1[57]);


--BB1_active_addr[10] is std_2s60:inst|sdram:the_sdram|active_addr[10]
BB1_active_addr[10] = DFFEAS(QD1L671, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[46] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[46]
QD1_entry_1[46] = DFFEAS(CB1L55, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[46] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[46]
QD1_entry_0[46] = DFFEAS(CB1L55, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L671 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[46]~537
QD1L671 = !QD1_rd_address & (QD1_entry_0[46]) # QD1_rd_address & QD1_entry_1[46];


--BB1_active_addr[8] is std_2s60:inst|sdram:the_sdram|active_addr[8]
BB1_active_addr[8] = DFFEAS(QD1L471, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[44] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[44]
QD1_entry_1[44] = DFFEAS(CB1L35, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[44] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[44]
QD1_entry_0[44] = DFFEAS(CB1L35, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--BB1L812 is std_2s60:inst|sdram:the_sdram|bank_match~0
BB1L812 = !BB1_active_addr[8] $ (!QD1_rd_address & (!QD1_entry_0[44]) # QD1_rd_address & !QD1_entry_1[44]);


--BB1_active_rnw is std_2s60:inst|sdram:the_sdram|active_rnw
BB1_active_rnw = DFFEAS(QD1L881, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[58] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[58]
QD1_entry_1[58] = DFFEAS(CB1_sdram_s1_in_a_write_cycle, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[58] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[58]
QD1_entry_0[58] = DFFEAS(CB1_sdram_s1_in_a_write_cycle, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L881 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[58]~538
QD1L881 = !QD1_rd_address & (QD1_entry_0[58]) # QD1_rd_address & QD1_entry_1[58];


--BB1L243 is std_2s60:inst|sdram:the_sdram|pending~68
BB1L243 = BB1_active_rnw & QD1L881 & ( !BB1L912 & !BB1L812 & (!BB1_active_addr[10] $ QD1L671) ) # !BB1_active_rnw & !QD1L881 & ( !BB1L912 & !BB1L812 & (!BB1_active_addr[10] $ QD1L671) );


--BB1_active_addr[17] is std_2s60:inst|sdram:the_sdram|active_addr[17]
BB1_active_addr[17] = DFFEAS(QD1L381, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[53] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[53]
QD1_entry_1[53] = DFFEAS(CB1L26, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[53] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[53]
QD1_entry_0[53] = DFFEAS(CB1L26, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--BB1L183 is std_2s60:inst|sdram:the_sdram|row_match~8
BB1L183 = !BB1_active_addr[17] $ (!QD1_rd_address & (!QD1_entry_0[53]) # QD1_rd_address & !QD1_entry_1[53]);


--BB1_active_addr[15] is std_2s60:inst|sdram:the_sdram|active_addr[15]
BB1_active_addr[15] = DFFEAS(QD1L181, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[51] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[51]
QD1_entry_1[51] = DFFEAS(CB1L06, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[51] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[51]
QD1_entry_0[51] = DFFEAS(CB1L06, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L181 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[51]~539
QD1L181 = !QD1_rd_address & (QD1_entry_0[51]) # QD1_rd_address & QD1_entry_1[51];


--BB1_active_addr[13] is std_2s60:inst|sdram:the_sdram|active_addr[13]
BB1_active_addr[13] = DFFEAS(QD1L971, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[49] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[49]
QD1_entry_1[49] = DFFEAS(CB1L85, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[49] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[49]
QD1_entry_0[49] = DFFEAS(CB1L85, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--BB1L083 is std_2s60:inst|sdram:the_sdram|row_match~4
BB1L083 = !BB1_active_addr[13] $ (!QD1_rd_address & (!QD1_entry_0[49]) # QD1_rd_address & !QD1_entry_1[49]);


--BB1_active_addr[9] is std_2s60:inst|sdram:the_sdram|active_addr[9]
BB1_active_addr[9] = DFFEAS(QD1L571, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[45] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[45]
QD1_entry_1[45] = DFFEAS(CB1L45, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[45] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[45]
QD1_entry_0[45] = DFFEAS(CB1L45, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L571 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[45]~540
QD1L571 = !QD1_rd_address & (QD1_entry_0[45]) # QD1_rd_address & QD1_entry_1[45];


--BB1L343 is std_2s60:inst|sdram:the_sdram|pending~69
BB1L343 = BB1_active_addr[9] & QD1L571 & ( !BB1L183 & !BB1L083 & (!BB1_active_addr[15] $ QD1L181) ) # !BB1_active_addr[9] & !QD1L571 & ( !BB1L183 & !BB1L083 & (!BB1_active_addr[15] $ QD1L181) );


--BB1L833 is std_2s60:inst|sdram:the_sdram|pending~2
BB1L833 = BB1L343 & ( BB1L933 & BB1L043 & BB1L143 & BB1L243 );


--BB1L712 is std_2s60:inst|sdram:the_sdram|always5~0
BB1L712 = !BB1_f_pop # QD1L091 & BB1L833;


--BB1L2 is std_2s60:inst|sdram:the_sdram|Select~6409
BB1L2 = BB1_init_done & BB1L712 & ( BB1_m_state.000000001 & (BB1_m_state.010000000 # BB1L523) ) # !BB1_init_done & BB1L712 & ( !BB1_m_state.000000001 & (BB1_i_cmd[1]) # BB1_m_state.000000001 & (BB1_m_state.010000000 # BB1L523) ) # BB1_init_done & !BB1L712 & ( !BB1L523 & BB1_m_state.000000001 & BB1_m_state.010000000 ) # !BB1_init_done & !BB1L712 & ( !BB1L523 & (!BB1_m_state.000000001 & (BB1_i_cmd[1]) # BB1_m_state.000000001 & BB1_m_state.010000000) );


--BB1_refresh_request is std_2s60:inst|sdram:the_sdram|refresh_request
BB1_refresh_request = DFFEAS(BB1L873, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_m_state.001000000 is std_2s60:inst|sdram:the_sdram|m_state.001000000
BB1_m_state.001000000 = DFFEAS(BB1L53, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_m_state.000000100 is std_2s60:inst|sdram:the_sdram|m_state.000000100
BB1_m_state.000000100 = DFFEAS(BB1L04, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_m_next.010000000 is std_2s60:inst|sdram:the_sdram|m_next.010000000
BB1_m_next.010000000 = DFFEAS(BB1L24, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_i_cmd[3] is std_2s60:inst|sdram:the_sdram|i_cmd[3]
BB1_i_cmd[3] = DFFEAS(BB1L34, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_m_state.000000010 is std_2s60:inst|sdram:the_sdram|m_state.000000010
BB1_m_state.000000010 = DFFEAS(BB1L44, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_i_cmd[2] is std_2s60:inst|sdram:the_sdram|i_cmd[2]
BB1_i_cmd[2] = DFFEAS(BB1L54, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_i_cmd[0] is std_2s60:inst|sdram:the_sdram|i_cmd[0]
BB1_i_cmd[0] = DFFEAS(BB1L64, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1L3 is std_2s60:inst|sdram:the_sdram|Select~6410
BB1L3 = BB1_m_state.001000000 & BB1_i_cmd[0] & ( !BB1_m_state.000010000 & (!BB1_init_done # BB1_m_state.000000001) # BB1_m_state.000010000 & BB1L712 & (!BB1_init_done # BB1_m_state.000000001) ) # !BB1_m_state.001000000 & BB1_i_cmd[0] & ( !BB1_m_state.000010000 & !BB1_m_state.000000001 & !BB1_init_done # BB1_m_state.000010000 & BB1L712 & (!BB1_init_done # BB1_m_state.000000001) ) # BB1_m_state.001000000 & !BB1_i_cmd[0] & ( BB1_m_state.000000001 & (!BB1_m_state.000010000 # BB1L712) ) # !BB1_m_state.001000000 & !BB1_i_cmd[0] & ( BB1_m_state.000010000 & BB1_m_state.000000001 & BB1L712 );


--H1_E_ctrl_src2_is_imm is std_2s60:inst|cpu:the_cpu|E_ctrl_src2_is_imm
H1_E_ctrl_src2_is_imm = AMPP_FUNCTION(VD1__clk0, H1L06, E1_data_out, H1_M_stall);


--H1_E_src2_hazard_M is std_2s60:inst|cpu:the_cpu|E_src2_hazard_M
H1_E_src2_hazard_M = AMPP_FUNCTION(VD1__clk0, H1_D_src2_hazard_E, E1_data_out, H1_M_stall);


--H1_M_mul_shift_rot_result[2] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[2]
H1_M_mul_shift_rot_result[2] = AMPP_FUNCTION(VD1__clk0, H1L699, E1_data_out);


--H1_av_ld_data_aligned_or_div[2] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[2]
H1_av_ld_data_aligned_or_div[2] = AMPP_FUNCTION(VD1__clk0, H1L4861, E1_data_out);


--H1_M_ctrl_mul_shift_rot is std_2s60:inst|cpu:the_cpu|M_ctrl_mul_shift_rot
H1_M_ctrl_mul_shift_rot = AMPP_FUNCTION(VD1__clk0, H1_E_ctrl_mul_shift_rot, E1_data_out, H1_M_stall);


--H1_av_ld_or_div_done is std_2s60:inst|cpu:the_cpu|av_ld_or_div_done
H1_av_ld_or_div_done = AMPP_FUNCTION(VD1__clk0, H1_av_ld_aligning_data, E1_data_out);


--H1L8211 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[2]~290
H1L8211 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[2], !H1_M_alu_result[2], !H1_av_ld_data_aligned_or_div[2], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[2] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[2]
H1_E_src2_prelim[2] = AMPP_FUNCTION(VD1__clk0, H1L532, E1_data_out, H1_M_stall);


--H1L217 is std_2s60:inst|cpu:the_cpu|E_src2_reg[2]~256
H1L217 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L8211, !H1_E_src2_prelim[2]);


--H1_E_src1_hazard_M is std_2s60:inst|cpu:the_cpu|E_src1_hazard_M
H1_E_src1_hazard_M = AMPP_FUNCTION(VD1__clk0, H1_D_src1_hazard_E, E1_data_out, H1_M_stall);


--H1_E_src1_prelim[2] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[2]
H1_E_src1_prelim[2] = AMPP_FUNCTION(VD1__clk0, H1L391, E1_data_out, H1_M_stall);


--H1L515 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[2]~456
H1L515 = AMPP_FUNCTION(!H1L8211, !H1_E_src1_hazard_M, !H1_E_src1_prelim[2]);


--H1_E_src2_imm[2] is std_2s60:inst|cpu:the_cpu|E_src2_imm[2]
H1_E_src2_imm[2] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[8], E1_data_out, !H1L14, H1_M_stall);


--H1_M_mul_shift_rot_result[1] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[1]
H1_M_mul_shift_rot_result[1] = AMPP_FUNCTION(VD1__clk0, H1L599, E1_data_out);


--H1_M_alu_result[1] is std_2s60:inst|cpu:the_cpu|M_alu_result[1]
H1_M_alu_result[1] = AMPP_FUNCTION(VD1__clk0, H1L572, E1_data_out, H1_M_stall);


--H1_av_ld_data_aligned_or_div[1] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[1]
H1_av_ld_data_aligned_or_div[1] = AMPP_FUNCTION(VD1__clk0, H1L3861, E1_data_out);


--H1L7211 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[1]~291
H1L7211 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[1], !H1_M_alu_result[1], !H1_av_ld_data_aligned_or_div[1], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[1] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[1]
H1_E_src2_prelim[1] = AMPP_FUNCTION(VD1__clk0, H1L432, E1_data_out, H1_M_stall);


--H1L117 is std_2s60:inst|cpu:the_cpu|E_src2_reg[1]~257
H1L117 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L7211, !H1_E_src2_prelim[1]);


--H1_E_src1_prelim[1] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[1]
H1_E_src1_prelim[1] = AMPP_FUNCTION(VD1__clk0, H1L291, E1_data_out, H1_M_stall);


--H1L415 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[1]~457
H1L415 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L7211, !H1_E_src1_prelim[1]);


--H1_E_src2_imm[1] is std_2s60:inst|cpu:the_cpu|E_src2_imm[1]
H1_E_src2_imm[1] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[7], E1_data_out, !H1L14, H1_M_stall);


--H1_M_mul_shift_rot_result[0] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[0]
H1_M_mul_shift_rot_result[0] = AMPP_FUNCTION(VD1__clk0, H1L499, E1_data_out);


--H1_M_alu_result[0] is std_2s60:inst|cpu:the_cpu|M_alu_result[0]
H1_M_alu_result[0] = AMPP_FUNCTION(VD1__clk0, H1L072, E1_data_out, H1_M_stall);


--H1_av_ld_data_aligned_or_div[0] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[0]
H1_av_ld_data_aligned_or_div[0] = AMPP_FUNCTION(VD1__clk0, H1L2861, E1_data_out);


--H1L6211 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[0]~292
H1L6211 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[0], !H1_M_alu_result[0], !H1_av_ld_data_aligned_or_div[0], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[0] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[0]
H1_E_src2_prelim[0] = AMPP_FUNCTION(VD1__clk0, H1L332, E1_data_out, H1_M_stall);


--H1L017 is std_2s60:inst|cpu:the_cpu|E_src2_reg[0]~258
H1L017 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L6211, !H1_E_src2_prelim[0]);


--H1_E_src1_prelim[0] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[0]
H1_E_src1_prelim[0] = AMPP_FUNCTION(VD1__clk0, H1L191, E1_data_out, H1_M_stall);


--H1L315 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[0]~458
H1L315 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L6211, !H1_E_src1_prelim[0]);


--H1_E_src2_imm[0] is std_2s60:inst|cpu:the_cpu|E_src2_imm[0]
H1_E_src2_imm[0] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[6], E1_data_out, !H1L14, H1_M_stall);


--H1L2021 is std_2s60:inst|cpu:the_cpu|add~2036
H1L2021 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L017, !H1L315, !H1_E_src2_imm[0]);

--H1L3021 is std_2s60:inst|cpu:the_cpu|add~2037
H1L3021 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L017, !H1L315, !H1_E_src2_imm[0]);


--H1L6021 is std_2s60:inst|cpu:the_cpu|add~2040
H1L6021 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L117, !H1L415, !H1_E_src2_imm[1], H1L3021);

--H1L7021 is std_2s60:inst|cpu:the_cpu|add~2041
H1L7021 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L117, !H1L415, !H1_E_src2_imm[1], H1L3021);


--H1L0121 is std_2s60:inst|cpu:the_cpu|add~2044
H1L0121 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L217, !H1L515, !H1_E_src2_imm[2], H1L7021);

--H1L1121 is std_2s60:inst|cpu:the_cpu|add~2045
H1L1121 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L217, !H1L515, !H1_E_src2_imm[2], H1L7021);


--H1L5121 is std_2s60:inst|cpu:the_cpu|add~2049
H1L5121 = AMPP_FUNCTION();


--H1L8121 is std_2s60:inst|cpu:the_cpu|add~2052
H1L8121 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L017, !H1L315, !H1_E_src2_imm[0], H1L5121);

--H1L9121 is std_2s60:inst|cpu:the_cpu|add~2053
H1L9121 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L017, !H1L315, !H1_E_src2_imm[0], H1L5121);


--H1L2221 is std_2s60:inst|cpu:the_cpu|add~2056
H1L2221 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L117, !H1L415, !H1_E_src2_imm[1], H1L9121);

--H1L3221 is std_2s60:inst|cpu:the_cpu|add~2057
H1L3221 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L117, !H1L415, !H1_E_src2_imm[1], H1L9121);


--H1L6221 is std_2s60:inst|cpu:the_cpu|add~2060
H1L6221 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L217, !H1L515, !H1_E_src2_imm[2], H1L3221);

--H1L7221 is std_2s60:inst|cpu:the_cpu|add~2061
H1L7221 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L217, !H1L515, !H1_E_src2_imm[2], H1L3221);


--H1_E_extra_pc[0] is std_2s60:inst|cpu:the_cpu|E_extra_pc[0]
H1_E_extra_pc[0] = AMPP_FUNCTION(VD1__clk0, H1_D_br_taken_waddr_partial[0], H1_D_pc_plus_one[0], E1_data_out, H1L1, H1_M_stall);


--H1_E_logic_op[1] is std_2s60:inst|cpu:the_cpu|E_logic_op[1]
H1_E_logic_op[1] = AMPP_FUNCTION(VD1__clk0, H1L501, E1_data_out, H1_M_stall);


--H1_E_logic_op[0] is std_2s60:inst|cpu:the_cpu|E_logic_op[0]
H1_E_logic_op[0] = AMPP_FUNCTION(VD1__clk0, H1L401, E1_data_out, H1_M_stall);


--H1L085 is std_2s60:inst|cpu:the_cpu|E_src2[2]~1612
H1L085 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L8211, !H1_E_src2_prelim[2], !H1_E_src2_imm[2]);


--H1L672 is std_2s60:inst|cpu:the_cpu|E_alu_result[2]~24458
H1L672 = AMPP_FUNCTION(!H1L515, !H1_E_logic_op[1], !H1_E_logic_op[0], !H1L085);


--H1_E_ctrl_dst_data_sel_pc_plus_one is std_2s60:inst|cpu:the_cpu|E_ctrl_dst_data_sel_pc_plus_one
H1_E_ctrl_dst_data_sel_pc_plus_one = AMPP_FUNCTION(VD1__clk0, H1L43, E1_data_out, H1_M_stall);


--H1_E_ctrl_dst_data_sel_logic_result is std_2s60:inst|cpu:the_cpu|E_ctrl_dst_data_sel_logic_result
H1_E_ctrl_dst_data_sel_logic_result = AMPP_FUNCTION(VD1__clk0, H1_D_ctrl_dst_data_sel_logic_result, E1_data_out, H1_M_stall);


--H1L282 is std_2s60:inst|cpu:the_cpu|E_alu_result[4]~24459
H1L282 = AMPP_FUNCTION(!H1_E_ctrl_dst_data_sel_pc_plus_one, !H1_E_ctrl_dst_data_sel_logic_result);


--H1_E_ctrl_alu_subtract is std_2s60:inst|cpu:the_cpu|E_ctrl_alu_subtract
H1_E_ctrl_alu_subtract = AMPP_FUNCTION(VD1__clk0, H1L22, E1_data_out, H1_M_stall);


--H1L382 is std_2s60:inst|cpu:the_cpu|E_alu_result[4]~24460
H1L382 = AMPP_FUNCTION(!H1_E_ctrl_dst_data_sel_pc_plus_one, !H1_E_ctrl_dst_data_sel_logic_result, !H1_E_ctrl_alu_subtract);


--H1L772 is std_2s60:inst|cpu:the_cpu|E_alu_result[2]~24461
H1L772 = AMPP_FUNCTION(!H1L6221, !H1_E_extra_pc[0], !H1L672, !H1L282, !H1L382);


--H1_E_ctrl_dst_data_sel_cmp is std_2s60:inst|cpu:the_cpu|E_ctrl_dst_data_sel_cmp
H1_E_ctrl_dst_data_sel_cmp = AMPP_FUNCTION(VD1__clk0, H1L03, E1_data_out, H1_M_stall);


--H1_E_ctrl_rdctl_inst is std_2s60:inst|cpu:the_cpu|E_ctrl_rdctl_inst
H1_E_ctrl_rdctl_inst = AMPP_FUNCTION(VD1__clk0, H1_D_op_rdctl, E1_data_out, H1_M_stall);


--H1L482 is std_2s60:inst|cpu:the_cpu|E_alu_result[4]~24462
H1L482 = AMPP_FUNCTION(!H1L282, !H1L382, !H1_E_ctrl_dst_data_sel_cmp, !H1_E_ctrl_rdctl_inst);


--H1L582 is std_2s60:inst|cpu:the_cpu|E_alu_result[4]~24463
H1L582 = AMPP_FUNCTION(!H1L282, !H1L382, !H1_E_ctrl_dst_data_sel_cmp, !H1_E_ctrl_rdctl_inst);


--H1_E_control_rd_data_without_mmu_regs[2] is std_2s60:inst|cpu:the_cpu|E_control_rd_data_without_mmu_regs[2]
H1_E_control_rd_data_without_mmu_regs[2] = AMPP_FUNCTION(VD1__clk0, H1_M_ienable_reg[2], H1_M_ipending_reg[2], E1_data_out, H1L153, H1L1091, H1_M_stall);


--H1L872 is std_2s60:inst|cpu:the_cpu|E_alu_result[2]~24464
H1L872 = AMPP_FUNCTION(!H1L0121, !H1L772, !H1L482, !H1L582, !H1_E_control_rd_data_without_mmu_regs[2]);


--H1_M_valid is std_2s60:inst|cpu:the_cpu|M_valid
H1_M_valid = AMPP_FUNCTION(VD1__clk0, H1L357, E1_data_out, H1_M_stall);


--H1_M_ctrl_ld is std_2s60:inst|cpu:the_cpu|M_ctrl_ld
H1_M_ctrl_ld = AMPP_FUNCTION(VD1__clk0, H1_E_ctrl_ld, E1_data_out, H1_M_stall);


--H1_M_mul_shift_rot_stall is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_stall
H1_M_mul_shift_rot_stall = AMPP_FUNCTION(VD1__clk0, H1_M_mul_shift_rot_stall_nxt, E1_data_out);


--J1_cpu_data_master_waitrequest is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest
J1_cpu_data_master_waitrequest = DFFEAS(J1L202, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--FB1L762 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_wr_strobe~27
FB1L762 = H1_d_write & !J1_cpu_data_master_waitrequest;


--H1_M_stall is std_2s60:inst|cpu:the_cpu|M_stall
H1_M_stall = AMPP_FUNCTION(!H1_av_ld_or_div_done, !H1_M_valid, !H1_M_ctrl_ld, !H1_M_mul_shift_rot_stall, !FB1L762);


--H1_M_mul_shift_rot_result[3] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[3]
H1_M_mul_shift_rot_result[3] = AMPP_FUNCTION(VD1__clk0, H1L799, E1_data_out);


--H1_av_ld_data_aligned_or_div[3] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[3]
H1_av_ld_data_aligned_or_div[3] = AMPP_FUNCTION(VD1__clk0, H1L5861, E1_data_out);


--H1L9211 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[3]~293
H1L9211 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[3], !H1_M_alu_result[3], !H1_av_ld_data_aligned_or_div[3], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[3] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[3]
H1_E_src2_prelim[3] = AMPP_FUNCTION(VD1__clk0, H1L632, E1_data_out, H1_M_stall);


--H1L317 is std_2s60:inst|cpu:the_cpu|E_src2_reg[3]~259
H1L317 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L9211, !H1_E_src2_prelim[3]);


--H1_E_src1_prelim[3] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[3]
H1_E_src1_prelim[3] = AMPP_FUNCTION(VD1__clk0, H1L491, E1_data_out, H1_M_stall);


--H1L615 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[3]~459
H1L615 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L9211, !H1_E_src1_prelim[3]);


--H1_E_src2_imm[3] is std_2s60:inst|cpu:the_cpu|E_src2_imm[3]
H1_E_src2_imm[3] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[9], E1_data_out, !H1L14, H1_M_stall);


--H1L0321 is std_2s60:inst|cpu:the_cpu|add~2064
H1L0321 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L317, !H1L615, !H1_E_src2_imm[3], H1L1121);

--H1L1321 is std_2s60:inst|cpu:the_cpu|add~2065
H1L1321 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L317, !H1L615, !H1_E_src2_imm[3], H1L1121);


--H1L4321 is std_2s60:inst|cpu:the_cpu|add~2068
H1L4321 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L317, !H1L615, !H1_E_src2_imm[3], H1L7221);

--H1L5321 is std_2s60:inst|cpu:the_cpu|add~2069
H1L5321 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L317, !H1L615, !H1_E_src2_imm[3], H1L7221);


--H1_E_extra_pc[1] is std_2s60:inst|cpu:the_cpu|E_extra_pc[1]
H1_E_extra_pc[1] = AMPP_FUNCTION(VD1__clk0, H1_D_br_taken_waddr_partial[1], H1_D_pc_plus_one[1], E1_data_out, H1L1, H1_M_stall);


--H1L185 is std_2s60:inst|cpu:the_cpu|E_src2[3]~1613
H1L185 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L9211, !H1_E_src2_prelim[3], !H1_E_src2_imm[3]);


--H1L972 is std_2s60:inst|cpu:the_cpu|E_alu_result[3]~24465
H1L972 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L615, !H1L185);


--H1L082 is std_2s60:inst|cpu:the_cpu|E_alu_result[3]~24466
H1L082 = AMPP_FUNCTION(!H1L4321, !H1_E_extra_pc[1], !H1L972, !H1L282, !H1L382);


--H1_E_control_rd_data_without_mmu_regs[3] is std_2s60:inst|cpu:the_cpu|E_control_rd_data_without_mmu_regs[3]
H1_E_control_rd_data_without_mmu_regs[3] = AMPP_FUNCTION(VD1__clk0, H1_M_ienable_reg[3], H1_M_ipending_reg[3], E1_data_out, H1L153, H1L1091, H1_M_stall);


--H1L182 is std_2s60:inst|cpu:the_cpu|E_alu_result[3]~24467
H1L182 = AMPP_FUNCTION(!H1L0321, !H1L482, !H1L582, !H1L082, !H1_E_control_rd_data_without_mmu_regs[3]);


--U1L35 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|reduce_nor~34
U1L35 = U1L2 & ( !U1_lcd_display_control_slave_wait_counter[4] & !U1_lcd_display_control_slave_wait_counter[3] & !U1_lcd_display_control_slave_wait_counter[2] & !U1_lcd_display_control_slave_wait_counter[1] );


--U1L25 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|reduce_nor~2
U1L25 = !U1_lcd_display_control_slave_wait_counter[0] & U1L35;


--U1L24 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_end_xfer~11
U1L24 = U1L23 & (!U1_d1_reasons_to_wait # !U1L25);


--H1_E_valid_from_D is std_2s60:inst|cpu:the_cpu|E_valid_from_D
H1_E_valid_from_D = AMPP_FUNCTION(VD1__clk0, H1_D_valid, E1_data_out, H1_M_stall);


--H1_M_pipe_flush is std_2s60:inst|cpu:the_cpu|M_pipe_flush
H1_M_pipe_flush = AMPP_FUNCTION(VD1__clk0, H1L9201, E1_data_out, H1_M_stall);


--H1L257 is std_2s60:inst|cpu:the_cpu|E_valid~28
H1L257 = AMPP_FUNCTION(!H1_E_valid_from_D, !H1_M_pipe_flush);


--H1_latched_oci_tb_hbreak_req is std_2s60:inst|cpu:the_cpu|latched_oci_tb_hbreak_req
H1_latched_oci_tb_hbreak_req = AMPP_FUNCTION(VD1__clk0, H1L9981, E1_data_out);


--FC1_jtag_break is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break
FC1_jtag_break = AMPP_FUNCTION(VD1__clk0, FC1L2, !D1L2);


--H1_hbreak_enabled is std_2s60:inst|cpu:the_cpu|hbreak_enabled
H1_hbreak_enabled = AMPP_FUNCTION(VD1__clk0, H1L8671, E1_data_out, H1L5611);


--H1_wait_for_one_post_bret_inst is std_2s60:inst|cpu:the_cpu|wait_for_one_post_bret_inst
H1_wait_for_one_post_bret_inst = AMPP_FUNCTION(VD1__clk0, H1L4091, E1_data_out);


--H1L9671 is std_2s60:inst|cpu:the_cpu|hbreak_req~22
H1L9671 = AMPP_FUNCTION(!H1_latched_oci_tb_hbreak_req, !FC1_jtag_break, !H1_hbreak_enabled, !H1_wait_for_one_post_bret_inst);


--H1_E_iw[16] is std_2s60:inst|cpu:the_cpu|E_iw[16]
H1_E_iw[16] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[16], E1_data_out, H1_M_stall);


--H1_E_iw[14] is std_2s60:inst|cpu:the_cpu|E_iw[14]
H1_E_iw[14] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[14], E1_data_out, H1_M_stall);


--H1_E_iw[15] is std_2s60:inst|cpu:the_cpu|E_iw[15]
H1_E_iw[15] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[15], E1_data_out, H1_M_stall);


--H1_E_iw[13] is std_2s60:inst|cpu:the_cpu|E_iw[13]
H1_E_iw[13] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[13], E1_data_out, H1_M_stall);


--H1L414 is std_2s60:inst|cpu:the_cpu|E_hbreak_req~40
H1L414 = AMPP_FUNCTION(!H1_E_valid_from_D, !H1_M_pipe_flush, !H1_E_iw[15], !H1_E_iw[13]);


--H1_E_iw[11] is std_2s60:inst|cpu:the_cpu|E_iw[11]
H1_E_iw[11] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[11], E1_data_out, H1_M_stall);


--H1_E_iw[5] is std_2s60:inst|cpu:the_cpu|E_iw[5]
H1_E_iw[5] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[5], E1_data_out, H1_M_stall);


--H1_E_iw[4] is std_2s60:inst|cpu:the_cpu|E_iw[4]
H1_E_iw[4] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[4], E1_data_out, H1_M_stall);


--H1_E_iw[0] is std_2s60:inst|cpu:the_cpu|E_iw[0]
H1_E_iw[0] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[0], E1_data_out, H1_M_stall);


--H1_E_iw[12] is std_2s60:inst|cpu:the_cpu|E_iw[12]
H1_E_iw[12] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[12], E1_data_out, H1_M_stall);


--H1_E_iw[1] is std_2s60:inst|cpu:the_cpu|E_iw[1]
H1_E_iw[1] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[1], E1_data_out, H1_M_stall);


--H1_E_iw[3] is std_2s60:inst|cpu:the_cpu|E_iw[3]
H1_E_iw[3] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[3], E1_data_out, H1_M_stall);


--H1_E_iw[2] is std_2s60:inst|cpu:the_cpu|E_iw[2]
H1_E_iw[2] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[2], E1_data_out, H1_M_stall);


--H1L174 is std_2s60:inst|cpu:the_cpu|E_op_bret~34
H1L174 = AMPP_FUNCTION(!H1_E_iw[12], !H1_E_iw[1], !H1_E_iw[3], !H1_E_iw[2]);


--H1L274 is std_2s60:inst|cpu:the_cpu|E_op_bret~35
H1L274 = AMPP_FUNCTION(!H1_E_iw[11], !H1_E_iw[5], !H1_E_iw[4], !H1_E_iw[0], !H1L174);


--H1_E_hbreak_req is std_2s60:inst|cpu:the_cpu|E_hbreak_req
H1_E_hbreak_req = AMPP_FUNCTION(!H1L9671, !H1_E_iw[16], !H1_E_iw[14], !H1L414, !H1L274);


--H1L3211 is std_2s60:inst|cpu:the_cpu|M_status_reg~12
H1L3211 = AMPP_FUNCTION(!H1_M_stall, !H1L257, !H1_E_hbreak_req);


--H1_E_ctrl_ld is std_2s60:inst|cpu:the_cpu|E_ctrl_ld
H1_E_ctrl_ld = AMPP_FUNCTION(VD1__clk0, H1L64, E1_data_out, H1_M_stall);


--H1_d_read_nxt is std_2s60:inst|cpu:the_cpu|d_read_nxt
H1_d_read_nxt = AMPP_FUNCTION(!H1_d_read, !J1_cpu_data_master_waitrequest, !H1L3211, !H1_E_ctrl_ld);


--H1_M_mul_shift_rot_result[4] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[4]
H1_M_mul_shift_rot_result[4] = AMPP_FUNCTION(VD1__clk0, H1L899, E1_data_out);


--H1_av_ld_data_aligned_or_div[4] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[4]
H1_av_ld_data_aligned_or_div[4] = AMPP_FUNCTION(VD1__clk0, H1L6861, E1_data_out);


--H1L0311 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[4]~294
H1L0311 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[4], !H1_M_alu_result[4], !H1_av_ld_data_aligned_or_div[4], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[4] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[4]
H1_E_src2_prelim[4] = AMPP_FUNCTION(VD1__clk0, H1L732, E1_data_out, H1_M_stall);


--H1L417 is std_2s60:inst|cpu:the_cpu|E_src2_reg[4]~260
H1L417 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L0311, !H1_E_src2_prelim[4]);


--H1_E_src1_prelim[4] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[4]
H1_E_src1_prelim[4] = AMPP_FUNCTION(VD1__clk0, H1L591, E1_data_out, H1_M_stall);


--H1L715 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[4]~460
H1L715 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L0311, !H1_E_src1_prelim[4]);


--H1_E_src2_imm[4] is std_2s60:inst|cpu:the_cpu|E_src2_imm[4]
H1_E_src2_imm[4] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[10], E1_data_out, !H1L14, H1_M_stall);


--H1L8321 is std_2s60:inst|cpu:the_cpu|add~2072
H1L8321 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L417, !H1L715, !H1_E_src2_imm[4], H1L1321);

--H1L9321 is std_2s60:inst|cpu:the_cpu|add~2073
H1L9321 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L417, !H1L715, !H1_E_src2_imm[4], H1L1321);


--H1L2421 is std_2s60:inst|cpu:the_cpu|add~2076
H1L2421 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L417, !H1L715, !H1_E_src2_imm[4], H1L5321);

--H1L3421 is std_2s60:inst|cpu:the_cpu|add~2077
H1L3421 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L417, !H1L715, !H1_E_src2_imm[4], H1L5321);


--H1_E_extra_pc[2] is std_2s60:inst|cpu:the_cpu|E_extra_pc[2]
H1_E_extra_pc[2] = AMPP_FUNCTION(VD1__clk0, H1_D_br_taken_waddr_partial[2], H1_D_pc_plus_one[2], E1_data_out, H1L1, H1_M_stall);


--H1L285 is std_2s60:inst|cpu:the_cpu|E_src2[4]~1614
H1L285 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L0311, !H1_E_src2_prelim[4], !H1_E_src2_imm[4]);


--H1L682 is std_2s60:inst|cpu:the_cpu|E_alu_result[4]~24468
H1L682 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L715, !H1L285);


--H1L782 is std_2s60:inst|cpu:the_cpu|E_alu_result[4]~24469
H1L782 = AMPP_FUNCTION(!H1L2421, !H1_E_extra_pc[2], !H1L682, !H1L282, !H1L382);


--H1_E_control_rd_data_without_mmu_regs[4] is std_2s60:inst|cpu:the_cpu|E_control_rd_data_without_mmu_regs[4]
H1_E_control_rd_data_without_mmu_regs[4] = AMPP_FUNCTION(VD1__clk0, H1_M_ienable_reg[4], H1_M_ipending_reg[4], E1_data_out, H1L153, H1L1091, H1_M_stall);


--H1L882 is std_2s60:inst|cpu:the_cpu|E_alu_result[4]~24470
H1L882 = AMPP_FUNCTION(!H1L8321, !H1L482, !H1L582, !H1L782, !H1_E_control_rd_data_without_mmu_regs[4]);


--H1_M_mul_shift_rot_result[5] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[5]
H1_M_mul_shift_rot_result[5] = AMPP_FUNCTION(VD1__clk0, H1L999, E1_data_out);


--H1_av_ld_data_aligned_or_div[5] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[5]
H1_av_ld_data_aligned_or_div[5] = AMPP_FUNCTION(VD1__clk0, H1L7861, E1_data_out);


--H1L1311 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[5]~295
H1L1311 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[5], !H1_M_alu_result[5], !H1_av_ld_data_aligned_or_div[5], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[5] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[5]
H1_E_src2_prelim[5] = AMPP_FUNCTION(VD1__clk0, H1L832, E1_data_out, H1_M_stall);


--H1L517 is std_2s60:inst|cpu:the_cpu|E_src2_reg[5]~261
H1L517 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L1311, !H1_E_src2_prelim[5]);


--H1_E_src1_prelim[5] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[5]
H1_E_src1_prelim[5] = AMPP_FUNCTION(VD1__clk0, H1L691, E1_data_out, H1_M_stall);


--H1L815 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[5]~461
H1L815 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L1311, !H1_E_src1_prelim[5]);


--H1_E_src2_imm[5] is std_2s60:inst|cpu:the_cpu|E_src2_imm[5]
H1_E_src2_imm[5] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[11], E1_data_out, !H1L14, H1_M_stall);


--H1L6421 is std_2s60:inst|cpu:the_cpu|add~2080
H1L6421 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L517, !H1L815, !H1_E_src2_imm[5], H1L9321);

--H1L7421 is std_2s60:inst|cpu:the_cpu|add~2081
H1L7421 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L517, !H1L815, !H1_E_src2_imm[5], H1L9321);


--H1L0521 is std_2s60:inst|cpu:the_cpu|add~2084
H1L0521 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L517, !H1L815, !H1_E_src2_imm[5], H1L3421);

--H1L1521 is std_2s60:inst|cpu:the_cpu|add~2085
H1L1521 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L517, !H1L815, !H1_E_src2_imm[5], H1L3421);


--H1L385 is std_2s60:inst|cpu:the_cpu|E_src2[5]~1615
H1L385 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L517, !H1_E_src2_imm[5]);


--H1L982 is std_2s60:inst|cpu:the_cpu|E_alu_result[5]~24471
H1L982 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L815, !H1L385);


--H1_E_extra_pc[3] is std_2s60:inst|cpu:the_cpu|E_extra_pc[3]
H1_E_extra_pc[3] = AMPP_FUNCTION(VD1__clk0, H1_D_br_taken_waddr_partial[3], H1_D_pc_plus_one[3], E1_data_out, H1L1, H1_M_stall);


--H1L092 is std_2s60:inst|cpu:the_cpu|E_alu_result[5]~24472
H1L092 = AMPP_FUNCTION(!H1L6421, !H1L0521, !H1L982, !H1_E_extra_pc[3], !H1L382, !H1L282);


--H1L788 is std_2s60:inst|cpu:the_cpu|M_alu_result[23]~191
H1L788 = AMPP_FUNCTION(!H1_E_ctrl_dst_data_sel_cmp, !H1_E_ctrl_rdctl_inst);


--H1_E_ctrl_st is std_2s60:inst|cpu:the_cpu|E_ctrl_st
H1_E_ctrl_st = AMPP_FUNCTION(VD1__clk0, H1L16, E1_data_out, H1_M_stall);


--H1_d_write_nxt is std_2s60:inst|cpu:the_cpu|d_write_nxt
H1_d_write_nxt = AMPP_FUNCTION(!FB1L762, !H1_E_ctrl_st, !H1L3211);


--H1_M_mul_shift_rot_result[6] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[6]
H1_M_mul_shift_rot_result[6] = AMPP_FUNCTION(VD1__clk0, H1L0001, E1_data_out);


--H1_av_ld_data_aligned_or_div[6] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[6]
H1_av_ld_data_aligned_or_div[6] = AMPP_FUNCTION(VD1__clk0, H1L8861, E1_data_out);


--H1L2311 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[6]~296
H1L2311 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[6], !H1_M_alu_result[6], !H1_av_ld_data_aligned_or_div[6], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[6] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[6]
H1_E_src2_prelim[6] = AMPP_FUNCTION(VD1__clk0, H1L932, E1_data_out, H1_M_stall);


--H1L617 is std_2s60:inst|cpu:the_cpu|E_src2_reg[6]~262
H1L617 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L2311, !H1_E_src2_prelim[6]);


--H1_E_src1_prelim[6] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[6]
H1_E_src1_prelim[6] = AMPP_FUNCTION(VD1__clk0, H1L791, E1_data_out, H1_M_stall);


--H1L915 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[6]~462
H1L915 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L2311, !H1_E_src1_prelim[6]);


--H1_E_src2_imm[6] is std_2s60:inst|cpu:the_cpu|E_src2_imm[6]
H1_E_src2_imm[6] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[12], E1_data_out, !H1L14, H1_M_stall);


--H1L4521 is std_2s60:inst|cpu:the_cpu|add~2088
H1L4521 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L617, !H1L915, !H1_E_src2_imm[6], H1L7421);

--H1L5521 is std_2s60:inst|cpu:the_cpu|add~2089
H1L5521 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L617, !H1L915, !H1_E_src2_imm[6], H1L7421);


--H1L8521 is std_2s60:inst|cpu:the_cpu|add~2092
H1L8521 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L617, !H1L915, !H1_E_src2_imm[6], H1L1521);

--H1L9521 is std_2s60:inst|cpu:the_cpu|add~2093
H1L9521 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L617, !H1L915, !H1_E_src2_imm[6], H1L1521);


--H1_E_extra_pc[4] is std_2s60:inst|cpu:the_cpu|E_extra_pc[4]
H1_E_extra_pc[4] = AMPP_FUNCTION(VD1__clk0, H1_D_br_taken_waddr_partial[4], H1_D_pc_plus_one[4], E1_data_out, H1L1, H1_M_stall);


--H1L485 is std_2s60:inst|cpu:the_cpu|E_src2[6]~1616
H1L485 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L2311, !H1_E_src2_prelim[6], !H1_E_src2_imm[6]);


--H1L192 is std_2s60:inst|cpu:the_cpu|E_alu_result[6]~24473
H1L192 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L915, !H1L485);


--H1L292 is std_2s60:inst|cpu:the_cpu|E_alu_result[6]~24474
H1L292 = AMPP_FUNCTION(!H1L8521, !H1_E_extra_pc[4], !H1L192, !H1L282, !H1L382);


--H1_E_control_rd_data_without_mmu_regs[6] is std_2s60:inst|cpu:the_cpu|E_control_rd_data_without_mmu_regs[6]
H1_E_control_rd_data_without_mmu_regs[6] = AMPP_FUNCTION(VD1__clk0, H1_M_ienable_reg[6], H1_M_ipending_reg[6], E1_data_out, H1L153, H1L1091, H1_M_stall);


--H1L392 is std_2s60:inst|cpu:the_cpu|E_alu_result[6]~24475
H1L392 = AMPP_FUNCTION(!H1L4521, !H1L482, !H1L582, !H1L292, !H1_E_control_rd_data_without_mmu_regs[6]);


--H1_M_mul_shift_rot_result[7] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[7]
H1_M_mul_shift_rot_result[7] = AMPP_FUNCTION(VD1__clk0, H1L1001, E1_data_out);


--H1_av_ld_data_aligned_or_div[7] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[7]
H1_av_ld_data_aligned_or_div[7] = AMPP_FUNCTION(VD1__clk0, H1L9861, E1_data_out);


--H1L3311 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[7]~297
H1L3311 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[7], !H1_M_alu_result[7], !H1_av_ld_data_aligned_or_div[7], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[7] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[7]
H1_E_src2_prelim[7] = AMPP_FUNCTION(VD1__clk0, H1L042, E1_data_out, H1_M_stall);


--H1L717 is std_2s60:inst|cpu:the_cpu|E_src2_reg[7]~263
H1L717 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L3311, !H1_E_src2_prelim[7]);


--H1_E_src1_prelim[7] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[7]
H1_E_src1_prelim[7] = AMPP_FUNCTION(VD1__clk0, H1L891, E1_data_out, H1_M_stall);


--H1L025 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[7]~463
H1L025 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L3311, !H1_E_src1_prelim[7]);


--H1_E_src2_imm[7] is std_2s60:inst|cpu:the_cpu|E_src2_imm[7]
H1_E_src2_imm[7] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[13], E1_data_out, !H1L14, H1_M_stall);


--H1L2621 is std_2s60:inst|cpu:the_cpu|add~2096
H1L2621 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L717, !H1L025, !H1_E_src2_imm[7], H1L5521);

--H1L3621 is std_2s60:inst|cpu:the_cpu|add~2097
H1L3621 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L717, !H1L025, !H1_E_src2_imm[7], H1L5521);


--H1L6621 is std_2s60:inst|cpu:the_cpu|add~2100
H1L6621 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L717, !H1L025, !H1_E_src2_imm[7], H1L9521);

--H1L7621 is std_2s60:inst|cpu:the_cpu|add~2101
H1L7621 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L717, !H1L025, !H1_E_src2_imm[7], H1L9521);


--H1L585 is std_2s60:inst|cpu:the_cpu|E_src2[7]~1617
H1L585 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L717, !H1_E_src2_imm[7]);


--H1L492 is std_2s60:inst|cpu:the_cpu|E_alu_result[7]~24476
H1L492 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L025, !H1L585);


--H1_E_extra_pc[5] is std_2s60:inst|cpu:the_cpu|E_extra_pc[5]
H1_E_extra_pc[5] = AMPP_FUNCTION(VD1__clk0, H1_D_br_taken_waddr_partial[5], H1_D_pc_plus_one[5], E1_data_out, H1L1, H1_M_stall);


--H1L592 is std_2s60:inst|cpu:the_cpu|E_alu_result[7]~24477
H1L592 = AMPP_FUNCTION(!H1L2621, !H1L6621, !H1L492, !H1_E_extra_pc[5], !H1L382, !H1L282);


--H1_M_mul_shift_rot_result[11] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[11]
H1_M_mul_shift_rot_result[11] = AMPP_FUNCTION(VD1__clk0, H1L5001, E1_data_out);


--H1_av_ld_data_aligned_or_div[11] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[11]
H1_av_ld_data_aligned_or_div[11] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1L6761, E1_data_out, H1_M_mem8);


--H1L7311 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[11]~298
H1L7311 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[11], !H1_M_alu_result[11], !H1_av_ld_data_aligned_or_div[11], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[11] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[11]
H1_E_src2_prelim[11] = AMPP_FUNCTION(VD1__clk0, H1L442, E1_data_out, H1_M_stall);


--H1L127 is std_2s60:inst|cpu:the_cpu|E_src2_reg[11]~264
H1L127 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L7311, !H1_E_src2_prelim[11]);


--H1_E_src1_prelim[11] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[11]
H1_E_src1_prelim[11] = AMPP_FUNCTION(VD1__clk0, H1L202, E1_data_out, H1_M_stall);


--H1L425 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[11]~464
H1L425 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L7311, !H1_E_src1_prelim[11]);


--H1_E_src2_imm[11] is std_2s60:inst|cpu:the_cpu|E_src2_imm[11]
H1_E_src2_imm[11] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[17], E1_data_out, !H1L14, H1_M_stall);


--H1_M_mul_shift_rot_result[10] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[10]
H1_M_mul_shift_rot_result[10] = AMPP_FUNCTION(VD1__clk0, H1L4001, E1_data_out);


--H1_av_ld_data_aligned_or_div[10] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[10]
H1_av_ld_data_aligned_or_div[10] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1L5761, E1_data_out, H1_M_mem8);


--H1L6311 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[10]~299
H1L6311 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[10], !H1_M_alu_result[10], !H1_av_ld_data_aligned_or_div[10], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[10] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[10]
H1_E_src2_prelim[10] = AMPP_FUNCTION(VD1__clk0, H1L342, E1_data_out, H1_M_stall);


--H1L027 is std_2s60:inst|cpu:the_cpu|E_src2_reg[10]~265
H1L027 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L6311, !H1_E_src2_prelim[10]);


--H1_E_src1_prelim[10] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[10]
H1_E_src1_prelim[10] = AMPP_FUNCTION(VD1__clk0, H1L102, E1_data_out, H1_M_stall);


--H1L325 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[10]~465
H1L325 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L6311, !H1_E_src1_prelim[10]);


--H1_E_src2_imm[10] is std_2s60:inst|cpu:the_cpu|E_src2_imm[10]
H1_E_src2_imm[10] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[16], E1_data_out, !H1L14, H1_M_stall);


--H1_M_mul_shift_rot_result[9] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[9]
H1_M_mul_shift_rot_result[9] = AMPP_FUNCTION(VD1__clk0, H1L3001, E1_data_out);


--H1_av_ld_data_aligned_or_div[9] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[9]
H1_av_ld_data_aligned_or_div[9] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1L4761, E1_data_out, H1_M_mem8);


--H1L5311 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[9]~300
H1L5311 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[9], !H1_M_alu_result[9], !H1_av_ld_data_aligned_or_div[9], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[9] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[9]
H1_E_src2_prelim[9] = AMPP_FUNCTION(VD1__clk0, H1L242, E1_data_out, H1_M_stall);


--H1L917 is std_2s60:inst|cpu:the_cpu|E_src2_reg[9]~266
H1L917 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L5311, !H1_E_src2_prelim[9]);


--H1_E_src1_prelim[9] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[9]
H1_E_src1_prelim[9] = AMPP_FUNCTION(VD1__clk0, H1L002, E1_data_out, H1_M_stall);


--H1L225 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[9]~466
H1L225 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L5311, !H1_E_src1_prelim[9]);


--H1_E_src2_imm[9] is std_2s60:inst|cpu:the_cpu|E_src2_imm[9]
H1_E_src2_imm[9] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[15], E1_data_out, !H1L14, H1_M_stall);


--H1_M_mul_shift_rot_result[8] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[8]
H1_M_mul_shift_rot_result[8] = AMPP_FUNCTION(VD1__clk0, H1L2001, E1_data_out);


--H1_av_ld_data_aligned_or_div[8] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[8]
H1_av_ld_data_aligned_or_div[8] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1L3761, E1_data_out, H1_M_mem8);


--H1L4311 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[8]~301
H1L4311 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[8], !H1_M_alu_result[8], !H1_av_ld_data_aligned_or_div[8], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[8] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[8]
H1_E_src2_prelim[8] = AMPP_FUNCTION(VD1__clk0, H1L142, E1_data_out, H1_M_stall);


--H1L817 is std_2s60:inst|cpu:the_cpu|E_src2_reg[8]~267
H1L817 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L4311, !H1_E_src2_prelim[8]);


--H1_E_src1_prelim[8] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[8]
H1_E_src1_prelim[8] = AMPP_FUNCTION(VD1__clk0, H1L991, E1_data_out, H1_M_stall);


--H1L125 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[8]~467
H1L125 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L4311, !H1_E_src1_prelim[8]);


--H1_E_src2_imm[8] is std_2s60:inst|cpu:the_cpu|E_src2_imm[8]
H1_E_src2_imm[8] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[14], E1_data_out, !H1L14, H1_M_stall);


--H1L0721 is std_2s60:inst|cpu:the_cpu|add~2104
H1L0721 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L817, !H1L125, !H1_E_src2_imm[8], H1L3621);

--H1L1721 is std_2s60:inst|cpu:the_cpu|add~2105
H1L1721 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L817, !H1L125, !H1_E_src2_imm[8], H1L3621);


--H1L4721 is std_2s60:inst|cpu:the_cpu|add~2108
H1L4721 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L917, !H1L225, !H1_E_src2_imm[9], H1L1721);

--H1L5721 is std_2s60:inst|cpu:the_cpu|add~2109
H1L5721 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L917, !H1L225, !H1_E_src2_imm[9], H1L1721);


--H1L8721 is std_2s60:inst|cpu:the_cpu|add~2112
H1L8721 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L027, !H1L325, !H1_E_src2_imm[10], H1L5721);

--H1L9721 is std_2s60:inst|cpu:the_cpu|add~2113
H1L9721 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L027, !H1L325, !H1_E_src2_imm[10], H1L5721);


--H1L2821 is std_2s60:inst|cpu:the_cpu|add~2116
H1L2821 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L127, !H1L425, !H1_E_src2_imm[11], H1L9721);

--H1L3821 is std_2s60:inst|cpu:the_cpu|add~2117
H1L3821 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L127, !H1L425, !H1_E_src2_imm[11], H1L9721);


--H1L6821 is std_2s60:inst|cpu:the_cpu|add~2120
H1L6821 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L817, !H1L125, !H1_E_src2_imm[8], H1L7621);

--H1L7821 is std_2s60:inst|cpu:the_cpu|add~2121
H1L7821 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L817, !H1L125, !H1_E_src2_imm[8], H1L7621);


--H1L0921 is std_2s60:inst|cpu:the_cpu|add~2124
H1L0921 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L917, !H1L225, !H1_E_src2_imm[9], H1L7821);

--H1L1921 is std_2s60:inst|cpu:the_cpu|add~2125
H1L1921 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L917, !H1L225, !H1_E_src2_imm[9], H1L7821);


--H1L4921 is std_2s60:inst|cpu:the_cpu|add~2128
H1L4921 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L027, !H1L325, !H1_E_src2_imm[10], H1L1921);

--H1L5921 is std_2s60:inst|cpu:the_cpu|add~2129
H1L5921 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L027, !H1L325, !H1_E_src2_imm[10], H1L1921);


--H1L8921 is std_2s60:inst|cpu:the_cpu|add~2132
H1L8921 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L127, !H1L425, !H1_E_src2_imm[11], H1L5921);

--H1L9921 is std_2s60:inst|cpu:the_cpu|add~2133
H1L9921 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L127, !H1L425, !H1_E_src2_imm[11], H1L5921);


--H1L985 is std_2s60:inst|cpu:the_cpu|E_src2[11]~1618
H1L985 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L127, !H1_E_src2_imm[11]);


--H1L203 is std_2s60:inst|cpu:the_cpu|E_alu_result[11]~24478
H1L203 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L425, !H1L985);


--H1_E_extra_pc[9] is std_2s60:inst|cpu:the_cpu|E_extra_pc[9]
H1_E_extra_pc[9] = AMPP_FUNCTION(VD1__clk0, H1_D_br_taken_waddr_partial[9], H1_D_pc_plus_one[9], E1_data_out, H1L1, H1_M_stall);


--H1L303 is std_2s60:inst|cpu:the_cpu|E_alu_result[11]~24479
H1L303 = AMPP_FUNCTION(!H1L2821, !H1L8921, !H1L203, !H1_E_extra_pc[9], !H1L382, !H1L282);


--H1L785 is std_2s60:inst|cpu:the_cpu|E_src2[9]~1619
H1L785 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L917, !H1_E_src2_imm[9]);


--H1L892 is std_2s60:inst|cpu:the_cpu|E_alu_result[9]~24480
H1L892 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L225, !H1L785);


--H1_E_extra_pc[7] is std_2s60:inst|cpu:the_cpu|E_extra_pc[7]
H1_E_extra_pc[7] = AMPP_FUNCTION(VD1__clk0, H1_D_br_taken_waddr_partial[7], H1_D_pc_plus_one[7], E1_data_out, H1L1, H1_M_stall);


--H1L992 is std_2s60:inst|cpu:the_cpu|E_alu_result[9]~24481
H1L992 = AMPP_FUNCTION(!H1L4721, !H1L0921, !H1L892, !H1_E_extra_pc[7], !H1L382, !H1L282);


--H1L885 is std_2s60:inst|cpu:the_cpu|E_src2[10]~1620
H1L885 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L6311, !H1_E_src2_prelim[10], !H1_E_src2_imm[10]);


--H1L003 is std_2s60:inst|cpu:the_cpu|E_alu_result[10]~24482
H1L003 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L325, !H1L885);


--H1_E_extra_pc[8] is std_2s60:inst|cpu:the_cpu|E_extra_pc[8]
H1_E_extra_pc[8] = AMPP_FUNCTION(VD1__clk0, H1_D_br_taken_waddr_partial[8], H1_D_pc_plus_one[8], E1_data_out, H1L1, H1_M_stall);


--H1L103 is std_2s60:inst|cpu:the_cpu|E_alu_result[10]~24483
H1L103 = AMPP_FUNCTION(!H1L8721, !H1L4921, !H1L003, !H1_E_extra_pc[8], !H1L382, !H1L282);


--H1L685 is std_2s60:inst|cpu:the_cpu|E_src2[8]~1621
H1L685 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L4311, !H1_E_src2_prelim[8], !H1_E_src2_imm[8]);


--H1L692 is std_2s60:inst|cpu:the_cpu|E_alu_result[8]~24484
H1L692 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L125, !H1L685);


--H1_E_extra_pc[6] is std_2s60:inst|cpu:the_cpu|E_extra_pc[6]
H1_E_extra_pc[6] = AMPP_FUNCTION(VD1__clk0, H1_D_br_taken_waddr_partial[6], H1_D_pc_plus_one[6], E1_data_out, H1L1, H1_M_stall);


--H1L792 is std_2s60:inst|cpu:the_cpu|E_alu_result[8]~24485
H1L792 = AMPP_FUNCTION(!H1L0721, !H1L6821, !H1L692, !H1_E_extra_pc[6], !H1L382, !H1L282);


--H1_M_mul_shift_rot_result[16] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[16]
H1_M_mul_shift_rot_result[16] = AMPP_FUNCTION(VD1__clk0, H1L0101, E1_data_out);


--H1_av_ld_data_aligned_or_div[16] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[16]
H1_av_ld_data_aligned_or_div[16] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1_d_readdata_d1[16], E1_data_out, H1_M_iw[4]);


--H1L2411 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[16]~302
H1L2411 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[16], !H1_M_alu_result[16], !H1_av_ld_data_aligned_or_div[16], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[16] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[16]
H1_E_src2_prelim[16] = AMPP_FUNCTION(VD1__clk0, H1L942, E1_data_out, H1_M_stall);


--H1L627 is std_2s60:inst|cpu:the_cpu|E_src2_reg[16]~268
H1L627 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L2411, !H1_E_src2_prelim[16]);


--H1_E_src1_prelim[16] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[16]
H1_E_src1_prelim[16] = AMPP_FUNCTION(VD1__clk0, H1L702, E1_data_out, H1_M_stall);


--H1L925 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[16]~468
H1L925 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L2411, !H1_E_src1_prelim[16]);


--H1_E_src2_imm[16] is std_2s60:inst|cpu:the_cpu|E_src2_imm[16]
H1_E_src2_imm[16] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[6], H1L232, E1_data_out, H1L536, H1L14, H1_M_stall);


--H1_M_mul_shift_rot_result[15] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[15]
H1_M_mul_shift_rot_result[15] = AMPP_FUNCTION(VD1__clk0, H1L9001, E1_data_out);


--H1_av_ld_data_aligned_or_div[15] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[15]
H1_av_ld_data_aligned_or_div[15] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1L0861, E1_data_out, H1_M_mem8);


--H1L1411 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[15]~303
H1L1411 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[15], !H1_M_alu_result[15], !H1_av_ld_data_aligned_or_div[15], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[15] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[15]
H1_E_src2_prelim[15] = AMPP_FUNCTION(VD1__clk0, H1L842, E1_data_out, H1_M_stall);


--H1L527 is std_2s60:inst|cpu:the_cpu|E_src2_reg[15]~269
H1L527 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L1411, !H1_E_src2_prelim[15]);


--H1_E_src1_prelim[15] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[15]
H1_E_src1_prelim[15] = AMPP_FUNCTION(VD1__clk0, H1L602, E1_data_out, H1_M_stall);


--H1L825 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[15]~469
H1L825 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L1411, !H1_E_src1_prelim[15]);


--H1_E_src2_imm[15] is std_2s60:inst|cpu:the_cpu|E_src2_imm[15]
H1_E_src2_imm[15] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[21], E1_data_out, !H1L14, H1_M_stall);


--H1_M_mul_shift_rot_result[14] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[14]
H1_M_mul_shift_rot_result[14] = AMPP_FUNCTION(VD1__clk0, H1L8001, E1_data_out);


--H1_av_ld_data_aligned_or_div[14] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[14]
H1_av_ld_data_aligned_or_div[14] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1L9761, E1_data_out, H1_M_mem8);


--H1L0411 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[14]~304
H1L0411 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[14], !H1_M_alu_result[14], !H1_av_ld_data_aligned_or_div[14], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[14] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[14]
H1_E_src2_prelim[14] = AMPP_FUNCTION(VD1__clk0, H1L742, E1_data_out, H1_M_stall);


--H1L427 is std_2s60:inst|cpu:the_cpu|E_src2_reg[14]~270
H1L427 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L0411, !H1_E_src2_prelim[14]);


--H1_E_src1_prelim[14] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[14]
H1_E_src1_prelim[14] = AMPP_FUNCTION(VD1__clk0, H1L502, E1_data_out, H1_M_stall);


--H1L725 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[14]~470
H1L725 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L0411, !H1_E_src1_prelim[14]);


--H1_E_src2_imm[14] is std_2s60:inst|cpu:the_cpu|E_src2_imm[14]
H1_E_src2_imm[14] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[20], E1_data_out, !H1L14, H1_M_stall);


--H1_M_mul_shift_rot_result[13] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[13]
H1_M_mul_shift_rot_result[13] = AMPP_FUNCTION(VD1__clk0, H1L7001, E1_data_out);


--H1_av_ld_data_aligned_or_div[13] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[13]
H1_av_ld_data_aligned_or_div[13] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1L8761, E1_data_out, H1_M_mem8);


--H1L9311 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[13]~305
H1L9311 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[13], !H1_M_alu_result[13], !H1_av_ld_data_aligned_or_div[13], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[13] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[13]
H1_E_src2_prelim[13] = AMPP_FUNCTION(VD1__clk0, H1L642, E1_data_out, H1_M_stall);


--H1L327 is std_2s60:inst|cpu:the_cpu|E_src2_reg[13]~271
H1L327 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L9311, !H1_E_src2_prelim[13]);


--H1_E_src1_prelim[13] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[13]
H1_E_src1_prelim[13] = AMPP_FUNCTION(VD1__clk0, H1L402, E1_data_out, H1_M_stall);


--H1L625 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[13]~471
H1L625 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L9311, !H1_E_src1_prelim[13]);


--H1_E_src2_imm[13] is std_2s60:inst|cpu:the_cpu|E_src2_imm[13]
H1_E_src2_imm[13] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[19], E1_data_out, !H1L14, H1_M_stall);


--H1_M_mul_shift_rot_result[12] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[12]
H1_M_mul_shift_rot_result[12] = AMPP_FUNCTION(VD1__clk0, H1L6001, E1_data_out);


--H1_av_ld_data_aligned_or_div[12] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[12]
H1_av_ld_data_aligned_or_div[12] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1L7761, E1_data_out, H1_M_mem8);


--H1L8311 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[12]~306
H1L8311 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[12], !H1_M_alu_result[12], !H1_av_ld_data_aligned_or_div[12], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[12] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[12]
H1_E_src2_prelim[12] = AMPP_FUNCTION(VD1__clk0, H1L542, E1_data_out, H1_M_stall);


--H1L227 is std_2s60:inst|cpu:the_cpu|E_src2_reg[12]~272
H1L227 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L8311, !H1_E_src2_prelim[12]);


--H1_E_src1_prelim[12] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[12]
H1_E_src1_prelim[12] = AMPP_FUNCTION(VD1__clk0, H1L302, E1_data_out, H1_M_stall);


--H1L525 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[12]~472
H1L525 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L8311, !H1_E_src1_prelim[12]);


--H1_E_src2_imm[12] is std_2s60:inst|cpu:the_cpu|E_src2_imm[12]
H1_E_src2_imm[12] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[18], E1_data_out, !H1L14, H1_M_stall);


--H1L2031 is std_2s60:inst|cpu:the_cpu|add~2136
H1L2031 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L227, !H1L525, !H1_E_src2_imm[12], H1L3821);

--H1L3031 is std_2s60:inst|cpu:the_cpu|add~2137
H1L3031 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L227, !H1L525, !H1_E_src2_imm[12], H1L3821);


--H1L6031 is std_2s60:inst|cpu:the_cpu|add~2140
H1L6031 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L327, !H1L625, !H1_E_src2_imm[13], H1L3031);

--H1L7031 is std_2s60:inst|cpu:the_cpu|add~2141
H1L7031 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L327, !H1L625, !H1_E_src2_imm[13], H1L3031);


--H1L0131 is std_2s60:inst|cpu:the_cpu|add~2144
H1L0131 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L427, !H1L725, !H1_E_src2_imm[14], H1L7031);

--H1L1131 is std_2s60:inst|cpu:the_cpu|add~2145
H1L1131 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L427, !H1L725, !H1_E_src2_imm[14], H1L7031);


--H1L4131 is std_2s60:inst|cpu:the_cpu|add~2148
H1L4131 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L527, !H1L825, !H1_E_src2_imm[15], H1L1131);

--H1L5131 is std_2s60:inst|cpu:the_cpu|add~2149
H1L5131 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L527, !H1L825, !H1_E_src2_imm[15], H1L1131);


--H1L8131 is std_2s60:inst|cpu:the_cpu|add~2152
H1L8131 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L627, !H1L925, !H1_E_src2_imm[16], H1L5131);

--H1L9131 is std_2s60:inst|cpu:the_cpu|add~2153
H1L9131 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L627, !H1L925, !H1_E_src2_imm[16], H1L5131);


--H1L2231 is std_2s60:inst|cpu:the_cpu|add~2156
H1L2231 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L227, !H1L525, !H1_E_src2_imm[12], H1L9921);

--H1L3231 is std_2s60:inst|cpu:the_cpu|add~2157
H1L3231 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L227, !H1L525, !H1_E_src2_imm[12], H1L9921);


--H1L6231 is std_2s60:inst|cpu:the_cpu|add~2160
H1L6231 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L327, !H1L625, !H1_E_src2_imm[13], H1L3231);

--H1L7231 is std_2s60:inst|cpu:the_cpu|add~2161
H1L7231 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L327, !H1L625, !H1_E_src2_imm[13], H1L3231);


--H1L0331 is std_2s60:inst|cpu:the_cpu|add~2164
H1L0331 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L427, !H1L725, !H1_E_src2_imm[14], H1L7231);

--H1L1331 is std_2s60:inst|cpu:the_cpu|add~2165
H1L1331 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L427, !H1L725, !H1_E_src2_imm[14], H1L7231);


--H1L4331 is std_2s60:inst|cpu:the_cpu|add~2168
H1L4331 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L527, !H1L825, !H1_E_src2_imm[15], H1L1331);

--H1L5331 is std_2s60:inst|cpu:the_cpu|add~2169
H1L5331 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L527, !H1L825, !H1_E_src2_imm[15], H1L1331);


--H1L8331 is std_2s60:inst|cpu:the_cpu|add~2172
H1L8331 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L627, !H1L925, !H1_E_src2_imm[16], H1L5331);

--H1L9331 is std_2s60:inst|cpu:the_cpu|add~2173
H1L9331 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L627, !H1L925, !H1_E_src2_imm[16], H1L5331);


--H1L495 is std_2s60:inst|cpu:the_cpu|E_src2[16]~1622
H1L495 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L2411, !H1_E_src2_prelim[16], !H1_E_src2_imm[16]);


--H1L213 is std_2s60:inst|cpu:the_cpu|E_alu_result[16]~24486
H1L213 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L925, !H1L495);


--H1_E_extra_pc[14] is std_2s60:inst|cpu:the_cpu|E_extra_pc[14]
H1_E_extra_pc[14] = AMPP_FUNCTION(VD1__clk0, H1L0941, H1_D_pc_plus_one[14], E1_data_out, H1L1, H1_M_stall);


--H1L313 is std_2s60:inst|cpu:the_cpu|E_alu_result[16]~24487
H1L313 = AMPP_FUNCTION(!H1L8131, !H1L8331, !H1L213, !H1_E_extra_pc[14], !H1L382, !H1L282);


--H1L295 is std_2s60:inst|cpu:the_cpu|E_src2[14]~1623
H1L295 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L0411, !H1_E_src2_prelim[14], !H1_E_src2_imm[14]);


--H1L803 is std_2s60:inst|cpu:the_cpu|E_alu_result[14]~24488
H1L803 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L725, !H1L295);


--H1_E_extra_pc[12] is std_2s60:inst|cpu:the_cpu|E_extra_pc[12]
H1_E_extra_pc[12] = AMPP_FUNCTION(VD1__clk0, H1L2841, H1_D_pc_plus_one[12], E1_data_out, H1L1, H1_M_stall);


--H1L903 is std_2s60:inst|cpu:the_cpu|E_alu_result[14]~24489
H1L903 = AMPP_FUNCTION(!H1L0131, !H1L0331, !H1L803, !H1_E_extra_pc[12], !H1L382, !H1L282);


--H1L395 is std_2s60:inst|cpu:the_cpu|E_src2[15]~1624
H1L395 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L527, !H1_E_src2_imm[15]);


--H1L013 is std_2s60:inst|cpu:the_cpu|E_alu_result[15]~24490
H1L013 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L825, !H1L395);


--H1_E_extra_pc[13] is std_2s60:inst|cpu:the_cpu|E_extra_pc[13]
H1_E_extra_pc[13] = AMPP_FUNCTION(VD1__clk0, H1L6841, H1_D_pc_plus_one[13], E1_data_out, H1L1, H1_M_stall);


--H1L113 is std_2s60:inst|cpu:the_cpu|E_alu_result[15]~24491
H1L113 = AMPP_FUNCTION(!H1L4131, !H1L4331, !H1L013, !H1_E_extra_pc[13], !H1L382, !H1L282);


--H1L095 is std_2s60:inst|cpu:the_cpu|E_src2[12]~1625
H1L095 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L8311, !H1_E_src2_prelim[12], !H1_E_src2_imm[12]);


--H1L403 is std_2s60:inst|cpu:the_cpu|E_alu_result[12]~24492
H1L403 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L525, !H1L095);


--H1_E_extra_pc[10] is std_2s60:inst|cpu:the_cpu|E_extra_pc[10]
H1_E_extra_pc[10] = AMPP_FUNCTION(VD1__clk0, H1L4741, H1_D_pc_plus_one[10], E1_data_out, H1L1, H1_M_stall);


--H1L503 is std_2s60:inst|cpu:the_cpu|E_alu_result[12]~24493
H1L503 = AMPP_FUNCTION(!H1L2031, !H1L2231, !H1L403, !H1_E_extra_pc[10], !H1L382, !H1L282);


--H1_M_mul_shift_rot_result[17] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[17]
H1_M_mul_shift_rot_result[17] = AMPP_FUNCTION(VD1__clk0, H1L1101, E1_data_out);


--H1_av_ld_data_aligned_or_div[17] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[17]
H1_av_ld_data_aligned_or_div[17] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1_d_readdata_d1[17], E1_data_out, H1_M_iw[4]);


--H1L3411 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[17]~307
H1L3411 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[17], !H1_M_alu_result[17], !H1_av_ld_data_aligned_or_div[17], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[17] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[17]
H1_E_src2_prelim[17] = AMPP_FUNCTION(VD1__clk0, H1L052, E1_data_out, H1_M_stall);


--H1L727 is std_2s60:inst|cpu:the_cpu|E_src2_reg[17]~273
H1L727 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L3411, !H1_E_src2_prelim[17]);


--H1_E_src1_prelim[17] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[17]
H1_E_src1_prelim[17] = AMPP_FUNCTION(VD1__clk0, H1L802, E1_data_out, H1_M_stall);


--H1L035 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[17]~473
H1L035 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L3411, !H1_E_src1_prelim[17]);


--H1_E_src2_imm[17] is std_2s60:inst|cpu:the_cpu|E_src2_imm[17]
H1_E_src2_imm[17] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[7], H1L232, E1_data_out, H1L536, H1L14, H1_M_stall);


--H1L2431 is std_2s60:inst|cpu:the_cpu|add~2176
H1L2431 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L727, !H1L035, !H1_E_src2_imm[17], H1L9131);

--H1L3431 is std_2s60:inst|cpu:the_cpu|add~2177
H1L3431 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L727, !H1L035, !H1_E_src2_imm[17], H1L9131);


--H1L6431 is std_2s60:inst|cpu:the_cpu|add~2180
H1L6431 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L727, !H1L035, !H1_E_src2_imm[17], H1L9331);

--H1L7431 is std_2s60:inst|cpu:the_cpu|add~2181
H1L7431 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L727, !H1L035, !H1_E_src2_imm[17], H1L9331);


--H1L595 is std_2s60:inst|cpu:the_cpu|E_src2[17]~1626
H1L595 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L727, !H1_E_src2_imm[17]);


--H1L413 is std_2s60:inst|cpu:the_cpu|E_alu_result[17]~24494
H1L413 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L035, !H1L595);


--H1_E_extra_pc[15] is std_2s60:inst|cpu:the_cpu|E_extra_pc[15]
H1_E_extra_pc[15] = AMPP_FUNCTION(VD1__clk0, H1L4941, H1_D_pc_plus_one[15], E1_data_out, H1L1, H1_M_stall);


--H1L513 is std_2s60:inst|cpu:the_cpu|E_alu_result[17]~24495
H1L513 = AMPP_FUNCTION(!H1L2431, !H1L6431, !H1L413, !H1_E_extra_pc[15], !H1L382, !H1L282);


--H1L195 is std_2s60:inst|cpu:the_cpu|E_src2[13]~1627
H1L195 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L327, !H1_E_src2_imm[13]);


--H1L603 is std_2s60:inst|cpu:the_cpu|E_alu_result[13]~24496
H1L603 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L625, !H1L195);


--H1_E_extra_pc[11] is std_2s60:inst|cpu:the_cpu|E_extra_pc[11]
H1_E_extra_pc[11] = AMPP_FUNCTION(VD1__clk0, H1L8741, H1_D_pc_plus_one[11], E1_data_out, H1L1, H1_M_stall);


--H1L703 is std_2s60:inst|cpu:the_cpu|E_alu_result[13]~24497
H1L703 = AMPP_FUNCTION(!H1L6031, !H1L6231, !H1L603, !H1_E_extra_pc[11], !H1L382, !H1L282);


--H1_M_mul_shift_rot_result[19] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[19]
H1_M_mul_shift_rot_result[19] = AMPP_FUNCTION(VD1__clk0, H1L3101, E1_data_out);


--H1_av_ld_data_aligned_or_div[19] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[19]
H1_av_ld_data_aligned_or_div[19] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1_d_readdata_d1[19], E1_data_out, H1_M_iw[4]);


--H1L5411 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[19]~308
H1L5411 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[19], !H1_M_alu_result[19], !H1_av_ld_data_aligned_or_div[19], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[19] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[19]
H1_E_src2_prelim[19] = AMPP_FUNCTION(VD1__clk0, H1L252, E1_data_out, H1_M_stall);


--H1L927 is std_2s60:inst|cpu:the_cpu|E_src2_reg[19]~274
H1L927 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L5411, !H1_E_src2_prelim[19]);


--H1_E_src1_prelim[19] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[19]
H1_E_src1_prelim[19] = AMPP_FUNCTION(VD1__clk0, H1L012, E1_data_out, H1_M_stall);


--H1L235 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[19]~474
H1L235 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L5411, !H1_E_src1_prelim[19]);


--H1_E_src2_imm[19] is std_2s60:inst|cpu:the_cpu|E_src2_imm[19]
H1_E_src2_imm[19] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[9], H1L232, E1_data_out, H1L536, H1L14, H1_M_stall);


--H1_M_mul_shift_rot_result[18] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[18]
H1_M_mul_shift_rot_result[18] = AMPP_FUNCTION(VD1__clk0, H1L2101, E1_data_out);


--H1_av_ld_data_aligned_or_div[18] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[18]
H1_av_ld_data_aligned_or_div[18] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1_d_readdata_d1[18], E1_data_out, H1_M_iw[4]);


--H1L4411 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[18]~309
H1L4411 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[18], !H1_M_alu_result[18], !H1_av_ld_data_aligned_or_div[18], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[18] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[18]
H1_E_src2_prelim[18] = AMPP_FUNCTION(VD1__clk0, H1L152, E1_data_out, H1_M_stall);


--H1L827 is std_2s60:inst|cpu:the_cpu|E_src2_reg[18]~275
H1L827 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L4411, !H1_E_src2_prelim[18]);


--H1_E_src1_prelim[18] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[18]
H1_E_src1_prelim[18] = AMPP_FUNCTION(VD1__clk0, H1L902, E1_data_out, H1_M_stall);


--H1L135 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[18]~475
H1L135 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L4411, !H1_E_src1_prelim[18]);


--H1_E_src2_imm[18] is std_2s60:inst|cpu:the_cpu|E_src2_imm[18]
H1_E_src2_imm[18] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[8], H1L232, E1_data_out, H1L536, H1L14, H1_M_stall);


--H1L0531 is std_2s60:inst|cpu:the_cpu|add~2184
H1L0531 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L827, !H1L135, !H1_E_src2_imm[18], H1L3431);

--H1L1531 is std_2s60:inst|cpu:the_cpu|add~2185
H1L1531 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L827, !H1L135, !H1_E_src2_imm[18], H1L3431);


--H1L4531 is std_2s60:inst|cpu:the_cpu|add~2188
H1L4531 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L927, !H1L235, !H1_E_src2_imm[19], H1L1531);

--H1L5531 is std_2s60:inst|cpu:the_cpu|add~2189
H1L5531 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L927, !H1L235, !H1_E_src2_imm[19], H1L1531);


--H1L8531 is std_2s60:inst|cpu:the_cpu|add~2192
H1L8531 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L827, !H1L135, !H1_E_src2_imm[18], H1L7431);

--H1L9531 is std_2s60:inst|cpu:the_cpu|add~2193
H1L9531 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L827, !H1L135, !H1_E_src2_imm[18], H1L7431);


--H1L2631 is std_2s60:inst|cpu:the_cpu|add~2196
H1L2631 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L927, !H1L235, !H1_E_src2_imm[19], H1L9531);

--H1L3631 is std_2s60:inst|cpu:the_cpu|add~2197
H1L3631 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L927, !H1L235, !H1_E_src2_imm[19], H1L9531);


--H1L795 is std_2s60:inst|cpu:the_cpu|E_src2[19]~1628
H1L795 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L5411, !H1_E_src2_prelim[19], !H1_E_src2_imm[19]);


--H1L813 is std_2s60:inst|cpu:the_cpu|E_alu_result[19]~24498
H1L813 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L235, !H1L795);


--H1_E_extra_pc[17] is std_2s60:inst|cpu:the_cpu|E_extra_pc[17]
H1_E_extra_pc[17] = AMPP_FUNCTION(VD1__clk0, H1L2051, H1_D_pc_plus_one[17], E1_data_out, H1L1, H1_M_stall);


--H1L913 is std_2s60:inst|cpu:the_cpu|E_alu_result[19]~24499
H1L913 = AMPP_FUNCTION(!H1L4531, !H1L2631, !H1L813, !H1_E_extra_pc[17], !H1L382, !H1L282);


--H1_M_mul_shift_rot_result[20] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[20]
H1_M_mul_shift_rot_result[20] = AMPP_FUNCTION(VD1__clk0, H1L4101, E1_data_out);


--H1_av_ld_data_aligned_or_div[20] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[20]
H1_av_ld_data_aligned_or_div[20] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1_d_readdata_d1[20], E1_data_out, H1_M_iw[4]);


--H1L6411 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[20]~310
H1L6411 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[20], !H1_M_alu_result[20], !H1_av_ld_data_aligned_or_div[20], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[20] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[20]
H1_E_src2_prelim[20] = AMPP_FUNCTION(VD1__clk0, H1L352, E1_data_out, H1_M_stall);


--H1L037 is std_2s60:inst|cpu:the_cpu|E_src2_reg[20]~276
H1L037 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L6411, !H1_E_src2_prelim[20]);


--H1_E_src1_prelim[20] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[20]
H1_E_src1_prelim[20] = AMPP_FUNCTION(VD1__clk0, H1L112, E1_data_out, H1_M_stall);


--H1L335 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[20]~476
H1L335 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L6411, !H1_E_src1_prelim[20]);


--H1_E_src2_imm[20] is std_2s60:inst|cpu:the_cpu|E_src2_imm[20]
H1_E_src2_imm[20] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[10], H1L232, E1_data_out, H1L536, H1L14, H1_M_stall);


--H1L6631 is std_2s60:inst|cpu:the_cpu|add~2200
H1L6631 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L037, !H1L335, !H1_E_src2_imm[20], H1L5531);

--H1L7631 is std_2s60:inst|cpu:the_cpu|add~2201
H1L7631 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L037, !H1L335, !H1_E_src2_imm[20], H1L5531);


--H1L0731 is std_2s60:inst|cpu:the_cpu|add~2204
H1L0731 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L037, !H1L335, !H1_E_src2_imm[20], H1L3631);

--H1L1731 is std_2s60:inst|cpu:the_cpu|add~2205
H1L1731 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L037, !H1L335, !H1_E_src2_imm[20], H1L3631);


--H1L895 is std_2s60:inst|cpu:the_cpu|E_src2[20]~1629
H1L895 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L6411, !H1_E_src2_prelim[20], !H1_E_src2_imm[20]);


--H1L023 is std_2s60:inst|cpu:the_cpu|E_alu_result[20]~24500
H1L023 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L335, !H1L895);


--H1_E_extra_pc[18] is std_2s60:inst|cpu:the_cpu|E_extra_pc[18]
H1_E_extra_pc[18] = AMPP_FUNCTION(VD1__clk0, H1L6051, H1_D_pc_plus_one[18], E1_data_out, H1L1, H1_M_stall);


--H1L123 is std_2s60:inst|cpu:the_cpu|E_alu_result[20]~24501
H1L123 = AMPP_FUNCTION(!H1L6631, !H1L0731, !H1L023, !H1_E_extra_pc[18], !H1L382, !H1L282);


--H1L695 is std_2s60:inst|cpu:the_cpu|E_src2[18]~1630
H1L695 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L4411, !H1_E_src2_prelim[18], !H1_E_src2_imm[18]);


--H1L613 is std_2s60:inst|cpu:the_cpu|E_alu_result[18]~24502
H1L613 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L135, !H1L695);


--H1_E_extra_pc[16] is std_2s60:inst|cpu:the_cpu|E_extra_pc[16]
H1_E_extra_pc[16] = AMPP_FUNCTION(VD1__clk0, H1L8941, H1_D_pc_plus_one[16], E1_data_out, H1L1, H1_M_stall);


--H1L713 is std_2s60:inst|cpu:the_cpu|E_alu_result[18]~24503
H1L713 = AMPP_FUNCTION(!H1L0531, !H1L8531, !H1L613, !H1_E_extra_pc[16], !H1L382, !H1L282);


--H1_M_mul_shift_rot_result[24] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[24]
H1_M_mul_shift_rot_result[24] = AMPP_FUNCTION(VD1__clk0, H1L8101, E1_data_out);


--H1_av_ld_data_aligned_or_div[24] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[24]
H1_av_ld_data_aligned_or_div[24] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1_d_readdata_d1[24], E1_data_out, H1_M_iw[4]);


--H1L0511 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[24]~311
H1L0511 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[24], !H1_M_alu_result[24], !H1_av_ld_data_aligned_or_div[24], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[24] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[24]
H1_E_src2_prelim[24] = AMPP_FUNCTION(VD1__clk0, H1L752, E1_data_out, H1_M_stall);


--H1L437 is std_2s60:inst|cpu:the_cpu|E_src2_reg[24]~277
H1L437 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L0511, !H1_E_src2_prelim[24]);


--H1_E_src1_prelim[24] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[24]
H1_E_src1_prelim[24] = AMPP_FUNCTION(VD1__clk0, H1L512, E1_data_out, H1_M_stall);


--H1L735 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[24]~477
H1L735 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L0511, !H1_E_src1_prelim[24]);


--H1_E_src2_imm[24] is std_2s60:inst|cpu:the_cpu|E_src2_imm[24]
H1_E_src2_imm[24] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[14], H1L232, E1_data_out, H1L536, H1L14, H1_M_stall);


--H1_M_mul_shift_rot_result[23] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[23]
H1_M_mul_shift_rot_result[23] = AMPP_FUNCTION(VD1__clk0, H1L7101, E1_data_out);


--H1_av_ld_data_aligned_or_div[23] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[23]
H1_av_ld_data_aligned_or_div[23] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1_d_readdata_d1[23], E1_data_out, H1_M_iw[4]);


--H1L9411 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[23]~312
H1L9411 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[23], !H1_M_alu_result[23], !H1_av_ld_data_aligned_or_div[23], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[23] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[23]
H1_E_src2_prelim[23] = AMPP_FUNCTION(VD1__clk0, H1L652, E1_data_out, H1_M_stall);


--H1L337 is std_2s60:inst|cpu:the_cpu|E_src2_reg[23]~278
H1L337 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L9411, !H1_E_src2_prelim[23]);


--H1_E_src1_prelim[23] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[23]
H1_E_src1_prelim[23] = AMPP_FUNCTION(VD1__clk0, H1L412, E1_data_out, H1_M_stall);


--H1L635 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[23]~478
H1L635 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L9411, !H1_E_src1_prelim[23]);


--H1_E_src2_imm[23] is std_2s60:inst|cpu:the_cpu|E_src2_imm[23]
H1_E_src2_imm[23] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[13], H1L232, E1_data_out, H1L536, H1L14, H1_M_stall);


--H1_M_mul_shift_rot_result[22] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[22]
H1_M_mul_shift_rot_result[22] = AMPP_FUNCTION(VD1__clk0, H1L6101, E1_data_out);


--H1_av_ld_data_aligned_or_div[22] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[22]
H1_av_ld_data_aligned_or_div[22] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1_d_readdata_d1[22], E1_data_out, H1_M_iw[4]);


--H1L8411 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[22]~313
H1L8411 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[22], !H1_M_alu_result[22], !H1_av_ld_data_aligned_or_div[22], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[22] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[22]
H1_E_src2_prelim[22] = AMPP_FUNCTION(VD1__clk0, H1L552, E1_data_out, H1_M_stall);


--H1L237 is std_2s60:inst|cpu:the_cpu|E_src2_reg[22]~279
H1L237 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L8411, !H1_E_src2_prelim[22]);


--H1_E_src1_prelim[22] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[22]
H1_E_src1_prelim[22] = AMPP_FUNCTION(VD1__clk0, H1L312, E1_data_out, H1_M_stall);


--H1L535 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[22]~479
H1L535 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L8411, !H1_E_src1_prelim[22]);


--H1_E_src2_imm[22] is std_2s60:inst|cpu:the_cpu|E_src2_imm[22]
H1_E_src2_imm[22] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[12], H1L232, E1_data_out, H1L536, H1L14, H1_M_stall);


--H1_M_mul_shift_rot_result[21] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[21]
H1_M_mul_shift_rot_result[21] = AMPP_FUNCTION(VD1__clk0, H1L5101, E1_data_out);


--H1_av_ld_data_aligned_or_div[21] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[21]
H1_av_ld_data_aligned_or_div[21] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1_d_readdata_d1[21], E1_data_out, H1_M_iw[4]);


--H1L7411 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[21]~314
H1L7411 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[21], !H1_M_alu_result[21], !H1_av_ld_data_aligned_or_div[21], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[21] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[21]
H1_E_src2_prelim[21] = AMPP_FUNCTION(VD1__clk0, H1L452, E1_data_out, H1_M_stall);


--H1L137 is std_2s60:inst|cpu:the_cpu|E_src2_reg[21]~280
H1L137 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L7411, !H1_E_src2_prelim[21]);


--H1_E_src1_prelim[21] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[21]
H1_E_src1_prelim[21] = AMPP_FUNCTION(VD1__clk0, H1L212, E1_data_out, H1_M_stall);


--H1L435 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[21]~480
H1L435 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L7411, !H1_E_src1_prelim[21]);


--H1_E_src2_imm[21] is std_2s60:inst|cpu:the_cpu|E_src2_imm[21]
H1_E_src2_imm[21] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[11], H1L232, E1_data_out, H1L536, H1L14, H1_M_stall);


--H1L4731 is std_2s60:inst|cpu:the_cpu|add~2208
H1L4731 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L137, !H1L435, !H1_E_src2_imm[21], H1L7631);

--H1L5731 is std_2s60:inst|cpu:the_cpu|add~2209
H1L5731 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L137, !H1L435, !H1_E_src2_imm[21], H1L7631);


--H1L8731 is std_2s60:inst|cpu:the_cpu|add~2212
H1L8731 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L237, !H1L535, !H1_E_src2_imm[22], H1L5731);

--H1L9731 is std_2s60:inst|cpu:the_cpu|add~2213
H1L9731 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L237, !H1L535, !H1_E_src2_imm[22], H1L5731);


--H1L2831 is std_2s60:inst|cpu:the_cpu|add~2216
H1L2831 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L337, !H1L635, !H1_E_src2_imm[23], H1L9731);

--H1L3831 is std_2s60:inst|cpu:the_cpu|add~2217
H1L3831 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L337, !H1L635, !H1_E_src2_imm[23], H1L9731);


--H1L6831 is std_2s60:inst|cpu:the_cpu|add~2220
H1L6831 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L437, !H1L735, !H1_E_src2_imm[24], H1L3831);

--H1L7831 is std_2s60:inst|cpu:the_cpu|add~2221
H1L7831 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L437, !H1L735, !H1_E_src2_imm[24], H1L3831);


--H1L0931 is std_2s60:inst|cpu:the_cpu|add~2224
H1L0931 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L137, !H1L435, !H1_E_src2_imm[21], H1L1731);

--H1L1931 is std_2s60:inst|cpu:the_cpu|add~2225
H1L1931 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L137, !H1L435, !H1_E_src2_imm[21], H1L1731);


--H1L4931 is std_2s60:inst|cpu:the_cpu|add~2228
H1L4931 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L237, !H1L535, !H1_E_src2_imm[22], H1L1931);

--H1L5931 is std_2s60:inst|cpu:the_cpu|add~2229
H1L5931 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L237, !H1L535, !H1_E_src2_imm[22], H1L1931);


--H1L8931 is std_2s60:inst|cpu:the_cpu|add~2232
H1L8931 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L337, !H1L635, !H1_E_src2_imm[23], H1L5931);

--H1L9931 is std_2s60:inst|cpu:the_cpu|add~2233
H1L9931 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L337, !H1L635, !H1_E_src2_imm[23], H1L5931);


--H1L2041 is std_2s60:inst|cpu:the_cpu|add~2236
H1L2041 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L437, !H1L735, !H1_E_src2_imm[24], H1L9931);

--H1L3041 is std_2s60:inst|cpu:the_cpu|add~2237
H1L3041 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L437, !H1L735, !H1_E_src2_imm[24], H1L9931);


--H1L206 is std_2s60:inst|cpu:the_cpu|E_src2[24]~1631
H1L206 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L0511, !H1_E_src2_prelim[24], !H1_E_src2_imm[24]);


--H1L823 is std_2s60:inst|cpu:the_cpu|E_alu_result[24]~24504
H1L823 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L735, !H1L206);


--H1_E_extra_pc[22] is std_2s60:inst|cpu:the_cpu|E_extra_pc[22]
H1_E_extra_pc[22] = AMPP_FUNCTION(VD1__clk0, H1L2251, H1_D_pc_plus_one[22], E1_data_out, H1L1, H1_M_stall);


--H1L923 is std_2s60:inst|cpu:the_cpu|E_alu_result[24]~24505
H1L923 = AMPP_FUNCTION(!H1L6831, !H1L2041, !H1L823, !H1_E_extra_pc[22], !H1L382, !H1L282);


--H1L995 is std_2s60:inst|cpu:the_cpu|E_src2[21]~1632
H1L995 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L7411, !H1_E_src2_prelim[21], !H1_E_src2_imm[21]);


--H1L223 is std_2s60:inst|cpu:the_cpu|E_alu_result[21]~24506
H1L223 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L435, !H1L995);


--H1_E_extra_pc[19] is std_2s60:inst|cpu:the_cpu|E_extra_pc[19]
H1_E_extra_pc[19] = AMPP_FUNCTION(VD1__clk0, H1L0151, H1_D_pc_plus_one[19], E1_data_out, H1L1, H1_M_stall);


--H1L323 is std_2s60:inst|cpu:the_cpu|E_alu_result[21]~24507
H1L323 = AMPP_FUNCTION(!H1L4731, !H1L0931, !H1L223, !H1_E_extra_pc[19], !H1L382, !H1L282);


--H1L006 is std_2s60:inst|cpu:the_cpu|E_src2[22]~1633
H1L006 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L8411, !H1_E_src2_prelim[22], !H1_E_src2_imm[22]);


--H1L423 is std_2s60:inst|cpu:the_cpu|E_alu_result[22]~24508
H1L423 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L535, !H1L006);


--H1_E_extra_pc[20] is std_2s60:inst|cpu:the_cpu|E_extra_pc[20]
H1_E_extra_pc[20] = AMPP_FUNCTION(VD1__clk0, H1L4151, H1_D_pc_plus_one[20], E1_data_out, H1L1, H1_M_stall);


--H1L523 is std_2s60:inst|cpu:the_cpu|E_alu_result[22]~24509
H1L523 = AMPP_FUNCTION(!H1L8731, !H1L4931, !H1L423, !H1_E_extra_pc[20], !H1L382, !H1L282);


--H1L106 is std_2s60:inst|cpu:the_cpu|E_src2[23]~1634
H1L106 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L9411, !H1_E_src2_prelim[23], !H1_E_src2_imm[23]);


--H1L623 is std_2s60:inst|cpu:the_cpu|E_alu_result[23]~24510
H1L623 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L635, !H1L106);


--H1_E_extra_pc[21] is std_2s60:inst|cpu:the_cpu|E_extra_pc[21]
H1_E_extra_pc[21] = AMPP_FUNCTION(VD1__clk0, H1L8151, H1_D_pc_plus_one[21], E1_data_out, H1L1, H1_M_stall);


--H1L723 is std_2s60:inst|cpu:the_cpu|E_alu_result[23]~24511
H1L723 = AMPP_FUNCTION(!H1L2831, !H1L8931, !H1L623, !H1_E_extra_pc[21], !H1L382, !H1L282);


--H1_M_mul_shift_rot_result[25] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[25]
H1_M_mul_shift_rot_result[25] = AMPP_FUNCTION(VD1__clk0, H1L9101, E1_data_out);


--H1_av_ld_data_aligned_or_div[25] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[25]
H1_av_ld_data_aligned_or_div[25] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1_d_readdata_d1[25], E1_data_out, H1_M_iw[4]);


--H1L1511 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[25]~315
H1L1511 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[25], !H1_M_alu_result[25], !H1_av_ld_data_aligned_or_div[25], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[25] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[25]
H1_E_src2_prelim[25] = AMPP_FUNCTION(VD1__clk0, H1L852, E1_data_out, H1_M_stall);


--H1L537 is std_2s60:inst|cpu:the_cpu|E_src2_reg[25]~281
H1L537 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L1511, !H1_E_src2_prelim[25]);


--H1_E_src1_prelim[25] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[25]
H1_E_src1_prelim[25] = AMPP_FUNCTION(VD1__clk0, H1L612, E1_data_out, H1_M_stall);


--H1L835 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[25]~481
H1L835 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L1511, !H1_E_src1_prelim[25]);


--H1_E_src2_imm[25] is std_2s60:inst|cpu:the_cpu|E_src2_imm[25]
H1_E_src2_imm[25] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[15], H1L232, E1_data_out, H1L536, H1L14, H1_M_stall);


--H1L6041 is std_2s60:inst|cpu:the_cpu|add~2240
H1L6041 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L537, !H1L835, !H1_E_src2_imm[25], H1L7831);

--H1L7041 is std_2s60:inst|cpu:the_cpu|add~2241
H1L7041 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L537, !H1L835, !H1_E_src2_imm[25], H1L7831);


--H1L0141 is std_2s60:inst|cpu:the_cpu|add~2244
H1L0141 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L537, !H1L835, !H1_E_src2_imm[25], H1L3041);

--H1L1141 is std_2s60:inst|cpu:the_cpu|add~2245
H1L1141 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L537, !H1L835, !H1_E_src2_imm[25], H1L3041);


--H1L306 is std_2s60:inst|cpu:the_cpu|E_src2[25]~1635
H1L306 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L537, !H1_E_src2_imm[25]);


--H1L033 is std_2s60:inst|cpu:the_cpu|E_alu_result[25]~24512
H1L033 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L835, !H1L306);


--H1_E_extra_pc[23] is std_2s60:inst|cpu:the_cpu|E_extra_pc[23]
H1_E_extra_pc[23] = AMPP_FUNCTION(VD1__clk0, H1L6251, H1_D_pc_plus_one[23], E1_data_out, H1L1, H1_M_stall);


--H1L133 is std_2s60:inst|cpu:the_cpu|E_alu_result[25]~24513
H1L133 = AMPP_FUNCTION(!H1L6041, !H1L0141, !H1L033, !H1_E_extra_pc[23], !H1L382, !H1L282);


--U1L5 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~133
U1L5_adder_eqn = ( U1_lcd_display_control_slave_wait_counter[0] ) + ( VCC ) + ( GND );
U1L5 = SUM(U1L5_adder_eqn);

--U1L6 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~134
U1L6_adder_eqn = ( U1_lcd_display_control_slave_wait_counter[0] ) + ( VCC ) + ( GND );
U1L6 = CARRY(U1L6_adder_eqn);


--U1L9 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~137
U1L9_adder_eqn = ( U1_lcd_display_control_slave_wait_counter[1] ) + ( VCC ) + ( U1L6 );
U1L9 = SUM(U1L9_adder_eqn);

--U1L01 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~138
U1L01_adder_eqn = ( U1_lcd_display_control_slave_wait_counter[1] ) + ( VCC ) + ( U1L6 );
U1L01 = CARRY(U1L01_adder_eqn);


--U1L31 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~141
U1L31_adder_eqn = ( U1_lcd_display_control_slave_wait_counter[2] ) + ( VCC ) + ( U1L01 );
U1L31 = SUM(U1L31_adder_eqn);

--U1L41 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~142
U1L41_adder_eqn = ( U1_lcd_display_control_slave_wait_counter[2] ) + ( VCC ) + ( U1L01 );
U1L41 = CARRY(U1L41_adder_eqn);


--U1L71 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~145
U1L71_adder_eqn = ( U1_lcd_display_control_slave_wait_counter[3] ) + ( VCC ) + ( U1L41 );
U1L71 = SUM(U1L71_adder_eqn);

--U1L81 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~146
U1L81_adder_eqn = ( U1_lcd_display_control_slave_wait_counter[3] ) + ( VCC ) + ( U1L41 );
U1L81 = CARRY(U1L81_adder_eqn);


--U1L12 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~149
U1L12_adder_eqn = ( U1_lcd_display_control_slave_wait_counter[4] ) + ( VCC ) + ( U1L81 );
U1L12 = SUM(U1L12_adder_eqn);

--U1L22 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~150
U1L22_adder_eqn = ( U1_lcd_display_control_slave_wait_counter[4] ) + ( VCC ) + ( U1L81 );
U1L22 = CARRY(U1L22_adder_eqn);


--U1L43 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_begins_xfer~37
U1L43 = S1L4 & ( !U1_d1_reasons_to_wait & !H1_M_alu_result[4] & !H1_M_alu_result[5] & M1L13 );


--U1L93 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_counter_load_value[4]~127
U1L93 = H1_d_read & U1L43 # U1L12;


--U1L05 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[5]~157
U1L05 = !U1L43 & (U1L25) # U1L43 & (!H1_d_read & U1L25 # H1_d_write);


--U1L83 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_counter_load_value[3]~128
U1L83 = U1L25 & ( H1_d_write & U1L43 ) # !U1L25 & ( !U1L43 & U1L71 # U1L43 & (U1L71 & !H1_d_read # H1_d_write) );


--U1L53 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_counter_load_value[0]~129
U1L53 = U1L25 & ( H1_d_write & U1L43 ) # !U1L25 & ( !U1L43 & U1L5 # U1L43 & (U1L5 & !H1_d_read # H1_d_write) );


--U1L73 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_counter_load_value[2]~130
U1L73 = U1L31 & (!H1_d_read # !U1L43);


--U1L63 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_counter_load_value[1]~131
U1L63 = U1L9 & (!H1_d_read # !U1L43);


--U1L52 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~153
U1L52_adder_eqn = ( U1_lcd_display_control_slave_wait_counter[5] ) + ( VCC ) + ( U1L22 );
U1L52 = SUM(U1L52_adder_eqn);

--U1L62 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~154
U1L62_adder_eqn = ( U1_lcd_display_control_slave_wait_counter[5] ) + ( VCC ) + ( U1L22 );
U1L62 = CARRY(U1L62_adder_eqn);


--U1L92 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|add~157
U1L92_adder_eqn = ( U1_lcd_display_control_slave_wait_counter[6] ) + ( VCC ) + ( U1L62 );
U1L92 = SUM(U1L92_adder_eqn);


--U1L14 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_counter_load_value[6]~132
U1L14 = U1L25 & ( H1_d_write & U1L43 ) # !U1L25 & ( !U1L43 & U1L92 # U1L43 & (U1L92 & !H1_d_read # H1_d_write) );


--U1L04 is std_2s60:inst|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_counter_load_value[5]~133
U1L04 = H1_d_read & U1L43 # U1L52;


--H1L543 is std_2s60:inst|cpu:the_cpu|E_arith_result[0]~57
H1L543 = AMPP_FUNCTION(!H1L8121, !H1L2021, !H1_E_ctrl_alu_subtract);


--H1L643 is std_2s60:inst|cpu:the_cpu|E_arith_result[1]~58
H1L643 = AMPP_FUNCTION(!H1L2221, !H1L6021, !H1_E_ctrl_alu_subtract);


--H1L964 is std_2s60:inst|cpu:the_cpu|E_mem_byte_en~445
H1L964 = AMPP_FUNCTION(!H1_E_iw[4], !H1_E_iw[3], !H1L543, !H1L643);


--M1L031 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|p1_select_n_to_the_ext_flash~0
M1L031 = M1L69 # M1L59;


--H1_M_st_data[15] is std_2s60:inst|cpu:the_cpu|M_st_data[15]
H1_M_st_data[15] = AMPP_FUNCTION(VD1__clk0, H1L717, H1L527, E1_data_out, H1L564, H1_M_stall);


--DB1L2 is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|always0~21
DB1L2 = !H1_M_alu_result[2] & !H1_M_alu_result[3] & H1_M_alu_result[4];


--DB1L1 is std_2s60:inst|seven_seg_pio:the_seven_seg_pio|always0~1
DB1L1 = DB1L2 & ( !H1_M_alu_result[5] & H1_d_write & S1L4 & !J1_cpu_data_master_waitrequest );


--H1_M_st_data[14] is std_2s60:inst|cpu:the_cpu|M_st_data[14]
H1_M_st_data[14] = AMPP_FUNCTION(VD1__clk0, H1L617, H1L427, E1_data_out, H1L564, H1_M_stall);


--H1_M_st_data[13] is std_2s60:inst|cpu:the_cpu|M_st_data[13]
H1_M_st_data[13] = AMPP_FUNCTION(VD1__clk0, H1L517, H1L327, E1_data_out, H1L564, H1_M_stall);


--H1_M_st_data[12] is std_2s60:inst|cpu:the_cpu|M_st_data[12]
H1_M_st_data[12] = AMPP_FUNCTION(VD1__clk0, H1L417, H1L227, E1_data_out, H1L564, H1_M_stall);


--H1_M_st_data[11] is std_2s60:inst|cpu:the_cpu|M_st_data[11]
H1_M_st_data[11] = AMPP_FUNCTION(VD1__clk0, H1L317, H1L127, E1_data_out, H1L564, H1_M_stall);


--H1_M_st_data[10] is std_2s60:inst|cpu:the_cpu|M_st_data[10]
H1_M_st_data[10] = AMPP_FUNCTION(VD1__clk0, H1L217, H1L027, E1_data_out, H1L564, H1_M_stall);


--H1_M_st_data[9] is std_2s60:inst|cpu:the_cpu|M_st_data[9]
H1_M_st_data[9] = AMPP_FUNCTION(VD1__clk0, H1L117, H1L917, E1_data_out, H1L564, H1_M_stall);


--H1_M_st_data[8] is std_2s60:inst|cpu:the_cpu|M_st_data[8]
H1_M_st_data[8] = AMPP_FUNCTION(VD1__clk0, H1L017, H1L817, E1_data_out, H1L564, H1_M_stall);


--H1_M_st_data[7] is std_2s60:inst|cpu:the_cpu|M_st_data[7]
H1_M_st_data[7] = AMPP_FUNCTION(VD1__clk0, H1L717, E1_data_out, H1_M_stall);


--H1_M_st_data[6] is std_2s60:inst|cpu:the_cpu|M_st_data[6]
H1_M_st_data[6] = AMPP_FUNCTION(VD1__clk0, H1L617, E1_data_out, H1_M_stall);


--H1_M_st_data[5] is std_2s60:inst|cpu:the_cpu|M_st_data[5]
H1_M_st_data[5] = AMPP_FUNCTION(VD1__clk0, H1L517, E1_data_out, H1_M_stall);


--H1_M_st_data[4] is std_2s60:inst|cpu:the_cpu|M_st_data[4]
H1_M_st_data[4] = AMPP_FUNCTION(VD1__clk0, H1L417, E1_data_out, H1_M_stall);


--H1_M_st_data[3] is std_2s60:inst|cpu:the_cpu|M_st_data[3]
H1_M_st_data[3] = AMPP_FUNCTION(VD1__clk0, H1L317, E1_data_out, H1_M_stall);


--H1_M_st_data[2] is std_2s60:inst|cpu:the_cpu|M_st_data[2]
H1_M_st_data[2] = AMPP_FUNCTION(VD1__clk0, H1L217, E1_data_out, H1_M_stall);


--H1_M_st_data[1] is std_2s60:inst|cpu:the_cpu|M_st_data[1]
H1_M_st_data[1] = AMPP_FUNCTION(VD1__clk0, H1L117, E1_data_out, H1_M_stall);


--H1_M_st_data[0] is std_2s60:inst|cpu:the_cpu|M_st_data[0]
H1_M_st_data[0] = AMPP_FUNCTION(VD1__clk0, H1L017, E1_data_out, H1_M_stall);


--N1L802 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_byteenablen~220
N1L802 = !N1L831 # H1_M_mem_byte_en[3];


--N1L902 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_byteenablen~221
N1L902 = !N1L831 # H1_M_mem_byte_en[2];


--N1L012 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_byteenablen~222
N1L012 = !N1L831 # H1_M_mem_byte_en[1];


--N1L112 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_byteenablen~223
N1L112 = !N1L831 # H1_M_mem_byte_en[0];


--H1_ic_fill_tag[3] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[3]
H1_ic_fill_tag[3] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[13], E1_data_out, H1_D_ic_fill_starting);


--H1_ic_fill_tag[2] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[2]
H1_ic_fill_tag[2] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[12], E1_data_out, H1_D_ic_fill_starting);


--H1_ic_fill_tag[1] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[1]
H1_ic_fill_tag[1] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[11], E1_data_out, H1_D_ic_fill_starting);


--H1_ic_fill_tag[0] is std_2s60:inst|cpu:the_cpu|ic_fill_tag[0]
H1_ic_fill_tag[0] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[10], E1_data_out, H1_D_ic_fill_starting);


--H1_ic_fill_line[6] is std_2s60:inst|cpu:the_cpu|ic_fill_line[6]
H1_ic_fill_line[6] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[9], E1_data_out, H1_D_ic_fill_starting);


--H1_ic_fill_line[5] is std_2s60:inst|cpu:the_cpu|ic_fill_line[5]
H1_ic_fill_line[5] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[8], E1_data_out, H1_D_ic_fill_starting);


--H1_ic_fill_line[4] is std_2s60:inst|cpu:the_cpu|ic_fill_line[4]
H1_ic_fill_line[4] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[7], E1_data_out, H1_D_ic_fill_starting);


--H1_ic_fill_line[3] is std_2s60:inst|cpu:the_cpu|ic_fill_line[3]
H1_ic_fill_line[3] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[6], E1_data_out, H1_D_ic_fill_starting);


--H1_ic_fill_line[2] is std_2s60:inst|cpu:the_cpu|ic_fill_line[2]
H1_ic_fill_line[2] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[5], E1_data_out, H1_D_ic_fill_starting);


--H1_ic_fill_line[1] is std_2s60:inst|cpu:the_cpu|ic_fill_line[1]
H1_ic_fill_line[1] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[4], E1_data_out, H1_D_ic_fill_starting);


--H1_ic_fill_line[0] is std_2s60:inst|cpu:the_cpu|ic_fill_line[0]
H1_ic_fill_line[0] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[3], E1_data_out, H1_D_ic_fill_starting);


--H1_ic_fill_ap_offset[2] is std_2s60:inst|cpu:the_cpu|ic_fill_ap_offset[2]
H1_ic_fill_ap_offset[2] = AMPP_FUNCTION(VD1__clk0, H1L5281, E1_data_out, H1L2281);


--H1_ic_fill_ap_offset[1] is std_2s60:inst|cpu:the_cpu|ic_fill_ap_offset[1]
H1_ic_fill_ap_offset[1] = AMPP_FUNCTION(VD1__clk0, H1L4281, E1_data_out, H1L2281);


--H1_ic_fill_ap_offset[0] is std_2s60:inst|cpu:the_cpu|ic_fill_ap_offset[0]
H1_ic_fill_ap_offset[0] = AMPP_FUNCTION(VD1__clk0, H1L3281, E1_data_out, H1L2281);


--K1_cpu_instruction_master_dbs_address[1] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]
K1_cpu_instruction_master_dbs_address[1] = DFFEAS(K1L11, VD1__clk0, !E1_data_out,  , K1L01,  ,  ,  ,  );


--K1_cpu_instruction_master_dbs_address[0] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[0]
K1_cpu_instruction_master_dbs_address[0] = DFFEAS(K1L7, VD1__clk0, !E1_data_out,  , K1L9,  ,  ,  ,  );


--L1L6 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~277
L1L6 = !H1_M_alu_result[19] & L1L5 & N1L25;


--V1L1 is std_2s60:inst|led_pio:the_led_pio|always0~24
V1L1 = L1L6 & ( H1_M_alu_result[6] & !H1_M_alu_result[7] & S1L3 & L1L4 );


--V1L2 is std_2s60:inst|led_pio:the_led_pio|always0~25
V1L2 = V1L1 & ( H1_M_alu_result[5] & H1_M_mem_byte_en[0] & FB1L762 & DB1L2 );


--BB1_i_addr[11] is std_2s60:inst|sdram:the_sdram|i_addr[11]
BB1_i_addr[11] = DFFEAS(BB1_i_state.111, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1L4 is std_2s60:inst|sdram:the_sdram|Select~6411
BB1L4 = !BB1_m_state.000000010 & (!BB1_i_addr[11]) # BB1_m_state.000000010 & BB1_active_addr[20] # BB1_m_state.001000000;


--BB1_m_state.100000000 is std_2s60:inst|sdram:the_sdram|m_state.100000000
BB1_m_state.100000000 = DFFEAS(BB1L533, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1L5 is std_2s60:inst|sdram:the_sdram|Select~6412
BB1L5 = !BB1_m_state.000000001 & BB1_init_done;


--BB1_m_state.000100000 is std_2s60:inst|sdram:the_sdram|m_state.000100000
BB1_m_state.000100000 = DFFEAS(BB1L74, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1L6 is std_2s60:inst|sdram:the_sdram|Select~6413
BB1L6 = !BB1_m_state.000000100 & !BB1_m_state.000100000;


--BB1L462 is std_2s60:inst|sdram:the_sdram|m_addr[8]~190
BB1L462 = !BB1_m_state.010000000 & !BB1_m_state.100000000 & !BB1L5 & BB1L6;


--BB1L7 is std_2s60:inst|sdram:the_sdram|Select~6414
BB1L7 = !BB1_m_state.000000010 & (!BB1_i_addr[11]) # BB1_m_state.000000010 & BB1_active_addr[19] # BB1_m_state.001000000;


--BB1L8 is std_2s60:inst|sdram:the_sdram|Select~6415
BB1L8 = !BB1_m_state.000000010 & (!BB1_i_addr[11]) # BB1_m_state.000000010 & BB1_active_addr[18] # BB1_m_state.001000000;


--BB1L9 is std_2s60:inst|sdram:the_sdram|Select~6416
BB1L9 = !BB1_m_state.000000010 & (!BB1_i_addr[11]) # BB1_m_state.000000010 & BB1_active_addr[17] # BB1_m_state.001000000;


--BB1_active_addr[7] is std_2s60:inst|sdram:the_sdram|active_addr[7]
BB1_active_addr[7] = DFFEAS(QD1L371, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--BB1L262 is std_2s60:inst|sdram:the_sdram|m_addr[7]~191
BB1L262 = BB1_m_state.000000010 & ( !BB1L523 # BB1_f_pop & QD1L091 & BB1L833 ) # !BB1_m_state.000000010 & ( BB1L523 & BB1_f_pop & QD1L091 & BB1L833 );


--QD1_entry_1[43] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[43]
QD1_entry_1[43] = DFFEAS(CB1L25, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[43] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[43]
QD1_entry_0[43] = DFFEAS(CB1L25, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L371 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[43]~541
QD1L371 = !QD1_rd_address & (QD1_entry_0[43]) # QD1_rd_address & QD1_entry_1[43];


--BB1_active_addr[6] is std_2s60:inst|sdram:the_sdram|active_addr[6]
BB1_active_addr[6] = DFFEAS(QD1L271, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[42] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[42]
QD1_entry_1[42] = DFFEAS(CB1L15, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[42] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[42]
QD1_entry_0[42] = DFFEAS(CB1L15, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L271 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[42]~542
QD1L271 = !QD1_rd_address & (QD1_entry_0[42]) # QD1_rd_address & QD1_entry_1[42];


--BB1_f_select is std_2s60:inst|sdram:the_sdram|f_select
BB1_f_select = BB1_f_pop & QD1L091 & BB1L833;


--BB1L01 is std_2s60:inst|sdram:the_sdram|Select~6417
BB1L01 = !BB1L523 & BB1_m_state.000000010 # BB1L523 & (!BB1_f_select);


--QD1_entry_1[41] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[41]
QD1_entry_1[41] = DFFEAS(CB1L05, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[41] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[41]
QD1_entry_0[41] = DFFEAS(CB1L05, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L171 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[41]~543
QD1L171 = !QD1_rd_address & (QD1_entry_0[41]) # QD1_rd_address & QD1_entry_1[41];


--BB1_active_addr[5] is std_2s60:inst|sdram:the_sdram|active_addr[5]
BB1_active_addr[5] = DFFEAS(QD1L171, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--BB1L11 is std_2s60:inst|sdram:the_sdram|Select~6418
BB1L11 = QD1L171 & BB1_active_addr[5] & ( !BB1L262 # !BB1L01 # BB1_m_state.001000000 # BB1_active_addr[14] ) # !QD1L171 & BB1_active_addr[5] & ( !BB1L262 # BB1_active_addr[14] & BB1L01 # BB1_m_state.001000000 ) # QD1L171 & !BB1_active_addr[5] & ( !BB1L01 # BB1_active_addr[14] & BB1L262 # BB1_m_state.001000000 ) # !QD1L171 & !BB1_active_addr[5] & ( !BB1L262 & (!BB1L01) # BB1L262 & BB1_active_addr[14] & BB1L01 # BB1_m_state.001000000 );


--QD1_entry_1[40] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[40]
QD1_entry_1[40] = DFFEAS(CB1L94, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[40] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[40]
QD1_entry_0[40] = DFFEAS(CB1L94, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L071 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[40]~544
QD1L071 = !QD1_rd_address & (QD1_entry_0[40]) # QD1_rd_address & QD1_entry_1[40];


--BB1_active_addr[4] is std_2s60:inst|sdram:the_sdram|active_addr[4]
BB1_active_addr[4] = DFFEAS(QD1L071, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--BB1L21 is std_2s60:inst|sdram:the_sdram|Select~6419
BB1L21 = QD1L071 & BB1_active_addr[4] & ( !BB1L262 # !BB1L01 # BB1_m_state.001000000 # BB1_active_addr[13] ) # !QD1L071 & BB1_active_addr[4] & ( !BB1L262 # BB1_active_addr[13] & BB1L01 # BB1_m_state.001000000 ) # QD1L071 & !BB1_active_addr[4] & ( !BB1L01 # BB1_active_addr[13] & BB1L262 # BB1_m_state.001000000 ) # !QD1L071 & !BB1_active_addr[4] & ( !BB1L262 & (!BB1L01) # BB1L262 & BB1_active_addr[13] & BB1L01 # BB1_m_state.001000000 );


--BB1_active_addr[3] is std_2s60:inst|sdram:the_sdram|active_addr[3]
BB1_active_addr[3] = DFFEAS(QD1L961, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[39] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[39]
QD1_entry_1[39] = DFFEAS(CB1L84, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[39] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]
QD1_entry_0[39] = DFFEAS(CB1L84, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L961 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[39]~545
QD1L961 = !QD1_rd_address & (QD1_entry_0[39]) # QD1_rd_address & QD1_entry_1[39];


--BB1_active_addr[2] is std_2s60:inst|sdram:the_sdram|active_addr[2]
BB1_active_addr[2] = DFFEAS(QD1L861, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[38] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38]
QD1_entry_1[38] = DFFEAS(CB1L74, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[38] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[38]
QD1_entry_0[38] = DFFEAS(CB1L74, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L861 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[38]~546
QD1L861 = !QD1_rd_address & (QD1_entry_0[38]) # QD1_rd_address & QD1_entry_1[38];


--BB1_active_addr[1] is std_2s60:inst|sdram:the_sdram|active_addr[1]
BB1_active_addr[1] = DFFEAS(QD1L761, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[37] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[37]
QD1_entry_1[37] = DFFEAS(CB1L64, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[37] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[37]
QD1_entry_0[37] = DFFEAS(CB1L64, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L761 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[37]~547
QD1L761 = !QD1_rd_address & (QD1_entry_0[37]) # QD1_rd_address & QD1_entry_1[37];


--BB1_active_addr[0] is std_2s60:inst|sdram:the_sdram|active_addr[0]
BB1_active_addr[0] = DFFEAS(QD1L661, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[36] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]
QD1_entry_1[36] = DFFEAS(CB1L54, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[36] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]
QD1_entry_0[36] = DFFEAS(CB1L54, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L661 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[36]~548
QD1L661 = !QD1_rd_address & (QD1_entry_0[36]) # QD1_rd_address & QD1_entry_1[36];


--QD1L781 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[57]~549
QD1L781 = !QD1_rd_address & (QD1_entry_0[57]) # QD1_rd_address & QD1_entry_1[57];


--BB1L172 is std_2s60:inst|sdram:the_sdram|m_bank[1]~23
BB1L172 = !BB1_f_select # BB1_m_state.000000010;


--BB1L453 is std_2s60:inst|sdram:the_sdram|reduce_or~95
BB1L453 = BB1_m_state.000000010 # BB1L523;


--QD1L471 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[44]~550
QD1L471 = !QD1_rd_address & (QD1_entry_0[44]) # QD1_rd_address & QD1_entry_1[44];


--QD1_entry_1[35] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[35]
QD1_entry_1[35] = DFFEAS(BB1L122, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[35] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[35]
QD1_entry_0[35] = DFFEAS(BB1L122, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L561 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[35]~551
QD1L561 = !QD1_rd_address & (QD1_entry_0[35]) # QD1_rd_address & QD1_entry_1[35];


--BB1_active_dqm[3] is std_2s60:inst|sdram:the_sdram|active_dqm[3]
BB1_active_dqm[3] = DFFEAS(QD1L561, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[34] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[34]
QD1_entry_1[34] = DFFEAS(BB1L222, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[34] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]
QD1_entry_0[34] = DFFEAS(BB1L222, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L461 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[34]~552
QD1L461 = !QD1_rd_address & (QD1_entry_0[34]) # QD1_rd_address & QD1_entry_1[34];


--BB1_active_dqm[2] is std_2s60:inst|sdram:the_sdram|active_dqm[2]
BB1_active_dqm[2] = DFFEAS(QD1L461, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[33] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[33]
QD1_entry_1[33] = DFFEAS(BB1L322, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[33] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]
QD1_entry_0[33] = DFFEAS(BB1L322, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L361 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[33]~553
QD1L361 = !QD1_rd_address & (QD1_entry_0[33]) # QD1_rd_address & QD1_entry_1[33];


--BB1_active_dqm[1] is std_2s60:inst|sdram:the_sdram|active_dqm[1]
BB1_active_dqm[1] = DFFEAS(QD1L361, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[32] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[32]
QD1_entry_1[32] = DFFEAS(BB1L422, VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[32] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[32]
QD1_entry_0[32] = DFFEAS(BB1L422, VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L261 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[32]~554
QD1L261 = !QD1_rd_address & (QD1_entry_0[32]) # QD1_rd_address & QD1_entry_1[32];


--BB1_active_dqm[0] is std_2s60:inst|sdram:the_sdram|active_dqm[0]
BB1_active_dqm[0] = DFFEAS(QD1L261, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--N1L711 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[17]~47
N1L711 = !N1L831 & (!N1L04 # N1L43 # N1L731);


--N1L702 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_address[1]~54
N1L702 = H1_M_alu_result[1] & !N1L711;


--N1L302 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_be_n_to_the_ext_ram~188
N1L302 = !N1L04 # N1L43 # H1_M_mem_byte_en[3];


--N1L402 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_be_n_to_the_ext_ram~189
N1L402 = !N1L04 # N1L43 # H1_M_mem_byte_en[2];


--N1L502 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_be_n_to_the_ext_ram~190
N1L502 = !N1L04 # N1L43 # H1_M_mem_byte_en[1];


--N1L602 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_be_n_to_the_ext_ram~191
N1L602 = !N1L04 # N1L43 # H1_M_mem_byte_en[0];


--RD1_control_reg[9] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[9]
RD1_control_reg[9] = DFFEAS(H1_M_st_data[9], VD1__clk0, !E1_data_out,  , RD1L31,  ,  ,  ,  );


--TD1_pre_txd is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|pre_txd
TD1_pre_txd = DFFEAS(TD1L46, VD1__clk0, !E1_data_out,  , TD1L76,  ,  ,  ,  );


--TD1L67 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|txd~0
TD1L67 = TD1_pre_txd # RD1_control_reg[9];


--D1_hub_tdo is sld_hub:sld_hub_inst|hub_tdo
D1_hub_tdo = AMPP_FUNCTION(!A1L5, D1L71, !AE1_state[8], AE1L12);


--M1_ext_flash_s1_wait_counter[1] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_wait_counter[1]
M1_ext_flash_s1_wait_counter[1] = DFFEAS(M1L401, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_ext_flash_s1_wait_counter[0] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_wait_counter[0]
M1_ext_flash_s1_wait_counter[0] = DFFEAS(M1L301, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1L2 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|add~537
M1L2_adder_eqn = ( M1_ext_flash_s1_wait_counter[0] ) + ( VCC ) + ( GND );
M1L2 = SUM(M1L2_adder_eqn);

--M1L3 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|add~538
M1L3_adder_eqn = ( M1_ext_flash_s1_wait_counter[0] ) + ( VCC ) + ( GND );
M1L3 = CARRY(M1L3_adder_eqn);


--M1L6 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|add~541
M1L6_adder_eqn = ( M1_ext_flash_s1_wait_counter[1] ) + ( VCC ) + ( M1L3 );
M1L6 = SUM(M1L6_adder_eqn);

--M1L7 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|add~542
M1L7_adder_eqn = ( M1_ext_flash_s1_wait_counter[1] ) + ( VCC ) + ( M1L3 );
M1L7 = CARRY(M1L7_adder_eqn);


--M1L01 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|add~545
M1L01_adder_eqn = ( M1_ext_flash_s1_wait_counter[2] ) + ( VCC ) + ( M1L7 );
M1L01 = SUM(M1L01_adder_eqn);

--M1L11 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|add~546
M1L11_adder_eqn = ( M1_ext_flash_s1_wait_counter[2] ) + ( VCC ) + ( M1L7 );
M1L11 = CARRY(M1L11_adder_eqn);


--M1L41 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|add~549
M1L41_adder_eqn = ( M1_ext_flash_s1_wait_counter[3] ) + ( VCC ) + ( M1L11 );
M1L41 = SUM(M1L41_adder_eqn);

--M1L51 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|add~550
M1L51_adder_eqn = ( M1_ext_flash_s1_wait_counter[3] ) + ( VCC ) + ( M1L11 );
M1L51 = CARRY(M1L51_adder_eqn);


--M1L81 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|add~553
M1L81_adder_eqn = ( M1_ext_flash_s1_wait_counter[4] ) + ( VCC ) + ( M1L51 );
M1L81 = SUM(M1L81_adder_eqn);


--M1L331 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|reduce_nor~44
M1L331 = !M1_ext_flash_s1_wait_counter[4] & !M1_ext_flash_s1_wait_counter[3] & !M1_ext_flash_s1_wait_counter[2] & !M1_ext_flash_s1_wait_counter[1];


--M1L231 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|reduce_nor~3
M1L231 = !M1_ext_flash_s1_wait_counter[0] & M1L331;


--M1L701 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_counter_load_value[4]~231
M1L701 = M1L231 & ( M1L88 & (!M1L09 # !M1_ext_flash_s1_in_a_write_cycle) ) # !M1L231 & ( M1L88 & (!M1L09 # !M1_ext_flash_s1_in_a_write_cycle) # M1L81 );


--M1L19 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_end_xfer~22
M1L19 = !M1L88 & !M1L231 & (!M1L09 # !M1_ext_flash_s1_in_a_write_cycle) # M1L88 & (!M1L09 # !M1_ext_flash_s1_in_a_write_cycle);


--H1_D_kill is std_2s60:inst|cpu:the_cpu|D_kill
H1_D_kill = AMPP_FUNCTION(VD1__clk0, H1L228, E1_data_out, H1_M_stall);


--H1_D_inst_ram_hit is std_2s60:inst|cpu:the_cpu|D_inst_ram_hit
H1_D_inst_ram_hit = AMPP_FUNCTION(VD1__clk0, H1_F_ic_hit, E1_data_out, H1_M_stall);


--H1_ic_fill_active is std_2s60:inst|cpu:the_cpu|ic_fill_active
H1_ic_fill_active = AMPP_FUNCTION(VD1__clk0, H1L8081, E1_data_out);


--H1_D_ic_fill_starting is std_2s60:inst|cpu:the_cpu|D_ic_fill_starting
H1_D_ic_fill_starting = AMPP_FUNCTION(!H1_M_pipe_flush, !H1_D_kill, !H1_D_inst_ram_hit, !H1_ic_fill_active);


--H1_ic_fill_ap_cnt[3] is std_2s60:inst|cpu:the_cpu|ic_fill_ap_cnt[3]
H1_ic_fill_ap_cnt[3] = AMPP_FUNCTION(VD1__clk0, H1L7181, E1_data_out, H1L2281);


--M1_ext_flash_bus_avalon_slave_grant_vector[0] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_grant_vector[0]
M1_ext_flash_bus_avalon_slave_grant_vector[0] = M1_ext_flash_bus_avalon_slave_arb_addend[0] & ( !M1L83 # !M1L52 & M1_ext_flash_bus_avalon_slave_arb_addend[1] # M1L33 ) # !M1_ext_flash_bus_avalon_slave_arb_addend[0] & ( !M1L33 & (M1L52 & !M1_ext_flash_bus_avalon_slave_arb_addend[1] # M1L83) # M1L33 & (M1L52 & !M1_ext_flash_bus_avalon_slave_arb_addend[1]) );


--Y1L11 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|cpu_instruction_master_requests_onchip_ram_64_kbytes_s1~25
Y1L11 = !H1_ic_fill_tag[7] & !H1_ic_fill_tag[6] & ( H1_i_read & H1_ic_fill_tag[8] & N1L122 & !H1_ic_fill_tag[4] );


--Y1L6 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|cpu_instruction_master_qualified_request_onchip_ram_64_kbytes_s1~1
Y1L6 = H1_i_read & (!Y1L7 # !Y1L8 # K1_cpu_instruction_master_latency_counter[1]);


--Y1L9 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|cpu_instruction_master_qualified_request_onchip_ram_64_kbytes_s1~96
Y1L9 = !H1_ic_fill_tag[5] & Y1L11 & !Y1L6;


--Y1_onchip_ram_64_kbytes_s1_arb_addend[1] is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_arb_addend[1]
Y1_onchip_ram_64_kbytes_s1_arb_addend[1] = DFFEAS(Y1L82, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--Y1_cpu_data_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|cpu_data_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register
Y1_cpu_data_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register = DFFEAS(Y1_cpu_data_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register_in, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--Y1L1 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|cpu_data_master_qualified_request_onchip_ram_64_kbytes_s1~0
Y1L1 = H1_d_read & Y1_cpu_data_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register;


--Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|cpu_data_master_requests_onchip_ram_64_kbytes_s1
Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 = M1L13 & !H1_M_alu_result[16] & !H1_M_alu_result[17] & L1L6;


--Y1L2 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|cpu_data_master_qualified_request_onchip_ram_64_kbytes_s1~111
Y1L2 = !Y1L1 & Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!H1_d_write # !J1_cpu_data_master_waitrequest);


--K1L321 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_run~45
K1L321 = Y1_onchip_ram_64_kbytes_s1_arb_addend[1] & Y1L2 & ( !Y1L9 & (!M1L83 # M1_ext_flash_bus_avalon_slave_grant_vector[0] # M1L33) ) # !Y1_onchip_ram_64_kbytes_s1_arb_addend[1] & Y1L2 & ( !M1L83 # M1_ext_flash_bus_avalon_slave_grant_vector[0] # M1L33 ) # Y1_onchip_ram_64_kbytes_s1_arb_addend[1] & !Y1L2 & ( !M1L83 # M1_ext_flash_bus_avalon_slave_grant_vector[0] # M1L33 ) # !Y1_onchip_ram_64_kbytes_s1_arb_addend[1] & !Y1L2 & ( !M1L83 # M1_ext_flash_bus_avalon_slave_grant_vector[0] # M1L33 );


--L1L9 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~32
L1L9 = !H1_ic_fill_tag[0] & !H1_ic_fill_line[6] & ( H1_ic_fill_tag[5] & !H1_ic_fill_tag[3] & !H1_ic_fill_tag[2] & !H1_ic_fill_tag[1] );


--L1L7 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_qualified_request_cpu_jtag_debug_module~1
L1L7 = Y1L8 & ( H1_i_read & (!Y1L7 # K1_cpu_instruction_master_latency_counter[0] # K1_cpu_instruction_master_latency_counter[1]) ) # !Y1L8 & ( H1_i_read );


--L1L8 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_qualified_request_cpu_jtag_debug_module~305
L1L8 = Y1L11 & L1L9 & !L1L7;


--L1_cpu_jtag_debug_module_arb_addend[0] is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]
L1_cpu_jtag_debug_module_arb_addend[0] = DFFEAS(L1L12, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--L1_cpu_jtag_debug_module_arb_addend[1] is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[1]
L1_cpu_jtag_debug_module_arb_addend[1] = DFFEAS(L1L32, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--L1_cpu_data_master_requests_cpu_jtag_debug_module is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module
L1_cpu_data_master_requests_cpu_jtag_debug_module = L1L5 & N1L25 & ( M1L13 & !H1_M_alu_result[11] & L1L4 & !H1_M_alu_result[19] );


--L1L1 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|add~327
L1L1 = !L1_cpu_jtag_debug_module_arb_addend[1] & !L1L8 & !L1_cpu_data_master_requests_cpu_jtag_debug_module & !L1_cpu_jtag_debug_module_arb_addend[0] # L1_cpu_jtag_debug_module_arb_addend[1] & (!L1_cpu_data_master_requests_cpu_jtag_debug_module # !L1L8 & !L1_cpu_jtag_debug_module_arb_addend[0]);


--K1L661 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|r_0~108
K1L661 = M1_d1_reasons_to_wait & K1_cpu_instruction_master_dbs_address[1] & K1_cpu_instruction_master_dbs_address[0] & M1L231;


--K1L421 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_run~46
K1L421 = Y1L6 & K1L661 & ( !M1L33 & (!Y1L11 # H1_ic_fill_tag[5]) # M1L33 & !M1L83 & (!Y1L11 # H1_ic_fill_tag[5]) ) # !Y1L6 & K1L661 & ( !M1L33 # !M1L83 ) # Y1L6 & !K1L661 & ( !M1L83 & (!Y1L11 # H1_ic_fill_tag[5]) ) # !Y1L6 & !K1L661 & ( !M1L83 );


--L1_d1_reasons_to_wait is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait
L1_d1_reasons_to_wait = DFFEAS(L1L92, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--K1L561 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|r_0~19
K1L561 = !H1_i_read # !M1L23 # N1L912;


--K1L521 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_run~47
K1L521 = N1_ext_ram_bus_avalon_slave_grant_vector[0] & N1_ext_ram_bus_avalon_slave_grant_vector[2] # !N1_ext_ram_bus_avalon_slave_grant_vector[0] & N1_ext_ram_bus_avalon_slave_grant_vector[2] & ( !H1_i_read # N1L812 # M1L23 ) # N1_ext_ram_bus_avalon_slave_grant_vector[0] & !N1_ext_ram_bus_avalon_slave_grant_vector[2] & ( !H1_i_read # N1L912 # M1L23 ) # !N1_ext_ram_bus_avalon_slave_grant_vector[0] & !N1_ext_ram_bus_avalon_slave_grant_vector[2] & ( !H1_i_read # N1L912 & N1L812 # M1L23 );


--K1L621 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_run~48
K1L621 = K1L561 & K1L521 & ( !Y1L11 # !L1L9 # !L1L7 & L1_d1_reasons_to_wait );


--CB1L22 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_qualified_request_sdram_s1~100
CB1L22 = H1_i_read & (K1_cpu_instruction_master_latency_counter[0] # K1_cpu_instruction_master_latency_counter[1]);


--CB1L32 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_qualified_request_sdram_s1~101
CB1L32 = H1_i_read & H1_ic_fill_tag[12] & !H1_ic_fill_tag[13] & !CB1L22;


--N1_lan91c111_s1_wait_counter[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_wait_counter[0]
N1_lan91c111_s1_wait_counter[0] = DFFEAS(N1L391, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1L022 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reduce_nor~5
N1L022 = !N1_lan91c111_s1_wait_counter[2] & !N1_lan91c111_s1_wait_counter[1] & !N1_lan91c111_s1_wait_counter[0];


--QD1L981 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|reduce_nor~0
QD1L981 = !QD1_entries[1] # QD1_entries[0];


--K1L721 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_run~49
K1L721 = QD1L981 & ( !H1_i_read # !H1_ic_fill_tag[12] # !CB1L22 # H1_ic_fill_tag[13] ) # !QD1L981 & ( !H1_i_read # !H1_ic_fill_tag[12] # H1_ic_fill_tag[13] );


--K1L821 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_run~50
K1L821 = N1L022 & K1L721 & ( !H1_i_read # !M1L23 & N1_d1_reasons_to_wait # N1L812 ) # !N1L022 & K1L721 & ( !H1_i_read # N1L812 );


--K1L921 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_run~51
K1L921 = K1L821 & ( !N1L251 # N1_d1_reasons_to_wait & !N1_ext_ram_s1_wait_counter[1] & !N1_ext_ram_s1_wait_counter[0] );


--CB1_sdram_s1_arb_addend[1] is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[1]
CB1_sdram_s1_arb_addend[1] = DFFEAS(CB1L17, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--CB1L7Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register[1]~reg0
CB1L7Q = DFFEAS(CB1L41, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--CB1L11Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register[5]~reg0
CB1L11Q = DFFEAS(CB1L51, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--CB1L8Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register[2]~reg0
CB1L8Q = DFFEAS(CB1L61, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--CB1L9Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register[3]~reg0
CB1L9Q = DFFEAS(CB1L71, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--CB1L01Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register[4]~reg0
CB1L01Q = DFFEAS(CB1L81, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--CB1L6Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register[0]~reg0
CB1L6Q = DFFEAS(CB1L91, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--CB1L21Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register[6]~reg0
CB1L21Q = DFFEAS(CB1L02, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--CB1L4 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_qualified_request_sdram_s1~122
CB1L4 = CB1L21Q # CB1L6Q # CB1L01Q # J1_cpu_data_master_waitrequest;


--CB1L3 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_qualified_request_sdram_s1~0
CB1L3 = CB1L4 # !CB1L4 & ( CB1L9Q # CB1L8Q # CB1L11Q # CB1L7Q );


--CB1_cpu_data_master_requests_sdram_s1 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_requests_sdram_s1
CB1_cpu_data_master_requests_sdram_s1 = H1_M_alu_result[24] & !H1_M_alu_result[25] & (H1_d_read # H1_d_write);


--CB1L5 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_qualified_request_sdram_s1~123
CB1L5 = CB1_cpu_data_master_requests_sdram_s1 & ( !H1_d_write & (!H1_d_read # !CB1L3) # H1_d_write & !J1_cpu_data_master_waitrequest & (!H1_d_read # !CB1L3) );


--CB1_sdram_s1_arb_addend[0] is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[0]
CB1_sdram_s1_arb_addend[0] = DFFEAS(CB1L96, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--CB1_sdram_s1_grant_vector[0] is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_grant_vector[0]
CB1_sdram_s1_grant_vector[0] = !CB1L32 & (!CB1_sdram_s1_arb_addend[1] & CB1L5 # CB1_sdram_s1_arb_addend[0]) # CB1L32 & (!CB1_sdram_s1_arb_addend[0] # CB1_sdram_s1_arb_addend[1] & !CB1L5);


--K1L031 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_run~52
K1L031 = CB1_sdram_s1_grant_vector[0] & ( K1L421 & K1L621 & K1L921 ) # !CB1_sdram_s1_grant_vector[0] & ( K1L421 & K1L621 & !CB1L32 & K1L921 );


--K1_cpu_instruction_master_run is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_run
K1_cpu_instruction_master_run = K1L031 & ( K1L321 & (!L1L8 # !L1_cpu_jtag_debug_module_arb_addend[0] # L1L1) );


--H1L1771 is std_2s60:inst|cpu:the_cpu|i_read_nxt~15
H1L1771 = AMPP_FUNCTION(!H1_i_read, !H1_D_ic_fill_starting, !H1_ic_fill_ap_cnt[3], !K1_cpu_instruction_master_run);


--K1L951 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|p1_cpu_instruction_master_latency_counter[1]~157
K1L951 = L1L1 & K1L031 & ( H1_i_read & K1L321 ) # !L1L1 & K1L031 & ( H1_i_read & K1L321 & (!L1L8 # !L1_cpu_jtag_debug_module_arb_addend[0]) );


--K1L851 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|p1_cpu_instruction_master_latency_counter[0]~158
K1L851 = K1L951 & ( !H1_ic_fill_tag[5] & Y1L11 ) # !K1L951 & ( K1_cpu_instruction_master_latency_counter[1] & !K1_cpu_instruction_master_latency_counter[0] );


--CB1L09Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_writenable[1]~reg0
CB1L09Q = DFFEAS(CB1L98, VD1__clk0, !E1_data_out,  , CB1L2,  ,  ,  ,  );


--CB1L23 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register~301
CB1L23 = CB1_sdram_s1_arb_addend[0] & ( CB1L32 & QD1L981 & CB1_sdram_s1_arb_addend[1] & !CB1L5 ) # !CB1_sdram_s1_arb_addend[0] & ( CB1L32 & QD1L981 );


--BB1_za_valid is std_2s60:inst|sdram:the_sdram|za_valid
BB1_za_valid = DFFEAS(BB1_rd_valid[2], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--CB1L18Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_readenable[1]~reg0
CB1L18Q = DFFEAS(CB1L08, VD1__clk0, !E1_data_out,  , BB1_za_valid,  ,  ,  ,  );


--CB1L33 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register~302
CB1L33 = CB1L18Q & ( !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[1] & CB1L09Q & CB1L23 # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[1] & (!BB1_za_valid # CB1L09Q & CB1L23) ) # !CB1L18Q & ( CB1L09Q & CB1L23 # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[1] );


--CB1L19Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_writenable[2]~reg0
CB1L19Q = DFFEAS(CB1L09Q, VD1__clk0, !E1_data_out,  , CB1L2,  ,  ,  ,  );


--CB1L28Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_readenable[2]~reg0
CB1L28Q = DFFEAS(CB1L18Q, VD1__clk0, !E1_data_out,  , BB1_za_valid,  ,  ,  ,  );


--CB1L43 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register~303
CB1L43 = CB1L28Q & ( !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[2] & CB1L23 & (CB1L19Q) # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[2] & (!BB1_za_valid # CB1L23 & CB1L19Q) ) # !CB1L28Q & ( CB1L23 & CB1L19Q # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[2] );


--CB1L59Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_writenable[6]~reg0
CB1L59Q = DFFEAS(CB1L49Q, VD1__clk0, !E1_data_out,  , CB1L2,  ,  ,  ,  );


--CB1L68Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_readenable[6]~reg0
CB1L68Q = DFFEAS(CB1L58Q, VD1__clk0, !E1_data_out,  , BB1_za_valid,  ,  ,  ,  );


--CB1L53 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register~304
CB1L53 = CB1L68Q & ( !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[6] & CB1L23 & (CB1L59Q) # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[6] & (!BB1_za_valid # CB1L23 & CB1L59Q) ) # !CB1L68Q & ( CB1L23 & CB1L59Q # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[6] );


--CB1L88Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_writenable[0]~reg0
CB1L88Q = DFFEAS(CB1L78, VD1__clk0, !E1_data_out,  , CB1L2,  ,  ,  ,  );


--CB1L97Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_readenable[0]~reg0
CB1L97Q = DFFEAS(CB1L87, VD1__clk0, !E1_data_out,  , BB1_za_valid,  ,  ,  ,  );


--CB1L63 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register~305
CB1L63 = CB1L97Q & ( CB1L23 & !CB1L88Q # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[0] ) # !CB1L97Q & ( !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[0] & CB1L23 & (!CB1L88Q) # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[0] & (!BB1_za_valid # CB1L23 & !CB1L88Q) );


--CB1L49Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_writenable[5]~reg0
CB1L49Q = DFFEAS(CB1L39Q, VD1__clk0, !E1_data_out,  , CB1L2,  ,  ,  ,  );


--CB1L58Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_readenable[5]~reg0
CB1L58Q = DFFEAS(CB1L48Q, VD1__clk0, !E1_data_out,  , BB1_za_valid,  ,  ,  ,  );


--CB1L73 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register~306
CB1L73 = CB1L58Q & ( !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[5] & CB1L23 & (CB1L49Q) # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[5] & (!BB1_za_valid # CB1L23 & CB1L49Q) ) # !CB1L58Q & ( CB1L23 & CB1L49Q # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[5] );


--CB1L29Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_writenable[3]~reg0
CB1L29Q = DFFEAS(CB1L19Q, VD1__clk0, !E1_data_out,  , CB1L2,  ,  ,  ,  );


--CB1L38Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_readenable[3]~reg0
CB1L38Q = DFFEAS(CB1L28Q, VD1__clk0, !E1_data_out,  , BB1_za_valid,  ,  ,  ,  );


--CB1L83 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register~307
CB1L83 = CB1L38Q & ( !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[3] & CB1L23 & (CB1L29Q) # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[3] & (!BB1_za_valid # CB1L23 & CB1L29Q) ) # !CB1L38Q & ( CB1L23 & CB1L29Q # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[3] );


--CB1L39Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_writenable[4]~reg0
CB1L39Q = DFFEAS(CB1L29Q, VD1__clk0, !E1_data_out,  , CB1L2,  ,  ,  ,  );


--CB1L48Q is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_readenable[4]~reg0
CB1L48Q = DFFEAS(CB1L38Q, VD1__clk0, !E1_data_out,  , BB1_za_valid,  ,  ,  ,  );


--CB1L93 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1_shift_register~308
CB1L93 = CB1L48Q & ( !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[4] & CB1L23 & (CB1L39Q) # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[4] & (!BB1_za_valid # CB1L23 & CB1L39Q) ) # !CB1L48Q & ( CB1L23 & CB1L39Q # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[4] );


--M1L98 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_begins_xfer~38
M1L98 = !M1L33 & M1L83 # M1L52;


--M1L29 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_firsttransfer~86
M1L29 = M1_last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1 & ( M1_ext_flash_bus_avalon_slave_slavearbiterlockenable & (M1_last_cycle_cpu_data_master_granted_slave_ext_flash_s1 & M1_cpu_data_master_requests_ext_flash_s1 # M1L83) ) # !M1_last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1 & ( M1_ext_flash_bus_avalon_slave_slavearbiterlockenable & M1_last_cycle_cpu_data_master_granted_slave_ext_flash_s1 & M1_cpu_data_master_requests_ext_flash_s1 );


--M1_ext_flash_bus_avalon_slave_arb_share_counter[0] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_share_counter[0]
M1_ext_flash_bus_avalon_slave_arb_share_counter[0] = DFFEAS(M1L48, VD1__clk0, !E1_data_out,  , M1_ext_flash_bus_avalon_slave_arb_counter_enable,  ,  ,  ,  );


--M1_ext_flash_bus_avalon_slave_arb_share_counter[1] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_share_counter[1]
M1_ext_flash_bus_avalon_slave_arb_share_counter[1] = DFFEAS(M1L58, VD1__clk0, !E1_data_out,  , M1_ext_flash_bus_avalon_slave_arb_counter_enable,  ,  ,  ,  );


--M1L58 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_share_counter_next_value[1]~119
M1L58 = !M1L29 & M1L031 # M1L29 & (M1_ext_flash_bus_avalon_slave_arb_share_counter[0] & M1_ext_flash_bus_avalon_slave_arb_share_counter[1]);


--M1L48 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_share_counter_next_value[0]~120
M1L48 = !M1L29 & M1L031 # M1L29 & (!M1_ext_flash_bus_avalon_slave_arb_share_counter[0] & M1_ext_flash_bus_avalon_slave_arb_share_counter[1]);


--M1L101 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_slavearbiterlockenable~128
M1L101 = M1L48 & ( M1L98 & !M1L19 # M1_ext_flash_bus_avalon_slave_slavearbiterlockenable ) # !M1L48 & ( !M1L98 & M1_ext_flash_bus_avalon_slave_slavearbiterlockenable # M1L98 & (!M1L19 & (M1L58) # M1L19 & M1_ext_flash_bus_avalon_slave_slavearbiterlockenable) );


--M1L78 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_winner~0
M1L78 = !M1L29 & (M1L69 # M1L59);


--M1_ext_flash_bus_avalon_slave_saved_chosen_master_vector[1] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_saved_chosen_master_vector[1]
M1_ext_flash_bus_avalon_slave_saved_chosen_master_vector[1] = DFFEAS(M1L69, VD1__clk0, !E1_data_out,  , M1L78,  ,  ,  ,  );


--M1L521 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|last_cycle_cpu_data_master_granted_slave_ext_flash_s1~122
M1L521 = M1_last_cycle_cpu_data_master_granted_slave_ext_flash_s1 & (!M1L88 # M1L29);


--M1L621 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|last_cycle_cpu_data_master_granted_slave_ext_flash_s1~123
M1L621 = M1L521 & ( M1_cpu_data_master_requests_ext_flash_s1 ) # !M1L521 & ( M1_cpu_data_master_requests_ext_flash_s1 & (!M1L78 & (M1_ext_flash_bus_avalon_slave_saved_chosen_master_vector[1]) # M1L78 & M1L69) );


--H1_D_pc[22] is std_2s60:inst|cpu:the_cpu|D_pc[22]
H1_D_pc[22] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[22], E1_data_out, H1_M_stall);


--H1_D_pc[23] is std_2s60:inst|cpu:the_cpu|D_pc[23]
H1_D_pc[23] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[23], E1_data_out, H1_M_stall);


--M1_ext_flash_bus_avalon_slave_saved_chosen_master_vector[0] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_saved_chosen_master_vector[0]
M1_ext_flash_bus_avalon_slave_saved_chosen_master_vector[0] = DFFEAS(M1L59, VD1__clk0, !E1_data_out,  , M1L78,  ,  ,  ,  );


--M1L68 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_winner[0]~36
M1L68 = !M1L29 & (!M1L69 & M1_ext_flash_bus_avalon_slave_saved_chosen_master_vector[0] # M1L59) # M1L29 & (M1_ext_flash_bus_avalon_slave_saved_chosen_master_vector[0]);


--M1L821 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1~33
M1L821 = M1L68 & ( M1L83 ) # !M1L68 & ( M1L83 & M1_last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1 & (!M1L88 # M1L29) );


--M1L92 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_data_master_read_data_valid_ext_flash_s1_shift_register_in~12
M1L92 = H1_d_read & !M1L88 & M1L69 & M1L231;


--J1L032 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|last_dbs_term_and_run~11
J1L032 = H1_d_write & J1_cpu_data_master_dbs_address[0] & J1_cpu_data_master_dbs_address[1] & !M1L22;


--H1L664 is std_2s60:inst|cpu:the_cpu|E_mem_byte_en[1]~446
H1L664 = AMPP_FUNCTION(!H1_E_iw[4], !H1_E_iw[3], !H1L543, !H1L643);


--H1L764 is std_2s60:inst|cpu:the_cpu|E_mem_byte_en[2]~447
H1L764 = AMPP_FUNCTION(!H1_E_iw[4], !H1_E_iw[3], !H1L543, !H1L643);


--H1L864 is std_2s60:inst|cpu:the_cpu|E_mem_byte_en[3]~448
H1L864 = AMPP_FUNCTION(!H1_E_iw[4], !H1_E_iw[3], !H1L543, !H1L643);


--J1L362 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|pre_dbs_count_enable~32
J1L362 = M1L69 & M1L231 & ( M1_cpu_data_master_requests_ext_flash_s1 & !J1_cpu_data_master_no_byte_enables_and_last_term & !M1L22 # M1_d1_reasons_to_wait ) # !M1L69 & M1L231 & ( M1_cpu_data_master_requests_ext_flash_s1 & !J1_cpu_data_master_no_byte_enables_and_last_term & !M1L22 ) # M1L69 & !M1L231 & ( M1_cpu_data_master_requests_ext_flash_s1 & !J1_cpu_data_master_no_byte_enables_and_last_term & !M1L22 ) # !M1L69 & !M1L231 & ( M1_cpu_data_master_requests_ext_flash_s1 & !J1_cpu_data_master_no_byte_enables_and_last_term & !M1L22 );


--J1L6 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]~73
J1L6 = M1_cpu_data_master_requests_ext_flash_s1 & (H1_d_write & J1L362 # M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1]);


--J1L9 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]~74
J1L9 = J1_cpu_data_master_dbs_address[0] & J1L6;


--M1L97 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_addend[1]~186
M1L97 = M1L68 & ( !M1L59 & M1_ext_flash_bus_avalon_slave_arb_addend[1] # M1L59 & (!M1L19) # M1L69 ) # !M1L68 & ( !M1L69 & M1_ext_flash_bus_avalon_slave_arb_addend[1] & !M1L59 # M1L69 & (M1L19) );


--M1L77 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_addend[0]~187
M1L77 = M1L68 & ( !M1L59 & (M1L69 # M1_ext_flash_bus_avalon_slave_arb_addend[0]) # M1L59 & (!M1L19) ) # !M1L68 & ( !M1L59 & (!M1L69 & M1_ext_flash_bus_avalon_slave_arb_addend[0] # M1L69 & (M1L19)) );


--E1_data_in_d1 is std_2s60:inst|std_2s60_reset_clk_domain_synch_module:std_2s60_reset_clk_domain_synch|data_in_d1
E1_data_in_d1 = DFFEAS(VCC, VD1__clk0, B1L1,  ,  ,  ,  ,  ,  );


--FC1_resetrequest is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest
FC1_resetrequest = AMPP_FUNCTION(VD1__clk0, PC1L14Q, !D1L2, PC1L651);


--B1L1 is std_2s60:inst|reset_n_sources~1
B1L1 = !VD1__locked # !PLD_CLEAR_N # FC1_resetrequest;


--M1L601 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_counter_load_value[3]~232
M1L601 = !M1L231 & ( M1L41 & (!M1L88 # M1L09 & M1_ext_flash_s1_in_a_write_cycle) );


--M1L501 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_counter_load_value[2]~233
M1L501 = M1L231 & ( M1L88 & M1L09 & !M1_ext_flash_s1_in_a_write_cycle ) # !M1L231 & ( !M1L88 & M1L01 # M1L88 & M1L09 & (!M1_ext_flash_s1_in_a_write_cycle # M1L01) );


--N1_wait_for_ext_ram_s1_counter is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|wait_for_ext_ram_s1_counter
N1_wait_for_ext_ram_s1_counter = N1_ext_ram_s1_wait_counter[0] # N1_ext_ram_s1_wait_counter[1] # N1_ext_ram_bus_avalon_slave_begins_xfer;


--N1L331 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_end_xfer~32
N1L331 = !M1L13 & N1L891 & N1_ext_ram_bus_avalon_slave_grant_vector[0] # M1L13 & (N1L891 & N1_ext_ram_bus_avalon_slave_grant_vector[0] # N1L831);


--N1L431 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_end_xfer~33
N1L431 = N1_wait_for_ext_ram_s1_counter & N1L331 & ( !N1L022 # N1L751 # N1L651 # N1_ext_ram_bus_avalon_slave_begins_xfer ) # !N1_wait_for_ext_ram_s1_counter & N1L331 & ( !N1L022 # N1_ext_ram_bus_avalon_slave_begins_xfer ) # N1_wait_for_ext_ram_s1_counter & !N1L331 & ( N1L751 # N1L651 );


--N1L64 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_read_data_valid_ext_ram_s1_shift_register_in~10
N1L64 = !N1_wait_for_ext_ram_s1_counter & ( H1_d_read & N1L04 & !N1L43 );


--N1L05 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_read_data_valid_lan91c111_s1_shift_register_in~13
N1L05 = H1_d_read & !N1_ext_ram_bus_avalon_slave_begins_xfer & N1L831 & N1L022;


--H1_D_pc[18] is std_2s60:inst|cpu:the_cpu|D_pc[18]
H1_D_pc[18] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[18], E1_data_out, H1_M_stall);


--H1_D_pc[20] is std_2s60:inst|cpu:the_cpu|D_pc[20]
H1_D_pc[20] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[20], E1_data_out, H1_M_stall);


--H1_D_pc[19] is std_2s60:inst|cpu:the_cpu|D_pc[19]
H1_D_pc[19] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[19], E1_data_out, H1_M_stall);


--H1_D_pc[21] is std_2s60:inst|cpu:the_cpu|D_pc[21]
H1_D_pc[21] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[21], E1_data_out, H1_M_stall);


--H1_D_pc[15] is std_2s60:inst|cpu:the_cpu|D_pc[15]
H1_D_pc[15] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[15], E1_data_out, H1_M_stall);


--H1_D_pc[14] is std_2s60:inst|cpu:the_cpu|D_pc[14]
H1_D_pc[14] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[14], E1_data_out, H1_M_stall);


--H1_D_pc[17] is std_2s60:inst|cpu:the_cpu|D_pc[17]
H1_D_pc[17] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[17], E1_data_out, H1_M_stall);


--H1_D_pc[16] is std_2s60:inst|cpu:the_cpu|D_pc[16]
H1_D_pc[16] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[16], E1_data_out, H1_M_stall);


--N1L691 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_counter_load_value~125
N1L691 = H1_d_write & N1_ext_ram_bus_avalon_slave_begins_xfer & N1L831;


--N1L791 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_counter_load_value~126
N1L791 = N1_ext_ram_bus_avalon_slave_begins_xfer & (H1_d_read & N1L831 # N1L731);


--N1L591 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_counter_load_value[2]~127
N1L591 = N1L791 & ( N1L691 ) # !N1L791 & ( N1_lan91c111_s1_wait_counter[2] & (N1_lan91c111_s1_wait_counter[0] # N1_lan91c111_s1_wait_counter[1]) # N1L691 );


--N1L491 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_counter_load_value[1]~128
N1L491 = N1L791 & ( !N1L691 ) # !N1L791 & ( !N1L691 & (!N1_lan91c111_s1_wait_counter[1] & N1_lan91c111_s1_wait_counter[2] & !N1_lan91c111_s1_wait_counter[0] # N1_lan91c111_s1_wait_counter[1] & (N1_lan91c111_s1_wait_counter[0])) );


--N1L222 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reduce_or~1
N1L222 = N1L512 # N1L831 # N1L731;


--N1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[2] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[2]
N1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[2] = DFFEAS(N1L041, VD1__clk0, !E1_data_out,  , N1L222,  ,  ,  ,  );


--N1L131 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_winner[2]~51
N1L131 = !N1L222 & (N1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[2]) # N1L222 & N1L041;


--N1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[1]
N1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[1] = DFFEAS(N1L831, VD1__clk0, !E1_data_out,  , N1L222,  ,  ,  ,  );


--N1L031 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_winner[1]~52
N1L031 = !N1L222 & (N1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[1]) # N1L222 & N1L831;


--N1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[0]
N1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[0] = DFFEAS(N1L731, VD1__clk0, !E1_data_out,  , N1L222,  ,  ,  ,  );


--N1L921 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_winner[0]~53
N1L921 = !N1L222 & (N1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[0]) # N1L222 & N1L731;


--N1L521 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend~64
N1L521 = N1L921 & ( !N1L731 # !N1L431 ) # !N1L921 & ( !N1L431 & (N1L031 # N1L131) # N1L431 & !N1L731 );


--N1L621 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend~65
N1L621 = !N1L431 & (N1L131) # N1L431 & N1L04 & !N1L43;


--N1L721 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend~66
N1L721 = !N1L431 & (N1L031) # N1L431 & N1L041;


--N1L821 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend~67
N1L821 = !N1L431 & (N1L921) # N1L431 & N1L831;


--N1L151 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_s1_counter_load_value[1]~67
N1L151 = N1L751 & ( N1_ext_ram_s1_wait_counter[1] & N1_ext_ram_s1_wait_counter[0] # N1_ext_ram_bus_avalon_slave_begins_xfer ) # !N1L751 & ( N1_ext_ram_s1_wait_counter[1] & N1_ext_ram_s1_wait_counter[0] & (!N1_ext_ram_bus_avalon_slave_begins_xfer # !N1L651) );


--N1L051 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_s1_counter_load_value[0]~68
N1L051 = N1L751 & ( !N1_ext_ram_bus_avalon_slave_begins_xfer & N1_ext_ram_s1_wait_counter[1] & !N1_ext_ram_s1_wait_counter[0] ) # !N1L751 & ( !N1_ext_ram_bus_avalon_slave_begins_xfer & (N1_ext_ram_s1_wait_counter[1] & !N1_ext_ram_s1_wait_counter[0]) # N1_ext_ram_bus_avalon_slave_begins_xfer & (N1_ext_ram_s1_wait_counter[1] & !N1_ext_ram_s1_wait_counter[0] # N1L651) );


--BB1_m_next.000010000 is std_2s60:inst|sdram:the_sdram|m_next.000010000
BB1_m_next.000010000 = DFFEAS(BB1L05, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_m_count[2] is std_2s60:inst|sdram:the_sdram|m_count[2]
BB1_m_count[2] = DFFEAS(BB1L35, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_m_count[1] is std_2s60:inst|sdram:the_sdram|m_count[1]
BB1_m_count[1] = DFFEAS(BB1L75, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1L31 is std_2s60:inst|sdram:the_sdram|Select~6420
BB1L31 = !BB1_m_state.000000100 # BB1_m_count[1] # BB1_m_count[2];


--BB1L41 is std_2s60:inst|sdram:the_sdram|Select~6421
BB1L41 = BB1_m_state.100000000 & (BB1_refresh_request # QD1L091);


--BB1L51 is std_2s60:inst|sdram:the_sdram|Select~6422
BB1L51 = BB1L41 & (!BB1L833 # BB1_refresh_request);


--BB1L61 is std_2s60:inst|sdram:the_sdram|Select~6423
BB1L61 = BB1L31 & !BB1L41 # BB1L51;


--BB1L71 is std_2s60:inst|sdram:the_sdram|Select~6424
BB1L71 = !BB1_m_state.000100000 # BB1_m_count[1] # BB1_m_count[2];


--BB1_pending is std_2s60:inst|sdram:the_sdram|pending
BB1_pending = !QD1L091 # !BB1L833;


--BB1L553 is std_2s60:inst|sdram:the_sdram|reduce_or~96
BB1L553 = !BB1_m_state.010000000 & !BB1_m_state.001000000 & !BB1_m_state.000000010;


--BB1L81 is std_2s60:inst|sdram:the_sdram|Select~6425
BB1L81 = BB1_refresh_request & BB1L553 & ( !BB1_m_state.000000001 ) # !BB1_refresh_request & BB1L553 & ( !BB1_m_state.000000001 & (!BB1_init_done # QD1L091) ) # BB1_refresh_request & !BB1L553 # !BB1_refresh_request & !BB1L553;


--BB1L91 is std_2s60:inst|sdram:the_sdram|Select~6426
BB1L91 = BB1L81 # !BB1L81 & ( BB1L523 & (BB1_m_state.000000001 & BB1_refresh_request # BB1_pending) );


--BB1L02 is std_2s60:inst|sdram:the_sdram|Select~6427
BB1L02 = BB1L91 & ( !BB1L31 # !BB1L41 & BB1L71 # BB1L51 ) # !BB1L91 & ( !BB1L31 # !BB1L41 & !BB1L71 # BB1L51 );


--BB1L12 is std_2s60:inst|sdram:the_sdram|Select~6428
BB1L12 = BB1L02 & ( BB1_m_next.000010000 & !BB1L61 ) # !BB1L02 & ( !BB1L61 & (!QD1L881) # BB1L61 & BB1_m_state.000010000 );


--BB1_m_next.000001000 is std_2s60:inst|sdram:the_sdram|m_next.000001000
BB1_m_next.000001000 = DFFEAS(BB1L85, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1L22 is std_2s60:inst|sdram:the_sdram|Select~6429
BB1L22 = BB1_m_next.000001000 & ( !BB1L61 & (BB1L02 # QD1L881) # BB1L61 & BB1_m_state.000001000 & (!BB1L02) ) # !BB1_m_next.000001000 & ( !BB1L02 & (!BB1L61 & (QD1L881) # BB1L61 & BB1_m_state.000001000) );


--BB1L32 is std_2s60:inst|sdram:the_sdram|Select~6430
BB1L32 = !BB1_refresh_request & (QD1_entries[0] # QD1_entries[1]);


--BB1L42 is std_2s60:inst|sdram:the_sdram|Select~6431
BB1L42 = BB1_refresh_request & ( BB1L523 & QD1L091 & BB1L833 ) # !BB1_refresh_request & ( BB1L523 & !BB1_m_state.000000001 & QD1L091 & BB1L833 );


--BB1L433 is std_2s60:inst|sdram:the_sdram|m_state.100000000~111
BB1L433 = !BB1L42 & ( !BB1_m_state.000000001 & BB1_init_done & (!BB1L32) # BB1_m_state.000000001 & (!BB1_m_state.100000000 # !BB1L32) );


--BB1L52 is std_2s60:inst|sdram:the_sdram|Select~6432
BB1L52 = !BB1_m_state.000000001 & (!BB1_init_done # BB1_refresh_request);


--BB1L62 is std_2s60:inst|sdram:the_sdram|Select~6433
BB1L62 = BB1_refresh_request & BB1_m_state.100000000;


--BB1L72 is std_2s60:inst|sdram:the_sdram|Select~6434
BB1L72 = BB1L62 # !BB1L62 & ( !BB1L71 # !BB1L553 # BB1_init_done & BB1L52 );


--BB1L82 is std_2s60:inst|sdram:the_sdram|Select~6435
BB1L82 = BB1L523 & BB1_pending;


--BB1L92 is std_2s60:inst|sdram:the_sdram|Select~6436
BB1L92 = !BB1L433 # BB1L82 # BB1L72;


--BB1_m_next.000000001 is std_2s60:inst|sdram:the_sdram|m_next.000000001
BB1_m_next.000000001 = DFFEAS(BB1L16, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1L03 is std_2s60:inst|sdram:the_sdram|Select~6437
BB1L03 = BB1L92 & BB1_m_next.000000001 & ( !BB1L553 # BB1_init_done # BB1_m_state.000000001 ) # !BB1L92 & BB1_m_next.000000001 & ( !BB1L31 # BB1_m_state.000000001 ) # BB1L92 & !BB1_m_next.000000001 & ( !BB1L553 # BB1_init_done # BB1_m_state.000000001 ) # !BB1L92 & !BB1_m_next.000000001 & ( BB1_m_state.000000001 & BB1L31 );


--BB1L13 is std_2s60:inst|sdram:the_sdram|Select~6438
BB1L13 = !BB1L92 & (!BB1L31 & (BB1_m_next.010000000) # BB1L31 & BB1_m_state.010000000);


--BB1_i_state.101 is std_2s60:inst|sdram:the_sdram|i_state.101
BB1_i_state.101 = DFFEAS(VCC, VD1__clk0, !E1_data_out,  , BB1L26,  ,  ,  ,  );


--BB1_i_state.001 is std_2s60:inst|sdram:the_sdram|i_state.001
BB1_i_state.001 = DFFEAS(BB1L36, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_i_state.000 is std_2s60:inst|sdram:the_sdram|i_state.000
BB1_i_state.000 = DFFEAS(BB1L46, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_i_state.011 is std_2s60:inst|sdram:the_sdram|i_state.011
BB1_i_state.011 = DFFEAS(BB1L66, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1L23 is std_2s60:inst|sdram:the_sdram|Select~6439
BB1L23 = !BB1_i_state.011 & ( !BB1_i_state.001 & BB1_i_state.000 & (!BB1_i_state.101 # BB1_i_cmd[1]) );


--BB1L33 is std_2s60:inst|sdram:the_sdram|Select~6440
BB1L33 = !BB1_m_state.000010000 & !BB1_m_state.000001000 # BB1_refresh_request # BB1_pending;


--BB1L43 is std_2s60:inst|sdram:the_sdram|Select~6441
BB1L43 = BB1L33 & ( BB1L32 & (BB1L833 & BB1_m_state.100000000 # BB1L5) ) # !BB1L33;


--CB1L57 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_grant_vector[0]~103
CB1L57 = CB1L32 & (!CB1_sdram_s1_arb_addend[0] # CB1_sdram_s1_arb_addend[1] & !CB1L5);


--CB1_sdram_s1_in_a_write_cycle is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_in_a_write_cycle
CB1_sdram_s1_in_a_write_cycle = CB1_sdram_s1_arb_addend[0] & ( !H1_d_write # !CB1_sdram_s1_arb_addend[1] # !CB1L5 ) # !CB1_sdram_s1_arb_addend[0] & ( !H1_d_write # !CB1L5 # CB1L32 & !CB1_sdram_s1_arb_addend[1] );


--CB1L67 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_in_a_read_cycle~13
CB1L67 = CB1_sdram_s1_arb_addend[0] & ( H1_d_read & CB1_sdram_s1_arb_addend[1] & CB1L5 ) # !CB1_sdram_s1_arb_addend[0] & ( H1_d_read & CB1L5 & (!CB1L32 # CB1_sdram_s1_arb_addend[1]) );


--BB1L022 is std_2s60:inst|sdram:the_sdram|comb~39
BB1L022 = QD1L981 & (!CB1_sdram_s1_in_a_write_cycle # CB1L67 # CB1L57);


--QD1L5 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]~263
QD1L5 = !QD1_entries[1] $ (!QD1_entries[0] & (!BB1_f_select # BB1L022) # QD1_entries[0] & (!BB1L022 # BB1_f_select));


--QD1L3 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]~264
QD1L3 = !QD1_entries[0] & (!BB1_f_select & !QD1_entries[1] & BB1L022 # BB1_f_select & (!BB1L022)) # QD1_entries[0] & (!BB1_f_select $ BB1L022);


--BB1L811 is std_2s60:inst|sdram:the_sdram|active_cs_n~65
BB1L811 = !QD1L091 & BB1_active_cs_n # BB1_refresh_request;


--BB1L911 is std_2s60:inst|sdram:the_sdram|active_cs_n~66
BB1L911 = E1_data_out & BB1L5;


--QD1L871 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[48]~555
QD1L871 = !QD1_rd_address & (QD1_entry_0[48]) # QD1_rd_address & QD1_entry_1[48];


--BB1L951 is std_2s60:inst|sdram:the_sdram|active_rnw~155
BB1L951 = !BB1_m_state.100000000 & QD1L091 & (BB1L5) # BB1_m_state.100000000 & BB1L833 & (BB1L5 # QD1L091);


--BB1L061 is std_2s60:inst|sdram:the_sdram|active_rnw~156
BB1L061 = E1_data_out & (!BB1L33 # !BB1_refresh_request & BB1L951);


--CB1L1 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|add~424
CB1L1 = !CB1_sdram_s1_arb_addend[1] & (!CB1L5 $ (CB1_sdram_s1_arb_addend[0] # CB1L32)) # CB1_sdram_s1_arb_addend[1] & !CB1L32 & !CB1L5 & CB1_sdram_s1_arb_addend[0];


--CB1L75 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[12]~198
CB1L75 = !CB1L5 & (H1_ic_fill_tag[2]) # CB1L5 & (!CB1L1 & H1_M_alu_result[14] # CB1L1 & (H1_ic_fill_tag[2]));


--QD1_wr_address is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|wr_address
QD1_wr_address = DFFEAS(QD1L291, VD1__clk0, !E1_data_out,  , BB1L022,  ,  ,  ,  );


--QD1L721 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[58]~0
QD1L721 = BB1L022 & QD1_wr_address;


--QD1L66 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[58]~0
QD1L66 = BB1L022 & !QD1_wr_address;


--CB1L36 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[18]~199
CB1L36 = !CB1L5 & (H1_ic_fill_tag[8]) # CB1L5 & (!CB1L1 & H1_M_alu_result[20] # CB1L1 & (H1_ic_fill_tag[8]));


--CB1L16 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[16]~200
CB1L16 = !CB1L5 & (H1_ic_fill_tag[6]) # CB1L5 & (!CB1L1 & H1_M_alu_result[18] # CB1L1 & (H1_ic_fill_tag[6]));


--CB1L95 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[14]~201
CB1L95 = !CB1L5 & (H1_ic_fill_tag[4]) # CB1L5 & (!CB1L1 & H1_M_alu_result[16] # CB1L1 & (H1_ic_fill_tag[4]));


--CB1L46 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[19]~202
CB1L46 = !CB1L5 & (H1_ic_fill_tag[9]) # CB1L5 & (!CB1L1 & H1_M_alu_result[21] # CB1L1 & (H1_ic_fill_tag[9]));


--CB1L56 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[20]~203
CB1L56 = !CB1L5 & (H1_ic_fill_tag[10]) # CB1L5 & (!CB1L1 & H1_M_alu_result[22] # CB1L1 & (H1_ic_fill_tag[10]));


--CB1L65 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[11]~204
CB1L65 = !CB1L5 & (H1_ic_fill_tag[1]) # CB1L5 & (!CB1L1 & H1_M_alu_result[13] # CB1L1 & (H1_ic_fill_tag[1]));


--CB1L66 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[21]~205
CB1L66 = !CB1L5 & (H1_ic_fill_tag[11]) # CB1L5 & (!CB1L1 & H1_M_alu_result[23] # CB1L1 & (H1_ic_fill_tag[11]));


--CB1L55 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[10]~206
CB1L55 = !CB1L5 & (H1_ic_fill_tag[0]) # CB1L5 & (!CB1L1 & H1_M_alu_result[12] # CB1L1 & (H1_ic_fill_tag[0]));


--CB1L35 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[8]~207
CB1L35 = !CB1L5 & (H1_ic_fill_line[5]) # CB1L5 & (!CB1L1 & H1_M_alu_result[10] # CB1L1 & (H1_ic_fill_line[5]));


--QD1L381 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[53]~556
QD1L381 = !QD1_rd_address & (QD1_entry_0[53]) # QD1_rd_address & QD1_entry_1[53];


--CB1L26 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[17]~208
CB1L26 = !CB1L5 & (H1_ic_fill_tag[7]) # CB1L5 & (!CB1L1 & H1_M_alu_result[19] # CB1L1 & (H1_ic_fill_tag[7]));


--CB1L06 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[15]~209
CB1L06 = !CB1L5 & (H1_ic_fill_tag[5]) # CB1L5 & (!CB1L1 & H1_M_alu_result[17] # CB1L1 & (H1_ic_fill_tag[5]));


--QD1L971 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[49]~557
QD1L971 = !QD1_rd_address & (QD1_entry_0[49]) # QD1_rd_address & QD1_entry_1[49];


--CB1L85 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[13]~210
CB1L85 = !CB1L5 & (H1_ic_fill_tag[3]) # CB1L5 & (!CB1L1 & H1_M_alu_result[15] # CB1L1 & (H1_ic_fill_tag[3]));


--CB1L45 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[9]~211
CB1L45 = !CB1L5 & (H1_ic_fill_line[6]) # CB1L5 & (!CB1L1 & H1_M_alu_result[11] # CB1L1 & (H1_ic_fill_line[6]));


--BB1_ack_refresh_request is std_2s60:inst|sdram:the_sdram|ack_refresh_request
BB1_ack_refresh_request = DFFEAS(BB1L76, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_refresh_counter[2] is std_2s60:inst|sdram:the_sdram|refresh_counter[2]
BB1_refresh_counter[2] = DFFEAS(BB1L071, VD1__clk0, !E1_data_out,  ,  ,  ,  , BB1L943,  );


--BB1_refresh_counter[0] is std_2s60:inst|sdram:the_sdram|refresh_counter[0]
BB1_refresh_counter[0] = DFFEAS(BB1L261, VD1__clk0, !E1_data_out,  ,  ,  ,  , BB1L943,  );


--BB1_refresh_counter[4] is std_2s60:inst|sdram:the_sdram|refresh_counter[4]
BB1_refresh_counter[4] = DFFEAS(BB1L363, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_refresh_counter[11] is std_2s60:inst|sdram:the_sdram|refresh_counter[11]
BB1_refresh_counter[11] = DFFEAS(BB1L602, VD1__clk0, !E1_data_out,  ,  ,  ,  , BB1L943,  );


--BB1_refresh_counter[3] is std_2s60:inst|sdram:the_sdram|refresh_counter[3]
BB1_refresh_counter[3] = DFFEAS(BB1L471, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_refresh_counter[13] is std_2s60:inst|sdram:the_sdram|refresh_counter[13]
BB1_refresh_counter[13] = DFFEAS(BB1L573, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1L053 is std_2s60:inst|sdram:the_sdram|reduce_nor~90
BB1L053 = BB1_refresh_counter[4] & !BB1_refresh_counter[11] & !BB1_refresh_counter[3] & BB1_refresh_counter[13];


--BB1_refresh_counter[8] is std_2s60:inst|sdram:the_sdram|refresh_counter[8]
BB1_refresh_counter[8] = DFFEAS(BB1L673, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_refresh_counter[6] is std_2s60:inst|sdram:the_sdram|refresh_counter[6]
BB1_refresh_counter[6] = DFFEAS(BB1L681, VD1__clk0, !E1_data_out,  ,  ,  ,  , BB1L943,  );


--BB1_refresh_counter[10] is std_2s60:inst|sdram:the_sdram|refresh_counter[10]
BB1_refresh_counter[10] = DFFEAS(BB1L173, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_refresh_counter[5] is std_2s60:inst|sdram:the_sdram|refresh_counter[5]
BB1_refresh_counter[5] = DFFEAS(BB1L281, VD1__clk0, !E1_data_out,  ,  ,  ,  , BB1L943,  );


--BB1L153 is std_2s60:inst|sdram:the_sdram|reduce_nor~91
BB1L153 = BB1_refresh_counter[8] & !BB1_refresh_counter[6] & BB1_refresh_counter[10] & !BB1_refresh_counter[5];


--BB1_refresh_counter[1] is std_2s60:inst|sdram:the_sdram|refresh_counter[1]
BB1_refresh_counter[1] = DFFEAS(BB1L661, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_refresh_counter[7] is std_2s60:inst|sdram:the_sdram|refresh_counter[7]
BB1_refresh_counter[7] = DFFEAS(BB1L091, VD1__clk0, !E1_data_out,  ,  ,  ,  , BB1L943,  );


--BB1_refresh_counter[9] is std_2s60:inst|sdram:the_sdram|refresh_counter[9]
BB1_refresh_counter[9] = DFFEAS(BB1L963, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_refresh_counter[12] is std_2s60:inst|sdram:the_sdram|refresh_counter[12]
BB1_refresh_counter[12] = DFFEAS(BB1L012, VD1__clk0, !E1_data_out,  ,  ,  ,  , BB1L943,  );


--BB1L253 is std_2s60:inst|sdram:the_sdram|reduce_nor~92
BB1L253 = !BB1_refresh_counter[1] & !BB1_refresh_counter[7] & BB1_refresh_counter[9] & !BB1_refresh_counter[12];


--BB1L943 is std_2s60:inst|sdram:the_sdram|reduce_nor~0
BB1L943 = BB1L253 & ( !BB1_refresh_counter[2] & !BB1_refresh_counter[0] & BB1L053 & BB1L153 );


--BB1L873 is std_2s60:inst|sdram:the_sdram|refresh_request~126
BB1L873 = BB1_init_done & !BB1_ack_refresh_request & (BB1L943 # BB1_refresh_request);


--BB1L53 is std_2s60:inst|sdram:the_sdram|Select~6442
BB1L53 = !BB1L62 & ( !BB1L71 # BB1_init_done & BB1L553 & BB1L52 );


--BB1L1 is std_2s60:inst|sdram:the_sdram|LessThan~88
BB1L1 = BB1_m_count[1] # BB1_m_count[2];


--BB1L63 is std_2s60:inst|sdram:the_sdram|Select~6443
BB1L63 = BB1L32 & ( !BB1L553 # BB1L52 # BB1L5 # BB1_m_state.100000000 ) # !BB1L32 & ( !BB1L553 # BB1L52 );


--BB1L73 is std_2s60:inst|sdram:the_sdram|Select~6444
BB1L73 = BB1L62 & BB1L63 & ( BB1L71 ) # !BB1L62 & BB1L63 & ( !BB1L71 ) # BB1L62 & !BB1L63 & ( !BB1L71 $ (BB1L523 & (BB1_refresh_request # BB1_pending)) ) # !BB1L62 & !BB1L63 & ( !BB1L71 $ (!BB1L523 # !BB1_pending & !BB1_refresh_request) );


--BB1L83 is std_2s60:inst|sdram:the_sdram|Select~6445
BB1L83 = BB1L523 & QD1L091 & BB1L833 & BB1_refresh_request;


--BB1L93 is std_2s60:inst|sdram:the_sdram|Select~6446
BB1L93 = BB1L71 & (!BB1L553 # BB1_m_state.000000001 & BB1L83);


--BB1L04 is std_2s60:inst|sdram:the_sdram|Select~6447
BB1L04 = BB1L93 & ( !BB1L73 # BB1_m_state.000000100 & BB1L1 ) # !BB1L93 & ( !BB1L73 & (BB1L62) # BB1L73 & BB1_m_state.000000100 & BB1L1 );


--BB1L14 is std_2s60:inst|sdram:the_sdram|Select~6448
BB1L14 = BB1_refresh_request & BB1_m_state.100000000 & ( !BB1_m_state.001000000 & (!BB1L523 # QD1L091 & BB1L833) ) # !BB1_refresh_request & BB1_m_state.100000000 & ( !BB1L523 & QD1L091 & !BB1L833 & !BB1_m_state.001000000 ) # BB1_refresh_request & !BB1_m_state.100000000 & ( !BB1_m_state.001000000 & (!BB1L523 # QD1L091 & BB1L833) ) # !BB1_refresh_request & !BB1_m_state.100000000 & ( !BB1L523 & !BB1_m_state.001000000 );


--BB1L24 is std_2s60:inst|sdram:the_sdram|Select~6449
BB1L24 = BB1L14 & ( !BB1_m_next.010000000 & BB1_refresh_request & BB1L5 # BB1_m_next.010000000 & (!BB1L6 # BB1L5) ) # !BB1L14 & ( BB1_refresh_request & BB1L5 # BB1_m_next.010000000 );


--BB1L34 is std_2s60:inst|sdram:the_sdram|Select~6450
BB1L34 = BB1_i_state.000 & (!BB1_i_state.101 # BB1_i_cmd[3]);


--BB1L44 is std_2s60:inst|sdram:the_sdram|Select~6451
BB1L44 = BB1L5 & BB1L32;


--BB1L54 is std_2s60:inst|sdram:the_sdram|Select~6452
BB1L54 = BB1_i_state.000 & !BB1_i_state.011 & (!BB1_i_state.101 # BB1_i_cmd[2]);


--BB1_i_state.010 is std_2s60:inst|sdram:the_sdram|i_state.010
BB1_i_state.010 = DFFEAS(BB1L86, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1L64 is std_2s60:inst|sdram:the_sdram|Select~6453
BB1L64 = !BB1_i_state.010 & ( BB1_i_state.000 & !BB1_i_state.011 & (!BB1_i_state.101 # BB1_i_cmd[0]) );


--H1_D_iw[0] is std_2s60:inst|cpu:the_cpu|D_iw[0]
H1_D_iw[0] = AMPP_FUNCTION(VD1__clk0, H1L787, E1_data_out, H1L918, H1_M_stall);


--H1_D_iw[1] is std_2s60:inst|cpu:the_cpu|D_iw[1]
H1_D_iw[1] = AMPP_FUNCTION(VD1__clk0, H1L887, E1_data_out, H1_M_stall);


--H1_D_iw[2] is std_2s60:inst|cpu:the_cpu|D_iw[2]
H1_D_iw[2] = AMPP_FUNCTION(VD1__clk0, H1L987, E1_data_out, H1L918, H1_M_stall);


--H1_D_iw[4] is std_2s60:inst|cpu:the_cpu|D_iw[4]
H1_D_iw[4] = AMPP_FUNCTION(VD1__clk0, H1L197, E1_data_out, H1_M_stall);


--H1_D_iw[5] is std_2s60:inst|cpu:the_cpu|D_iw[5]
H1_D_iw[5] = AMPP_FUNCTION(VD1__clk0, H1L297, E1_data_out, H1_M_stall);


--H1_D_iw[3] is std_2s60:inst|cpu:the_cpu|D_iw[3]
H1_D_iw[3] = AMPP_FUNCTION(VD1__clk0, H1L097, E1_data_out, H1_M_stall);


--H1L801 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1128
H1L801 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1L901 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1129
H1L901 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1L011 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1130
H1L011 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1L111 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1131
H1L111 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1L762 is std_2s60:inst|cpu:the_cpu|D_wr_dst_reg~47
H1L762 = AMPP_FUNCTION(!H1L801, !H1L901, !H1L011, !H1L111, !H1L962);


--H1_D_iw[16] is std_2s60:inst|cpu:the_cpu|D_iw[16]
H1_D_iw[16] = AMPP_FUNCTION(VD1__clk0, H1L308, E1_data_out, H1_M_stall);


--H1_D_iw[14] is std_2s60:inst|cpu:the_cpu|D_iw[14]
H1_D_iw[14] = AMPP_FUNCTION(VD1__clk0, H1L108, E1_data_out, H1L918, H1_M_stall);


--H1_D_iw[15] is std_2s60:inst|cpu:the_cpu|D_iw[15]
H1_D_iw[15] = AMPP_FUNCTION(VD1__clk0, H1L208, E1_data_out, H1_M_stall);


--H1_D_iw[11] is std_2s60:inst|cpu:the_cpu|D_iw[11]
H1_D_iw[11] = AMPP_FUNCTION(VD1__clk0, H1L897, E1_data_out, H1_M_stall);


--H1_D_iw[13] is std_2s60:inst|cpu:the_cpu|D_iw[13]
H1_D_iw[13] = AMPP_FUNCTION(VD1__clk0, H1L008, E1_data_out, H1_M_stall);


--H1_D_iw[12] is std_2s60:inst|cpu:the_cpu|D_iw[12]
H1_D_iw[12] = AMPP_FUNCTION(VD1__clk0, H1L997, E1_data_out, H1L918, H1_M_stall);


--H1L211 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1132
H1L211 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1L35 is std_2s60:inst|cpu:the_cpu|D_ctrl_rot~30
H1L35 = AMPP_FUNCTION(!H1_D_iw[13], !H1_D_iw[12], !H1L211);


--H1L0091 is std_2s60:inst|cpu:the_cpu|reduce_nor~693
H1L0091 = AMPP_FUNCTION(!H1_D_iw[15], !H1_D_iw[11], !H1_D_iw[12]);


--H1L85 is std_2s60:inst|cpu:the_cpu|D_ctrl_src2_is_imm~53
H1L85 = AMPP_FUNCTION(!H1_D_iw[14], !H1_D_iw[13], !H1L211, !H1L0091);


--H1L95 is std_2s60:inst|cpu:the_cpu|D_ctrl_src2_is_imm~54
H1L95 = AMPP_FUNCTION(!H1_D_iw[14], !H1_D_iw[15], !H1_D_iw[11], !H1L35, !H1L85);


--H1L06 is std_2s60:inst|cpu:the_cpu|D_ctrl_src2_is_imm~55
H1L06 = AMPP_FUNCTION(!H1L32, !H1L762, !H1L862, !H1L95);


--H1_D_iw[25] is std_2s60:inst|cpu:the_cpu|D_iw[25]
H1_D_iw[25] = AMPP_FUNCTION(VD1__clk0, H1L218, E1_data_out, H1L918, H1_M_stall);


--H1_E_dst_regnum[3] is std_2s60:inst|cpu:the_cpu|E_dst_regnum[3]
H1_E_dst_regnum[3] = AMPP_FUNCTION(VD1__clk0, H1L56, E1_data_out, H1_M_stall);


--H1_D_iw[22] is std_2s60:inst|cpu:the_cpu|D_iw[22]
H1_D_iw[22] = AMPP_FUNCTION(VD1__clk0, H1L908, E1_data_out, H1L918, H1_M_stall);


--H1_E_dst_regnum[0] is std_2s60:inst|cpu:the_cpu|E_dst_regnum[0]
H1_E_dst_regnum[0] = AMPP_FUNCTION(VD1__clk0, H1L26, E1_data_out, H1_M_stall);


--H1L422 is std_2s60:inst|cpu:the_cpu|D_src2_hazard_E~19
H1L422 = AMPP_FUNCTION(!H1_D_iw[25], !H1_E_dst_regnum[3], !H1_D_iw[22], !H1_E_dst_regnum[0]);


--H1_D_iw[26] is std_2s60:inst|cpu:the_cpu|D_iw[26]
H1_D_iw[26] = AMPP_FUNCTION(VD1__clk0, H1L318, E1_data_out, H1L918, H1_M_stall);


--H1_E_dst_regnum[4] is std_2s60:inst|cpu:the_cpu|E_dst_regnum[4]
H1_E_dst_regnum[4] = AMPP_FUNCTION(VD1__clk0, H1L66, E1_data_out, H1_M_stall);


--H1_D_iw[24] is std_2s60:inst|cpu:the_cpu|D_iw[24]
H1_D_iw[24] = AMPP_FUNCTION(VD1__clk0, H1L118, E1_data_out, H1L918, H1_M_stall);


--H1_E_dst_regnum[2] is std_2s60:inst|cpu:the_cpu|E_dst_regnum[2]
H1_E_dst_regnum[2] = AMPP_FUNCTION(VD1__clk0, H1L46, E1_data_out, H1_M_stall);


--H1_D_iw[23] is std_2s60:inst|cpu:the_cpu|D_iw[23]
H1_D_iw[23] = AMPP_FUNCTION(VD1__clk0, H1L018, E1_data_out, H1L918, H1_M_stall);


--H1_E_dst_regnum[1] is std_2s60:inst|cpu:the_cpu|E_dst_regnum[1]
H1_E_dst_regnum[1] = AMPP_FUNCTION(VD1__clk0, H1L36, E1_data_out, H1_M_stall);


--H1L522 is std_2s60:inst|cpu:the_cpu|D_src2_hazard_E~20
H1L522 = AMPP_FUNCTION(!H1_D_iw[24], !H1_E_dst_regnum[2], !H1_D_iw[23], !H1_E_dst_regnum[1]);


--H1_E_wr_dst_reg_from_D is std_2s60:inst|cpu:the_cpu|E_wr_dst_reg_from_D
H1_E_wr_dst_reg_from_D = AMPP_FUNCTION(VD1__clk0, H1_D_wr_dst_reg, E1_data_out, H1_M_stall);


--H1L557 is std_2s60:inst|cpu:the_cpu|E_wr_dst_reg~30
H1L557 = AMPP_FUNCTION(!H1_M_pipe_flush, !H1_E_hbreak_req, !H1_E_wr_dst_reg_from_D);


--H1_D_src2_hazard_E is std_2s60:inst|cpu:the_cpu|D_src2_hazard_E
H1_D_src2_hazard_E = AMPP_FUNCTION(!H1L32, !H1L422, !H1_D_iw[26], !H1_E_dst_regnum[4], !H1L522, !H1L557);


--H1_M_shift_rot_by_zero is std_2s60:inst|cpu:the_cpu|M_shift_rot_by_zero
H1_M_shift_rot_by_zero = AMPP_FUNCTION(VD1__clk0, H1_E_shift_rot_by_zero, E1_data_out, H1_M_stall);


--H1_M_ctrl_shift_right is std_2s60:inst|cpu:the_cpu|M_ctrl_shift_right
H1_M_ctrl_shift_right = AMPP_FUNCTION(VD1__clk0, H1_E_ctrl_shift_right, E1_data_out, H1_M_stall);


--H1L069 is std_2s60:inst|cpu:the_cpu|M_mul_cell_result_sel~0
H1L069 = AMPP_FUNCTION(!H1_M_shift_rot_by_zero, !H1_M_ctrl_shift_right);


--H1_M_ctrl_mulx is std_2s60:inst|cpu:the_cpu|M_ctrl_mulx
H1_M_ctrl_mulx = AMPP_FUNCTION(VD1__clk0, H1_E_ctrl_mulx, E1_data_out, H1_M_stall);


--H1_M_ctrl_rot is std_2s60:inst|cpu:the_cpu|M_ctrl_rot
H1_M_ctrl_rot = AMPP_FUNCTION(VD1__clk0, H1_E_ctrl_rot, E1_data_out, H1_M_stall);


--AC1_result[0] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[0]
--DSP Block Operation Mode: Simple Multiplier (36-bit)
AC1_result[0] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, VD1__clk0, E1_data_out, GND);

--AC1_result[1] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[1]
AC1_result[1] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, VD1__clk0, E1_data_out, GND);

--AC1_result[2] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[2]
AC1_result[2] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, VD1__clk0, E1_data_out, GND);

--AC1_result[3] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[3]
AC1_result[3] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, VD1__clk0, E1_data_out, GND);

--AC1_result[4] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[4]
AC1_result[4] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, VD1__clk0, E1_data_out, GND);

--AC1_result[5] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[5]
AC1_result[5] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, VD1__clk0, E1_data_out, GND);

--AC1_result[6] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[6]
AC1_result[6] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, VD1__clk0, E1_data_out, GND);

--AC1_result[7] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[7]
AC1_result[7] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, VD1__clk0, E1_data_out, GND);

--AC1_result[8] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[8]
AC1_result[8] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, VD1__clk0, E1_data_out, GND);

--AC1_result[9] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[9]
AC1_result[9] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, VD1__clk0, E1_data_out, GND);

--AC1_result[10] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[10]
AC1_result[10] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, VD1__clk0, E1_data_out, GND);

--AC1_result[11] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[11]
AC1_result[11] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, VD1__clk0, E1_data_out, GND);

--AC1_result[12] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[12]
AC1_result[12] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1_mac_mult3, AC1_mac_mult4, VD1__clk0, E1_data_out, GND);

--AC1_result[13] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[13]
AC1_result[13] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1_mac_mult3, AC1L812, AC1_mac_mult4, AC1L623, VD1__clk0, E1_data_out, GND);

--AC1_result[14] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[14]
AC1_result[14] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1_mac_mult3, AC1L812, AC1L912, AC1_mac_mult4, AC1L623, AC1L723, VD1__clk0, E1_data_out, GND);

--AC1_result[15] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[15]
AC1_result[15] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, VD1__clk0, E1_data_out, GND);

--AC1_result[16] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[16]
AC1_result[16] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, VD1__clk0, E1_data_out, GND);

--AC1_result[17] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[17]
AC1_result[17] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, VD1__clk0, E1_data_out, GND);

--AC1_result[18] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[18]
AC1_result[18] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, VD1__clk0, E1_data_out, GND);

--AC1_result[19] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[19]
AC1_result[19] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, VD1__clk0, E1_data_out, GND);

--AC1_result[20] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[20]
AC1_result[20] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, VD1__clk0, E1_data_out, GND);

--AC1_result[21] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[21]
AC1_result[21] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, VD1__clk0, E1_data_out, GND);

--AC1_result[22] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[22]
AC1_result[22] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, VD1__clk0, E1_data_out, GND);

--AC1_result[23] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[23]
AC1_result[23] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, VD1__clk0, E1_data_out, GND);

--AC1_result[24] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[24]
AC1_result[24] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, VD1__clk0, E1_data_out, GND);

--AC1_result[25] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[25]
AC1_result[25] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, VD1__clk0, E1_data_out, GND);

--AC1_result[26] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[26]
AC1_result[26] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, VD1__clk0, E1_data_out, GND);

--AC1_result[27] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[27]
AC1_result[27] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, VD1__clk0, E1_data_out, GND);

--AC1_result[28] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[28]
AC1_result[28] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, VD1__clk0, E1_data_out, GND);

--AC1_result[29] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[29]
AC1_result[29] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, VD1__clk0, E1_data_out, GND);

--AC1_result[30] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[30]
AC1_result[30] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, VD1__clk0, E1_data_out, GND);

--AC1_result[31] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[31]
AC1_result[31] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, VD1__clk0, E1_data_out, GND);

--AC1_result[32] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[32]
AC1_result[32] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, VD1__clk0, E1_data_out, GND);

--AC1_result[33] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[33]
AC1_result[33] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, VD1__clk0, E1_data_out, GND);

--AC1_result[34] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[34]
AC1_result[34] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, VD1__clk0, E1_data_out, GND);

--AC1_result[35] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[35]
AC1_result[35] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, VD1__clk0, E1_data_out, GND);

--AC1_result[36] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[36]
AC1_result[36] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, VD1__clk0, E1_data_out, GND);

--AC1_result[37] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[37]
AC1_result[37] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, VD1__clk0, E1_data_out, GND);

--AC1_result[38] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[38]
AC1_result[38] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, VD1__clk0, E1_data_out, GND);

--AC1_result[39] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[39]
AC1_result[39] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, VD1__clk0, E1_data_out, GND);

--AC1_result[40] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[40]
AC1_result[40] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, VD1__clk0, E1_data_out, GND);

--AC1_result[41] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[41]
AC1_result[41] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, VD1__clk0, E1_data_out, GND);

--AC1_result[42] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[42]
AC1_result[42] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, VD1__clk0, E1_data_out, GND);

--AC1_result[43] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[43]
AC1_result[43] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, VD1__clk0, E1_data_out, GND);

--AC1_result[44] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[44]
AC1_result[44] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, VD1__clk0, E1_data_out, GND);

--AC1_result[45] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[45]
AC1_result[45] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, VD1__clk0, E1_data_out, GND);

--AC1_result[46] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[46]
AC1_result[46] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, VD1__clk0, E1_data_out, GND);

--AC1_result[47] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[47]
AC1_result[47] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1__clk0, E1_data_out, GND);

--AC1_result[48] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[48]
AC1_result[48] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1__clk0, E1_data_out, GND);

--AC1_result[49] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[49]
AC1_result[49] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1__clk0, E1_data_out, GND);

--AC1_result[50] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[50]
AC1_result[50] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1__clk0, E1_data_out, GND);

--AC1_result[51] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[51]
AC1_result[51] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1__clk0, E1_data_out, GND);

--AC1_result[52] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[52]
AC1_result[52] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1__clk0, E1_data_out, GND);

--AC1_result[53] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[53]
AC1_result[53] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1L231, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1__clk0, E1_data_out, GND);

--AC1_result[54] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[54]
AC1_result[54] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1L231, AC1L331, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1__clk0, E1_data_out, GND);

--AC1_result[55] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[55]
AC1_result[55] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1L231, AC1L331, AC1L431, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1__clk0, E1_data_out, GND);

--AC1_result[56] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[56]
AC1_result[56] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1L231, AC1L331, AC1L431, AC1L531, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1__clk0, E1_data_out, GND);

--AC1_result[57] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[57]
AC1_result[57] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1L231, AC1L331, AC1L431, AC1L531, AC1L631, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1__clk0, E1_data_out, GND);

--AC1_result[58] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[58]
AC1_result[58] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1L231, AC1L331, AC1L431, AC1L531, AC1L631, AC1L731, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1__clk0, E1_data_out, GND);

--AC1_result[59] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[59]
AC1_result[59] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1L231, AC1L331, AC1L431, AC1L531, AC1L631, AC1L731, AC1L831, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1__clk0, E1_data_out, GND);

--AC1_result[60] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[60]
AC1_result[60] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1L231, AC1L331, AC1L431, AC1L531, AC1L631, AC1L731, AC1L831, AC1L931, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1__clk0, E1_data_out, GND);

--AC1_result[61] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[61]
AC1_result[61] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1L231, AC1L331, AC1L431, AC1L531, AC1L631, AC1L731, AC1L831, AC1L931, AC1L041, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1__clk0, E1_data_out, GND);

--AC1_result[62] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[62]
AC1_result[62] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1L231, AC1L331, AC1L431, AC1L531, AC1L631, AC1L731, AC1L831, AC1L931, AC1L041, AC1L141, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1__clk0, E1_data_out, GND);

--AC1_result[63] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|result[63]
AC1_result[63] = AMPP_FUNCTION(GND, GND, AC1_mac_mult1, AC1L2, AC1L3, AC1L4, AC1L5, AC1L6, AC1L7, AC1L8, AC1L9, AC1L01, AC1L11, AC1L21, AC1L31, AC1L41, AC1L51, AC1L61, AC1L71, AC1L81, AC1L91, AC1L02, AC1L12, AC1L22, AC1L32, AC1L42, AC1L52, AC1L62, AC1L72, AC1L82, AC1L92, AC1L03, AC1L13, AC1L23, AC1L33, AC1L43, AC1L53, AC1L63, AC1_mac_mult2, AC1L011, AC1L111, AC1L211, AC1L311, AC1L411, AC1L511, AC1L611, AC1L711, AC1L811, AC1L911, AC1L021, AC1L121, AC1L221, AC1L321, AC1L421, AC1L521, AC1L621, AC1L721, AC1L821, AC1L921, AC1L031, AC1L131, AC1L231, AC1L331, AC1L431, AC1L531, AC1L631, AC1L731, AC1L831, AC1L931, AC1L041, AC1L141, AC1L241, AC1_mac_mult3, AC1L812, AC1L912, AC1L022, AC1L122, AC1L222, AC1L322, AC1L422, AC1L522, AC1L622, AC1L722, AC1L822, AC1L922, AC1L032, AC1L132, AC1L232, AC1L332, AC1L432, AC1L532, AC1L632, AC1L732, AC1L832, AC1L932, AC1L042, AC1L142, AC1L242, AC1L342, AC1L442, AC1L542, AC1L642, AC1L742, AC1L842, AC1L942, AC1L052, AC1L152, AC1L252, AC1_mac_mult4, AC1L623, AC1L723, AC1L823, AC1L923, AC1L033, AC1L133, AC1L233, AC1L333, AC1L433, AC1L533, AC1L633, AC1L733, AC1L833, AC1L933, AC1L043, AC1L143, AC1L243, AC1L343, AC1L443, AC1L543, AC1L643, AC1L743, AC1L843, AC1L943, AC1L053, AC1L153, AC1L253, AC1L353, AC1L453, AC1L553, AC1L653, AC1L753, AC1L853, AC1L953, AC1L063, VD1__clk0, E1_data_out, GND);


--H1L699 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[2]~608
H1L699 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[2], !AC1_result[34]);


--H1_d_readdata_d1[26] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[26]
H1_d_readdata_d1[26] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[26], E1_data_out);


--H1_M_iw[4] is std_2s60:inst|cpu:the_cpu|M_iw[4]
H1_M_iw[4] = AMPP_FUNCTION(VD1__clk0, H1_E_iw[4], E1_data_out, H1_M_stall);


--H1_M_ld_align_sh16 is std_2s60:inst|cpu:the_cpu|M_ld_align_sh16
H1_M_ld_align_sh16 = AMPP_FUNCTION(!H1_M_alu_result[1], !H1_M_iw[4]);


--H1_d_readdata_d1[10] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[10]
H1_d_readdata_d1[10] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[10], E1_data_out);


--H1L5761 is std_2s60:inst|cpu:the_cpu|av_ld16_data[10]~344
H1L5761 = AMPP_FUNCTION(!H1_d_readdata_d1[26], !H1_M_ld_align_sh16, !H1_d_readdata_d1[10]);


--H1_d_readdata_d1[2] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[2]
H1_d_readdata_d1[2] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[2], E1_data_out);


--H1_d_readdata_d1[18] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[18]
H1_d_readdata_d1[18] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[18], E1_data_out);


--H1_M_iw[3] is std_2s60:inst|cpu:the_cpu|M_iw[3]
H1_M_iw[3] = AMPP_FUNCTION(VD1__clk0, H1_E_iw[3], E1_data_out, H1_M_stall);


--H1_M_ld_align_sh8 is std_2s60:inst|cpu:the_cpu|M_ld_align_sh8
H1_M_ld_align_sh8 = AMPP_FUNCTION(!H1_M_alu_result[0], !H1_M_iw[4], !H1_M_iw[3]);


--H1L4861 is std_2s60:inst|cpu:the_cpu|av_ld_byte0_data[2]~104
H1L4861 = AMPP_FUNCTION(!H1L5761, !H1_d_readdata_d1[2], !H1_d_readdata_d1[18], !H1_M_ld_align_sh8, !H1_M_ld_align_sh16);


--H1_E_ctrl_mul_shift_rot is std_2s60:inst|cpu:the_cpu|E_ctrl_mul_shift_rot
H1_E_ctrl_mul_shift_rot = AMPP_FUNCTION(VD1__clk0, H1L15, E1_data_out, H1_M_stall);


--H1_av_ld_aligning_data is std_2s60:inst|cpu:the_cpu|av_ld_aligning_data
H1_av_ld_aligning_data = AMPP_FUNCTION(VD1__clk0, H1_av_ld_data_transfer, E1_data_out);


--YB1_q_b[2] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[2] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L8211, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[2] is std_2s60:inst|cpu:the_cpu|W_wr_data[2]
H1_W_wr_data[2] = AMPP_FUNCTION(VD1__clk0, H1L8211, E1_data_out, H1_M_stall);


--H1_M_dst_regnum[4] is std_2s60:inst|cpu:the_cpu|M_dst_regnum[4]
H1_M_dst_regnum[4] = AMPP_FUNCTION(VD1__clk0, H1_E_dst_regnum[4], E1_data_out, H1_M_stall);


--H1_M_dst_regnum[0] is std_2s60:inst|cpu:the_cpu|M_dst_regnum[0]
H1_M_dst_regnum[0] = AMPP_FUNCTION(VD1__clk0, H1_E_dst_regnum[0], E1_data_out, H1_M_stall);


--H1L722 is std_2s60:inst|cpu:the_cpu|D_src2_hazard_M~19
H1L722 = AMPP_FUNCTION(!H1_D_iw[22], !H1_D_iw[26], !H1_M_dst_regnum[4], !H1_M_dst_regnum[0]);


--H1_M_wr_dst_reg is std_2s60:inst|cpu:the_cpu|M_wr_dst_reg
H1_M_wr_dst_reg = AMPP_FUNCTION(VD1__clk0, H1L557, E1_data_out, H1_M_stall);


--H1_M_dst_regnum[1] is std_2s60:inst|cpu:the_cpu|M_dst_regnum[1]
H1_M_dst_regnum[1] = AMPP_FUNCTION(VD1__clk0, H1_E_dst_regnum[1], E1_data_out, H1_M_stall);


--H1_M_dst_regnum[2] is std_2s60:inst|cpu:the_cpu|M_dst_regnum[2]
H1_M_dst_regnum[2] = AMPP_FUNCTION(VD1__clk0, H1_E_dst_regnum[2], E1_data_out, H1_M_stall);


--H1_M_dst_regnum[3] is std_2s60:inst|cpu:the_cpu|M_dst_regnum[3]
H1_M_dst_regnum[3] = AMPP_FUNCTION(VD1__clk0, H1_E_dst_regnum[3], E1_data_out, H1_M_stall);


--H1L822 is std_2s60:inst|cpu:the_cpu|D_src2_hazard_M~20
H1L822 = AMPP_FUNCTION(!H1_D_iw[25], !H1_D_iw[24], !H1_M_dst_regnum[2], !H1_M_dst_regnum[3]);


--H1_D_src2_hazard_M is std_2s60:inst|cpu:the_cpu|D_src2_hazard_M
H1_D_src2_hazard_M = AMPP_FUNCTION(!H1L32, !H1_D_iw[23], !H1L722, !H1_M_wr_dst_reg, !H1_M_dst_regnum[1], !H1L822);


--H1_W_dst_regnum[4] is std_2s60:inst|cpu:the_cpu|W_dst_regnum[4]
H1_W_dst_regnum[4] = AMPP_FUNCTION(VD1__clk0, H1_M_dst_regnum[4], E1_data_out, H1_M_stall);


--H1_W_dst_regnum[0] is std_2s60:inst|cpu:the_cpu|W_dst_regnum[0]
H1_W_dst_regnum[0] = AMPP_FUNCTION(VD1__clk0, H1_M_dst_regnum[0], E1_data_out, H1_M_stall);


--H1L032 is std_2s60:inst|cpu:the_cpu|D_src2_hazard_W~19
H1L032 = AMPP_FUNCTION(!H1_D_iw[22], !H1_D_iw[26], !H1_W_dst_regnum[4], !H1_W_dst_regnum[0]);


--H1_W_wr_dst_reg is std_2s60:inst|cpu:the_cpu|W_wr_dst_reg
H1_W_wr_dst_reg = AMPP_FUNCTION(VD1__clk0, H1L0021, E1_data_out, H1_M_stall);


--H1_W_dst_regnum[1] is std_2s60:inst|cpu:the_cpu|W_dst_regnum[1]
H1_W_dst_regnum[1] = AMPP_FUNCTION(VD1__clk0, H1_M_dst_regnum[1], E1_data_out, H1_M_stall);


--H1_W_dst_regnum[2] is std_2s60:inst|cpu:the_cpu|W_dst_regnum[2]
H1_W_dst_regnum[2] = AMPP_FUNCTION(VD1__clk0, H1_M_dst_regnum[2], E1_data_out, H1_M_stall);


--H1_W_dst_regnum[3] is std_2s60:inst|cpu:the_cpu|W_dst_regnum[3]
H1_W_dst_regnum[3] = AMPP_FUNCTION(VD1__clk0, H1_M_dst_regnum[3], E1_data_out, H1_M_stall);


--H1L132 is std_2s60:inst|cpu:the_cpu|D_src2_hazard_W~20
H1L132 = AMPP_FUNCTION(!H1_D_iw[25], !H1_D_iw[24], !H1_W_dst_regnum[2], !H1_W_dst_regnum[3]);


--H1_D_src2_hazard_W is std_2s60:inst|cpu:the_cpu|D_src2_hazard_W
H1_D_src2_hazard_W = AMPP_FUNCTION(!H1L32, !H1_D_iw[23], !H1L032, !H1_W_wr_dst_reg, !H1_W_dst_regnum[1], !H1L132);


--H1L532 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[2]~256
H1L532 = AMPP_FUNCTION(!H1L8211, !YB1_q_b[2], !H1_W_wr_data[2], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--H1_D_iw[29] is std_2s60:inst|cpu:the_cpu|D_iw[29]
H1_D_iw[29] = AMPP_FUNCTION(VD1__clk0, H1L618, E1_data_out, H1L918, H1_M_stall);


--H1_D_iw[27] is std_2s60:inst|cpu:the_cpu|D_iw[27]
H1_D_iw[27] = AMPP_FUNCTION(VD1__clk0, H1L418, E1_data_out, H1L918, H1_M_stall);


--H1_D_iw[30] is std_2s60:inst|cpu:the_cpu|D_iw[30]
H1_D_iw[30] = AMPP_FUNCTION(VD1__clk0, H1L718, E1_data_out, H1L918, H1_M_stall);


--H1L381 is std_2s60:inst|cpu:the_cpu|D_src1_hazard_E~19
H1L381 = AMPP_FUNCTION(!H1_E_dst_regnum[3], !H1_E_dst_regnum[0], !H1_D_iw[27], !H1_D_iw[30]);


--H1_D_iw[31] is std_2s60:inst|cpu:the_cpu|D_iw[31]
H1_D_iw[31] = AMPP_FUNCTION(VD1__clk0, H1L818, E1_data_out, H1L918, H1_M_stall);


--H1_D_iw[28] is std_2s60:inst|cpu:the_cpu|D_iw[28]
H1_D_iw[28] = AMPP_FUNCTION(VD1__clk0, H1L518, E1_data_out, H1L918, H1_M_stall);


--H1L61 is std_2s60:inst|cpu:the_cpu|D_ctrl_a_not_src~59
H1L61 = AMPP_FUNCTION(!H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1L481 is std_2s60:inst|cpu:the_cpu|D_src1_hazard_E~20
H1L481 = AMPP_FUNCTION(!H1_E_dst_regnum[4], !H1_E_dst_regnum[1], !H1_D_iw[31], !H1_D_iw[28], !H1L61);


--H1_D_src1_hazard_E is std_2s60:inst|cpu:the_cpu|D_src1_hazard_E
H1_D_src1_hazard_E = AMPP_FUNCTION(!H1_E_dst_regnum[2], !H1L557, !H1_D_iw[29], !H1L381, !H1L481);


--XB1_q_b[2] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[2] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L8211, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L681 is std_2s60:inst|cpu:the_cpu|D_src1_hazard_M~19
H1L681 = AMPP_FUNCTION(!H1_M_dst_regnum[0], !H1_M_dst_regnum[2], !H1_D_iw[29], !H1_D_iw[27]);


--H1L781 is std_2s60:inst|cpu:the_cpu|D_src1_hazard_M~20
H1L781 = AMPP_FUNCTION(!H1_M_dst_regnum[1], !H1_M_dst_regnum[3], !H1_D_iw[30], !H1_D_iw[28], !H1L61);


--H1_D_src1_hazard_M is std_2s60:inst|cpu:the_cpu|D_src1_hazard_M
H1_D_src1_hazard_M = AMPP_FUNCTION(!H1_M_dst_regnum[4], !H1_M_wr_dst_reg, !H1_D_iw[31], !H1L681, !H1L781);


--H1L981 is std_2s60:inst|cpu:the_cpu|D_src1_hazard_W~19
H1L981 = AMPP_FUNCTION(!H1_W_dst_regnum[0], !H1_W_dst_regnum[2], !H1_D_iw[29], !H1_D_iw[27]);


--H1L091 is std_2s60:inst|cpu:the_cpu|D_src1_hazard_W~20
H1L091 = AMPP_FUNCTION(!H1_W_dst_regnum[1], !H1_W_dst_regnum[3], !H1_D_iw[30], !H1_D_iw[28], !H1L61);


--H1_D_src1_hazard_W is std_2s60:inst|cpu:the_cpu|D_src1_hazard_W
H1_D_src1_hazard_W = AMPP_FUNCTION(!H1_W_dst_regnum[4], !H1_W_wr_dst_reg, !H1_D_iw[31], !H1L981, !H1L091);


--H1L391 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[2]~256
H1L391 = AMPP_FUNCTION(!H1L8211, !XB1_q_b[2], !H1_W_wr_data[2], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1_D_iw[8] is std_2s60:inst|cpu:the_cpu|D_iw[8]
H1_D_iw[8] = AMPP_FUNCTION(VD1__clk0, H1L597, E1_data_out, H1L918, H1_M_stall);


--H1L04 is std_2s60:inst|cpu:the_cpu|D_ctrl_hi_imm~87
H1L04 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[4], !H1_D_iw[3]);


--H1L14 is std_2s60:inst|cpu:the_cpu|D_ctrl_hi_imm~88
H1L14 = AMPP_FUNCTION(!H1_D_iw[2], !H1_D_iw[5], !H1L04);


--H1L599 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[1]~609
H1L599 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[1], !AC1_result[33]);


--H1_E_control_rd_data_without_mmu_regs[1] is std_2s60:inst|cpu:the_cpu|E_control_rd_data_without_mmu_regs[1]
H1_E_control_rd_data_without_mmu_regs[1] = AMPP_FUNCTION(VD1__clk0, H1_M_ienable_reg[1], H1_M_ipending_reg[1], E1_data_out, H1L153, H1L1091, H1_M_stall);


--H1L975 is std_2s60:inst|cpu:the_cpu|E_src2[1]~1636
H1L975 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L7211, !H1_E_src2_prelim[1], !H1_E_src2_imm[1]);


--H1L472 is std_2s60:inst|cpu:the_cpu|E_alu_result[1]~24514
H1L472 = AMPP_FUNCTION(!H1L415, !H1_E_logic_op[1], !H1_E_logic_op[0], !H1_E_ctrl_dst_data_sel_logic_result, !H1L975);


--H1L572 is std_2s60:inst|cpu:the_cpu|E_alu_result[1]~24515
H1L572 = AMPP_FUNCTION(!H1L282, !H1_E_ctrl_dst_data_sel_cmp, !H1_E_ctrl_rdctl_inst, !H1L643, !H1_E_control_rd_data_without_mmu_regs[1], !H1L472);


--H1_d_readdata_d1[25] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[25]
H1_d_readdata_d1[25] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[25], E1_data_out);


--H1_d_readdata_d1[9] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[9]
H1_d_readdata_d1[9] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[9], E1_data_out);


--H1L4761 is std_2s60:inst|cpu:the_cpu|av_ld16_data[9]~345
H1L4761 = AMPP_FUNCTION(!H1_M_ld_align_sh16, !H1_d_readdata_d1[25], !H1_d_readdata_d1[9]);


--H1_d_readdata_d1[1] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[1]
H1_d_readdata_d1[1] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[1], E1_data_out);


--H1_d_readdata_d1[17] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[17]
H1_d_readdata_d1[17] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[17], E1_data_out);


--H1L3861 is std_2s60:inst|cpu:the_cpu|av_ld_byte0_data[1]~105
H1L3861 = AMPP_FUNCTION(!H1L4761, !H1_d_readdata_d1[1], !H1_d_readdata_d1[17], !H1_M_ld_align_sh8, !H1_M_ld_align_sh16);


--YB1_q_b[1] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[1] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L7211, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[1] is std_2s60:inst|cpu:the_cpu|W_wr_data[1]
H1_W_wr_data[1] = AMPP_FUNCTION(VD1__clk0, H1L7211, E1_data_out, H1_M_stall);


--H1L432 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[1]~257
H1L432 = AMPP_FUNCTION(!H1L7211, !YB1_q_b[1], !H1_W_wr_data[1], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[1] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[1] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L7211, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L291 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[1]~257
H1L291 = AMPP_FUNCTION(!H1L7211, !XB1_q_b[1], !H1_W_wr_data[1], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1_D_iw[7] is std_2s60:inst|cpu:the_cpu|D_iw[7]
H1_D_iw[7] = AMPP_FUNCTION(VD1__clk0, H1L497, E1_data_out, H1L918, H1_M_stall);


--H1L499 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[0]~610
H1L499 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[0], !AC1_result[32]);


--H1L875 is std_2s60:inst|cpu:the_cpu|E_src2[0]~1637
H1L875 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L6211, !H1_E_src2_prelim[0], !H1_E_src2_imm[0]);


--H1L944 is std_2s60:inst|cpu:the_cpu|E_logic_result[0]~1924
H1L944 = AMPP_FUNCTION(!H1L2021, !H1L315, !H1_E_logic_op[1], !H1_E_logic_op[0], !H1L875);


--H1L443 is std_2s60:inst|cpu:the_cpu|E_alu_result~24516
H1L443 = AMPP_FUNCTION(!H1_E_ctrl_dst_data_sel_pc_plus_one, !H1L543);


--H1_M_mul_shift_rot_result[31] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[31]
H1_M_mul_shift_rot_result[31] = AMPP_FUNCTION(VD1__clk0, H1L5201, E1_data_out);


--H1_M_alu_result[31] is std_2s60:inst|cpu:the_cpu|M_alu_result[31]
H1_M_alu_result[31] = AMPP_FUNCTION(VD1__clk0, H1L343, E1_data_out, H1L698, H1_M_stall);


--H1_av_ld_data_aligned_or_div[31] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[31]
H1_av_ld_data_aligned_or_div[31] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1_d_readdata_d1[31], E1_data_out, H1_M_iw[4]);


--H1L7511 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[31]~316
H1L7511 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[31], !H1_M_alu_result[31], !H1_av_ld_data_aligned_or_div[31], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[31] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[31]
H1_E_src2_prelim[31] = AMPP_FUNCTION(VD1__clk0, H1L462, E1_data_out, H1_M_stall);


--H1L147 is std_2s60:inst|cpu:the_cpu|E_src2_reg[31]~282
H1L147 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L7511, !H1_E_src2_prelim[31]);


--H1_E_src1_prelim[31] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[31]
H1_E_src1_prelim[31] = AMPP_FUNCTION(VD1__clk0, H1L222, E1_data_out, H1_M_stall);


--H1L445 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[31]~482
H1L445 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L7511, !H1_E_src1_prelim[31]);


--H1_E_src2_imm[31] is std_2s60:inst|cpu:the_cpu|E_src2_imm[31]
H1_E_src2_imm[31] = AMPP_FUNCTION(VD1__clk0, H1L232, E1_data_out, H1_M_stall);


--H1_M_mul_shift_rot_result[30] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[30]
H1_M_mul_shift_rot_result[30] = AMPP_FUNCTION(VD1__clk0, H1L4201, E1_data_out);


--H1_M_alu_result[30] is std_2s60:inst|cpu:the_cpu|M_alu_result[30]
H1_M_alu_result[30] = AMPP_FUNCTION(VD1__clk0, H1L143, E1_data_out, H1L698, H1_M_stall);


--H1_av_ld_data_aligned_or_div[30] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[30]
H1_av_ld_data_aligned_or_div[30] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1_d_readdata_d1[30], E1_data_out, H1_M_iw[4]);


--H1L6511 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[30]~317
H1L6511 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[30], !H1_M_alu_result[30], !H1_av_ld_data_aligned_or_div[30], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src1_prelim[30] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[30]
H1_E_src1_prelim[30] = AMPP_FUNCTION(VD1__clk0, H1L122, E1_data_out, H1_M_stall);


--H1L345 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[30]~483
H1L345 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L6511, !H1_E_src1_prelim[30]);


--H1_E_src2_prelim[30] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[30]
H1_E_src2_prelim[30] = AMPP_FUNCTION(VD1__clk0, H1L362, E1_data_out, H1_M_stall);


--H1_E_src2_imm[30] is std_2s60:inst|cpu:the_cpu|E_src2_imm[30]
H1_E_src2_imm[30] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[20], H1L232, E1_data_out, H1L536, H1L14, H1_M_stall);


--H1L806 is std_2s60:inst|cpu:the_cpu|E_src2[30]~1638
H1L806 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L6511, !H1_E_src2_prelim[30], !H1_E_src2_imm[30]);


--H1L464 is std_2s60:inst|cpu:the_cpu|E_logic_result~94
H1L464 = AMPP_FUNCTION(!H1L345, !H1L806);


--H1_M_mul_shift_rot_result[29] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[29]
H1_M_mul_shift_rot_result[29] = AMPP_FUNCTION(VD1__clk0, H1L3201, E1_data_out);


--H1_M_alu_result[29] is std_2s60:inst|cpu:the_cpu|M_alu_result[29]
H1_M_alu_result[29] = AMPP_FUNCTION(VD1__clk0, H1L933, E1_data_out, H1L698, H1_M_stall);


--H1_av_ld_data_aligned_or_div[29] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[29]
H1_av_ld_data_aligned_or_div[29] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1_d_readdata_d1[29], E1_data_out, H1_M_iw[4]);


--H1L5511 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[29]~318
H1L5511 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[29], !H1_M_alu_result[29], !H1_av_ld_data_aligned_or_div[29], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[29] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[29]
H1_E_src2_prelim[29] = AMPP_FUNCTION(VD1__clk0, H1L262, E1_data_out, H1_M_stall);


--H1_E_src2_imm[29] is std_2s60:inst|cpu:the_cpu|E_src2_imm[29]
H1_E_src2_imm[29] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[19], H1L232, E1_data_out, H1L536, H1L14, H1_M_stall);


--H1L706 is std_2s60:inst|cpu:the_cpu|E_src2[29]~1639
H1L706 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L5511, !H1_E_src2_prelim[29], !H1_E_src2_imm[29]);


--H1_E_src1_prelim[29] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[29]
H1_E_src1_prelim[29] = AMPP_FUNCTION(VD1__clk0, H1L022, E1_data_out, H1_M_stall);


--H1_M_mul_shift_rot_result[28] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[28]
H1_M_mul_shift_rot_result[28] = AMPP_FUNCTION(VD1__clk0, H1L2201, E1_data_out);


--H1_M_alu_result[28] is std_2s60:inst|cpu:the_cpu|M_alu_result[28]
H1_M_alu_result[28] = AMPP_FUNCTION(VD1__clk0, H1L733, E1_data_out, H1L698, H1_M_stall);


--H1_av_ld_data_aligned_or_div[28] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[28]
H1_av_ld_data_aligned_or_div[28] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1_d_readdata_d1[28], E1_data_out, H1_M_iw[4]);


--H1L4511 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[28]~319
H1L4511 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[28], !H1_M_alu_result[28], !H1_av_ld_data_aligned_or_div[28], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src1_prelim[28] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[28]
H1_E_src1_prelim[28] = AMPP_FUNCTION(VD1__clk0, H1L912, E1_data_out, H1_M_stall);


--H1L145 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[28]~484
H1L145 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L4511, !H1_E_src1_prelim[28]);


--H1_E_src2_prelim[28] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[28]
H1_E_src2_prelim[28] = AMPP_FUNCTION(VD1__clk0, H1L162, E1_data_out, H1_M_stall);


--H1_E_src2_imm[28] is std_2s60:inst|cpu:the_cpu|E_src2_imm[28]
H1_E_src2_imm[28] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[18], H1L232, E1_data_out, H1L536, H1L14, H1_M_stall);


--H1L606 is std_2s60:inst|cpu:the_cpu|E_src2[28]~1640
H1L606 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L4511, !H1_E_src2_prelim[28], !H1_E_src2_imm[28]);


--H1L364 is std_2s60:inst|cpu:the_cpu|E_logic_result~92
H1L364 = AMPP_FUNCTION(!H1L145, !H1L606);


--H1_M_mul_shift_rot_result[27] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[27]
H1_M_mul_shift_rot_result[27] = AMPP_FUNCTION(VD1__clk0, H1L1201, E1_data_out);


--H1_M_alu_result[27] is std_2s60:inst|cpu:the_cpu|M_alu_result[27]
H1_M_alu_result[27] = AMPP_FUNCTION(VD1__clk0, H1L533, E1_data_out, H1L698, H1_M_stall);


--H1_av_ld_data_aligned_or_div[27] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[27]
H1_av_ld_data_aligned_or_div[27] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1_d_readdata_d1[27], E1_data_out, H1_M_iw[4]);


--H1L3511 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[27]~320
H1L3511 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[27], !H1_M_alu_result[27], !H1_av_ld_data_aligned_or_div[27], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src2_prelim[27] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[27]
H1_E_src2_prelim[27] = AMPP_FUNCTION(VD1__clk0, H1L062, E1_data_out, H1_M_stall);


--H1_E_src2_imm[27] is std_2s60:inst|cpu:the_cpu|E_src2_imm[27]
H1_E_src2_imm[27] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[17], H1L232, E1_data_out, H1L536, H1L14, H1_M_stall);


--H1L506 is std_2s60:inst|cpu:the_cpu|E_src2[27]~1641
H1L506 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L3511, !H1_E_src2_prelim[27], !H1_E_src2_imm[27]);


--H1_E_src1_prelim[27] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[27]
H1_E_src1_prelim[27] = AMPP_FUNCTION(VD1__clk0, H1L812, E1_data_out, H1_M_stall);


--H1_M_mul_shift_rot_result[26] is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result[26]
H1_M_mul_shift_rot_result[26] = AMPP_FUNCTION(VD1__clk0, H1L0201, E1_data_out);


--H1_M_alu_result[26] is std_2s60:inst|cpu:the_cpu|M_alu_result[26]
H1_M_alu_result[26] = AMPP_FUNCTION(VD1__clk0, H1L333, E1_data_out, H1L698, H1_M_stall);


--H1_av_ld_data_aligned_or_div[26] is std_2s60:inst|cpu:the_cpu|av_ld_data_aligned_or_div[26]
H1_av_ld_data_aligned_or_div[26] = AMPP_FUNCTION(VD1__clk0, H1L9661, H1_d_readdata_d1[26], E1_data_out, H1_M_iw[4]);


--H1L2511 is std_2s60:inst|cpu:the_cpu|M_wr_data_unfiltered[26]~321
H1L2511 = AMPP_FUNCTION(!H1_M_mul_shift_rot_result[26], !H1_M_alu_result[26], !H1_av_ld_data_aligned_or_div[26], !H1_M_ctrl_mul_shift_rot, !H1_av_ld_or_div_done);


--H1_E_src1_prelim[26] is std_2s60:inst|cpu:the_cpu|E_src1_prelim[26]
H1_E_src1_prelim[26] = AMPP_FUNCTION(VD1__clk0, H1L712, E1_data_out, H1_M_stall);


--H1L935 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[26]~485
H1L935 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L2511, !H1_E_src1_prelim[26]);


--H1_E_src2_prelim[26] is std_2s60:inst|cpu:the_cpu|E_src2_prelim[26]
H1_E_src2_prelim[26] = AMPP_FUNCTION(VD1__clk0, H1L952, E1_data_out, H1_M_stall);


--H1_E_src2_imm[26] is std_2s60:inst|cpu:the_cpu|E_src2_imm[26]
H1_E_src2_imm[26] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[16], H1L232, E1_data_out, H1L536, H1L14, H1_M_stall);


--H1L406 is std_2s60:inst|cpu:the_cpu|E_src2[26]~1642
H1L406 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_src2_hazard_M, !H1L2511, !H1_E_src2_prelim[26], !H1_E_src2_imm[26]);


--H1L264 is std_2s60:inst|cpu:the_cpu|E_logic_result~90
H1L264 = AMPP_FUNCTION(!H1L935, !H1L406);


--H1L164 is std_2s60:inst|cpu:the_cpu|E_logic_result~88
H1L164 = AMPP_FUNCTION(!H1L735, !H1L206);


--H1L064 is std_2s60:inst|cpu:the_cpu|E_logic_result~86
H1L064 = AMPP_FUNCTION(!H1L535, !H1L006);


--H1L954 is std_2s60:inst|cpu:the_cpu|E_logic_result~84
H1L954 = AMPP_FUNCTION(!H1L335, !H1L895);


--H1L854 is std_2s60:inst|cpu:the_cpu|E_logic_result~82
H1L854 = AMPP_FUNCTION(!H1L135, !H1L695);


--H1L754 is std_2s60:inst|cpu:the_cpu|E_logic_result~80
H1L754 = AMPP_FUNCTION(!H1L925, !H1L495);


--H1L654 is std_2s60:inst|cpu:the_cpu|E_logic_result~78
H1L654 = AMPP_FUNCTION(!H1L725, !H1L295);


--H1L554 is std_2s60:inst|cpu:the_cpu|E_logic_result~76
H1L554 = AMPP_FUNCTION(!H1L525, !H1L095);


--H1L454 is std_2s60:inst|cpu:the_cpu|E_logic_result~74
H1L454 = AMPP_FUNCTION(!H1L325, !H1L885);


--H1L354 is std_2s60:inst|cpu:the_cpu|E_logic_result~72
H1L354 = AMPP_FUNCTION(!H1L125, !H1L685);


--H1L254 is std_2s60:inst|cpu:the_cpu|E_logic_result~70
H1L254 = AMPP_FUNCTION(!H1L915, !H1L485);


--H1L154 is std_2s60:inst|cpu:the_cpu|E_logic_result~68
H1L154 = AMPP_FUNCTION(!H1L715, !H1L285);


--H1L054 is std_2s60:inst|cpu:the_cpu|E_logic_result~66
H1L054 = AMPP_FUNCTION(!H1L515, !H1L085);


--TB1L3 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~537
TB1L3 = AMPP_FUNCTION(!H1L2021);


--TB1L7 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~541
TB1L7 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L7211, !H1L975, !H1_E_src1_prelim[1], TB1L3);


--TB1L11 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~545
TB1L11 = AMPP_FUNCTION(!H1L054, TB1L7);


--TB1L51 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~549
TB1L51 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L9211, !H1L185, !H1_E_src1_prelim[3], TB1L11);


--TB1L91 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~553
TB1L91 = AMPP_FUNCTION(!H1L154, TB1L51);


--TB1L32 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~557
TB1L32 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L1311, !H1L385, !H1_E_src1_prelim[5], TB1L91);


--TB1L72 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~561
TB1L72 = AMPP_FUNCTION(!H1L254, TB1L32);


--TB1L13 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~565
TB1L13 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L3311, !H1L585, !H1_E_src1_prelim[7], TB1L72);


--TB1L53 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~569
TB1L53 = AMPP_FUNCTION(!H1L354, TB1L13);


--TB1L93 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~573
TB1L93 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L5311, !H1L785, !H1_E_src1_prelim[9], TB1L53);


--TB1L34 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~577
TB1L34 = AMPP_FUNCTION(!H1L454, TB1L93);


--TB1L74 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~581
TB1L74 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L7311, !H1L985, !H1_E_src1_prelim[11], TB1L34);


--TB1L15 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~585
TB1L15 = AMPP_FUNCTION(!H1L554, TB1L74);


--TB1L55 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~589
TB1L55 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L9311, !H1L195, !H1_E_src1_prelim[13], TB1L15);


--TB1L95 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~593
TB1L95 = AMPP_FUNCTION(!H1L654, TB1L55);


--TB1L36 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~597
TB1L36 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L1411, !H1L395, !H1_E_src1_prelim[15], TB1L95);


--TB1L76 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~601
TB1L76 = AMPP_FUNCTION(!H1L754, TB1L36);


--TB1L17 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~605
TB1L17 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L3411, !H1L595, !H1_E_src1_prelim[17], TB1L76);


--TB1L57 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~609
TB1L57 = AMPP_FUNCTION(!H1L854, TB1L17);


--TB1L97 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~613
TB1L97 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L5411, !H1L795, !H1_E_src1_prelim[19], TB1L57);


--TB1L38 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~617
TB1L38 = AMPP_FUNCTION(!H1L954, TB1L97);


--TB1L78 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~621
TB1L78 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L7411, !H1L995, !H1_E_src1_prelim[21], TB1L38);


--TB1L19 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~625
TB1L19 = AMPP_FUNCTION(!H1L064, TB1L78);


--TB1L59 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~629
TB1L59 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L9411, !H1L106, !H1_E_src1_prelim[23], TB1L19);


--TB1L99 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~633
TB1L99 = AMPP_FUNCTION(!H1L164, TB1L59);


--TB1L301 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~637
TB1L301 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L1511, !H1L306, !H1_E_src1_prelim[25], TB1L99);


--TB1L701 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~641
TB1L701 = AMPP_FUNCTION(!H1L264, TB1L301);


--TB1L111 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~645
TB1L111 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L3511, !H1L506, !H1_E_src1_prelim[27], TB1L701);


--TB1L511 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~649
TB1L511 = AMPP_FUNCTION(!H1L364, TB1L111);


--TB1L911 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~653
TB1L911 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L5511, !H1L706, !H1_E_src1_prelim[29], TB1L511);


--TB1L321 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~657
TB1L321 = AMPP_FUNCTION(!H1L464, TB1L911);


--TB1L721 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~661
TB1L721 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L147, !H1L445, !H1_E_src2_imm[31], TB1L321);


--TB1L031 is std_2s60:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|add~664
TB1L031 = AMPP_FUNCTION(TB1L721);


--H1_E_ctrl_alu_signed_cmp is std_2s60:inst|cpu:the_cpu|E_ctrl_alu_signed_cmp
H1_E_ctrl_alu_signed_cmp = AMPP_FUNCTION(VD1__clk0, H1L91, E1_data_out, H1_M_stall);


--H1L047 is std_2s60:inst|cpu:the_cpu|E_src2_reg[30]~283
H1L047 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L6511, !H1_E_src2_prelim[30]);


--H1L937 is std_2s60:inst|cpu:the_cpu|E_src2_reg[29]~284
H1L937 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L5511, !H1_E_src2_prelim[29]);


--H1L245 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[29]~486
H1L245 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L5511, !H1_E_src1_prelim[29]);


--H1L837 is std_2s60:inst|cpu:the_cpu|E_src2_reg[28]~285
H1L837 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L4511, !H1_E_src2_prelim[28]);


--H1L737 is std_2s60:inst|cpu:the_cpu|E_src2_reg[27]~286
H1L737 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L3511, !H1_E_src2_prelim[27]);


--H1L045 is std_2s60:inst|cpu:the_cpu|E_src1_mul_cell[27]~487
H1L045 = AMPP_FUNCTION(!H1_E_src1_hazard_M, !H1L3511, !H1_E_src1_prelim[27]);


--H1L637 is std_2s60:inst|cpu:the_cpu|E_src2_reg[26]~287
H1L637 = AMPP_FUNCTION(!H1_E_src2_hazard_M, !H1L2511, !H1_E_src2_prelim[26]);


--H1L4141 is std_2s60:inst|cpu:the_cpu|add~2248
H1L4141 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L637, !H1L935, !H1_E_src2_imm[26], H1L1141);

--H1L5141 is std_2s60:inst|cpu:the_cpu|add~2249
H1L5141 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L637, !H1L935, !H1_E_src2_imm[26], H1L1141);


--H1L8141 is std_2s60:inst|cpu:the_cpu|add~2252
H1L8141 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L737, !H1L045, !H1_E_src2_imm[27], H1L5141);

--H1L9141 is std_2s60:inst|cpu:the_cpu|add~2253
H1L9141 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L737, !H1L045, !H1_E_src2_imm[27], H1L5141);


--H1L2241 is std_2s60:inst|cpu:the_cpu|add~2256
H1L2241 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L837, !H1L145, !H1_E_src2_imm[28], H1L9141);

--H1L3241 is std_2s60:inst|cpu:the_cpu|add~2257
H1L3241 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L837, !H1L145, !H1_E_src2_imm[28], H1L9141);


--H1L6241 is std_2s60:inst|cpu:the_cpu|add~2260
H1L6241 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L937, !H1L245, !H1_E_src2_imm[29], H1L3241);

--H1L7241 is std_2s60:inst|cpu:the_cpu|add~2261
H1L7241 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L937, !H1L245, !H1_E_src2_imm[29], H1L3241);


--H1L0341 is std_2s60:inst|cpu:the_cpu|add~2264
H1L0341 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L047, !H1L345, !H1_E_src2_imm[30], H1L7241);

--H1L1341 is std_2s60:inst|cpu:the_cpu|add~2265
H1L1341 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L047, !H1L345, !H1_E_src2_imm[30], H1L7241);


--H1L4341 is std_2s60:inst|cpu:the_cpu|add~2268
H1L4341 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L147, !H1_E_src2_imm[31], !H1L445, H1L1341);

--H1L5341 is std_2s60:inst|cpu:the_cpu|add~2269
H1L5341 = AMPP_FUNCTION(!H1_E_ctrl_alu_signed_cmp, !H1_E_ctrl_src2_is_imm, !H1L147, !H1_E_src2_imm[31], !H1L445, H1L1341);


--H1L8341 is std_2s60:inst|cpu:the_cpu|add~2272
H1L8341 = AMPP_FUNCTION(H1L5341);


--H1L2441 is std_2s60:inst|cpu:the_cpu|add~2276
H1L2441 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L637, !H1L935, !H1_E_src2_imm[26], H1L7041);

--H1L3441 is std_2s60:inst|cpu:the_cpu|add~2277
H1L3441 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L637, !H1L935, !H1_E_src2_imm[26], H1L7041);


--H1L6441 is std_2s60:inst|cpu:the_cpu|add~2280
H1L6441 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L737, !H1L045, !H1_E_src2_imm[27], H1L3441);

--H1L7441 is std_2s60:inst|cpu:the_cpu|add~2281
H1L7441 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L737, !H1L045, !H1_E_src2_imm[27], H1L3441);


--H1L0541 is std_2s60:inst|cpu:the_cpu|add~2284
H1L0541 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L837, !H1L145, !H1_E_src2_imm[28], H1L7441);

--H1L1541 is std_2s60:inst|cpu:the_cpu|add~2285
H1L1541 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L837, !H1L145, !H1_E_src2_imm[28], H1L7441);


--H1L4541 is std_2s60:inst|cpu:the_cpu|add~2288
H1L4541 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L937, !H1L245, !H1_E_src2_imm[29], H1L1541);

--H1L5541 is std_2s60:inst|cpu:the_cpu|add~2289
H1L5541 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L937, !H1L245, !H1_E_src2_imm[29], H1L1541);


--H1L8541 is std_2s60:inst|cpu:the_cpu|add~2292
H1L8541 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L047, !H1L345, !H1_E_src2_imm[30], H1L5541);

--H1L9541 is std_2s60:inst|cpu:the_cpu|add~2293
H1L9541 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L047, !H1L345, !H1_E_src2_imm[30], H1L5541);


--H1L2641 is std_2s60:inst|cpu:the_cpu|add~2296
H1L2641 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L147, !H1_E_src2_imm[31], !H1L445, H1L9541);

--H1L3641 is std_2s60:inst|cpu:the_cpu|add~2297
H1L3641 = AMPP_FUNCTION(!H1_E_ctrl_alu_signed_cmp, !H1_E_ctrl_src2_is_imm, !H1L147, !H1_E_src2_imm[31], !H1L445, H1L9541);


--H1L6641 is std_2s60:inst|cpu:the_cpu|add~2300
H1L6641 = AMPP_FUNCTION(H1L3641);


--H1L743 is std_2s60:inst|cpu:the_cpu|E_cmp_result~302
H1L743 = AMPP_FUNCTION(!TB1L031, !H1L8341, !H1L6641, !H1_E_logic_op[1], !H1_E_logic_op[0], !H1_E_ctrl_alu_subtract);


--H1_E_control_rd_data_without_mmu_regs[0] is std_2s60:inst|cpu:the_cpu|E_control_rd_data_without_mmu_regs[0]
H1_E_control_rd_data_without_mmu_regs[0] = AMPP_FUNCTION(VD1__clk0, H1L51, E1_data_out, H1_M_stall);


--H1L072 is std_2s60:inst|cpu:the_cpu|E_alu_result[0]~24517
H1L072 = AMPP_FUNCTION(!H1_E_ctrl_dst_data_sel_logic_result, !H1L944, !H1_E_control_rd_data_without_mmu_regs[0], !H1L743, !H1_E_ctrl_rdctl_inst, !H1_E_ctrl_dst_data_sel_cmp, !H1L443);


--H1_d_readdata_d1[24] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[24]
H1_d_readdata_d1[24] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[24], E1_data_out);


--H1_d_readdata_d1[8] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[8]
H1_d_readdata_d1[8] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[8], E1_data_out);


--H1L3761 is std_2s60:inst|cpu:the_cpu|av_ld16_data[8]~346
H1L3761 = AMPP_FUNCTION(!H1_M_ld_align_sh16, !H1_d_readdata_d1[24], !H1_d_readdata_d1[8]);


--H1_d_readdata_d1[0] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[0]
H1_d_readdata_d1[0] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[0], E1_data_out);


--H1_d_readdata_d1[16] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[16]
H1_d_readdata_d1[16] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[16], E1_data_out);


--H1L2861 is std_2s60:inst|cpu:the_cpu|av_ld_byte0_data[0]~106
H1L2861 = AMPP_FUNCTION(!H1L3761, !H1_d_readdata_d1[0], !H1_d_readdata_d1[16], !H1_M_ld_align_sh8, !H1_M_ld_align_sh16);


--YB1_q_b[0] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[0] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L6211, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[0] is std_2s60:inst|cpu:the_cpu|W_wr_data[0]
H1_W_wr_data[0] = AMPP_FUNCTION(VD1__clk0, H1L6211, E1_data_out, H1_M_stall);


--H1L332 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[0]~258
H1L332 = AMPP_FUNCTION(!H1L6211, !YB1_q_b[0], !H1_W_wr_data[0], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[0] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[0] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L6211, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L191 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[0]~258
H1L191 = AMPP_FUNCTION(!H1L6211, !XB1_q_b[0], !H1_W_wr_data[0], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1_D_iw[6] is std_2s60:inst|cpu:the_cpu|D_iw[6]
H1_D_iw[6] = AMPP_FUNCTION(VD1__clk0, H1L397, E1_data_out, H1L918, H1_M_stall);


--H1_D_br_taken_waddr_partial[0] is std_2s60:inst|cpu:the_cpu|D_br_taken_waddr_partial[0]
H1_D_br_taken_waddr_partial[0] = AMPP_FUNCTION(VD1__clk0, H1L4351, E1_data_out, H1_M_stall);


--H1_D_pc_plus_one[0] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[0]
H1_D_pc_plus_one[0] = AMPP_FUNCTION(VD1__clk0, H1L0351, E1_data_out, H1_M_stall);


--H1_D_iw[21] is std_2s60:inst|cpu:the_cpu|D_iw[21]
H1_D_iw[21] = AMPP_FUNCTION(VD1__clk0, H1L808, E1_data_out, H1_M_stall);


--H1L501 is std_2s60:inst|cpu:the_cpu|D_logic_op[1]~16
H1L501 = AMPP_FUNCTION(!H1_D_iw[4], !H1_D_iw[15], !H1L211);


--H1L401 is std_2s60:inst|cpu:the_cpu|D_logic_op[0]~17
H1L401 = AMPP_FUNCTION(!H1_D_iw[3], !H1_D_iw[14], !H1L211);


--H1L55 is std_2s60:inst|cpu:the_cpu|D_ctrl_shift_right~30
H1L55 = AMPP_FUNCTION(!H1_D_iw[14], !H1_D_iw[15]);


--H1L34 is std_2s60:inst|cpu:the_cpu|D_ctrl_jmp_indirect~31
H1L34 = AMPP_FUNCTION(!H1_D_iw[12], !H1L211);


--H1L43 is std_2s60:inst|cpu:the_cpu|D_ctrl_dst_data_sel_pc_plus_one~40
H1L43 = AMPP_FUNCTION(!H1_D_iw[16], !H1_D_iw[13], !H1L61, !H1L55, !H1L34);


--H1L23 is std_2s60:inst|cpu:the_cpu|D_ctrl_dst_data_sel_logic_result~34
H1L23 = AMPP_FUNCTION(!H1_D_iw[16], !H1_D_iw[11], !H1_D_iw[13], !H1_D_iw[12], !H1L211);


--H1L311 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1133
H1L311 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1L411 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1134
H1L411 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1L511 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1135
H1L511 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1_D_ctrl_dst_data_sel_logic_result is std_2s60:inst|cpu:the_cpu|D_ctrl_dst_data_sel_logic_result
H1_D_ctrl_dst_data_sel_logic_result = AMPP_FUNCTION(!H1L23, !H1L33, !H1L311, !H1L411, !H1L511);


--H1L611 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1136
H1L611 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1L711 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1137
H1L711 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1L02 is std_2s60:inst|cpu:the_cpu|D_ctrl_alu_subtract~276
H1L02 = AMPP_FUNCTION(!H1_D_iw[14], !H1_D_iw[15], !H1_D_iw[11], !H1_D_iw[13], !H1L34);


--H1L811 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1138
H1L811 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1L911 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1139
H1L911 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1L021 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1140
H1L021 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1L121 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1141
H1L121 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1L72 is std_2s60:inst|cpu:the_cpu|D_ctrl_dst_data_sel_cmp~277
H1L72 = AMPP_FUNCTION(!H1L811, !H1L911, !H1L021, !H1L121);


--H1L221 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1142
H1L221 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1L321 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1143
H1L321 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1L421 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1144
H1L421 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1L521 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1145
H1L521 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1L12 is std_2s60:inst|cpu:the_cpu|D_ctrl_alu_subtract~277
H1L12 = AMPP_FUNCTION(!H1L221, !H1L321, !H1L421, !H1L521);


--H1L22 is std_2s60:inst|cpu:the_cpu|D_ctrl_alu_subtract~278
H1L22 = AMPP_FUNCTION(!H1L611, !H1L711, !H1L02, !H1L72, !H1L12);


--H1L82 is std_2s60:inst|cpu:the_cpu|D_ctrl_dst_data_sel_cmp~278
H1L82 = AMPP_FUNCTION(!H1_D_iw[11], !H1_D_iw[12], !H1_D_iw[15], !H1_D_iw[14]);


--H1L71 is std_2s60:inst|cpu:the_cpu|D_ctrl_alu_signed_cmp~26
H1L71 = AMPP_FUNCTION(!H1_D_iw[14], !H1_D_iw[15], !H1_D_iw[11]);


--H1L92 is std_2s60:inst|cpu:the_cpu|D_ctrl_dst_data_sel_cmp~279
H1L92 = AMPP_FUNCTION(!H1_D_iw[13], !H1_D_iw[12], !H1L211, !H1L82, !H1L71);


--H1L621 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1146
H1L621 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1L721 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1147
H1L721 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1L03 is std_2s60:inst|cpu:the_cpu|D_ctrl_dst_data_sel_cmp~280
H1L03 = AMPP_FUNCTION(!H1L72, !H1L92, !H1L621, !H1L721);


--H1_D_op_rdctl is std_2s60:inst|cpu:the_cpu|D_op_rdctl
H1_D_op_rdctl = AMPP_FUNCTION(!H1_D_iw[16], !H1_D_iw[14], !H1_D_iw[13], !H1L211, !H1L0091);


--H1_M_ienable_reg[2] is std_2s60:inst|cpu:the_cpu|M_ienable_reg[2]
H1_M_ienable_reg[2] = AMPP_FUNCTION(VD1__clk0, H1L872, E1_data_out, H1L919);


--H1_M_ipending_reg[2] is std_2s60:inst|cpu:the_cpu|M_ipending_reg[2]
H1_M_ipending_reg[2] = AMPP_FUNCTION(VD1__clk0, H1L539, E1_data_out);


--H1L153 is std_2s60:inst|cpu:the_cpu|E_control_rd_data_without_mmu_regs[1]~61
H1L153 = AMPP_FUNCTION(!H1_D_iw[8], !H1_D_iw[7], !H1_D_iw[6]);


--H1L1091 is std_2s60:inst|cpu:the_cpu|reduce_nor~694
H1L1091 = AMPP_FUNCTION(!H1_D_iw[8], !H1_D_iw[7], !H1_D_iw[6]);


--H1L357 is std_2s60:inst|cpu:the_cpu|E_valid~29
H1L357 = AMPP_FUNCTION(!H1L257, !H1_E_hbreak_req);


--H1_M_valid_mul_shift_rot_entered_M is std_2s60:inst|cpu:the_cpu|M_valid_mul_shift_rot_entered_M
H1_M_valid_mul_shift_rot_entered_M = AMPP_FUNCTION(VD1__clk0, H1_E_valid_mul_shift_rot_entering_M, E1_data_out);


--H1_M_mul_shift_rot_stall_nxt is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_stall_nxt
H1_M_mul_shift_rot_stall_nxt = AMPP_FUNCTION(!H1L3211, !H1_E_ctrl_mul_shift_rot, !H1_M_valid_mul_shift_rot_entered_M);


--R1_av_waitrequest is std_2s60:inst|jtag_uart:the_jtag_uart|av_waitrequest
R1_av_waitrequest = DFFEAS(R1L86, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave is std_2s60:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave
S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave = S1L4 & ( !H1_M_alu_result[3] & H1_M_alu_result[4] & H1_M_alu_result[5] & M1L13 );


--J1L762 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|r_1~138
J1L762 = !U1L23 # U1_lcd_display_control_slave_wait_counter[0] & U1L35;


--J1L091 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~216
J1L091 = J1L762 & ( CB1L5 # N1L24 # N1L04 # M1L52 ) # !J1L762;


--J1L191 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~217
J1L191 = !N1_ext_ram_s1_wait_counter[0] # N1_ext_ram_s1_wait_counter[1];


--J1L291 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~218
J1L291 = !N1_lan91c111_s1_wait_counter[0] # N1_lan91c111_s1_wait_counter[1] # N1_lan91c111_s1_wait_counter[2];


--J1L391 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~219
J1L391 = J1L191 & J1L291 & ( !QD1L981 & CB1L5 # N1L24 # N1L04 ) # !J1L191 & J1L291 & ( !QD1L981 & CB1L5 # N1L24 ) # J1L191 & !J1L291 & ( !QD1L981 & CB1L5 # N1L04 ) # !J1L191 & !J1L291 & ( !QD1L981 & CB1L5 );


--J1L491 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~220
J1L491 = J1L391 & ( CB1L5 & CB1L1 # H1_d_write ) # !J1L391 & ( !H1_d_write & CB1L5 & CB1L1 # H1_d_write & (!J1L762 # CB1L5 & CB1L1) );


--J1L591 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~221
J1L591 = J1L491 # !J1L491 & ( H1_d_read & (!R1_av_waitrequest & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1L091) );


--L1L2 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|add~328
L1L2 = !L1_cpu_jtag_debug_module_arb_addend[1] & (!L1_cpu_data_master_requests_cpu_jtag_debug_module $ (L1_cpu_jtag_debug_module_arb_addend[0] # L1L8)) # L1_cpu_jtag_debug_module_arb_addend[1] & !L1L8 & !L1_cpu_data_master_requests_cpu_jtag_debug_module & L1_cpu_jtag_debug_module_arb_addend[0];


--M1L12 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|add~556
M1L12 = M1_ext_flash_bus_avalon_slave_arb_addend[0] & ( M1L52 & !M1_ext_flash_bus_avalon_slave_arb_addend[1] ) # !M1_ext_flash_bus_avalon_slave_arb_addend[0] & ( !M1L33 & M1L83 & M1L52 & !M1_ext_flash_bus_avalon_slave_arb_addend[1] );


--J1L462 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|r_0~212
J1L462 = M1L22 & ( M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0] & J1_cpu_data_master_dbs_address[0] & J1_cpu_data_master_dbs_address[1] ) # !M1L22 & ( J1_cpu_data_master_dbs_address[0] & J1_cpu_data_master_dbs_address[1] & (M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0] # H1_d_write) );


--J1L862 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|r_2~163
J1L862 = !CB1L01Q & CB1L6Q & !CB1L97Q # CB1L01Q & (CB1L6Q & !CB1L97Q # CB1L48Q);


--J1L962 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|r_2~164
J1L962 = !CB1L11Q & CB1L21Q & CB1L68Q # CB1L11Q & (CB1L21Q & CB1L68Q # CB1L58Q);


--J1L072 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|r_2~165
J1L072 = J1L962 # !J1L962 & ( !CB1L7Q & CB1L8Q & (CB1L28Q) # CB1L7Q & (CB1L8Q & CB1L28Q # CB1L18Q) );


--J1L172 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|r_2~166
J1L172 = J1L072 & ( BB1_za_valid ) # !J1L072 & ( BB1_za_valid & (CB1L9Q & CB1L38Q # J1L862) );


--J1L691 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~222
J1L691 = J1L172 & ( N1L24 & N1L52 ) # !J1L172 & ( !N1L24 & (CB1_cpu_data_master_requests_sdram_s1 & !CB1L5) # N1L24 & (CB1_cpu_data_master_requests_sdram_s1 & !CB1L5 # N1L52) );


--N1_cpu_data_master_requests_ext_ram_s1 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_requests_ext_ram_s1
N1_cpu_data_master_requests_ext_ram_s1 = M1L13 & !H1_M_alu_result[20] & N1L25;


--J1L791 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~223
J1L791 = N1L43 & J1_cpu_data_master_waitrequest # !N1L43 & J1_cpu_data_master_waitrequest # N1L43 & !J1_cpu_data_master_waitrequest & ( !M1L13 # N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[0] # N1L04 ) # !N1L43 & !J1_cpu_data_master_waitrequest & ( !M1L13 # N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_read_data_valid_ext_ram_s1_shift_register[0] & !N1L04 );


--J1L562 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|r_0~213
J1L562 = M1L331 & ( !H1_d_write # J1_cpu_data_master_dbs_address[0] & J1_cpu_data_master_dbs_address[1] & M1_ext_flash_s1_wait_counter[0] ) # !M1L331 & ( !H1_d_write );


--J1L891 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~224
J1L891 = J1L562 & ( N1_cpu_data_master_requests_lan91c111_s1 & !N1_cpu_data_master_read_data_valid_lan91c111_s1_shift_register[0] & !N1L14 ) # !J1L562 & ( N1_cpu_data_master_requests_lan91c111_s1 & !N1_cpu_data_master_read_data_valid_lan91c111_s1_shift_register[0] & !N1L14 # M1L52 );


--J1L991 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~225
J1L991 = J1L791 & J1L891 # !J1L791 & J1L891 # J1L791 & !J1L891 # !J1L791 & !J1L891 & ( Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (H1_d_write & J1_cpu_data_master_waitrequest # Y1L1) );


--J1L002 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~226
J1L002 = J1L991 # !J1L991 & ( M1_cpu_data_master_requests_ext_flash_s1 & !M1L52 & !J1L462 # J1L691 );


--J1L662 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|r_1~27
J1L662 = !FB1L762 # !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_av_waitrequest;


--J1L102 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~227
J1L102 = J1L662 & ( Y1L9 & !Y1_onchip_ram_64_kbytes_s1_arb_addend[1] & Y1L2 # J1L002 ) # !J1L662;


--J1L202 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest~228
J1L202 = !J1L102 & ( !J1L591 & !M1L12 & (!L1_cpu_data_master_requests_cpu_jtag_debug_module # !L1L2) );


--H1L799 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[3]~611
H1L799 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[3], !AC1_result[35]);


--H1_d_readdata_d1[27] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[27]
H1_d_readdata_d1[27] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[27], E1_data_out);


--H1_d_readdata_d1[11] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[11]
H1_d_readdata_d1[11] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[11], E1_data_out);


--H1L6761 is std_2s60:inst|cpu:the_cpu|av_ld16_data[11]~347
H1L6761 = AMPP_FUNCTION(!H1_M_ld_align_sh16, !H1_d_readdata_d1[27], !H1_d_readdata_d1[11]);


--H1_d_readdata_d1[3] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[3]
H1_d_readdata_d1[3] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[3], E1_data_out);


--H1_d_readdata_d1[19] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[19]
H1_d_readdata_d1[19] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[19], E1_data_out);


--H1L5861 is std_2s60:inst|cpu:the_cpu|av_ld_byte0_data[3]~107
H1L5861 = AMPP_FUNCTION(!H1L6761, !H1_d_readdata_d1[3], !H1_d_readdata_d1[19], !H1_M_ld_align_sh8, !H1_M_ld_align_sh16);


--YB1_q_b[3] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[3] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L9211, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[3] is std_2s60:inst|cpu:the_cpu|W_wr_data[3]
H1_W_wr_data[3] = AMPP_FUNCTION(VD1__clk0, H1L9211, E1_data_out, H1_M_stall);


--H1L632 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[3]~259
H1L632 = AMPP_FUNCTION(!H1L9211, !YB1_q_b[3], !H1_W_wr_data[3], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[3] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[3] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L9211, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L491 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[3]~259
H1L491 = AMPP_FUNCTION(!H1L9211, !XB1_q_b[3], !H1_W_wr_data[3], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1_D_iw[9] is std_2s60:inst|cpu:the_cpu|D_iw[9]
H1_D_iw[9] = AMPP_FUNCTION(VD1__clk0, H1L697, E1_data_out, H1L918, H1_M_stall);


--H1_D_br_taken_waddr_partial[1] is std_2s60:inst|cpu:the_cpu|D_br_taken_waddr_partial[1]
H1_D_br_taken_waddr_partial[1] = AMPP_FUNCTION(VD1__clk0, H1L2451, E1_data_out, H1_M_stall);


--H1_D_pc_plus_one[1] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[1]
H1_D_pc_plus_one[1] = AMPP_FUNCTION(VD1__clk0, H1L8351, E1_data_out, H1_M_stall);


--H1_M_ienable_reg[3] is std_2s60:inst|cpu:the_cpu|M_ienable_reg[3]
H1_M_ienable_reg[3] = AMPP_FUNCTION(VD1__clk0, H1L182, E1_data_out, H1L919);


--H1_M_ipending_reg[3] is std_2s60:inst|cpu:the_cpu|M_ipending_reg[3]
H1_M_ipending_reg[3] = AMPP_FUNCTION(VD1__clk0, H1_M_ipending_reg_nxt[3], E1_data_out);


--H1_D_issue is std_2s60:inst|cpu:the_cpu|D_issue
H1_D_issue = AMPP_FUNCTION(VD1__clk0, H1_F_issue, E1_data_out, H1_M_stall);


--H1_D_valid is std_2s60:inst|cpu:the_cpu|D_valid
H1_D_valid = AMPP_FUNCTION(!H1_M_pipe_flush, !H1_D_issue);


--H1_E_ctrl_flush_pipe_always is std_2s60:inst|cpu:the_cpu|E_ctrl_flush_pipe_always
H1_E_ctrl_flush_pipe_always = AMPP_FUNCTION(VD1__clk0, H1L93, E1_data_out, H1_M_stall);


--H1_E_ctrl_br_cond is std_2s60:inst|cpu:the_cpu|E_ctrl_br_cond
H1_E_ctrl_br_cond = AMPP_FUNCTION(VD1__clk0, H1L42, E1_data_out, H1_M_stall);


--H1_E_iw[21] is std_2s60:inst|cpu:the_cpu|E_iw[21]
H1_E_iw[21] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[21], E1_data_out, H1_M_stall);


--H1L9201 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_nxt~114
H1L9201 = AMPP_FUNCTION(!H1L257, !H1_E_hbreak_req, !H1L743, !H1_E_ctrl_flush_pipe_always, !H1_E_ctrl_br_cond, !H1_E_iw[21]);


--H1L9981 is std_2s60:inst|cpu:the_cpu|latched_oci_tb_hbreak_req_next~32
H1L9981 = AMPP_FUNCTION(!H1L257, !H1_latched_oci_tb_hbreak_req, !H1_hbreak_enabled, !H1L9671);


--PC1L35Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[34]~reg0
PC1L35Q = AMPP_FUNCTION(A1L8, PC1_sr[34], PC1L95);


--PC1L45Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[35]~reg0
PC1L45Q = AMPP_FUNCTION(A1L8, PC1_sr[35], PC1L95);


--PC1_jxdr is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jxdr
PC1_jxdr = AMPP_FUNCTION(VD1__clk0, PC1L85);


--PC1_ir[1] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|ir[1]
PC1_ir[1] = AMPP_FUNCTION(A1L5, WD1_Q[1], PC1L61);


--PC1_ir[0] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|ir[0]
PC1_ir[0] = AMPP_FUNCTION(A1L5, WD1_Q[0], PC1L61);


--PC1L551 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|take_action_ocimem_a~36
PC1L551 = AMPP_FUNCTION(!PC1L45Q, !PC1_jxdr, !PC1_ir[1], !PC1_ir[0]);


--PC1L651 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|take_action_ocimem_a~37
PC1L651 = AMPP_FUNCTION(!PC1L35Q, !PC1L551);


--PC1L04Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[21]~reg0
PC1L04Q = AMPP_FUNCTION(A1L8, PC1_sr[21], PC1L95);


--PC1L93Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[20]~reg0
PC1L93Q = AMPP_FUNCTION(A1L8, PC1_sr[20], PC1L95);


--FC1_probepresent is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent
FC1_probepresent = AMPP_FUNCTION(VD1__clk0, FC1L11, !D1L2, PC1L651);


--FC1L2 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~236
FC1L2 = AMPP_FUNCTION(!E1_data_out, !FC1_jtag_break, !PC1L651, !PC1L04Q, !PC1L93Q, !FC1_probepresent);


--WD9_Q[0] is sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]
WD9_Q[0] = AMPP_FUNCTION(A1L5, BE1_dffe1a[7], D1_jtag_debug_mode_usr1, D1L3);


--AE1_state[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]
AE1_state[1] = AMPP_FUNCTION(A1L5, AE1L81, A1L7);


--D1L2 is sld_hub:sld_hub_inst|CLEAR_SIGNAL~0
D1L2 = AMPP_FUNCTION(!WD9_Q[0], !AE1_state[1]);


--H1_M_ctrl_break is std_2s60:inst|cpu:the_cpu|M_ctrl_break
H1_M_ctrl_break = AMPP_FUNCTION(VD1__clk0, H1_E_ctrl_break, E1_data_out, H1_M_stall);


--H1_M_iw[2] is std_2s60:inst|cpu:the_cpu|M_iw[2]
H1_M_iw[2] = AMPP_FUNCTION(VD1__clk0, H1_E_iw[2], E1_data_out, H1_M_stall);


--H1_M_iw[13] is std_2s60:inst|cpu:the_cpu|M_iw[13]
H1_M_iw[13] = AMPP_FUNCTION(VD1__clk0, H1_E_iw[13], E1_data_out, H1_M_stall);


--H1_M_iw[11] is std_2s60:inst|cpu:the_cpu|M_iw[11]
H1_M_iw[11] = AMPP_FUNCTION(VD1__clk0, H1_E_iw[11], E1_data_out, H1_M_stall);


--H1L5671 is std_2s60:inst|cpu:the_cpu|hbreak_enabled~68
H1L5671 = AMPP_FUNCTION(!H1_M_iw[3], !H1_M_iw[2], !H1_M_iw[13], !H1_M_iw[11]);


--H1_M_iw[15] is std_2s60:inst|cpu:the_cpu|M_iw[15]
H1_M_iw[15] = AMPP_FUNCTION(VD1__clk0, H1_E_iw[15], E1_data_out, H1_M_stall);


--H1_M_iw[14] is std_2s60:inst|cpu:the_cpu|M_iw[14]
H1_M_iw[14] = AMPP_FUNCTION(VD1__clk0, H1_E_iw[14], E1_data_out, H1_M_stall);


--H1_M_iw[1] is std_2s60:inst|cpu:the_cpu|M_iw[1]
H1_M_iw[1] = AMPP_FUNCTION(VD1__clk0, H1_E_iw[1], E1_data_out, H1_M_stall);


--H1_M_iw[12] is std_2s60:inst|cpu:the_cpu|M_iw[12]
H1_M_iw[12] = AMPP_FUNCTION(VD1__clk0, H1_E_iw[12], E1_data_out, H1_M_stall);


--H1L6671 is std_2s60:inst|cpu:the_cpu|hbreak_enabled~69
H1L6671 = AMPP_FUNCTION(!H1_M_iw[15], !H1_M_iw[14], !H1_M_iw[1], !H1_M_iw[12]);


--H1_M_iw[5] is std_2s60:inst|cpu:the_cpu|M_iw[5]
H1_M_iw[5] = AMPP_FUNCTION(VD1__clk0, H1_E_iw[5], E1_data_out, H1_M_stall);


--H1_M_iw[16] is std_2s60:inst|cpu:the_cpu|M_iw[16]
H1_M_iw[16] = AMPP_FUNCTION(VD1__clk0, H1_E_iw[16], E1_data_out, H1_M_stall);


--H1_M_iw[0] is std_2s60:inst|cpu:the_cpu|M_iw[0]
H1_M_iw[0] = AMPP_FUNCTION(VD1__clk0, H1_E_iw[0], E1_data_out, H1_M_stall);


--H1L7671 is std_2s60:inst|cpu:the_cpu|hbreak_enabled~70
H1L7671 = AMPP_FUNCTION(!H1_M_iw[4], !H1_M_iw[5], !H1_M_iw[16], !H1_M_iw[0]);


--H1L8671 is std_2s60:inst|cpu:the_cpu|hbreak_enabled~71
H1L8671 = AMPP_FUNCTION(!H1_hbreak_enabled, !H1_M_ctrl_break, !H1L5671, !H1L6671, !H1L7671);


--H1L5611 is std_2s60:inst|cpu:the_cpu|W_valid~0
H1L5611 = AMPP_FUNCTION(!H1_M_valid, !H1_M_stall);


--CC1_oci_single_step_mode is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode
CC1_oci_single_step_mode = AMPP_FUNCTION(VD1__clk0, H1_M_st_data[3], E1_data_out, CC1L91);


--H1L4091 is std_2s60:inst|cpu:the_cpu|wait_for_one_post_bret_inst~117
H1L4091 = AMPP_FUNCTION(!H1_M_stall, !H1L257, !H1_hbreak_enabled, !H1_wait_for_one_post_bret_inst, !CC1_oci_single_step_mode);


--H1L899 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[4]~612
H1L899 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[4], !AC1_result[36]);


--H1_d_readdata_d1[28] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[28]
H1_d_readdata_d1[28] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[28], E1_data_out);


--H1_d_readdata_d1[12] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[12]
H1_d_readdata_d1[12] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[12], E1_data_out);


--H1L7761 is std_2s60:inst|cpu:the_cpu|av_ld16_data[12]~348
H1L7761 = AMPP_FUNCTION(!H1_M_ld_align_sh16, !H1_d_readdata_d1[28], !H1_d_readdata_d1[12]);


--H1_d_readdata_d1[4] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[4]
H1_d_readdata_d1[4] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[4], E1_data_out);


--H1_d_readdata_d1[20] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[20]
H1_d_readdata_d1[20] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[20], E1_data_out);


--H1L6861 is std_2s60:inst|cpu:the_cpu|av_ld_byte0_data[4]~108
H1L6861 = AMPP_FUNCTION(!H1L7761, !H1_d_readdata_d1[4], !H1_d_readdata_d1[20], !H1_M_ld_align_sh8, !H1_M_ld_align_sh16);


--YB1_q_b[4] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[4] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L0311, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[4] is std_2s60:inst|cpu:the_cpu|W_wr_data[4]
H1_W_wr_data[4] = AMPP_FUNCTION(VD1__clk0, H1L0311, E1_data_out, H1_M_stall);


--H1L732 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[4]~260
H1L732 = AMPP_FUNCTION(!H1L0311, !YB1_q_b[4], !H1_W_wr_data[4], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[4] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[4] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L0311, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L591 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[4]~260
H1L591 = AMPP_FUNCTION(!H1L0311, !XB1_q_b[4], !H1_W_wr_data[4], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1_D_iw[10] is std_2s60:inst|cpu:the_cpu|D_iw[10]
H1_D_iw[10] = AMPP_FUNCTION(VD1__clk0, H1L797, E1_data_out, H1L918, H1_M_stall);


--H1_D_br_taken_waddr_partial[2] is std_2s60:inst|cpu:the_cpu|D_br_taken_waddr_partial[2]
H1_D_br_taken_waddr_partial[2] = AMPP_FUNCTION(VD1__clk0, H1L0551, E1_data_out, H1_M_stall);


--H1_D_pc_plus_one[2] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[2]
H1_D_pc_plus_one[2] = AMPP_FUNCTION(VD1__clk0, H1L6451, E1_data_out, H1_M_stall);


--H1_M_ienable_reg[4] is std_2s60:inst|cpu:the_cpu|M_ienable_reg[4]
H1_M_ienable_reg[4] = AMPP_FUNCTION(VD1__clk0, H1L882, E1_data_out, H1L919);


--H1_M_ipending_reg[4] is std_2s60:inst|cpu:the_cpu|M_ipending_reg[4]
H1_M_ipending_reg[4] = AMPP_FUNCTION(VD1__clk0, H1_M_ipending_reg_nxt[4], E1_data_out);


--H1L999 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[5]~613
H1L999 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[5], !AC1_result[37]);


--H1_d_readdata_d1[29] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[29]
H1_d_readdata_d1[29] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[29], E1_data_out);


--H1_d_readdata_d1[13] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[13]
H1_d_readdata_d1[13] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[13], E1_data_out);


--H1L8761 is std_2s60:inst|cpu:the_cpu|av_ld16_data[13]~349
H1L8761 = AMPP_FUNCTION(!H1_M_ld_align_sh16, !H1_d_readdata_d1[29], !H1_d_readdata_d1[13]);


--H1_d_readdata_d1[5] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[5]
H1_d_readdata_d1[5] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[5], E1_data_out);


--H1_d_readdata_d1[21] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[21]
H1_d_readdata_d1[21] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[21], E1_data_out);


--H1L7861 is std_2s60:inst|cpu:the_cpu|av_ld_byte0_data[5]~109
H1L7861 = AMPP_FUNCTION(!H1L8761, !H1_d_readdata_d1[5], !H1_d_readdata_d1[21], !H1_M_ld_align_sh8, !H1_M_ld_align_sh16);


--YB1_q_b[5] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[5] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L1311, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[5] is std_2s60:inst|cpu:the_cpu|W_wr_data[5]
H1_W_wr_data[5] = AMPP_FUNCTION(VD1__clk0, H1L1311, E1_data_out, H1_M_stall);


--H1L832 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[5]~261
H1L832 = AMPP_FUNCTION(!H1L1311, !YB1_q_b[5], !H1_W_wr_data[5], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[5] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[5] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L1311, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L691 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[5]~261
H1L691 = AMPP_FUNCTION(!H1L1311, !XB1_q_b[5], !H1_W_wr_data[5], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1_D_br_taken_waddr_partial[3] is std_2s60:inst|cpu:the_cpu|D_br_taken_waddr_partial[3]
H1_D_br_taken_waddr_partial[3] = AMPP_FUNCTION(VD1__clk0, H1L8551, E1_data_out, H1_M_stall);


--H1_D_pc_plus_one[3] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[3]
H1_D_pc_plus_one[3] = AMPP_FUNCTION(VD1__clk0, H1L4551, E1_data_out, H1_M_stall);


--H1L16 is std_2s60:inst|cpu:the_cpu|D_ctrl_st~32
H1L16 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1]);


--H1L0001 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[6]~614
H1L0001 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[6], !AC1_result[38]);


--H1_d_readdata_d1[30] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[30]
H1_d_readdata_d1[30] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[30], E1_data_out);


--H1_d_readdata_d1[14] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[14]
H1_d_readdata_d1[14] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[14], E1_data_out);


--H1L9761 is std_2s60:inst|cpu:the_cpu|av_ld16_data[14]~350
H1L9761 = AMPP_FUNCTION(!H1_M_ld_align_sh16, !H1_d_readdata_d1[30], !H1_d_readdata_d1[14]);


--H1_d_readdata_d1[6] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[6]
H1_d_readdata_d1[6] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[6], E1_data_out);


--H1_d_readdata_d1[22] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[22]
H1_d_readdata_d1[22] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[22], E1_data_out);


--H1L8861 is std_2s60:inst|cpu:the_cpu|av_ld_byte0_data[6]~110
H1L8861 = AMPP_FUNCTION(!H1L9761, !H1_d_readdata_d1[6], !H1_d_readdata_d1[22], !H1_M_ld_align_sh8, !H1_M_ld_align_sh16);


--YB1_q_b[6] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[6] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L2311, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[6] is std_2s60:inst|cpu:the_cpu|W_wr_data[6]
H1_W_wr_data[6] = AMPP_FUNCTION(VD1__clk0, H1L2311, E1_data_out, H1_M_stall);


--H1L932 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[6]~262
H1L932 = AMPP_FUNCTION(!H1L2311, !YB1_q_b[6], !H1_W_wr_data[6], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[6] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[6] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L2311, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L791 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[6]~262
H1L791 = AMPP_FUNCTION(!H1L2311, !XB1_q_b[6], !H1_W_wr_data[6], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1_D_br_taken_waddr_partial[4] is std_2s60:inst|cpu:the_cpu|D_br_taken_waddr_partial[4]
H1_D_br_taken_waddr_partial[4] = AMPP_FUNCTION(VD1__clk0, H1L6651, E1_data_out, H1_M_stall);


--H1_D_pc_plus_one[4] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[4]
H1_D_pc_plus_one[4] = AMPP_FUNCTION(VD1__clk0, H1L2651, E1_data_out, H1_M_stall);


--H1_M_ienable_reg[6] is std_2s60:inst|cpu:the_cpu|M_ienable_reg[6]
H1_M_ienable_reg[6] = AMPP_FUNCTION(VD1__clk0, H1L392, E1_data_out, H1L919);


--H1_M_ipending_reg[6] is std_2s60:inst|cpu:the_cpu|M_ipending_reg[6]
H1_M_ipending_reg[6] = AMPP_FUNCTION(VD1__clk0, H1_M_ipending_reg_nxt[6], E1_data_out);


--H1L1001 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[7]~615
H1L1001 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[7], !AC1_result[39]);


--H1_d_readdata_d1[31] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[31]
H1_d_readdata_d1[31] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[31], E1_data_out);


--H1_d_readdata_d1[15] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[15]
H1_d_readdata_d1[15] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[15], E1_data_out);


--H1L0861 is std_2s60:inst|cpu:the_cpu|av_ld16_data[15]~351
H1L0861 = AMPP_FUNCTION(!H1_M_ld_align_sh16, !H1_d_readdata_d1[31], !H1_d_readdata_d1[15]);


--H1_d_readdata_d1[7] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[7]
H1_d_readdata_d1[7] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[7], E1_data_out);


--H1_d_readdata_d1[23] is std_2s60:inst|cpu:the_cpu|d_readdata_d1[23]
H1_d_readdata_d1[23] = AMPP_FUNCTION(VD1__clk0, J1_cpu_data_master_readdata[23], E1_data_out);


--H1L9861 is std_2s60:inst|cpu:the_cpu|av_ld_byte0_data[7]~111
H1L9861 = AMPP_FUNCTION(!H1L0861, !H1_d_readdata_d1[7], !H1_d_readdata_d1[23], !H1_M_ld_align_sh8, !H1_M_ld_align_sh16);


--YB1_q_b[7] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[7] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L3311, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[7] is std_2s60:inst|cpu:the_cpu|W_wr_data[7]
H1_W_wr_data[7] = AMPP_FUNCTION(VD1__clk0, H1L3311, E1_data_out, H1_M_stall);


--H1L042 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[7]~263
H1L042 = AMPP_FUNCTION(!H1L3311, !YB1_q_b[7], !H1_W_wr_data[7], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[7] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[7] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L3311, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L891 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[7]~263
H1L891 = AMPP_FUNCTION(!H1L3311, !XB1_q_b[7], !H1_W_wr_data[7], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1_D_br_taken_waddr_partial[5] is std_2s60:inst|cpu:the_cpu|D_br_taken_waddr_partial[5]
H1_D_br_taken_waddr_partial[5] = AMPP_FUNCTION(VD1__clk0, H1L4751, E1_data_out, H1_M_stall);


--H1_D_pc_plus_one[5] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[5]
H1_D_pc_plus_one[5] = AMPP_FUNCTION(VD1__clk0, H1L0751, E1_data_out, H1_M_stall);


--H1L5001 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[11]~616
H1L5001 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[11], !AC1_result[43]);


--H1_M_ctrl_ld_signed is std_2s60:inst|cpu:the_cpu|M_ctrl_ld_signed
H1_M_ctrl_ld_signed = AMPP_FUNCTION(VD1__clk0, H1_E_ctrl_ld_signed, E1_data_out, H1_M_stall);


--H1L5271 is std_2s60:inst|cpu:the_cpu|av_sign_bit~0
H1L5271 = AMPP_FUNCTION(!H1_M_alu_result[0], !H1_M_iw[4], !H1_M_iw[3]);


--H1_M_mem8 is std_2s60:inst|cpu:the_cpu|M_mem8
H1_M_mem8 = AMPP_FUNCTION(!H1_M_iw[4], !H1_M_iw[3]);


--YB1_q_b[11] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[11] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L7311, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[11] is std_2s60:inst|cpu:the_cpu|W_wr_data[11]
H1_W_wr_data[11] = AMPP_FUNCTION(VD1__clk0, H1L7311, E1_data_out, H1_M_stall);


--H1L442 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[11]~264
H1L442 = AMPP_FUNCTION(!H1L7311, !YB1_q_b[11], !H1_W_wr_data[11], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[11] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[11] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L7311, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L202 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[11]~264
H1L202 = AMPP_FUNCTION(!H1L7311, !XB1_q_b[11], !H1_W_wr_data[11], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1_D_iw[17] is std_2s60:inst|cpu:the_cpu|D_iw[17]
H1_D_iw[17] = AMPP_FUNCTION(VD1__clk0, H1L408, E1_data_out, H1L918, H1_M_stall);


--H1L4001 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[10]~617
H1L4001 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[10], !AC1_result[42]);


--YB1_q_b[10] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[10] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L6311, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[10] is std_2s60:inst|cpu:the_cpu|W_wr_data[10]
H1_W_wr_data[10] = AMPP_FUNCTION(VD1__clk0, H1L6311, E1_data_out, H1_M_stall);


--H1L342 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[10]~265
H1L342 = AMPP_FUNCTION(!H1L6311, !YB1_q_b[10], !H1_W_wr_data[10], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[10] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[10] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L6311, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L102 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[10]~265
H1L102 = AMPP_FUNCTION(!H1L6311, !XB1_q_b[10], !H1_W_wr_data[10], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1L3001 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[9]~618
H1L3001 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[9], !AC1_result[41]);


--YB1_q_b[9] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[9] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L5311, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[9] is std_2s60:inst|cpu:the_cpu|W_wr_data[9]
H1_W_wr_data[9] = AMPP_FUNCTION(VD1__clk0, H1L5311, E1_data_out, H1_M_stall);


--H1L242 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[9]~266
H1L242 = AMPP_FUNCTION(!H1L5311, !YB1_q_b[9], !H1_W_wr_data[9], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[9] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[9] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L5311, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L002 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[9]~266
H1L002 = AMPP_FUNCTION(!H1L5311, !XB1_q_b[9], !H1_W_wr_data[9], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1L2001 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[8]~619
H1L2001 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[8], !AC1_result[40]);


--YB1_q_b[8] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[8] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L4311, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[8] is std_2s60:inst|cpu:the_cpu|W_wr_data[8]
H1_W_wr_data[8] = AMPP_FUNCTION(VD1__clk0, H1L4311, E1_data_out, H1_M_stall);


--H1L142 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[8]~267
H1L142 = AMPP_FUNCTION(!H1L4311, !YB1_q_b[8], !H1_W_wr_data[8], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[8] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[8] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L4311, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L991 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[8]~267
H1L991 = AMPP_FUNCTION(!H1L4311, !XB1_q_b[8], !H1_W_wr_data[8], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1_D_br_taken_waddr_partial[9] is std_2s60:inst|cpu:the_cpu|D_br_taken_waddr_partial[9]
H1_D_br_taken_waddr_partial[9] = AMPP_FUNCTION(VD1__clk0, H1L6061, E1_data_out, H1_M_stall);


--H1_D_pc_plus_one[9] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[9]
H1_D_pc_plus_one[9] = AMPP_FUNCTION(VD1__clk0, H1L0951, E1_data_out, H1_M_stall);


--H1_D_br_taken_waddr_partial[7] is std_2s60:inst|cpu:the_cpu|D_br_taken_waddr_partial[7]
H1_D_br_taken_waddr_partial[7] = AMPP_FUNCTION(VD1__clk0, H1L8951, E1_data_out, H1_M_stall);


--H1_D_pc_plus_one[7] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[7]
H1_D_pc_plus_one[7] = AMPP_FUNCTION(VD1__clk0, H1L2851, E1_data_out, H1_M_stall);


--H1_D_br_taken_waddr_partial[8] is std_2s60:inst|cpu:the_cpu|D_br_taken_waddr_partial[8]
H1_D_br_taken_waddr_partial[8] = AMPP_FUNCTION(VD1__clk0, H1L2061, E1_data_out, H1_M_stall);


--H1_D_pc_plus_one[8] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[8]
H1_D_pc_plus_one[8] = AMPP_FUNCTION(VD1__clk0, H1L6851, E1_data_out, H1_M_stall);


--H1_D_br_taken_waddr_partial[6] is std_2s60:inst|cpu:the_cpu|D_br_taken_waddr_partial[6]
H1_D_br_taken_waddr_partial[6] = AMPP_FUNCTION(VD1__clk0, H1L4951, E1_data_out, H1_M_stall);


--H1_D_pc_plus_one[6] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[6]
H1_D_pc_plus_one[6] = AMPP_FUNCTION(VD1__clk0, H1L8751, E1_data_out, H1_M_stall);


--H1L0101 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[16]~620
H1L0101 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[16], !AC1_result[48]);


--YB1_q_b[16] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[16] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L2411, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[16] is std_2s60:inst|cpu:the_cpu|W_wr_data[16]
H1_W_wr_data[16] = AMPP_FUNCTION(VD1__clk0, H1L2411, E1_data_out, H1_M_stall);


--H1L942 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[16]~268
H1L942 = AMPP_FUNCTION(!H1L2411, !YB1_q_b[16], !H1_W_wr_data[16], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[16] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[16] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L2411, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L702 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[16]~268
H1L702 = AMPP_FUNCTION(!H1L2411, !XB1_q_b[16], !H1_W_wr_data[16], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1L232 is std_2s60:inst|cpu:the_cpu|D_src2_imm[30]~121
H1L232 = AMPP_FUNCTION(!H1L95, !H1_D_iw[21], !H1L33, !H1L811, !H1L911);


--H1L536 is std_2s60:inst|cpu:the_cpu|E_src2_imm[23]~82
H1L536 = AMPP_FUNCTION(!H1L95, !H1L14, !H1L33, !H1L811, !H1L911);


--H1L9001 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[15]~621
H1L9001 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[15], !AC1_result[47]);


--YB1_q_b[15] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[15] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L1411, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[15] is std_2s60:inst|cpu:the_cpu|W_wr_data[15]
H1_W_wr_data[15] = AMPP_FUNCTION(VD1__clk0, H1L1411, E1_data_out, H1_M_stall);


--H1L842 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[15]~269
H1L842 = AMPP_FUNCTION(!H1L1411, !YB1_q_b[15], !H1_W_wr_data[15], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[15] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[15] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L1411, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L602 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[15]~269
H1L602 = AMPP_FUNCTION(!H1L1411, !XB1_q_b[15], !H1_W_wr_data[15], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1L8001 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[14]~622
H1L8001 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[14], !AC1_result[46]);


--YB1_q_b[14] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[14] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L0411, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[14] is std_2s60:inst|cpu:the_cpu|W_wr_data[14]
H1_W_wr_data[14] = AMPP_FUNCTION(VD1__clk0, H1L0411, E1_data_out, H1_M_stall);


--H1L742 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[14]~270
H1L742 = AMPP_FUNCTION(!H1L0411, !YB1_q_b[14], !H1_W_wr_data[14], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[14] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[14] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L0411, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L502 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[14]~270
H1L502 = AMPP_FUNCTION(!H1L0411, !XB1_q_b[14], !H1_W_wr_data[14], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1_D_iw[20] is std_2s60:inst|cpu:the_cpu|D_iw[20]
H1_D_iw[20] = AMPP_FUNCTION(VD1__clk0, H1L708, E1_data_out, H1_M_stall);


--H1L7001 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[13]~623
H1L7001 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[13], !AC1_result[45]);


--YB1_q_b[13] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[13] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L9311, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[13] is std_2s60:inst|cpu:the_cpu|W_wr_data[13]
H1_W_wr_data[13] = AMPP_FUNCTION(VD1__clk0, H1L9311, E1_data_out, H1_M_stall);


--H1L642 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[13]~271
H1L642 = AMPP_FUNCTION(!H1L9311, !YB1_q_b[13], !H1_W_wr_data[13], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[13] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[13] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L9311, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L402 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[13]~271
H1L402 = AMPP_FUNCTION(!H1L9311, !XB1_q_b[13], !H1_W_wr_data[13], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1_D_iw[19] is std_2s60:inst|cpu:the_cpu|D_iw[19]
H1_D_iw[19] = AMPP_FUNCTION(VD1__clk0, H1L608, E1_data_out, H1_M_stall);


--H1L6001 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[12]~624
H1L6001 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[12], !AC1_result[44]);


--YB1_q_b[12] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[12] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L8311, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[12] is std_2s60:inst|cpu:the_cpu|W_wr_data[12]
H1_W_wr_data[12] = AMPP_FUNCTION(VD1__clk0, H1L8311, E1_data_out, H1_M_stall);


--H1L542 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[12]~272
H1L542 = AMPP_FUNCTION(!H1L8311, !YB1_q_b[12], !H1_W_wr_data[12], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[12] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[12] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L8311, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L302 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[12]~272
H1L302 = AMPP_FUNCTION(!H1L8311, !XB1_q_b[12], !H1_W_wr_data[12], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1_D_iw[18] is std_2s60:inst|cpu:the_cpu|D_iw[18]
H1_D_iw[18] = AMPP_FUNCTION(VD1__clk0, H1L508, E1_data_out, H1_M_stall);


--H1_D_pc_plus_one[14] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[14]
H1_D_pc_plus_one[14] = AMPP_FUNCTION(VD1__clk0, H1L6261, E1_data_out, H1_M_stall);


--H1_D_pc_plus_one[13] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[13]
H1_D_pc_plus_one[13] = AMPP_FUNCTION(VD1__clk0, H1L2261, E1_data_out, H1_M_stall);


--H1_D_pc_plus_one[12] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[12]
H1_D_pc_plus_one[12] = AMPP_FUNCTION(VD1__clk0, H1L8161, E1_data_out, H1_M_stall);


--H1_D_pc_plus_one[11] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[11]
H1_D_pc_plus_one[11] = AMPP_FUNCTION(VD1__clk0, H1L4161, E1_data_out, H1_M_stall);


--H1_D_pc_plus_one[10] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[10]
H1_D_pc_plus_one[10] = AMPP_FUNCTION(VD1__clk0, H1L0161, E1_data_out, H1_M_stall);


--H1_D_br_taken_waddr_partial[10] is std_2s60:inst|cpu:the_cpu|D_br_taken_waddr_partial[10]
H1_D_br_taken_waddr_partial[10] = AMPP_FUNCTION(VD1__clk0, H1L0361, E1_data_out, H1_M_stall);


--H1L1741 is std_2s60:inst|cpu:the_cpu|add~2305
H1L1741 = AMPP_FUNCTION(!H1_D_br_taken_waddr_partial[10]);


--H1L4741 is std_2s60:inst|cpu:the_cpu|add~2308
H1L4741 = AMPP_FUNCTION(!H1_D_pc_plus_one[10], !H1_D_iw[18], H1L1741);

--H1L5741 is std_2s60:inst|cpu:the_cpu|add~2309
H1L5741 = AMPP_FUNCTION(!H1_D_pc_plus_one[10], !H1_D_iw[18], H1L1741);


--H1L8741 is std_2s60:inst|cpu:the_cpu|add~2312
H1L8741 = AMPP_FUNCTION(!H1_D_pc_plus_one[11], !H1_D_iw[19], H1L5741);

--H1L9741 is std_2s60:inst|cpu:the_cpu|add~2313
H1L9741 = AMPP_FUNCTION(!H1_D_pc_plus_one[11], !H1_D_iw[19], H1L5741);


--H1L2841 is std_2s60:inst|cpu:the_cpu|add~2316
H1L2841 = AMPP_FUNCTION(!H1_D_pc_plus_one[12], !H1_D_iw[20], H1L9741);

--H1L3841 is std_2s60:inst|cpu:the_cpu|add~2317
H1L3841 = AMPP_FUNCTION(!H1_D_pc_plus_one[12], !H1_D_iw[20], H1L9741);


--H1L6841 is std_2s60:inst|cpu:the_cpu|add~2320
H1L6841 = AMPP_FUNCTION(!H1_D_pc_plus_one[13], !H1_D_iw[21], H1L3841);

--H1L7841 is std_2s60:inst|cpu:the_cpu|add~2321
H1L7841 = AMPP_FUNCTION(!H1_D_pc_plus_one[13], !H1_D_iw[21], H1L3841);


--H1L0941 is std_2s60:inst|cpu:the_cpu|add~2324
H1L0941 = AMPP_FUNCTION(!H1_D_pc_plus_one[14], !H1_D_iw[21], H1L7841);

--H1L1941 is std_2s60:inst|cpu:the_cpu|add~2325
H1L1941 = AMPP_FUNCTION(!H1_D_pc_plus_one[14], !H1_D_iw[21], H1L7841);


--H1L1101 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[17]~625
H1L1101 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[17], !AC1_result[49]);


--YB1_q_b[17] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[17] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L3411, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[17] is std_2s60:inst|cpu:the_cpu|W_wr_data[17]
H1_W_wr_data[17] = AMPP_FUNCTION(VD1__clk0, H1L3411, E1_data_out, H1_M_stall);


--H1L052 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[17]~273
H1L052 = AMPP_FUNCTION(!H1L3411, !YB1_q_b[17], !H1_W_wr_data[17], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[17] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[17] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L3411, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L802 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[17]~273
H1L802 = AMPP_FUNCTION(!H1L3411, !XB1_q_b[17], !H1_W_wr_data[17], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1_D_pc_plus_one[15] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[15]
H1_D_pc_plus_one[15] = AMPP_FUNCTION(VD1__clk0, H1L4361, E1_data_out, H1_M_stall);


--H1L4941 is std_2s60:inst|cpu:the_cpu|add~2328
H1L4941 = AMPP_FUNCTION(!H1_D_pc_plus_one[15], !H1_D_iw[21], H1L1941);

--H1L5941 is std_2s60:inst|cpu:the_cpu|add~2329
H1L5941 = AMPP_FUNCTION(!H1_D_pc_plus_one[15], !H1_D_iw[21], H1L1941);


--H1L3101 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[19]~626
H1L3101 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[19], !AC1_result[51]);


--YB1_q_b[19] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[19] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L5411, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[19] is std_2s60:inst|cpu:the_cpu|W_wr_data[19]
H1_W_wr_data[19] = AMPP_FUNCTION(VD1__clk0, H1L5411, E1_data_out, H1_M_stall);


--H1L252 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[19]~274
H1L252 = AMPP_FUNCTION(!H1L5411, !YB1_q_b[19], !H1_W_wr_data[19], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[19] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[19] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L5411, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L012 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[19]~274
H1L012 = AMPP_FUNCTION(!H1L5411, !XB1_q_b[19], !H1_W_wr_data[19], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1L2101 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[18]~627
H1L2101 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[18], !AC1_result[50]);


--YB1_q_b[18] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[18] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L4411, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[18] is std_2s60:inst|cpu:the_cpu|W_wr_data[18]
H1_W_wr_data[18] = AMPP_FUNCTION(VD1__clk0, H1L4411, E1_data_out, H1_M_stall);


--H1L152 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[18]~275
H1L152 = AMPP_FUNCTION(!H1L4411, !YB1_q_b[18], !H1_W_wr_data[18], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[18] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[18] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L4411, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L902 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[18]~275
H1L902 = AMPP_FUNCTION(!H1L4411, !XB1_q_b[18], !H1_W_wr_data[18], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1_D_pc_plus_one[17] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[17]
H1_D_pc_plus_one[17] = AMPP_FUNCTION(VD1__clk0, H1L2461, E1_data_out, H1_M_stall);


--H1_D_pc_plus_one[16] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[16]
H1_D_pc_plus_one[16] = AMPP_FUNCTION(VD1__clk0, H1L8361, E1_data_out, H1_M_stall);


--H1L8941 is std_2s60:inst|cpu:the_cpu|add~2332
H1L8941 = AMPP_FUNCTION(!H1_D_pc_plus_one[16], !H1_D_iw[21], H1L5941);

--H1L9941 is std_2s60:inst|cpu:the_cpu|add~2333
H1L9941 = AMPP_FUNCTION(!H1_D_pc_plus_one[16], !H1_D_iw[21], H1L5941);


--H1L2051 is std_2s60:inst|cpu:the_cpu|add~2336
H1L2051 = AMPP_FUNCTION(!H1_D_pc_plus_one[17], !H1_D_iw[21], H1L9941);

--H1L3051 is std_2s60:inst|cpu:the_cpu|add~2337
H1L3051 = AMPP_FUNCTION(!H1_D_pc_plus_one[17], !H1_D_iw[21], H1L9941);


--H1L4101 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[20]~628
H1L4101 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[20], !AC1_result[52]);


--YB1_q_b[20] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[20] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L6411, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[20] is std_2s60:inst|cpu:the_cpu|W_wr_data[20]
H1_W_wr_data[20] = AMPP_FUNCTION(VD1__clk0, H1L6411, E1_data_out, H1_M_stall);


--H1L352 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[20]~276
H1L352 = AMPP_FUNCTION(!H1L6411, !YB1_q_b[20], !H1_W_wr_data[20], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[20] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[20] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L6411, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L112 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[20]~276
H1L112 = AMPP_FUNCTION(!H1L6411, !XB1_q_b[20], !H1_W_wr_data[20], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1_D_pc_plus_one[18] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[18]
H1_D_pc_plus_one[18] = AMPP_FUNCTION(VD1__clk0, H1L6461, E1_data_out, H1_M_stall);


--H1L6051 is std_2s60:inst|cpu:the_cpu|add~2340
H1L6051 = AMPP_FUNCTION(!H1_D_pc_plus_one[18], !H1_D_iw[21], H1L3051);

--H1L7051 is std_2s60:inst|cpu:the_cpu|add~2341
H1L7051 = AMPP_FUNCTION(!H1_D_pc_plus_one[18], !H1_D_iw[21], H1L3051);


--H1L8101 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[24]~629
H1L8101 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[24], !AC1_result[56]);


--YB1_q_b[24] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[24] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L0511, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[24] is std_2s60:inst|cpu:the_cpu|W_wr_data[24]
H1_W_wr_data[24] = AMPP_FUNCTION(VD1__clk0, H1L0511, E1_data_out, H1_M_stall);


--H1L752 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[24]~277
H1L752 = AMPP_FUNCTION(!H1L0511, !YB1_q_b[24], !H1_W_wr_data[24], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[24] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[24] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L0511, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L512 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[24]~277
H1L512 = AMPP_FUNCTION(!H1L0511, !XB1_q_b[24], !H1_W_wr_data[24], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1L7101 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[23]~630
H1L7101 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[23], !AC1_result[55]);


--YB1_q_b[23] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[23] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L9411, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[23] is std_2s60:inst|cpu:the_cpu|W_wr_data[23]
H1_W_wr_data[23] = AMPP_FUNCTION(VD1__clk0, H1L9411, E1_data_out, H1_M_stall);


--H1L652 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[23]~278
H1L652 = AMPP_FUNCTION(!H1L9411, !YB1_q_b[23], !H1_W_wr_data[23], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[23] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[23] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L9411, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L412 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[23]~278
H1L412 = AMPP_FUNCTION(!H1L9411, !XB1_q_b[23], !H1_W_wr_data[23], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1L6101 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[22]~631
H1L6101 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[22], !AC1_result[54]);


--YB1_q_b[22] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[22] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L8411, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[22] is std_2s60:inst|cpu:the_cpu|W_wr_data[22]
H1_W_wr_data[22] = AMPP_FUNCTION(VD1__clk0, H1L8411, E1_data_out, H1_M_stall);


--H1L552 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[22]~279
H1L552 = AMPP_FUNCTION(!H1L8411, !YB1_q_b[22], !H1_W_wr_data[22], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[22] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[22] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L8411, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L312 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[22]~279
H1L312 = AMPP_FUNCTION(!H1L8411, !XB1_q_b[22], !H1_W_wr_data[22], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1L5101 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[21]~632
H1L5101 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[21], !AC1_result[53]);


--YB1_q_b[21] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[21] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L7411, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[21] is std_2s60:inst|cpu:the_cpu|W_wr_data[21]
H1_W_wr_data[21] = AMPP_FUNCTION(VD1__clk0, H1L7411, E1_data_out, H1_M_stall);


--H1L452 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[21]~280
H1L452 = AMPP_FUNCTION(!H1L7411, !YB1_q_b[21], !H1_W_wr_data[21], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[21] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[21] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L7411, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L212 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[21]~280
H1L212 = AMPP_FUNCTION(!H1L7411, !XB1_q_b[21], !H1_W_wr_data[21], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1_D_pc_plus_one[22] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[22]
H1_D_pc_plus_one[22] = AMPP_FUNCTION(VD1__clk0, H1L2661, E1_data_out, H1_M_stall);


--H1_D_pc_plus_one[21] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[21]
H1_D_pc_plus_one[21] = AMPP_FUNCTION(VD1__clk0, H1L8561, E1_data_out, H1_M_stall);


--H1_D_pc_plus_one[20] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[20]
H1_D_pc_plus_one[20] = AMPP_FUNCTION(VD1__clk0, H1L4561, E1_data_out, H1_M_stall);


--H1_D_pc_plus_one[19] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[19]
H1_D_pc_plus_one[19] = AMPP_FUNCTION(VD1__clk0, H1L0561, E1_data_out, H1_M_stall);


--H1L0151 is std_2s60:inst|cpu:the_cpu|add~2344
H1L0151 = AMPP_FUNCTION(!H1_D_pc_plus_one[19], !H1_D_iw[21], H1L7051);

--H1L1151 is std_2s60:inst|cpu:the_cpu|add~2345
H1L1151 = AMPP_FUNCTION(!H1_D_pc_plus_one[19], !H1_D_iw[21], H1L7051);


--H1L4151 is std_2s60:inst|cpu:the_cpu|add~2348
H1L4151 = AMPP_FUNCTION(!H1_D_pc_plus_one[20], !H1_D_iw[21], H1L1151);

--H1L5151 is std_2s60:inst|cpu:the_cpu|add~2349
H1L5151 = AMPP_FUNCTION(!H1_D_pc_plus_one[20], !H1_D_iw[21], H1L1151);


--H1L8151 is std_2s60:inst|cpu:the_cpu|add~2352
H1L8151 = AMPP_FUNCTION(!H1_D_pc_plus_one[21], !H1_D_iw[21], H1L5151);

--H1L9151 is std_2s60:inst|cpu:the_cpu|add~2353
H1L9151 = AMPP_FUNCTION(!H1_D_pc_plus_one[21], !H1_D_iw[21], H1L5151);


--H1L2251 is std_2s60:inst|cpu:the_cpu|add~2356
H1L2251 = AMPP_FUNCTION(!H1_D_pc_plus_one[22], !H1_D_iw[21], H1L9151);

--H1L3251 is std_2s60:inst|cpu:the_cpu|add~2357
H1L3251 = AMPP_FUNCTION(!H1_D_pc_plus_one[22], !H1_D_iw[21], H1L9151);


--H1L9101 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[25]~633
H1L9101 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[25], !AC1_result[57]);


--YB1_q_b[25] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[25] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L1511, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[25] is std_2s60:inst|cpu:the_cpu|W_wr_data[25]
H1_W_wr_data[25] = AMPP_FUNCTION(VD1__clk0, H1L1511, E1_data_out, H1_M_stall);


--H1L852 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[25]~281
H1L852 = AMPP_FUNCTION(!H1L1511, !YB1_q_b[25], !H1_W_wr_data[25], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[25] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[25] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L1511, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L612 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[25]~281
H1L612 = AMPP_FUNCTION(!H1L1511, !XB1_q_b[25], !H1_W_wr_data[25], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1_D_pc_plus_one[23] is std_2s60:inst|cpu:the_cpu|D_pc_plus_one[23]
H1_D_pc_plus_one[23] = AMPP_FUNCTION(VD1__clk0, H1L6661, E1_data_out, H1_M_stall);


--H1L6251 is std_2s60:inst|cpu:the_cpu|add~2360
H1L6251 = AMPP_FUNCTION(!H1_D_pc_plus_one[23], !H1_D_iw[21], H1L3251);


--H1L564 is std_2s60:inst|cpu:the_cpu|E_mem8~2
H1L564 = AMPP_FUNCTION(!H1_E_iw[4], !H1_E_iw[3]);


--H1_D_pc[13] is std_2s60:inst|cpu:the_cpu|D_pc[13]
H1_D_pc[13] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[13], E1_data_out, H1_M_stall);


--H1_D_pc[12] is std_2s60:inst|cpu:the_cpu|D_pc[12]
H1_D_pc[12] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[12], E1_data_out, H1_M_stall);


--H1_D_pc[11] is std_2s60:inst|cpu:the_cpu|D_pc[11]
H1_D_pc[11] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[11], E1_data_out, H1_M_stall);


--H1_D_pc[10] is std_2s60:inst|cpu:the_cpu|D_pc[10]
H1_D_pc[10] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[10], E1_data_out, H1_M_stall);


--H1_D_pc[9] is std_2s60:inst|cpu:the_cpu|D_pc[9]
H1_D_pc[9] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[9], E1_data_out, H1_M_stall);


--H1_D_pc[8] is std_2s60:inst|cpu:the_cpu|D_pc[8]
H1_D_pc[8] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[8], E1_data_out, H1_M_stall);


--H1_D_pc[7] is std_2s60:inst|cpu:the_cpu|D_pc[7]
H1_D_pc[7] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[7], E1_data_out, H1_M_stall);


--H1_D_pc[6] is std_2s60:inst|cpu:the_cpu|D_pc[6]
H1_D_pc[6] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[6], E1_data_out, H1_M_stall);


--H1_D_pc[5] is std_2s60:inst|cpu:the_cpu|D_pc[5]
H1_D_pc[5] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[5], E1_data_out, H1_M_stall);


--H1_D_pc[4] is std_2s60:inst|cpu:the_cpu|D_pc[4]
H1_D_pc[4] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[4], E1_data_out, H1_M_stall);


--H1_D_pc[3] is std_2s60:inst|cpu:the_cpu|D_pc[3]
H1_D_pc[3] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[3], E1_data_out, H1_M_stall);


--H1_D_pc[2] is std_2s60:inst|cpu:the_cpu|D_pc[2]
H1_D_pc[2] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[2], E1_data_out, H1_M_stall);


--H1L5281 is std_2s60:inst|cpu:the_cpu|ic_fill_ap_offset_nxt[2]~141
H1L5281 = AMPP_FUNCTION(!H1_ic_fill_ap_offset[2], !H1_ic_fill_ap_offset[1], !H1_ic_fill_ap_offset[0], !K1L951, !H1_D_pc[2]);


--H1L2281 is std_2s60:inst|cpu:the_cpu|ic_fill_ap_offset[2]~19
H1L2281 = AMPP_FUNCTION(!H1_D_ic_fill_starting, !K1L951);


--H1_D_pc[1] is std_2s60:inst|cpu:the_cpu|D_pc[1]
H1_D_pc[1] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[1], E1_data_out, H1_M_stall);


--H1L4281 is std_2s60:inst|cpu:the_cpu|ic_fill_ap_offset_nxt[1]~142
H1L4281 = AMPP_FUNCTION(!H1_ic_fill_ap_offset[1], !H1_ic_fill_ap_offset[0], !K1L951, !H1_D_pc[1]);


--H1_D_pc[0] is std_2s60:inst|cpu:the_cpu|D_pc[0]
H1_D_pc[0] = AMPP_FUNCTION(VD1__clk0, H1_F_pc[0], E1_data_out, H1_M_stall);


--H1L3281 is std_2s60:inst|cpu:the_cpu|ic_fill_ap_offset_nxt[0]~143
H1L3281 = AMPP_FUNCTION(!H1_ic_fill_ap_offset[0], !K1L951, !H1_D_pc[0]);


--K1L9 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]~33
K1L9 = M1_d1_reasons_to_wait & M1L59 & M1L231;


--K1L01 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]~34
K1L01 = K1_cpu_instruction_master_dbs_address[0] & K1L9;


--BB1_i_state.111 is std_2s60:inst|sdram:the_sdram|i_state.111
BB1_i_state.111 = DFFEAS(BB1L96, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1L533 is std_2s60:inst|sdram:the_sdram|m_state.100000000~112
BB1L533 = BB1L82 & ( BB1L433 ) # !BB1L82 & ( BB1_m_state.100000000 & BB1L31 & BB1L433 & !BB1L72 );


--BB1L74 is std_2s60:inst|sdram:the_sdram|Select~6454
BB1L74 = BB1L32 & ( !BB1L833 & (BB1_m_state.000100000 & BB1L1 # BB1_m_state.100000000) # BB1L833 & (BB1_m_state.000100000 & BB1L1) ) # !BB1L32 & ( BB1_m_state.000100000 & BB1L1 );


--CB1L25 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[7]~212
CB1L25 = !CB1L5 & (H1_ic_fill_line[4]) # CB1L5 & (!CB1L1 & H1_M_alu_result[9] # CB1L1 & (H1_ic_fill_line[4]));


--CB1L15 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[6]~213
CB1L15 = !CB1L5 & (H1_ic_fill_line[3]) # CB1L5 & (!CB1L1 & H1_M_alu_result[8] # CB1L1 & (H1_ic_fill_line[3]));


--CB1L05 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[5]~214
CB1L05 = !CB1L5 & (H1_ic_fill_line[2]) # CB1L5 & (!CB1L1 & H1_M_alu_result[7] # CB1L1 & (H1_ic_fill_line[2]));


--CB1L94 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[4]~215
CB1L94 = !CB1L5 & (H1_ic_fill_line[1]) # CB1L5 & (!CB1L1 & H1_M_alu_result[6] # CB1L1 & (H1_ic_fill_line[1]));


--CB1L84 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[3]~216
CB1L84 = !CB1L5 & (H1_ic_fill_line[0]) # CB1L5 & (!CB1L1 & H1_M_alu_result[5] # CB1L1 & (H1_ic_fill_line[0]));


--CB1L74 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[2]~217
CB1L74 = !CB1L5 & (H1_ic_fill_ap_offset[2]) # CB1L5 & (!CB1L1 & H1_M_alu_result[4] # CB1L1 & (H1_ic_fill_ap_offset[2]));


--CB1L64 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[1]~218
CB1L64 = !CB1L5 & (H1_ic_fill_ap_offset[1]) # CB1L5 & (!CB1L1 & H1_M_alu_result[3] # CB1L1 & (H1_ic_fill_ap_offset[1]));


--CB1L54 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[0]~219
CB1L54 = !CB1L5 & (H1_ic_fill_ap_offset[0]) # CB1L5 & (!CB1L1 & H1_M_alu_result[2] # CB1L1 & (H1_ic_fill_ap_offset[0]));


--BB1L122 is std_2s60:inst|sdram:the_sdram|comb~40
BB1L122 = !H1_M_mem_byte_en[3] & !CB1_sdram_s1_in_a_write_cycle;


--BB1L222 is std_2s60:inst|sdram:the_sdram|comb~41
BB1L222 = !H1_M_mem_byte_en[2] & !CB1_sdram_s1_in_a_write_cycle;


--BB1L322 is std_2s60:inst|sdram:the_sdram|comb~42
BB1L322 = !H1_M_mem_byte_en[1] & !CB1_sdram_s1_in_a_write_cycle;


--BB1L422 is std_2s60:inst|sdram:the_sdram|comb~43
BB1L422 = !H1_M_mem_byte_en[0] & !CB1_sdram_s1_in_a_write_cycle;


--RD1L03 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|reduce_nor~81
RD1L03 = H1_M_alu_result[3] & !H1_M_alu_result[4];


--LB1L2 is std_2s60:inst|uart1_s1_arbitrator:the_uart1_s1|cpu_data_master_qualified_request_uart1_s1~99
LB1L2 = L1L4 & L1L6 & ( !H1_M_alu_result[5] & M1L13 & !H1_M_alu_result[7] & S1L3 );


--LB1_cpu_data_master_qualified_request_uart1_s1 is std_2s60:inst|uart1_s1_arbitrator:the_uart1_s1|cpu_data_master_qualified_request_uart1_s1
LB1_cpu_data_master_qualified_request_uart1_s1 = H1_M_alu_result[6] & LB1L2;


--RD1L31 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_wr_strobe~20
RD1L31 = H1_M_alu_result[2] & H1_d_write & RD1L03 & LB1_cpu_data_master_qualified_request_uart1_s1;


--TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]
TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] = DFFEAS(A1L711, VD1__clk0, !E1_data_out,  , A1L911,  ,  ,  ,  );


--TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]
TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] = DFFEAS(RD1_tx_data[5], VD1__clk0, !E1_data_out,  , A1L911, TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7],  ,  , !TD1_do_load_shifter);


--TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]
TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] = DFFEAS(RD1_tx_data[1], VD1__clk0, !E1_data_out,  , A1L911, TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3],  ,  , !TD1_do_load_shifter);


--TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]
TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] = DFFEAS(RD1_tx_data[7], VD1__clk0, !E1_data_out,  , A1L911, TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9],  ,  , !TD1_do_load_shifter);


--TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]
TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] = DFFEAS(RD1_tx_data[3], VD1__clk0, !E1_data_out,  , A1L911, TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5],  ,  , !TD1_do_load_shifter);


--TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]
TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] = DFFEAS(RD1_tx_data[6], VD1__clk0, !E1_data_out,  , A1L911, TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8],  ,  , !TD1_do_load_shifter);


--TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]
TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] = DFFEAS(RD1_tx_data[4], VD1__clk0, !E1_data_out,  , A1L911, TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6],  ,  , !TD1_do_load_shifter);


--TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]
TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] = DFFEAS(TD1_do_load_shifter, VD1__clk0, !E1_data_out,  , A1L911,  ,  ,  ,  );


--TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]
TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] = DFFEAS(RD1_tx_data[2], VD1__clk0, !E1_data_out,  , A1L911, TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4],  ,  , !TD1_do_load_shifter);


--TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]
TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] = DFFEAS(RD1_tx_data[0], VD1__clk0, !E1_data_out,  , A1L911, TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2],  ,  , !TD1_do_load_shifter);


--WD8_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]
WD8_Q[0] = AMPP_FUNCTION(A1L5, A1L511, WD8_Q[1], !D1L2, AE1_state[4], A1L811);


--D1_jtag_debug_mode_usr1 is sld_hub:sld_hub_inst|jtag_debug_mode_usr1
D1_jtag_debug_mode_usr1 = AMPP_FUNCTION(A1L5, D1L44, AE1_state[0], AE1_state[12]);


--WD6_Q[1] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]
WD6_Q[1] = AMPP_FUNCTION(A1L5, D1L83, !D1L2, D1_IRF_ENA_ENABLE);


--AD1_td_shift[0] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]
AD1_td_shift[0] = AMPP_FUNCTION(A1L5, AD1L46, !D1L2, !AE1_state[4], AD1L73);


--WD6_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]
WD6_Q[0] = AMPP_FUNCTION(A1L5, D1L93, !D1L2, D1_IRF_ENA_ENABLE);


--PC1_sr[0] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0]
PC1_sr[0] = AMPP_FUNCTION(A1L5, PC1L16, !D1L2, PC1L311);


--WD7_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]
WD7_Q[0] = AMPP_FUNCTION(A1L5, D1L04, D1_IRF_ENA_ENABLE);


--XD1_WORD_SR[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]
XD1_WORD_SR[0] = AMPP_FUNCTION(A1L5, XD1L53, XD1_WORD_SR[1], !XD1_clear_signal, AE1_state[4], D1L4);


--BE1_dffe1a[0] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_tqe:auto_generated|dffe1a[0]
BE1_dffe1a[0] = AMPP_FUNCTION(A1L5, BE1_w_anode1w[3], !D1L2, D1L6);


--D1_HUB_BYPASS_REG is sld_hub:sld_hub_inst|HUB_BYPASS_REG
D1_HUB_BYPASS_REG = AMPP_FUNCTION(A1L5, D1L01);


--D1L21 is sld_hub:sld_hub_inst|hub_tdo~295
D1L21 = AMPP_FUNCTION(!WD7_Q[0], !XD1_WORD_SR[0], !BE1_dffe1a[0], !D1_HUB_BYPASS_REG);


--AE1_state[8] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]
AE1_state[8] = AMPP_FUNCTION(A1L5, AE1L52, !A1L7);


--AE1_state[3] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]
AE1_state[3] = AMPP_FUNCTION(A1L5, AE1L91);


--AE1_state[4] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]
AE1_state[4] = AMPP_FUNCTION(A1L5, AE1L02, A1L7);


--AE1L12 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~13
AE1L12 = AMPP_FUNCTION(!AE1_state[3], !AE1_state[4]);


--Z1_data_out is std_2s60:inst|reconfig_request_pio:the_reconfig_request_pio|data_out
Z1_data_out = DFFEAS(H1_M_st_data[0], VD1__clk0, !E1_data_out,  , Z1L1,  ,  ,  ,  );


--Z1_data_dir is std_2s60:inst|reconfig_request_pio:the_reconfig_request_pio|data_dir
Z1_data_dir = DFFEAS(H1_M_st_data[0], VD1__clk0, !E1_data_out,  , Z1L2,  ,  ,  ,  );


--M1_d1_outgoing_ext_flash_bus_data[7] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[7]
M1_d1_outgoing_ext_flash_bus_data[7] = DFFEAS(J1L81, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_d1_in_a_write_cycle is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_in_a_write_cycle
M1_d1_in_a_write_cycle = DFFEAS(M1_ext_flash_s1_in_a_write_cycle, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_d1_outgoing_ext_flash_bus_data[6] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[6]
M1_d1_outgoing_ext_flash_bus_data[6] = DFFEAS(J1L71, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_d1_outgoing_ext_flash_bus_data[5] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[5]
M1_d1_outgoing_ext_flash_bus_data[5] = DFFEAS(J1L61, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_d1_outgoing_ext_flash_bus_data[4] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[4]
M1_d1_outgoing_ext_flash_bus_data[4] = DFFEAS(J1L51, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_d1_outgoing_ext_flash_bus_data[3] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[3]
M1_d1_outgoing_ext_flash_bus_data[3] = DFFEAS(J1L41, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_d1_outgoing_ext_flash_bus_data[2] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[2]
M1_d1_outgoing_ext_flash_bus_data[2] = DFFEAS(J1L31, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_d1_outgoing_ext_flash_bus_data[1] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[1]
M1_d1_outgoing_ext_flash_bus_data[1] = DFFEAS(J1L21, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_d1_outgoing_ext_flash_bus_data[0] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|d1_outgoing_ext_flash_bus_data[0]
M1_d1_outgoing_ext_flash_bus_data[0] = DFFEAS(J1L11, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[31] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[31]
N1_d1_outgoing_ext_ram_bus_data[31] = DFFEAS(H1_M_st_data[31], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_in_a_write_cycle is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle
N1_d1_in_a_write_cycle = DFFEAS(N1L36, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[30] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[30]
N1_d1_outgoing_ext_ram_bus_data[30] = DFFEAS(H1_M_st_data[30], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[29] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[29]
N1_d1_outgoing_ext_ram_bus_data[29] = DFFEAS(H1_M_st_data[29], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[28] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[28]
N1_d1_outgoing_ext_ram_bus_data[28] = DFFEAS(H1_M_st_data[28], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[27] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[27]
N1_d1_outgoing_ext_ram_bus_data[27] = DFFEAS(H1_M_st_data[27], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[26] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[26]
N1_d1_outgoing_ext_ram_bus_data[26] = DFFEAS(H1_M_st_data[26], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[25] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[25]
N1_d1_outgoing_ext_ram_bus_data[25] = DFFEAS(H1_M_st_data[25], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[24] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[24]
N1_d1_outgoing_ext_ram_bus_data[24] = DFFEAS(H1_M_st_data[24], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[23] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[23]
N1_d1_outgoing_ext_ram_bus_data[23] = DFFEAS(H1_M_st_data[23], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[22] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[22]
N1_d1_outgoing_ext_ram_bus_data[22] = DFFEAS(H1_M_st_data[22], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[21] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[21]
N1_d1_outgoing_ext_ram_bus_data[21] = DFFEAS(H1_M_st_data[21], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[20] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[20]
N1_d1_outgoing_ext_ram_bus_data[20] = DFFEAS(H1_M_st_data[20], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[19] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[19]
N1_d1_outgoing_ext_ram_bus_data[19] = DFFEAS(H1_M_st_data[19], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[18] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[18]
N1_d1_outgoing_ext_ram_bus_data[18] = DFFEAS(H1_M_st_data[18], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[17] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[17]
N1_d1_outgoing_ext_ram_bus_data[17] = DFFEAS(H1_M_st_data[17], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[16] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[16]
N1_d1_outgoing_ext_ram_bus_data[16] = DFFEAS(H1_M_st_data[16], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[15] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[15]
N1_d1_outgoing_ext_ram_bus_data[15] = DFFEAS(H1_M_st_data[15], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[14] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[14]
N1_d1_outgoing_ext_ram_bus_data[14] = DFFEAS(H1_M_st_data[14], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[13] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[13]
N1_d1_outgoing_ext_ram_bus_data[13] = DFFEAS(H1_M_st_data[13], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[12] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[12]
N1_d1_outgoing_ext_ram_bus_data[12] = DFFEAS(H1_M_st_data[12], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[11] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[11]
N1_d1_outgoing_ext_ram_bus_data[11] = DFFEAS(H1_M_st_data[11], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[10] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[10]
N1_d1_outgoing_ext_ram_bus_data[10] = DFFEAS(H1_M_st_data[10], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[9] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[9]
N1_d1_outgoing_ext_ram_bus_data[9] = DFFEAS(H1_M_st_data[9], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[8] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[8]
N1_d1_outgoing_ext_ram_bus_data[8] = DFFEAS(H1_M_st_data[8], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[7] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[7]
N1_d1_outgoing_ext_ram_bus_data[7] = DFFEAS(H1_M_st_data[7], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[6] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[6]
N1_d1_outgoing_ext_ram_bus_data[6] = DFFEAS(H1_M_st_data[6], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[5] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[5]
N1_d1_outgoing_ext_ram_bus_data[5] = DFFEAS(H1_M_st_data[5], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[4] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[4]
N1_d1_outgoing_ext_ram_bus_data[4] = DFFEAS(H1_M_st_data[4], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[3] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[3]
N1_d1_outgoing_ext_ram_bus_data[3] = DFFEAS(H1_M_st_data[3], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[2] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[2]
N1_d1_outgoing_ext_ram_bus_data[2] = DFFEAS(H1_M_st_data[2], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[1]
N1_d1_outgoing_ext_ram_bus_data[1] = DFFEAS(H1_M_st_data[1], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_d1_outgoing_ext_ram_bus_data[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[0]
N1_d1_outgoing_ext_ram_bus_data[0] = DFFEAS(H1_M_st_data[0], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_m_data[31] is std_2s60:inst|sdram:the_sdram|m_data[31]
BB1_m_data[31] = DFFEAS(QD1L161, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[31],  ,  , BB1L203);


--BB1_oe is std_2s60:inst|sdram:the_sdram|oe
BB1_oe = DFFEAS(BB1L712, VD1__clk0, !E1_data_out,  ,  ,  ,  , !BB1_m_state.000010000,  );


--BB1_m_data[30] is std_2s60:inst|sdram:the_sdram|m_data[30]
BB1_m_data[30] = DFFEAS(QD1L061, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[30],  ,  , BB1L203);


--BB1_m_data[29] is std_2s60:inst|sdram:the_sdram|m_data[29]
BB1_m_data[29] = DFFEAS(QD1L951, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[29],  ,  , BB1L203);


--BB1_m_data[28] is std_2s60:inst|sdram:the_sdram|m_data[28]
BB1_m_data[28] = DFFEAS(QD1L851, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[28],  ,  , BB1L203);


--BB1_m_data[27] is std_2s60:inst|sdram:the_sdram|m_data[27]
BB1_m_data[27] = DFFEAS(QD1L751, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[27],  ,  , BB1L203);


--BB1_m_data[26] is std_2s60:inst|sdram:the_sdram|m_data[26]
BB1_m_data[26] = DFFEAS(QD1L651, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[26],  ,  , BB1L203);


--BB1_m_data[25] is std_2s60:inst|sdram:the_sdram|m_data[25]
BB1_m_data[25] = DFFEAS(QD1L551, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[25],  ,  , BB1L203);


--BB1_m_data[24] is std_2s60:inst|sdram:the_sdram|m_data[24]
BB1_m_data[24] = DFFEAS(QD1L451, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[24],  ,  , BB1L203);


--BB1_m_data[23] is std_2s60:inst|sdram:the_sdram|m_data[23]
BB1_m_data[23] = DFFEAS(QD1L351, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[23],  ,  , BB1L203);


--BB1_m_data[22] is std_2s60:inst|sdram:the_sdram|m_data[22]
BB1_m_data[22] = DFFEAS(QD1L251, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[22],  ,  , BB1L203);


--BB1_m_data[21] is std_2s60:inst|sdram:the_sdram|m_data[21]
BB1_m_data[21] = DFFEAS(QD1L151, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[21],  ,  , BB1L203);


--BB1_m_data[20] is std_2s60:inst|sdram:the_sdram|m_data[20]
BB1_m_data[20] = DFFEAS(QD1L051, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[20],  ,  , BB1L203);


--BB1_m_data[19] is std_2s60:inst|sdram:the_sdram|m_data[19]
BB1_m_data[19] = DFFEAS(QD1L941, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[19],  ,  , BB1L203);


--BB1_m_data[18] is std_2s60:inst|sdram:the_sdram|m_data[18]
BB1_m_data[18] = DFFEAS(QD1L841, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[18],  ,  , BB1L203);


--BB1_m_data[17] is std_2s60:inst|sdram:the_sdram|m_data[17]
BB1_m_data[17] = DFFEAS(QD1L741, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[17],  ,  , BB1L203);


--BB1_m_data[16] is std_2s60:inst|sdram:the_sdram|m_data[16]
BB1_m_data[16] = DFFEAS(QD1L641, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[16],  ,  , BB1L203);


--BB1_m_data[15] is std_2s60:inst|sdram:the_sdram|m_data[15]
BB1_m_data[15] = DFFEAS(QD1L541, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[15],  ,  , BB1L203);


--BB1_m_data[14] is std_2s60:inst|sdram:the_sdram|m_data[14]
BB1_m_data[14] = DFFEAS(QD1L441, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[14],  ,  , BB1L203);


--BB1_m_data[13] is std_2s60:inst|sdram:the_sdram|m_data[13]
BB1_m_data[13] = DFFEAS(QD1L341, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[13],  ,  , BB1L203);


--BB1_m_data[12] is std_2s60:inst|sdram:the_sdram|m_data[12]
BB1_m_data[12] = DFFEAS(QD1L241, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[12],  ,  , BB1L203);


--BB1_m_data[11] is std_2s60:inst|sdram:the_sdram|m_data[11]
BB1_m_data[11] = DFFEAS(QD1L141, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[11],  ,  , BB1L203);


--BB1_m_data[10] is std_2s60:inst|sdram:the_sdram|m_data[10]
BB1_m_data[10] = DFFEAS(QD1L041, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[10],  ,  , BB1L203);


--BB1_m_data[9] is std_2s60:inst|sdram:the_sdram|m_data[9]
BB1_m_data[9] = DFFEAS(QD1L931, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[9],  ,  , BB1L203);


--BB1_m_data[8] is std_2s60:inst|sdram:the_sdram|m_data[8]
BB1_m_data[8] = DFFEAS(QD1L831, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[8],  ,  , BB1L203);


--BB1_m_data[7] is std_2s60:inst|sdram:the_sdram|m_data[7]
BB1_m_data[7] = DFFEAS(QD1L731, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[7],  ,  , BB1L203);


--BB1_m_data[6] is std_2s60:inst|sdram:the_sdram|m_data[6]
BB1_m_data[6] = DFFEAS(QD1L631, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[6],  ,  , BB1L203);


--BB1_m_data[5] is std_2s60:inst|sdram:the_sdram|m_data[5]
BB1_m_data[5] = DFFEAS(QD1L531, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[5],  ,  , BB1L203);


--BB1_m_data[4] is std_2s60:inst|sdram:the_sdram|m_data[4]
BB1_m_data[4] = DFFEAS(QD1L431, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[4],  ,  , BB1L203);


--BB1_m_data[3] is std_2s60:inst|sdram:the_sdram|m_data[3]
BB1_m_data[3] = DFFEAS(QD1L331, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[3],  ,  , BB1L203);


--BB1_m_data[2] is std_2s60:inst|sdram:the_sdram|m_data[2]
BB1_m_data[2] = DFFEAS(QD1L231, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[2],  ,  , BB1L203);


--BB1_m_data[1] is std_2s60:inst|sdram:the_sdram|m_data[1]
BB1_m_data[1] = DFFEAS(QD1L131, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[1],  ,  , BB1L203);


--BB1_m_data[0] is std_2s60:inst|sdram:the_sdram|m_data[0]
BB1_m_data[0] = DFFEAS(QD1L031, VD1__clk0, !E1_data_out,  , BB1L653, BB1_active_data[0],  ,  , BB1L203);


--M1L401 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_counter_load_value[1]~234
M1L401 = M1L231 & ( M1L88 & (!M1L09 # !M1_ext_flash_s1_in_a_write_cycle) ) # !M1L231 & ( M1L88 & (!M1L09 # !M1_ext_flash_s1_in_a_write_cycle) # M1L6 );


--M1L301 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_s1_counter_load_value[0]~235
M1L301 = M1L231 & ( M1L88 & (!M1L09 # !M1_ext_flash_s1_in_a_write_cycle) ) # !M1L231 & ( M1L88 & (!M1L09 # !M1_ext_flash_s1_in_a_write_cycle) # M1L2 );


--H1L821 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1148
H1L821 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1L62 is std_2s60:inst|cpu:the_cpu|D_ctrl_br~23
H1L62 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2]);


--H1L028 is std_2s60:inst|cpu:the_cpu|F_kill~47
H1L028 = AMPP_FUNCTION(!H1_D_iw[21], !H1L821, !H1L62);


--H1L128 is std_2s60:inst|cpu:the_cpu|F_kill~48
H1L128 = AMPP_FUNCTION(!H1_M_pipe_flush, !H1_D_kill, !H1_D_inst_ram_hit);


--H1L228 is std_2s60:inst|cpu:the_cpu|F_kill~49
H1L228 = AMPP_FUNCTION(!H1_D_valid, !H1L028, !H1L128);


--WB1_q_b[5] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[5] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1_ic_tag_wren, H1_M_stall, H1L1981, H1L9781, H1L0881, H1L1881, H1L2881, H1L3881, H1L4881, H1L5881, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--WB1_q_b[7] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[7] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1_ic_tag_wren, H1_M_stall, H1L3981, H1L9781, H1L0881, H1L1881, H1L2881, H1L3881, H1L4881, H1L5881, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--WB1_q_b[4] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[4] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1_ic_tag_wren, H1_M_stall, H1L0981, H1L9781, H1L0881, H1L1881, H1L2881, H1L3881, H1L4881, H1L5881, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1_F_pc[2] is std_2s60:inst|cpu:the_cpu|F_pc[2]
H1_F_pc[2] = AMPP_FUNCTION(VD1__clk0, H1L167, E1_data_out, H1_M_stall);


--H1_F_pc[1] is std_2s60:inst|cpu:the_cpu|F_pc[1]
H1_F_pc[1] = AMPP_FUNCTION(VD1__clk0, H1L067, E1_data_out, H1_M_stall);


--WB1_q_b[1] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[1] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1_ic_tag_wren, H1_M_stall, H1L7881, H1L9781, H1L0881, H1L1881, H1L2881, H1L3881, H1L4881, H1L5881, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--WB1_q_b[3] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[3] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1_ic_tag_wren, H1_M_stall, H1L9881, H1L9781, H1L0881, H1L1881, H1L2881, H1L3881, H1L4881, H1L5881, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--WB1_q_b[0] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[0] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1_ic_tag_wren, H1_M_stall, H1L6881, H1L9781, H1L0881, H1L1881, H1L2881, H1L3881, H1L4881, H1L5881, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1_F_pc[0] is std_2s60:inst|cpu:the_cpu|F_pc[0]
H1_F_pc[0] = AMPP_FUNCTION(VD1__clk0, H1L957, E1_data_out, H1_M_stall);


--WB1_q_b[2] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[2] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1_ic_tag_wren, H1_M_stall, H1L8881, H1L9781, H1L0881, H1L1881, H1L2881, H1L3881, H1L4881, H1L5881, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L877 is std_2s60:inst|cpu:the_cpu|F_ic_valid~25
H1L877 = AMPP_FUNCTION(!WB1_q_b[1], !WB1_q_b[3], !WB1_q_b[2], !H1_F_pc[0], !H1_F_pc[1], !H1_F_pc[2], !WB1_q_b[0]);


--WB1_q_b[6] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[6] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1_ic_tag_wren, H1_M_stall, H1L2981, H1L9781, H1L0881, H1L1881, H1L2881, H1L3881, H1L4881, H1L5881, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L287 is std_2s60:inst|cpu:the_cpu|F_ic_valid~29
H1L287 = AMPP_FUNCTION(!WB1_q_b[5], !WB1_q_b[7], !WB1_q_b[6], !H1_F_pc[2], !H1_F_pc[1], !H1L877, !WB1_q_b[4]);


--WB1_q_b[10] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[10] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1_ic_tag_wren, H1_M_stall, H1_ic_fill_tag[2], H1L9781, H1L0881, H1L1881, H1L2881, H1L3881, H1L4881, H1L5881, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--WB1_q_b[17] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[17] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1_ic_tag_wren, H1_M_stall, H1_ic_fill_tag[9], H1L9781, H1L0881, H1L1881, H1L2881, H1L3881, H1L4881, H1L5881, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1_F_pc[19] is std_2s60:inst|cpu:the_cpu|F_pc[19]
H1_F_pc[19] = AMPP_FUNCTION(VD1__clk0, H1L758, E1_data_out, H1_M_stall);


--H1_F_pc[12] is std_2s60:inst|cpu:the_cpu|F_pc[12]
H1_F_pc[12] = AMPP_FUNCTION(VD1__clk0, H1L058, E1_data_out, H1_M_stall);


--H1L367 is std_2s60:inst|cpu:the_cpu|F_ic_hit~49
H1L367 = AMPP_FUNCTION(!WB1_q_b[10], !WB1_q_b[17], !H1_F_pc[19], !H1_F_pc[12]);


--WB1_q_b[15] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[15] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1_ic_tag_wren, H1_M_stall, H1_ic_fill_tag[7], H1L9781, H1L0881, H1L1881, H1L2881, H1L3881, H1L4881, H1L5881, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--WB1_q_b[8] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[8] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1_ic_tag_wren, H1_M_stall, H1_ic_fill_tag[0], H1L9781, H1L0881, H1L1881, H1L2881, H1L3881, H1L4881, H1L5881, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1_F_pc[10] is std_2s60:inst|cpu:the_cpu|F_pc[10]
H1_F_pc[10] = AMPP_FUNCTION(VD1__clk0, H1L848, E1_data_out, H1_M_stall);


--H1_F_pc[17] is std_2s60:inst|cpu:the_cpu|F_pc[17]
H1_F_pc[17] = AMPP_FUNCTION(VD1__clk0, H1L558, E1_data_out, H1_M_stall);


--WB1_q_b[14] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[14] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1_ic_tag_wren, H1_M_stall, H1_ic_fill_tag[6], H1L9781, H1L0881, H1L1881, H1L2881, H1L3881, H1L4881, H1L5881, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--WB1_q_b[11] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[11] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1_ic_tag_wren, H1_M_stall, H1_ic_fill_tag[3], H1L9781, H1L0881, H1L1881, H1L2881, H1L3881, H1L4881, H1L5881, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1_F_pc[16] is std_2s60:inst|cpu:the_cpu|F_pc[16]
H1_F_pc[16] = AMPP_FUNCTION(VD1__clk0, H1L458, E1_data_out, H1_M_stall);


--H1_F_pc[13] is std_2s60:inst|cpu:the_cpu|F_pc[13]
H1_F_pc[13] = AMPP_FUNCTION(VD1__clk0, H1L158, E1_data_out, H1_M_stall);


--H1L467 is std_2s60:inst|cpu:the_cpu|F_ic_hit~50
H1L467 = AMPP_FUNCTION(!WB1_q_b[14], !WB1_q_b[11], !H1_F_pc[16], !H1_F_pc[13]);


--H1L567 is std_2s60:inst|cpu:the_cpu|F_ic_hit~51
H1L567 = AMPP_FUNCTION(!WB1_q_b[15], !WB1_q_b[8], !H1_F_pc[10], !H1_F_pc[17], !H1L467);


--WB1_q_b[16] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[16] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1_ic_tag_wren, H1_M_stall, H1_ic_fill_tag[8], H1L9781, H1L0881, H1L1881, H1L2881, H1L3881, H1L4881, H1L5881, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--WB1_q_b[13] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[13] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1_ic_tag_wren, H1_M_stall, H1_ic_fill_tag[5], H1L9781, H1L0881, H1L1881, H1L2881, H1L3881, H1L4881, H1L5881, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1_F_pc[15] is std_2s60:inst|cpu:the_cpu|F_pc[15]
H1_F_pc[15] = AMPP_FUNCTION(VD1__clk0, H1L358, E1_data_out, H1_M_stall);


--H1_F_pc[18] is std_2s60:inst|cpu:the_cpu|F_pc[18]
H1_F_pc[18] = AMPP_FUNCTION(VD1__clk0, H1L658, E1_data_out, H1_M_stall);


--WB1_q_b[12] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[12] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1_ic_tag_wren, H1_M_stall, H1_ic_fill_tag[4], H1L9781, H1L0881, H1L1881, H1L2881, H1L3881, H1L4881, H1L5881, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--WB1_q_b[9] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[9] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1_ic_tag_wren, H1_M_stall, H1_ic_fill_tag[1], H1L9781, H1L0881, H1L1881, H1L2881, H1L3881, H1L4881, H1L5881, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1_F_pc[11] is std_2s60:inst|cpu:the_cpu|F_pc[11]
H1_F_pc[11] = AMPP_FUNCTION(VD1__clk0, H1L948, E1_data_out, H1_M_stall);


--H1_F_pc[14] is std_2s60:inst|cpu:the_cpu|F_pc[14]
H1_F_pc[14] = AMPP_FUNCTION(VD1__clk0, H1L258, E1_data_out, H1_M_stall);


--H1L667 is std_2s60:inst|cpu:the_cpu|F_ic_hit~52
H1L667 = AMPP_FUNCTION(!WB1_q_b[12], !WB1_q_b[9], !H1_F_pc[11], !H1_F_pc[14]);


--H1L767 is std_2s60:inst|cpu:the_cpu|F_ic_hit~53
H1L767 = AMPP_FUNCTION(!WB1_q_b[16], !WB1_q_b[13], !H1_F_pc[15], !H1_F_pc[18], !H1L667);


--WB1_q_b[20] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[20] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1_ic_tag_wren, H1_M_stall, H1_ic_fill_tag[12], H1L9781, H1L0881, H1L1881, H1L2881, H1L3881, H1L4881, H1L5881, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--WB1_q_b[21] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[21] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1_ic_tag_wren, H1_M_stall, H1_ic_fill_tag[13], H1L9781, H1L0881, H1L1881, H1L2881, H1L3881, H1L4881, H1L5881, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1_F_pc[23] is std_2s60:inst|cpu:the_cpu|F_pc[23]
H1_F_pc[23] = AMPP_FUNCTION(VD1__clk0, H1L168, E1_data_out, H1_M_stall);


--H1_F_pc[22] is std_2s60:inst|cpu:the_cpu|F_pc[22]
H1_F_pc[22] = AMPP_FUNCTION(VD1__clk0, H1L068, E1_data_out, H1_M_stall);


--WB1_q_b[18] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[18] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1_ic_tag_wren, H1_M_stall, H1_ic_fill_tag[10], H1L9781, H1L0881, H1L1881, H1L2881, H1L3881, H1L4881, H1L5881, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--WB1_q_b[19] is std_2s60:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u671:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 22, Port B Logical Depth: 128, Port B Logical Width: 22
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WB1_q_b[19] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1_ic_tag_wren, H1_M_stall, H1_ic_fill_tag[11], H1L9781, H1L0881, H1L1881, H1L2881, H1L3881, H1L4881, H1L5881, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1_F_pc[20] is std_2s60:inst|cpu:the_cpu|F_pc[20]
H1_F_pc[20] = AMPP_FUNCTION(VD1__clk0, H1L858, E1_data_out, H1_M_stall);


--H1_F_pc[21] is std_2s60:inst|cpu:the_cpu|F_pc[21]
H1_F_pc[21] = AMPP_FUNCTION(VD1__clk0, H1L958, E1_data_out, H1_M_stall);


--H1L867 is std_2s60:inst|cpu:the_cpu|F_ic_hit~54
H1L867 = AMPP_FUNCTION(!WB1_q_b[18], !WB1_q_b[19], !H1_F_pc[20], !H1_F_pc[21]);


--H1L967 is std_2s60:inst|cpu:the_cpu|F_ic_hit~55
H1L967 = AMPP_FUNCTION(!WB1_q_b[20], !WB1_q_b[21], !H1_F_pc[23], !H1_F_pc[22], !H1L867);


--H1_F_ic_hit is std_2s60:inst|cpu:the_cpu|F_ic_hit
H1_F_ic_hit = AMPP_FUNCTION(!H1L287, !H1L367, !H1L567, !H1L767, !H1L967);


--H1_i_readdatavalid_d1 is std_2s60:inst|cpu:the_cpu|i_readdatavalid_d1
H1_i_readdatavalid_d1 = AMPP_FUNCTION(VD1__clk0, K1L911, E1_data_out);


--H1_ic_fill_initial_offset[0] is std_2s60:inst|cpu:the_cpu|ic_fill_initial_offset[0]
H1_ic_fill_initial_offset[0] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[0], E1_data_out, H1_D_ic_fill_starting);


--H1_ic_fill_dp_offset[0] is std_2s60:inst|cpu:the_cpu|ic_fill_dp_offset[0]
H1_ic_fill_dp_offset[0] = AMPP_FUNCTION(VD1__clk0, H1L0381, E1_data_out, H1L0781);


--H1L0381 is std_2s60:inst|cpu:the_cpu|ic_fill_dp_offset_nxt[0]~303
H1L0381 = AMPP_FUNCTION(!H1_D_ic_fill_starting, !H1_D_pc[0], !H1_ic_fill_dp_offset[0]);


--H1_ic_fill_initial_offset[1] is std_2s60:inst|cpu:the_cpu|ic_fill_initial_offset[1]
H1_ic_fill_initial_offset[1] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[1], E1_data_out, H1_D_ic_fill_starting);


--H1_ic_fill_dp_offset[1] is std_2s60:inst|cpu:the_cpu|ic_fill_dp_offset[1]
H1_ic_fill_dp_offset[1] = AMPP_FUNCTION(VD1__clk0, H1L1381, E1_data_out, H1L0781);


--H1L1381 is std_2s60:inst|cpu:the_cpu|ic_fill_dp_offset_nxt[1]~304
H1L1381 = AMPP_FUNCTION(!H1_D_ic_fill_starting, !H1_D_pc[1], !H1_ic_fill_dp_offset[0], !H1_ic_fill_dp_offset[1]);


--H1_ic_fill_initial_offset[2] is std_2s60:inst|cpu:the_cpu|ic_fill_initial_offset[2]
H1_ic_fill_initial_offset[2] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[2], E1_data_out, H1_D_ic_fill_starting);


--H1_ic_fill_dp_offset[2] is std_2s60:inst|cpu:the_cpu|ic_fill_dp_offset[2]
H1_ic_fill_dp_offset[2] = AMPP_FUNCTION(VD1__clk0, H1L2381, E1_data_out, H1L0781);


--H1L2381 is std_2s60:inst|cpu:the_cpu|ic_fill_dp_offset_nxt[2]~305
H1L2381 = AMPP_FUNCTION(!H1_D_ic_fill_starting, !H1_D_pc[2], !H1_ic_fill_dp_offset[0], !H1_ic_fill_dp_offset[1], !H1_ic_fill_dp_offset[2]);


--H1L7081 is std_2s60:inst|cpu:the_cpu|ic_fill_active_nxt~58
H1L7081 = AMPP_FUNCTION(!H1_ic_fill_initial_offset[1], !H1L1381, !H1_ic_fill_initial_offset[2], !H1L2381);


--H1L8081 is std_2s60:inst|cpu:the_cpu|ic_fill_active_nxt~59
H1L8081 = AMPP_FUNCTION(!H1_ic_fill_active, !H1_D_ic_fill_starting, !H1_i_readdatavalid_d1, !H1_ic_fill_initial_offset[0], !H1L0381, !H1L7081);


--H1_ic_fill_ap_cnt[2] is std_2s60:inst|cpu:the_cpu|ic_fill_ap_cnt[2]
H1_ic_fill_ap_cnt[2] = AMPP_FUNCTION(VD1__clk0, H1L6181, E1_data_out, H1L2281);


--H1_ic_fill_ap_cnt[1] is std_2s60:inst|cpu:the_cpu|ic_fill_ap_cnt[1]
H1_ic_fill_ap_cnt[1] = AMPP_FUNCTION(VD1__clk0, H1L5181, E1_data_out, H1L2281);


--H1_ic_fill_ap_cnt[0] is std_2s60:inst|cpu:the_cpu|ic_fill_ap_cnt[0]
H1_ic_fill_ap_cnt[0] = AMPP_FUNCTION(VD1__clk0, H1L4181, E1_data_out, H1L2281);


--H1L7181 is std_2s60:inst|cpu:the_cpu|ic_fill_ap_cnt_nxt[3]~33
H1L7181 = AMPP_FUNCTION(!H1_ic_fill_ap_cnt[3], !K1L951, !H1_ic_fill_ap_cnt[2], !H1_ic_fill_ap_cnt[1], !H1_ic_fill_ap_cnt[0]);


--Y1L82 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_arb_addend[1]~93
Y1L82 = !Y1_onchip_ram_64_kbytes_s1_arb_addend[1] & Y1L9 # Y1_onchip_ram_64_kbytes_s1_arb_addend[1] & (!Y1L2);


--Y1L43 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_grant_vector[1]~141
Y1L43 = Y1L2 & (!Y1L9 # Y1_onchip_ram_64_kbytes_s1_arb_addend[1]);


--Y1_cpu_data_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register_in is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|cpu_data_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register_in
Y1_cpu_data_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register_in = H1_d_read & Y1L43;


--L1L03 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_grant_vector[0]~131
L1L03 = L1L8 & (!L1_cpu_jtag_debug_module_arb_addend[0] # L1_cpu_jtag_debug_module_arb_addend[1] & !L1_cpu_data_master_requests_cpu_jtag_debug_module);


--L1L13 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_grant_vector[1]~132
L1L13 = L1_cpu_data_master_requests_cpu_jtag_debug_module & L1_cpu_jtag_debug_module_arb_addend[0] & ( L1_cpu_jtag_debug_module_arb_addend[1] ) # L1_cpu_data_master_requests_cpu_jtag_debug_module & !L1_cpu_jtag_debug_module_arb_addend[0] & ( !Y1L11 # !L1L9 # L1_cpu_jtag_debug_module_arb_addend[1] # L1L7 );


--L1L42 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_begins_xfer~22
L1L42 = !L1_d1_reasons_to_wait & (L1_cpu_data_master_requests_cpu_jtag_debug_module # L1L8);


--L1L92 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_end_xfer~29
L1L92 = L1L42 & (M1L13 & L1L13 # L1L03);


--L1L12 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]~186
L1L12 = !L1L03 & (!L1L13 & L1_cpu_jtag_debug_module_arb_addend[0] # L1L13 & (L1L92)) # L1L03 & (!L1L92);


--L1L32 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[1]~187
L1L32 = !L1L03 & (!L1L13 & L1_cpu_jtag_debug_module_arb_addend[1] # L1L13 & (L1L92)) # L1L03 & (!L1L92 # L1L13);


--N1L391 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_counter_load_value[0]~129
N1L391 = !N1_lan91c111_s1_wait_counter[0] & !N1L022 & (!N1_ext_ram_bus_avalon_slave_begins_xfer # !N1L331);


--CB1L27 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_end_xfer~16
CB1L27 = !QD1L981 & (!CB1_sdram_s1_in_a_write_cycle # CB1L67 # CB1L57);


--CB1L17 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[1]~186
CB1L17 = CB1L27 & ( !CB1L32 & (CB1L5 & !CB1_sdram_s1_arb_addend[0] # CB1_sdram_s1_arb_addend[1]) # CB1L32 & CB1_sdram_s1_arb_addend[1] & CB1L5 ) # !CB1L27 & ( !CB1L32 & CB1_sdram_s1_arb_addend[1] & !CB1L5 # CB1L32 & (!CB1_sdram_s1_arb_addend[0] # CB1_sdram_s1_arb_addend[1] & !CB1L5) );


--CB1L31 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register~196
CB1L31 = QD1L981 & CB1L67;


--CB1L41 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register~197
CB1L41 = CB1L31 & ( CB1L7Q & (!BB1_za_valid # !CB1L18Q) # CB1L09Q ) # !CB1L31 & ( CB1L7Q & (!BB1_za_valid # !CB1L18Q) );


--CB1L51 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register~198
CB1L51 = CB1L31 & ( CB1L11Q & (!BB1_za_valid # !CB1L58Q) # CB1L49Q ) # !CB1L31 & ( CB1L11Q & (!BB1_za_valid # !CB1L58Q) );


--CB1L61 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register~199
CB1L61 = CB1L31 & ( CB1L8Q & (!BB1_za_valid # !CB1L28Q) # CB1L19Q ) # !CB1L31 & ( CB1L8Q & (!BB1_za_valid # !CB1L28Q) );


--CB1L71 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register~200
CB1L71 = CB1L31 & ( CB1L9Q & (!BB1_za_valid # !CB1L38Q) # CB1L29Q ) # !CB1L31 & ( CB1L9Q & (!BB1_za_valid # !CB1L38Q) );


--CB1L81 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register~201
CB1L81 = CB1L31 & ( CB1L01Q & (!BB1_za_valid # !CB1L48Q) # CB1L39Q ) # !CB1L31 & ( CB1L01Q & (!BB1_za_valid # !CB1L48Q) );


--CB1L91 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register~202
CB1L91 = CB1L31 & ( !CB1L88Q # CB1L6Q & (!BB1_za_valid # CB1L97Q) ) # !CB1L31 & ( CB1L6Q & (!BB1_za_valid # CB1L97Q) );


--CB1L02 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1_shift_register~203
CB1L02 = CB1L31 & ( CB1L21Q & (!BB1_za_valid # !CB1L68Q) # CB1L59Q ) # !CB1L31 & ( CB1L21Q & (!BB1_za_valid # !CB1L68Q) );


--CB1L44 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|reduce_or~1
CB1L44 = CB1L5 & !CB1L1 # CB1L57;


--CB1L96 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[0]~187
CB1L96 = !CB1L44 & CB1_sdram_s1_arb_addend[0] # CB1L44 & (!CB1L57 $ !CB1L27);


--CB1L2 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|always4~0
CB1L2 = QD1L981 & (CB1L67 # CB1L57);


--BB1_rd_valid[2] is std_2s60:inst|sdram:the_sdram|rd_valid[2]
BB1_rd_valid[2] = DFFEAS(BB1_rd_valid[1], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_ext_flash_bus_avalon_slave_arb_counter_enable is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|ext_flash_bus_avalon_slave_arb_counter_enable
M1_ext_flash_bus_avalon_slave_arb_counter_enable = M1L031 & !M1L19;


--PC1L14Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[22]~reg0
PC1L14Q = AMPP_FUNCTION(A1L8, PC1_sr[22], PC1L95);


--BB1L84 is std_2s60:inst|sdram:the_sdram|Select~6455
BB1L84 = BB1_m_state.100000000 & (QD1L091 & !BB1L833 # BB1_refresh_request);


--BB1L94 is std_2s60:inst|sdram:the_sdram|Select~6456
BB1L94 = BB1L84 # !BB1L84 & ( !BB1_m_state.000000010 & (BB1L83 # BB1L52) # BB1_m_state.010000000 );


--BB1L05 is std_2s60:inst|sdram:the_sdram|Select~6457
BB1L05 = !BB1L94 & (!BB1_m_state.000000010 & (BB1_m_next.000010000) # BB1_m_state.000000010 & !BB1_active_rnw);


--BB1_m_count[0] is std_2s60:inst|sdram:the_sdram|m_count[0]
BB1_m_count[0] = DFFEAS(BB1L17, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1L15 is std_2s60:inst|sdram:the_sdram|Select~6458
BB1L15 = !BB1_m_count[1] & !BB1_m_count[0];


--BB1L25 is std_2s60:inst|sdram:the_sdram|Select~6459
BB1L25 = BB1L15 & ( !BB1_m_state.000000001 & (!BB1_init_done # !BB1_refresh_request) ) # !BB1L15 & ( !BB1L6 # !BB1_m_state.000000001 & (!BB1_init_done # !BB1_refresh_request) );


--BB1L35 is std_2s60:inst|sdram:the_sdram|Select~6460
BB1L35 = BB1_m_count[2] & (!BB1L14 # BB1L25) # BB1_m_state.010000000;


--BB1L45 is std_2s60:inst|sdram:the_sdram|Select~6461
BB1L45 = !BB1_m_state.000000001 & BB1_init_done & BB1_refresh_request;


--BB1L55 is std_2s60:inst|sdram:the_sdram|Select~6462
BB1L55 = !BB1L45 & ( BB1_m_count[1] & !BB1L84 & (BB1_m_count[0] # BB1L6) );


--BB1L65 is std_2s60:inst|sdram:the_sdram|Select~6463
BB1L65 = BB1_refresh_request & !BB1_m_state.100000000 & ( BB1_m_state.000000001 & !BB1_m_state.001000000 & (!BB1L523 # !BB1_pending) ) # !BB1_refresh_request & !BB1_m_state.100000000 & ( !BB1L523 & BB1_m_state.000000001 & !BB1_m_state.001000000 );


--BB1L75 is std_2s60:inst|sdram:the_sdram|Select~6464
BB1L75 = BB1L65 & ( BB1L1 & BB1L15 # BB1L55 # BB1L6 ) # !BB1L65 & ( BB1L55 );


--BB1L85 is std_2s60:inst|sdram:the_sdram|Select~6465
BB1L85 = !BB1L94 & (!BB1_m_state.000000010 & (BB1_m_next.000001000) # BB1_m_state.000000010 & BB1_active_rnw);


--BB1L95 is std_2s60:inst|sdram:the_sdram|Select~6466
BB1L95 = BB1_m_state.000100000 # BB1_m_state.100000000 # BB1_m_state.000000100 # BB1_m_state.001000000;


--BB1L06 is std_2s60:inst|sdram:the_sdram|Select~6467
BB1L06 = BB1_m_next.000000001 & BB1L95 & ( !BB1_m_state.000000001 & !BB1_init_done ) # !BB1_m_next.000000001 & BB1L95 # BB1_m_next.000000001 & !BB1L95 & ( !BB1_m_state.000000001 & !BB1_init_done ) # !BB1_m_next.000000001 & !BB1L95 & ( !BB1_m_state.000000001 & (!BB1_init_done # !BB1_refresh_request) # BB1L523 );


--BB1L16 is std_2s60:inst|sdram:the_sdram|Select~6468
BB1L16 = !BB1_m_state.010000000 & !BB1L83 & !BB1L84 & !BB1L06;


--BB1_i_next.101 is std_2s60:inst|sdram:the_sdram|i_next.101
BB1_i_next.101 = DFFEAS(BB1L27, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_i_count[2] is std_2s60:inst|sdram:the_sdram|i_count[2]
BB1_i_count[2] = DFFEAS(BB1L47, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_i_count[1] is std_2s60:inst|sdram:the_sdram|i_count[1]
BB1_i_count[1] = DFFEAS(BB1L57, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1L26 is std_2s60:inst|sdram:the_sdram|Select~6469
BB1L26 = BB1_i_state.011 & BB1_i_next.101 & !BB1_i_count[2] & !BB1_i_count[1];


--BB1L36 is std_2s60:inst|sdram:the_sdram|Select~6470
BB1L36 = !BB1_i_state.000 & BB1L943;


--BB1_i_next.000 is std_2s60:inst|sdram:the_sdram|i_next.000
BB1_i_next.000 = DFFEAS(VCC, VD1__clk0, !E1_data_out,  , BB1L353,  ,  ,  ,  );


--BB1L46 is std_2s60:inst|sdram:the_sdram|Select~6471
BB1L46 = BB1_i_count[1] & BB1_i_next.000 & ( BB1L943 # BB1_i_state.000 ) # !BB1_i_count[1] & BB1_i_next.000 & ( BB1L943 # BB1_i_state.000 ) # BB1_i_count[1] & !BB1_i_next.000 & ( BB1L943 # BB1_i_state.000 ) # !BB1_i_count[1] & !BB1_i_next.000 & ( !BB1_i_state.000 & BB1L943 & (!BB1_i_state.011 # BB1_i_count[2]) # BB1_i_state.000 & (!BB1_i_state.011 # BB1_i_count[2]) );


--BB1L56 is std_2s60:inst|sdram:the_sdram|Select~6472
BB1L56 = BB1_i_state.011 & (BB1_i_count[1] # BB1_i_count[2]);


--BB1L66 is std_2s60:inst|sdram:the_sdram|Select~6473
BB1L66 = BB1L36 & BB1L56 & ( BB1_i_state.111 # BB1_i_state.010 # BB1_i_state.001 ) # !BB1L36 & BB1L56 & ( !BB1_i_state.101 # BB1_i_state.111 # BB1_i_state.010 # BB1_i_state.001 ) # BB1L36 & !BB1L56 & ( BB1_i_state.111 # BB1_i_state.010 # BB1_i_state.001 ) # !BB1L36 & !BB1L56 & ( BB1_i_state.111 # BB1_i_state.010 # BB1_i_state.001 );


--BB1L76 is std_2s60:inst|sdram:the_sdram|Select~6474
BB1L76 = !BB1_m_state.000000001 & (!BB1_init_done & BB1_ack_refresh_request) # BB1_m_state.000000001 & (BB1_ack_refresh_request # BB1_m_state.010000000);


--BB1L261 is std_2s60:inst|sdram:the_sdram|add~393
BB1L261_adder_eqn = ( BB1_refresh_counter[0] ) + ( VCC ) + ( GND );
BB1L261 = SUM(BB1L261_adder_eqn);

--BB1L361 is std_2s60:inst|sdram:the_sdram|add~394
BB1L361_adder_eqn = ( BB1_refresh_counter[0] ) + ( VCC ) + ( GND );
BB1L361 = CARRY(BB1L361_adder_eqn);


--BB1L661 is std_2s60:inst|sdram:the_sdram|add~397
BB1L661_adder_eqn = ( BB1_refresh_counter[1] ) + ( VCC ) + ( BB1L361 );
BB1L661 = SUM(BB1L661_adder_eqn);

--BB1L761 is std_2s60:inst|sdram:the_sdram|add~398
BB1L761_adder_eqn = ( BB1_refresh_counter[1] ) + ( VCC ) + ( BB1L361 );
BB1L761 = CARRY(BB1L761_adder_eqn);


--BB1L071 is std_2s60:inst|sdram:the_sdram|add~401
BB1L071_adder_eqn = ( BB1_refresh_counter[2] ) + ( VCC ) + ( BB1L761 );
BB1L071 = SUM(BB1L071_adder_eqn);

--BB1L171 is std_2s60:inst|sdram:the_sdram|add~402
BB1L171_adder_eqn = ( BB1_refresh_counter[2] ) + ( VCC ) + ( BB1L761 );
BB1L171 = CARRY(BB1L171_adder_eqn);


--BB1L471 is std_2s60:inst|sdram:the_sdram|add~405
BB1L471_adder_eqn = ( BB1_refresh_counter[3] ) + ( VCC ) + ( BB1L171 );
BB1L471 = SUM(BB1L471_adder_eqn);

--BB1L571 is std_2s60:inst|sdram:the_sdram|add~406
BB1L571_adder_eqn = ( BB1_refresh_counter[3] ) + ( VCC ) + ( BB1L171 );
BB1L571 = CARRY(BB1L571_adder_eqn);


--BB1L871 is std_2s60:inst|sdram:the_sdram|add~409
BB1L871_adder_eqn = ( !BB1_refresh_counter[4] ) + ( VCC ) + ( BB1L571 );
BB1L871 = SUM(BB1L871_adder_eqn);

--BB1L971 is std_2s60:inst|sdram:the_sdram|add~410
BB1L971_adder_eqn = ( !BB1_refresh_counter[4] ) + ( VCC ) + ( BB1L571 );
BB1L971 = CARRY(BB1L971_adder_eqn);


--BB1L281 is std_2s60:inst|sdram:the_sdram|add~413
BB1L281_adder_eqn = ( BB1_refresh_counter[5] ) + ( VCC ) + ( BB1L971 );
BB1L281 = SUM(BB1L281_adder_eqn);

--BB1L381 is std_2s60:inst|sdram:the_sdram|add~414
BB1L381_adder_eqn = ( BB1_refresh_counter[5] ) + ( VCC ) + ( BB1L971 );
BB1L381 = CARRY(BB1L381_adder_eqn);


--BB1L681 is std_2s60:inst|sdram:the_sdram|add~417
BB1L681_adder_eqn = ( BB1_refresh_counter[6] ) + ( VCC ) + ( BB1L381 );
BB1L681 = SUM(BB1L681_adder_eqn);

--BB1L781 is std_2s60:inst|sdram:the_sdram|add~418
BB1L781_adder_eqn = ( BB1_refresh_counter[6] ) + ( VCC ) + ( BB1L381 );
BB1L781 = CARRY(BB1L781_adder_eqn);


--BB1L091 is std_2s60:inst|sdram:the_sdram|add~421
BB1L091_adder_eqn = ( BB1_refresh_counter[7] ) + ( VCC ) + ( BB1L781 );
BB1L091 = SUM(BB1L091_adder_eqn);

--BB1L191 is std_2s60:inst|sdram:the_sdram|add~422
BB1L191_adder_eqn = ( BB1_refresh_counter[7] ) + ( VCC ) + ( BB1L781 );
BB1L191 = CARRY(BB1L191_adder_eqn);


--BB1L491 is std_2s60:inst|sdram:the_sdram|add~425
BB1L491_adder_eqn = ( !BB1_refresh_counter[8] ) + ( VCC ) + ( BB1L191 );
BB1L491 = SUM(BB1L491_adder_eqn);

--BB1L591 is std_2s60:inst|sdram:the_sdram|add~426
BB1L591_adder_eqn = ( !BB1_refresh_counter[8] ) + ( VCC ) + ( BB1L191 );
BB1L591 = CARRY(BB1L591_adder_eqn);


--BB1L891 is std_2s60:inst|sdram:the_sdram|add~429
BB1L891_adder_eqn = ( !BB1_refresh_counter[9] ) + ( VCC ) + ( BB1L591 );
BB1L891 = SUM(BB1L891_adder_eqn);

--BB1L991 is std_2s60:inst|sdram:the_sdram|add~430
BB1L991_adder_eqn = ( !BB1_refresh_counter[9] ) + ( VCC ) + ( BB1L591 );
BB1L991 = CARRY(BB1L991_adder_eqn);


--BB1L202 is std_2s60:inst|sdram:the_sdram|add~433
BB1L202_adder_eqn = ( !BB1_refresh_counter[10] ) + ( VCC ) + ( BB1L991 );
BB1L202 = SUM(BB1L202_adder_eqn);

--BB1L302 is std_2s60:inst|sdram:the_sdram|add~434
BB1L302_adder_eqn = ( !BB1_refresh_counter[10] ) + ( VCC ) + ( BB1L991 );
BB1L302 = CARRY(BB1L302_adder_eqn);


--BB1L602 is std_2s60:inst|sdram:the_sdram|add~437
BB1L602_adder_eqn = ( BB1_refresh_counter[11] ) + ( VCC ) + ( BB1L302 );
BB1L602 = SUM(BB1L602_adder_eqn);

--BB1L702 is std_2s60:inst|sdram:the_sdram|add~438
BB1L702_adder_eqn = ( BB1_refresh_counter[11] ) + ( VCC ) + ( BB1L302 );
BB1L702 = CARRY(BB1L702_adder_eqn);


--BB1L012 is std_2s60:inst|sdram:the_sdram|add~441
BB1L012_adder_eqn = ( BB1_refresh_counter[12] ) + ( VCC ) + ( BB1L702 );
BB1L012 = SUM(BB1L012_adder_eqn);

--BB1L112 is std_2s60:inst|sdram:the_sdram|add~442
BB1L112_adder_eqn = ( BB1_refresh_counter[12] ) + ( VCC ) + ( BB1L702 );
BB1L112 = CARRY(BB1L112_adder_eqn);


--BB1L412 is std_2s60:inst|sdram:the_sdram|add~445
BB1L412_adder_eqn = ( !BB1_refresh_counter[13] ) + ( VCC ) + ( BB1L112 );
BB1L412 = SUM(BB1L412_adder_eqn);


--BB1L573 is std_2s60:inst|sdram:the_sdram|refresh_counter~144
BB1L573 = !BB1L412 # BB1L943;


--BB1L673 is std_2s60:inst|sdram:the_sdram|refresh_counter~145
BB1L673 = !BB1L491 # BB1L943;


--BB1_i_next.010 is std_2s60:inst|sdram:the_sdram|i_next.010
BB1_i_next.010 = DFFEAS(BB1L77, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1L86 is std_2s60:inst|sdram:the_sdram|Select~6475
BB1L86 = BB1_i_state.011 & !BB1_i_count[2] & !BB1_i_count[1] & BB1_i_next.010;


--VB1_q_b[0] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[0] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[0], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1_M_status_reg is std_2s60:inst|cpu:the_cpu|M_status_reg
H1_M_status_reg = AMPP_FUNCTION(VD1__clk0, H1L2211, E1_data_out, H1L3211);


--H1_M_ipending_reg[1] is std_2s60:inst|cpu:the_cpu|M_ipending_reg[1]
H1_M_ipending_reg[1] = AMPP_FUNCTION(VD1__clk0, H1L239, E1_data_out);


--H1_M_ipending_reg[0] is std_2s60:inst|cpu:the_cpu|M_ipending_reg[0]
H1_M_ipending_reg[0] = AMPP_FUNCTION(VD1__clk0, H1_M_ipending_reg_nxt[0], E1_data_out);


--H1L6981 is std_2s60:inst|cpu:the_cpu|intr_req~59
H1L6981 = AMPP_FUNCTION(!H1_M_ipending_reg[2], !H1_M_ipending_reg[3], !H1_M_ipending_reg[4], !H1_M_ipending_reg[0]);


--H1L7981 is std_2s60:inst|cpu:the_cpu|intr_req~60
H1L7981 = AMPP_FUNCTION(!H1_M_ipending_reg[6], !H1_M_status_reg, !H1_M_ipending_reg[1], !H1L6981);


--H1L787 is std_2s60:inst|cpu:the_cpu|F_iw[0]~930
H1L787 = AMPP_FUNCTION(!VB1_q_b[0], !H1L7981);


--H1L918 is std_2s60:inst|cpu:the_cpu|F_iw~0
H1L918 = AMPP_FUNCTION(!H1_latched_oci_tb_hbreak_req, !H1_hbreak_enabled);


--VB1_q_b[1] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[1] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[1], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L887 is std_2s60:inst|cpu:the_cpu|F_iw[1]~931
H1L887 = AMPP_FUNCTION(!VB1_q_b[1], !H1L918, !H1L7981);


--VB1_q_b[2] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[2] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[2], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L987 is std_2s60:inst|cpu:the_cpu|F_iw[2]~932
H1L987 = AMPP_FUNCTION(!VB1_q_b[2], !H1L7981);


--VB1_q_b[4] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[4] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[4], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L197 is std_2s60:inst|cpu:the_cpu|F_iw[4]~933
H1L197 = AMPP_FUNCTION(!VB1_q_b[4], !H1L918, !H1L7981);


--VB1_q_b[5] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[5] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[5], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L297 is std_2s60:inst|cpu:the_cpu|F_iw[5]~934
H1L297 = AMPP_FUNCTION(!VB1_q_b[5], !H1L918, !H1L7981);


--VB1_q_b[3] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[3] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[3], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L097 is std_2s60:inst|cpu:the_cpu|F_iw[3]~935
H1L097 = AMPP_FUNCTION(!VB1_q_b[3], !H1L918, !H1L7981);


--VB1_q_b[16] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[16] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[16], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L308 is std_2s60:inst|cpu:the_cpu|F_iw[16]~936
H1L308 = AMPP_FUNCTION(!VB1_q_b[16], !H1L918, !H1L7981);


--VB1_q_b[14] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[14] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[14], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L108 is std_2s60:inst|cpu:the_cpu|F_iw[14]~937
H1L108 = AMPP_FUNCTION(!VB1_q_b[14], !H1L7981);


--VB1_q_b[15] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[15] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[15], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L208 is std_2s60:inst|cpu:the_cpu|F_iw[15]~938
H1L208 = AMPP_FUNCTION(!VB1_q_b[15], !H1L918, !H1L7981);


--VB1_q_b[11] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[11] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[11], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L897 is std_2s60:inst|cpu:the_cpu|F_iw[11]~939
H1L897 = AMPP_FUNCTION(!VB1_q_b[11], !H1L918, !H1L7981);


--VB1_q_b[13] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[13] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[13], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L008 is std_2s60:inst|cpu:the_cpu|F_iw[13]~940
H1L008 = AMPP_FUNCTION(!VB1_q_b[13], !H1L918, !H1L7981);


--VB1_q_b[12] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[12] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[12], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L997 is std_2s60:inst|cpu:the_cpu|F_iw[12]~941
H1L997 = AMPP_FUNCTION(!VB1_q_b[12], !H1L7981);


--VB1_q_b[25] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[25] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[25], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L218 is std_2s60:inst|cpu:the_cpu|F_iw[25]~942
H1L218 = AMPP_FUNCTION(!VB1_q_b[25], !H1L7981);


--H1L24 is std_2s60:inst|cpu:the_cpu|D_ctrl_implicit_dst_eretaddr~39
H1L24 = AMPP_FUNCTION(!H1_D_iw[16], !H1_D_iw[14], !H1_D_iw[15], !H1_D_iw[13], !H1L34);


--H1L56 is std_2s60:inst|cpu:the_cpu|D_dst_regnum[3]~777
H1L56 = AMPP_FUNCTION(!H1L32, !H1_D_iw[25], !H1L61, !H1_D_iw[20], !H1L24);


--VB1_q_b[22] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[22] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[22], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L908 is std_2s60:inst|cpu:the_cpu|F_iw[22]~943
H1L908 = AMPP_FUNCTION(!VB1_q_b[22], !H1L7981);


--H1L26 is std_2s60:inst|cpu:the_cpu|D_dst_regnum[0]~778
H1L26 = AMPP_FUNCTION(!H1L32, !H1_D_iw[22], !H1L61, !H1_D_iw[17], !H1L24);


--VB1_q_b[26] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[26] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[26], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L318 is std_2s60:inst|cpu:the_cpu|F_iw[26]~944
H1L318 = AMPP_FUNCTION(!VB1_q_b[26], !H1L7981);


--H1L66 is std_2s60:inst|cpu:the_cpu|D_dst_regnum[4]~779
H1L66 = AMPP_FUNCTION(!H1L32, !H1_D_iw[26], !H1L61, !H1_D_iw[21], !H1L24);


--VB1_q_b[24] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[24] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[24], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L118 is std_2s60:inst|cpu:the_cpu|F_iw[24]~945
H1L118 = AMPP_FUNCTION(!VB1_q_b[24], !H1L7981);


--H1L46 is std_2s60:inst|cpu:the_cpu|D_dst_regnum[2]~780
H1L46 = AMPP_FUNCTION(!H1L32, !H1_D_iw[24], !H1L61, !H1_D_iw[19], !H1L24);


--VB1_q_b[23] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[23] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[23], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L018 is std_2s60:inst|cpu:the_cpu|F_iw[23]~946
H1L018 = AMPP_FUNCTION(!VB1_q_b[23], !H1L7981);


--H1L36 is std_2s60:inst|cpu:the_cpu|D_dst_regnum[1]~781
H1L36 = AMPP_FUNCTION(!H1L32, !H1_D_iw[23], !H1L61, !H1_D_iw[18], !H1L24);


--H1L2091 is std_2s60:inst|cpu:the_cpu|reduce_or~0
H1L2091 = AMPP_FUNCTION(!H1L56, !H1L26, !H1L66, !H1L46, !H1L36);


--H1_D_wr_dst_reg is std_2s60:inst|cpu:the_cpu|D_wr_dst_reg
H1_D_wr_dst_reg = AMPP_FUNCTION(!H1L762, !H1L862, !H1_D_valid, !H1L62, !H1L2091);


--H1L005 is std_2s60:inst|cpu:the_cpu|E_sh_cnt_col[0]~619
H1L005 = AMPP_FUNCTION(!H1L085, !H1L975, !H1L875);


--H1_E_shift_rot_by_zero is std_2s60:inst|cpu:the_cpu|E_shift_rot_by_zero
H1_E_shift_rot_by_zero = AMPP_FUNCTION(!H1L185, !H1L285, !H1L005);


--H1_E_ctrl_shift_right is std_2s60:inst|cpu:the_cpu|E_ctrl_shift_right
H1_E_ctrl_shift_right = AMPP_FUNCTION(VD1__clk0, H1L65, E1_data_out, H1_M_stall);


--H1_E_ctrl_mulx is std_2s60:inst|cpu:the_cpu|E_ctrl_mulx
H1_E_ctrl_mulx = AMPP_FUNCTION(VD1__clk0, H1L25, E1_data_out, H1_M_stall);


--H1_E_ctrl_rot is std_2s60:inst|cpu:the_cpu|E_ctrl_rot
H1_E_ctrl_rot = AMPP_FUNCTION(VD1__clk0, H1L45, E1_data_out, H1_M_stall);


--AC1_mac_mult1 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1
--DSP Block Multiplier Base Width: 18-bits
AC1_mac_mult1 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L2 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT1
AC1L2 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L3 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT2
AC1L3 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L4 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT3
AC1L4 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L5 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT4
AC1L5 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L6 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT5
AC1L6 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L7 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT6
AC1L7 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L8 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT7
AC1L8 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L9 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT8
AC1L9 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L01 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT9
AC1L01 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L11 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT10
AC1L11 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L21 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT11
AC1L21 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L31 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT12
AC1L31 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L41 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT13
AC1L41 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L51 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT14
AC1L51 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L61 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT15
AC1L61 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L71 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT16
AC1L71 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L81 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT17
AC1L81 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L91 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT18
AC1L91 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L02 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT19
AC1L02 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L12 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT20
AC1L12 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L22 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT21
AC1L22 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L32 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT22
AC1L32 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L42 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT23
AC1L42 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L52 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT24
AC1L52 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L62 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT25
AC1L62 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L72 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT26
AC1L72 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L82 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT27
AC1L82 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L92 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT28
AC1L92 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L03 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT29
AC1L03 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L13 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT30
AC1L13 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L23 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT31
AC1L23 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L33 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT32
AC1L33 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L43 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT33
AC1L43 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L53 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT34
AC1L53 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L63 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1~DATAOUT35
AC1L63 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);


--AC1_mac_mult2 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2
--DSP Block Multiplier Base Width: 18-bits
AC1_mac_mult2 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L011 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT1
AC1L011 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L111 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT2
AC1L111 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L211 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT3
AC1L211 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L311 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT4
AC1L311 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L411 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT5
AC1L411 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L511 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT6
AC1L511 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L611 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT7
AC1L611 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L711 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT8
AC1L711 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L811 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT9
AC1L811 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L911 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT10
AC1L911 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L021 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT11
AC1L021 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L121 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT12
AC1L121 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L221 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT13
AC1L221 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L321 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT14
AC1L321 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L421 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT15
AC1L421 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L521 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT16
AC1L521 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L621 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT17
AC1L621 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L721 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT18
AC1L721 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L821 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT19
AC1L821 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L921 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT20
AC1L921 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L031 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT21
AC1L031 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L131 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT22
AC1L131 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L231 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT23
AC1L231 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L331 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT24
AC1L331 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L431 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT25
AC1L431 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L531 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT26
AC1L531 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L631 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT27
AC1L631 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L731 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT28
AC1L731 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L831 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT29
AC1L831 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L931 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT30
AC1L931 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L041 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT31
AC1L041 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L141 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT32
AC1L141 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L241 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT33
AC1L241 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L341 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT34
AC1L341 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L441 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2~DATAOUT35
AC1L441 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);


--AC1_mac_mult3 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3
--DSP Block Multiplier Base Width: 18-bits
AC1_mac_mult3 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L812 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT1
AC1L812 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L912 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT2
AC1L912 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L022 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT3
AC1L022 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L122 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT4
AC1L122 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L222 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT5
AC1L222 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L322 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT6
AC1L322 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L422 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT7
AC1L422 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L522 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT8
AC1L522 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L622 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT9
AC1L622 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L722 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT10
AC1L722 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L822 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT11
AC1L822 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L922 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT12
AC1L922 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L032 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT13
AC1L032 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L132 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT14
AC1L132 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L232 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT15
AC1L232 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L332 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT16
AC1L332 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L432 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT17
AC1L432 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L532 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT18
AC1L532 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L632 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT19
AC1L632 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L732 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT20
AC1L732 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L832 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT21
AC1L832 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L932 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT22
AC1L932 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L042 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT23
AC1L042 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L142 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT24
AC1L142 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L242 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT25
AC1L242 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L342 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT26
AC1L342 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L442 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT27
AC1L442 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L542 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT28
AC1L542 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L642 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT29
AC1L642 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L742 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT30
AC1L742 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L842 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT31
AC1L842 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L942 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT32
AC1L942 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L052 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT33
AC1L052 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L152 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT34
AC1L152 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);

--AC1L252 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3~DATAOUT35
AC1L252 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, H1L825, H1L925, H1L035, H1L135, H1L235, H1L335, H1L435, H1L535, H1L635, H1L735, H1L835, H1L935, H1L045, H1L145, H1L245, H1L345, H1L445, AC1_w7w[32], VCC, VCC, VCC, H1L446, H1L546, H1L646, H1L746, H1L846, H1L946, H1L056, H1L156, H1L256, H1L356, H1L456, H1L556, H1L656, H1L756, H1L856, VD1__clk0, E1_data_out, GND);


--AC1_mac_mult4 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4
--DSP Block Multiplier Base Width: 18-bits
AC1_mac_mult4 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L623 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT1
AC1L623 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L723 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT2
AC1L723 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L823 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT3
AC1L823 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L923 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT4
AC1L923 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L033 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT5
AC1L033 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L133 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT6
AC1L133 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L233 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT7
AC1L233 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L333 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT8
AC1L333 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L433 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT9
AC1L433 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L533 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT10
AC1L533 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L633 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT11
AC1L633 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L733 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT12
AC1L733 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L833 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT13
AC1L833 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L933 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT14
AC1L933 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L043 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT15
AC1L043 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L143 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT16
AC1L143 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L243 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT17
AC1L243 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L343 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT18
AC1L343 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L443 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT19
AC1L443 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L543 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT20
AC1L543 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L643 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT21
AC1L643 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L743 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT22
AC1L743 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L843 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT23
AC1L843 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L943 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT24
AC1L943 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L053 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT25
AC1L053 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L153 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT26
AC1L153 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L253 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT27
AC1L253 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L353 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT28
AC1L353 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L453 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT29
AC1L453 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L553 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT30
AC1L553 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L653 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT31
AC1L653 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L753 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT32
AC1L753 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L853 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT33
AC1L853 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L953 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT34
AC1L953 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);

--AC1L063 is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4~DATAOUT35
AC1L063 = AMPP_FUNCTION(GND, GND, VCC, VCC, VCC, VCC, VCC, VCC, VCC, H1L315, H1L415, H1L515, H1L615, H1L715, H1L815, H1L915, H1L025, H1L125, H1L225, H1L325, H1L425, H1L525, H1L625, H1L725, H1L956, H1L066, H1L166, H1L266, H1L366, H1L466, H1L566, H1L666, H1L766, H1L866, H1L966, H1L076, H1L176, H1L376, H1L476, H1L576, H1L676, AC1_w23w[32], VD1__clk0, E1_data_out, GND);


--MD1_ram_block1a26 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a26
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a26_PORT_A_data_in = H1_M_st_data[26];
MD1_ram_block1a26_PORT_A_data_in_reg = DFFE(MD1_ram_block1a26_PORT_A_data_in, MD1_ram_block1a26_clock_0, , , );
MD1_ram_block1a26_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a26_PORT_A_address_reg = DFFE(MD1_ram_block1a26_PORT_A_address, MD1_ram_block1a26_clock_0, , , );
MD1_ram_block1a26_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a26_PORT_B_address_reg = DFFE(MD1_ram_block1a26_PORT_B_address, MD1_ram_block1a26_clock_0, , , );
MD1_ram_block1a26_PORT_A_write_enable = ND1L1;
MD1_ram_block1a26_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a26_PORT_A_write_enable, MD1_ram_block1a26_clock_0, , , );
MD1_ram_block1a26_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a26_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a26_PORT_A_byte_mask, MD1_ram_block1a26_clock_0, , , );
MD1_ram_block1a26_clock_0 = VD1__clk0;
MD1_ram_block1a26_PORT_A_data_out = MEMORY(MD1_ram_block1a26_PORT_A_data_in_reg, , MD1_ram_block1a26_PORT_A_address_reg, MD1_ram_block1a26_PORT_B_address_reg, MD1_ram_block1a26_PORT_A_write_enable_reg, , MD1_ram_block1a26_PORT_A_byte_mask_reg, , MD1_ram_block1a26_clock_0, , , , , );
MD1_ram_block1a26 = MD1_ram_block1a26_PORT_A_data_out[0];


--MD1_ram_block1a90 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a90
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a90_PORT_A_data_in = H1_M_st_data[26];
MD1_ram_block1a90_PORT_A_data_in_reg = DFFE(MD1_ram_block1a90_PORT_A_data_in, MD1_ram_block1a90_clock_0, , , );
MD1_ram_block1a90_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a90_PORT_A_address_reg = DFFE(MD1_ram_block1a90_PORT_A_address, MD1_ram_block1a90_clock_0, , , );
MD1_ram_block1a90_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a90_PORT_B_address_reg = DFFE(MD1_ram_block1a90_PORT_B_address, MD1_ram_block1a90_clock_0, , , );
MD1_ram_block1a90_PORT_A_write_enable = ND1L3;
MD1_ram_block1a90_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a90_PORT_A_write_enable, MD1_ram_block1a90_clock_0, , , );
MD1_ram_block1a90_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a90_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a90_PORT_A_byte_mask, MD1_ram_block1a90_clock_0, , , );
MD1_ram_block1a90_clock_0 = VD1__clk0;
MD1_ram_block1a90_PORT_A_data_out = MEMORY(MD1_ram_block1a90_PORT_A_data_in_reg, , MD1_ram_block1a90_PORT_A_address_reg, MD1_ram_block1a90_PORT_B_address_reg, MD1_ram_block1a90_PORT_A_write_enable_reg, , MD1_ram_block1a90_PORT_A_byte_mask_reg, , MD1_ram_block1a90_clock_0, , , , , );
MD1_ram_block1a90 = MD1_ram_block1a90_PORT_A_data_out[0];


--MD1_ram_block1a58 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a58
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a58_PORT_A_data_in = H1_M_st_data[26];
MD1_ram_block1a58_PORT_A_data_in_reg = DFFE(MD1_ram_block1a58_PORT_A_data_in, MD1_ram_block1a58_clock_0, , , );
MD1_ram_block1a58_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a58_PORT_A_address_reg = DFFE(MD1_ram_block1a58_PORT_A_address, MD1_ram_block1a58_clock_0, , , );
MD1_ram_block1a58_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a58_PORT_B_address_reg = DFFE(MD1_ram_block1a58_PORT_B_address, MD1_ram_block1a58_clock_0, , , );
MD1_ram_block1a58_PORT_A_write_enable = ND1L2;
MD1_ram_block1a58_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a58_PORT_A_write_enable, MD1_ram_block1a58_clock_0, , , );
MD1_ram_block1a58_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a58_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a58_PORT_A_byte_mask, MD1_ram_block1a58_clock_0, , , );
MD1_ram_block1a58_clock_0 = VD1__clk0;
MD1_ram_block1a58_PORT_A_data_out = MEMORY(MD1_ram_block1a58_PORT_A_data_in_reg, , MD1_ram_block1a58_PORT_A_address_reg, MD1_ram_block1a58_PORT_B_address_reg, MD1_ram_block1a58_PORT_A_write_enable_reg, , MD1_ram_block1a58_PORT_A_byte_mask_reg, , MD1_ram_block1a58_clock_0, , , , , );
MD1_ram_block1a58 = MD1_ram_block1a58_PORT_A_data_out[0];


--MD1_ram_block1a122 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a122
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a122_PORT_A_data_in = H1_M_st_data[26];
MD1_ram_block1a122_PORT_A_data_in_reg = DFFE(MD1_ram_block1a122_PORT_A_data_in, MD1_ram_block1a122_clock_0, , , );
MD1_ram_block1a122_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a122_PORT_A_address_reg = DFFE(MD1_ram_block1a122_PORT_A_address, MD1_ram_block1a122_clock_0, , , );
MD1_ram_block1a122_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a122_PORT_B_address_reg = DFFE(MD1_ram_block1a122_PORT_B_address, MD1_ram_block1a122_clock_0, , , );
MD1_ram_block1a122_PORT_A_write_enable = ND1L4;
MD1_ram_block1a122_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a122_PORT_A_write_enable, MD1_ram_block1a122_clock_0, , , );
MD1_ram_block1a122_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a122_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a122_PORT_A_byte_mask, MD1_ram_block1a122_clock_0, , , );
MD1_ram_block1a122_clock_0 = VD1__clk0;
MD1_ram_block1a122_PORT_A_data_out = MEMORY(MD1_ram_block1a122_PORT_A_data_in_reg, , MD1_ram_block1a122_PORT_A_address_reg, MD1_ram_block1a122_PORT_B_address_reg, MD1_ram_block1a122_PORT_A_write_enable_reg, , MD1_ram_block1a122_PORT_A_byte_mask_reg, , MD1_ram_block1a122_clock_0, , , , , );
MD1_ram_block1a122 = MD1_ram_block1a122_PORT_A_data_out[0];


--MD1_address_reg_a[1] is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|address_reg_a[1]
MD1_address_reg_a[1] = DFFEAS(Y1L52, VD1__clk0,  ,  ,  ,  ,  ,  ,  );


--MD1_address_reg_a[0] is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|address_reg_a[0]
MD1_address_reg_a[0] = DFFEAS(Y1L42, VD1__clk0,  ,  ,  ,  ,  ,  ,  );


--PD1L72 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w26_n0_mux_dataout~25
PD1L72 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a122 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a58 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a90 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a26 );


--J1_registered_cpu_data_master_readdata[26] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[26]
J1_registered_cpu_data_master_readdata[26] = DFFEAS(J1L752, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_incoming_ext_ram_bus_data[26] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[26]
N1_incoming_ext_ram_bus_data[26] = DFFEAS(A1L272, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_incoming_ext_flash_bus_data[2] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[2]
M1_incoming_ext_flash_bus_data[2] = DFFEAS(A1L38, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L261 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[26]~3118
J1L261 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[26]) # M1_cpu_data_master_requests_ext_flash_s1 & M1_incoming_ext_flash_bus_data[2] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[26]);


--J1L361 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[26]~3119
J1L361 = J1L261 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[26]);


--J1L461 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[26]~3120
J1L461 = J1L361 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[26]) # Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & PD1L72 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[26]) );


--JB1_cpu_data_master_qualified_request_sysid_control_slave is std_2s60:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_qualified_request_sysid_control_slave
JB1_cpu_data_master_qualified_request_sysid_control_slave = S1L4 & ( H1_M_alu_result[3] & H1_M_alu_result[4] & H1_M_alu_result[5] & M1L13 );


--J1L781 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~652
J1L781 = !H1_M_alu_result[2] # !JB1_cpu_data_master_qualified_request_sysid_control_slave;


--GB1_cpu_data_master_requests_sys_clk_timer_s1 is std_2s60:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|cpu_data_master_requests_sys_clk_timer_s1
GB1_cpu_data_master_requests_sys_clk_timer_s1 = !H1_M_alu_result[6] & LB1L2;


--G1L2 is std_2s60:inst|button_pio_s1_arbitrator:the_button_pio_s1|cpu_data_master_requests_button_pio_s1~58
G1L2 = L1L4 & L1L6 & ( H1_M_alu_result[5] & M1L13 & !H1_M_alu_result[7] & S1L3 );


--Q1_cpu_data_master_requests_high_res_timer_s1 is std_2s60:inst|high_res_timer_s1_arbitrator:the_high_res_timer_s1|cpu_data_master_requests_high_res_timer_s1
Q1_cpu_data_master_requests_high_res_timer_s1 = !H1_M_alu_result[6] & G1L2;


--S1L5 is std_2s60:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~403
S1L5 = H1_M_alu_result[5] & M1L13 & S1L4;


--J1L15 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[4]~3121
J1L15 = !S1L5 & (!H1_M_alu_result[6] # !G1L2) # H1_M_alu_result[4];


--J1L911 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~3122
J1L911 = J1L15 & ( !U1L23 & !LB1_cpu_data_master_qualified_request_uart1_s1 & !GB1_cpu_data_master_requests_sys_clk_timer_s1 & !Q1_cpu_data_master_requests_high_res_timer_s1 );


--J1L281 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~3123
J1L281 = J1L781 & J1L911;


--L1L81 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[8]~144
L1L81 = !L1L13 & (H1_ic_fill_line[5]) # L1L13 & H1_M_alu_result[10];


--L1L01 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[0]~145
L1L01 = !L1L13 & (H1_ic_fill_ap_offset[0]) # L1L13 & H1_M_alu_result[2];


--L1L21 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[2]~146
L1L21 = !L1L13 & (H1_ic_fill_ap_offset[2]) # L1L13 & H1_M_alu_result[4];


--L1L11 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[1]~147
L1L11 = !L1L13 & (H1_ic_fill_ap_offset[1]) # L1L13 & H1_M_alu_result[3];


--L1L31 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[3]~148
L1L31 = !L1L13 & (H1_ic_fill_line[0]) # L1L13 & H1_M_alu_result[5];


--L1L51 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[5]~149
L1L51 = !L1L13 & (H1_ic_fill_line[2]) # L1L13 & H1_M_alu_result[7];


--CC1L51 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_reg_01_addressed~22
CC1L51 = AMPP_FUNCTION(!L1L21, !L1L11, !L1L31, !L1L51);


--L1L41 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[4]~150
L1L41 = !L1L13 & (H1_ic_fill_line[1]) # L1L13 & H1_M_alu_result[6];


--L1L71 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[7]~151
L1L71 = !L1L13 & (H1_ic_fill_line[4]) # L1L13 & H1_M_alu_result[9];


--L1L61 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[6]~152
L1L61 = !L1L13 & (H1_ic_fill_line[3]) # L1L13 & H1_M_alu_result[8];


--CC1L61 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_reg_01_addressed~23
CC1L61 = AMPP_FUNCTION(!L1L81, !L1L41, !L1L71, !L1L61);


--J1L881 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~3124
J1L881 = CC1L61 & ( L1_cpu_data_master_requests_cpu_jtag_debug_module & (!L1L81 # !L1L01 # !CC1L51) ) # !CC1L61 & ( L1_cpu_data_master_requests_cpu_jtag_debug_module );


--ZC1_q_a[26] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[26]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[26] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[26], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L82, NC1_MonDReg[26], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[26] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[26]
ZC1_q_b[26] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[26], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L82, NC1_MonDReg[26], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[26] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[26]
J1_cpu_data_master_readdata[26] = ZC1_q_a[26] & ( J1L461 & J1L281 & (!L1L81 # !J1L881) ) # !ZC1_q_a[26] & ( J1L461 & J1L281 & !J1L881 );


--J1L88 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10]~3125
J1L88 = !U1L23 & !LB1_cpu_data_master_qualified_request_uart1_s1 & J1L15;


--J1_registered_cpu_data_master_readdata[10] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[10]
J1_registered_cpu_data_master_readdata[10] = DFFEAS(J1L142, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--MD1_ram_block1a10 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a10
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a10_PORT_A_data_in = H1_M_st_data[10];
MD1_ram_block1a10_PORT_A_data_in_reg = DFFE(MD1_ram_block1a10_PORT_A_data_in, MD1_ram_block1a10_clock_0, , , );
MD1_ram_block1a10_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a10_PORT_A_address_reg = DFFE(MD1_ram_block1a10_PORT_A_address, MD1_ram_block1a10_clock_0, , , );
MD1_ram_block1a10_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a10_PORT_B_address_reg = DFFE(MD1_ram_block1a10_PORT_B_address, MD1_ram_block1a10_clock_0, , , );
MD1_ram_block1a10_PORT_A_write_enable = ND1L1;
MD1_ram_block1a10_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a10_PORT_A_write_enable, MD1_ram_block1a10_clock_0, , , );
MD1_ram_block1a10_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a10_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a10_PORT_A_byte_mask, MD1_ram_block1a10_clock_0, , , );
MD1_ram_block1a10_clock_0 = VD1__clk0;
MD1_ram_block1a10_PORT_A_data_out = MEMORY(MD1_ram_block1a10_PORT_A_data_in_reg, , MD1_ram_block1a10_PORT_A_address_reg, MD1_ram_block1a10_PORT_B_address_reg, MD1_ram_block1a10_PORT_A_write_enable_reg, , MD1_ram_block1a10_PORT_A_byte_mask_reg, , MD1_ram_block1a10_clock_0, , , , , );
MD1_ram_block1a10 = MD1_ram_block1a10_PORT_A_data_out[0];


--MD1_ram_block1a74 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a74
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a74_PORT_A_data_in = H1_M_st_data[10];
MD1_ram_block1a74_PORT_A_data_in_reg = DFFE(MD1_ram_block1a74_PORT_A_data_in, MD1_ram_block1a74_clock_0, , , );
MD1_ram_block1a74_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a74_PORT_A_address_reg = DFFE(MD1_ram_block1a74_PORT_A_address, MD1_ram_block1a74_clock_0, , , );
MD1_ram_block1a74_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a74_PORT_B_address_reg = DFFE(MD1_ram_block1a74_PORT_B_address, MD1_ram_block1a74_clock_0, , , );
MD1_ram_block1a74_PORT_A_write_enable = ND1L3;
MD1_ram_block1a74_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a74_PORT_A_write_enable, MD1_ram_block1a74_clock_0, , , );
MD1_ram_block1a74_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a74_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a74_PORT_A_byte_mask, MD1_ram_block1a74_clock_0, , , );
MD1_ram_block1a74_clock_0 = VD1__clk0;
MD1_ram_block1a74_PORT_A_data_out = MEMORY(MD1_ram_block1a74_PORT_A_data_in_reg, , MD1_ram_block1a74_PORT_A_address_reg, MD1_ram_block1a74_PORT_B_address_reg, MD1_ram_block1a74_PORT_A_write_enable_reg, , MD1_ram_block1a74_PORT_A_byte_mask_reg, , MD1_ram_block1a74_clock_0, , , , , );
MD1_ram_block1a74 = MD1_ram_block1a74_PORT_A_data_out[0];


--MD1_ram_block1a42 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a42
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a42_PORT_A_data_in = H1_M_st_data[10];
MD1_ram_block1a42_PORT_A_data_in_reg = DFFE(MD1_ram_block1a42_PORT_A_data_in, MD1_ram_block1a42_clock_0, , , );
MD1_ram_block1a42_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a42_PORT_A_address_reg = DFFE(MD1_ram_block1a42_PORT_A_address, MD1_ram_block1a42_clock_0, , , );
MD1_ram_block1a42_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a42_PORT_B_address_reg = DFFE(MD1_ram_block1a42_PORT_B_address, MD1_ram_block1a42_clock_0, , , );
MD1_ram_block1a42_PORT_A_write_enable = ND1L2;
MD1_ram_block1a42_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a42_PORT_A_write_enable, MD1_ram_block1a42_clock_0, , , );
MD1_ram_block1a42_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a42_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a42_PORT_A_byte_mask, MD1_ram_block1a42_clock_0, , , );
MD1_ram_block1a42_clock_0 = VD1__clk0;
MD1_ram_block1a42_PORT_A_data_out = MEMORY(MD1_ram_block1a42_PORT_A_data_in_reg, , MD1_ram_block1a42_PORT_A_address_reg, MD1_ram_block1a42_PORT_B_address_reg, MD1_ram_block1a42_PORT_A_write_enable_reg, , MD1_ram_block1a42_PORT_A_byte_mask_reg, , MD1_ram_block1a42_clock_0, , , , , );
MD1_ram_block1a42 = MD1_ram_block1a42_PORT_A_data_out[0];


--MD1_ram_block1a106 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a106
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a106_PORT_A_data_in = H1_M_st_data[10];
MD1_ram_block1a106_PORT_A_data_in_reg = DFFE(MD1_ram_block1a106_PORT_A_data_in, MD1_ram_block1a106_clock_0, , , );
MD1_ram_block1a106_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a106_PORT_A_address_reg = DFFE(MD1_ram_block1a106_PORT_A_address, MD1_ram_block1a106_clock_0, , , );
MD1_ram_block1a106_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a106_PORT_B_address_reg = DFFE(MD1_ram_block1a106_PORT_B_address, MD1_ram_block1a106_clock_0, , , );
MD1_ram_block1a106_PORT_A_write_enable = ND1L4;
MD1_ram_block1a106_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a106_PORT_A_write_enable, MD1_ram_block1a106_clock_0, , , );
MD1_ram_block1a106_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a106_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a106_PORT_A_byte_mask, MD1_ram_block1a106_clock_0, , , );
MD1_ram_block1a106_clock_0 = VD1__clk0;
MD1_ram_block1a106_PORT_A_data_out = MEMORY(MD1_ram_block1a106_PORT_A_data_in_reg, , MD1_ram_block1a106_PORT_A_address_reg, MD1_ram_block1a106_PORT_B_address_reg, MD1_ram_block1a106_PORT_A_write_enable_reg, , MD1_ram_block1a106_PORT_A_byte_mask_reg, , MD1_ram_block1a106_clock_0, , , , , );
MD1_ram_block1a106 = MD1_ram_block1a106_PORT_A_data_out[0];


--PD1L11 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w10_n0_mux_dataout~25
PD1L11 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a106 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a42 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a74 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a10 );


--N1_incoming_ext_ram_bus_data[10] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[10]
N1_incoming_ext_ram_bus_data[10] = DFFEAS(A1L882, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_1[2] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[2]
J1_dbs_8_reg_segment_1[2] = DFFEAS(M1_incoming_ext_flash_bus_data[2], VD1__clk0, !E1_data_out,  , J1L2,  ,  ,  ,  );


--J1L98 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10]~3126
J1L98 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[10]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_1[2] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[10]);


--J1L09 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10]~3127
J1L09 = J1L98 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[10]);


--P1_readdata[10] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[10]
P1_readdata[10] = DFFEAS(P1_read_mux_out[10], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L19 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10]~3128
J1L19 = P1_readdata[10] & ( J1L09 & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L11) ) # !P1_readdata[10] & ( !Q1_cpu_data_master_requests_high_res_timer_s1 & J1L09 & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L11) );


--FB1_readdata[10] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[10]
FB1_readdata[10] = DFFEAS(FB1_read_mux_out[10], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L29 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10]~3129
J1L29 = FB1_readdata[10] & ( J1L19 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[10]) ) # !FB1_readdata[10] & ( !GB1_cpu_data_master_requests_sys_clk_timer_s1 & J1L19 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[10]) );


--ZC1_q_a[10] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[10]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[10] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[10], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[10], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[10] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[10]
ZC1_q_b[10] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[10], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[10], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[10] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[10]
J1_cpu_data_master_readdata[10] = ZC1_q_a[10] & ( J1L88 & J1L29 & (!L1L81 # !J1L881) ) # !ZC1_q_a[10] & ( J1L88 & !J1L881 & J1L29 );


--P1_readdata[2] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[2]
P1_readdata[2] = DFFEAS(P1_read_mux_out[2], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--G1_cpu_data_master_requests_button_pio_s1 is std_2s60:inst|button_pio_s1_arbitrator:the_button_pio_s1|cpu_data_master_requests_button_pio_s1
G1_cpu_data_master_requests_button_pio_s1 = !H1_M_alu_result[4] & H1_M_alu_result[6] & G1L2;


--F1_readdata[2] is std_2s60:inst|button_pio:the_button_pio|readdata[2]
F1_readdata[2] = DFFEAS(F1L92, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L83 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~3130
J1L83 = !H1_M_alu_result[4] & !S1L5 & (!G1_cpu_data_master_requests_button_pio_s1 # F1_readdata[2]) # H1_M_alu_result[4] & (!G1_cpu_data_master_requests_button_pio_s1 # F1_readdata[2]);


--N1_incoming_ext_ram_bus_data[2] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[2]
N1_incoming_ext_ram_bus_data[2] = DFFEAS(A1L692, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_registered_cpu_data_master_readdata[2] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[2]
J1_registered_cpu_data_master_readdata[2] = DFFEAS(J1L332, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_0[2] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[2]
J1_dbs_8_reg_segment_0[2] = DFFEAS(M1_incoming_ext_flash_bus_data[2], VD1__clk0, !E1_data_out,  , J1L1,  ,  ,  ,  );


--J1L93 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~3131
J1L93 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[2]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_0[2] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[2]);


--MD1_ram_block1a2 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a2
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a2_PORT_A_data_in = H1_M_st_data[2];
MD1_ram_block1a2_PORT_A_data_in_reg = DFFE(MD1_ram_block1a2_PORT_A_data_in, MD1_ram_block1a2_clock_0, , , );
MD1_ram_block1a2_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a2_PORT_A_address_reg = DFFE(MD1_ram_block1a2_PORT_A_address, MD1_ram_block1a2_clock_0, , , );
MD1_ram_block1a2_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a2_PORT_B_address_reg = DFFE(MD1_ram_block1a2_PORT_B_address, MD1_ram_block1a2_clock_0, , , );
MD1_ram_block1a2_PORT_A_write_enable = ND1L1;
MD1_ram_block1a2_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a2_PORT_A_write_enable, MD1_ram_block1a2_clock_0, , , );
MD1_ram_block1a2_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a2_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a2_PORT_A_byte_mask, MD1_ram_block1a2_clock_0, , , );
MD1_ram_block1a2_clock_0 = VD1__clk0;
MD1_ram_block1a2_PORT_A_data_out = MEMORY(MD1_ram_block1a2_PORT_A_data_in_reg, , MD1_ram_block1a2_PORT_A_address_reg, MD1_ram_block1a2_PORT_B_address_reg, MD1_ram_block1a2_PORT_A_write_enable_reg, , MD1_ram_block1a2_PORT_A_byte_mask_reg, , MD1_ram_block1a2_clock_0, , , , , );
MD1_ram_block1a2 = MD1_ram_block1a2_PORT_A_data_out[0];


--MD1_ram_block1a66 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a66
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a66_PORT_A_data_in = H1_M_st_data[2];
MD1_ram_block1a66_PORT_A_data_in_reg = DFFE(MD1_ram_block1a66_PORT_A_data_in, MD1_ram_block1a66_clock_0, , , );
MD1_ram_block1a66_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a66_PORT_A_address_reg = DFFE(MD1_ram_block1a66_PORT_A_address, MD1_ram_block1a66_clock_0, , , );
MD1_ram_block1a66_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a66_PORT_B_address_reg = DFFE(MD1_ram_block1a66_PORT_B_address, MD1_ram_block1a66_clock_0, , , );
MD1_ram_block1a66_PORT_A_write_enable = ND1L3;
MD1_ram_block1a66_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a66_PORT_A_write_enable, MD1_ram_block1a66_clock_0, , , );
MD1_ram_block1a66_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a66_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a66_PORT_A_byte_mask, MD1_ram_block1a66_clock_0, , , );
MD1_ram_block1a66_clock_0 = VD1__clk0;
MD1_ram_block1a66_PORT_A_data_out = MEMORY(MD1_ram_block1a66_PORT_A_data_in_reg, , MD1_ram_block1a66_PORT_A_address_reg, MD1_ram_block1a66_PORT_B_address_reg, MD1_ram_block1a66_PORT_A_write_enable_reg, , MD1_ram_block1a66_PORT_A_byte_mask_reg, , MD1_ram_block1a66_clock_0, , , , , );
MD1_ram_block1a66 = MD1_ram_block1a66_PORT_A_data_out[0];


--MD1_ram_block1a34 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a34
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a34_PORT_A_data_in = H1_M_st_data[2];
MD1_ram_block1a34_PORT_A_data_in_reg = DFFE(MD1_ram_block1a34_PORT_A_data_in, MD1_ram_block1a34_clock_0, , , );
MD1_ram_block1a34_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a34_PORT_A_address_reg = DFFE(MD1_ram_block1a34_PORT_A_address, MD1_ram_block1a34_clock_0, , , );
MD1_ram_block1a34_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a34_PORT_B_address_reg = DFFE(MD1_ram_block1a34_PORT_B_address, MD1_ram_block1a34_clock_0, , , );
MD1_ram_block1a34_PORT_A_write_enable = ND1L2;
MD1_ram_block1a34_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a34_PORT_A_write_enable, MD1_ram_block1a34_clock_0, , , );
MD1_ram_block1a34_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a34_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a34_PORT_A_byte_mask, MD1_ram_block1a34_clock_0, , , );
MD1_ram_block1a34_clock_0 = VD1__clk0;
MD1_ram_block1a34_PORT_A_data_out = MEMORY(MD1_ram_block1a34_PORT_A_data_in_reg, , MD1_ram_block1a34_PORT_A_address_reg, MD1_ram_block1a34_PORT_B_address_reg, MD1_ram_block1a34_PORT_A_write_enable_reg, , MD1_ram_block1a34_PORT_A_byte_mask_reg, , MD1_ram_block1a34_clock_0, , , , , );
MD1_ram_block1a34 = MD1_ram_block1a34_PORT_A_data_out[0];


--MD1_ram_block1a98 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a98
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a98_PORT_A_data_in = H1_M_st_data[2];
MD1_ram_block1a98_PORT_A_data_in_reg = DFFE(MD1_ram_block1a98_PORT_A_data_in, MD1_ram_block1a98_clock_0, , , );
MD1_ram_block1a98_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a98_PORT_A_address_reg = DFFE(MD1_ram_block1a98_PORT_A_address, MD1_ram_block1a98_clock_0, , , );
MD1_ram_block1a98_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a98_PORT_B_address_reg = DFFE(MD1_ram_block1a98_PORT_B_address, MD1_ram_block1a98_clock_0, , , );
MD1_ram_block1a98_PORT_A_write_enable = ND1L4;
MD1_ram_block1a98_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a98_PORT_A_write_enable, MD1_ram_block1a98_clock_0, , , );
MD1_ram_block1a98_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a98_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a98_PORT_A_byte_mask, MD1_ram_block1a98_clock_0, , , );
MD1_ram_block1a98_clock_0 = VD1__clk0;
MD1_ram_block1a98_PORT_A_data_out = MEMORY(MD1_ram_block1a98_PORT_A_data_in_reg, , MD1_ram_block1a98_PORT_A_address_reg, MD1_ram_block1a98_PORT_B_address_reg, MD1_ram_block1a98_PORT_A_write_enable_reg, , MD1_ram_block1a98_PORT_A_byte_mask_reg, , MD1_ram_block1a98_clock_0, , , , , );
MD1_ram_block1a98 = MD1_ram_block1a98_PORT_A_data_out[0];


--PD1L3 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w2_n0_mux_dataout~25
PD1L3 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a98 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a34 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a66 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a2 );


--J1L04 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~3132
J1L04 = J1L93 & PD1L3 & ( !N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[2] ) # J1L93 & !PD1L3 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[2]) );


--RD1_readdata[2] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[2]
RD1_readdata[2] = DFFEAS(RD1_selected_read_data[2], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L14 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~3133
J1L14 = RD1_readdata[2] & ( J1L04 & (!U1L23 # T1_readdata[2]) ) # !RD1_readdata[2] & ( !LB1_cpu_data_master_qualified_request_uart1_s1 & J1L04 & (!U1L23 # T1_readdata[2]) );


--FB1_readdata[2] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[2]
FB1_readdata[2] = DFFEAS(FB1_read_mux_out[2], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L24 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~3134
J1L24 = !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[2]) # S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & J1_registered_cpu_data_master_readdata[2] & (!GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[2]);


--J1L34 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~3135
J1L34 = J1L24 & ( J1L83 & J1L14 & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[2]) );


--FC1_monitor_go is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_go
FC1_monitor_go = AMPP_FUNCTION(VD1__clk0, PC1L651, FC1L6);


--SB1L4 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[3]~1335
SB1L4 = AMPP_FUNCTION(!L1L81, !L1L01, !CC1L51, !CC1L61);


--ZC1_q_a[2] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[2]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[2] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[2], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[2], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[2] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[2]
ZC1_q_b[2] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[2], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[2], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--CC1_oci_ienable[2] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[2]
CC1_oci_ienable[2] = AMPP_FUNCTION(VD1__clk0, CC1L7, E1_data_out, CC1L81);


--SB1L3 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[2]~1336
SB1L3 = AMPP_FUNCTION(!L1L81, !L1L01, !CC1L51, !CC1L61, !ZC1_q_a[2], !CC1_oci_ienable[2]);


--J1_cpu_data_master_readdata[2] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]
J1_cpu_data_master_readdata[2] = SB1L3 & ( J1L34 ) # !SB1L3 & ( J1L34 & (!L1_cpu_data_master_requests_cpu_jtag_debug_module # FC1_monitor_go & SB1L4) );


--MD1_ram_block1a18 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a18
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a18_PORT_A_data_in = H1_M_st_data[18];
MD1_ram_block1a18_PORT_A_data_in_reg = DFFE(MD1_ram_block1a18_PORT_A_data_in, MD1_ram_block1a18_clock_0, , , );
MD1_ram_block1a18_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a18_PORT_A_address_reg = DFFE(MD1_ram_block1a18_PORT_A_address, MD1_ram_block1a18_clock_0, , , );
MD1_ram_block1a18_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a18_PORT_B_address_reg = DFFE(MD1_ram_block1a18_PORT_B_address, MD1_ram_block1a18_clock_0, , , );
MD1_ram_block1a18_PORT_A_write_enable = ND1L1;
MD1_ram_block1a18_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a18_PORT_A_write_enable, MD1_ram_block1a18_clock_0, , , );
MD1_ram_block1a18_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a18_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a18_PORT_A_byte_mask, MD1_ram_block1a18_clock_0, , , );
MD1_ram_block1a18_clock_0 = VD1__clk0;
MD1_ram_block1a18_PORT_A_data_out = MEMORY(MD1_ram_block1a18_PORT_A_data_in_reg, , MD1_ram_block1a18_PORT_A_address_reg, MD1_ram_block1a18_PORT_B_address_reg, MD1_ram_block1a18_PORT_A_write_enable_reg, , MD1_ram_block1a18_PORT_A_byte_mask_reg, , MD1_ram_block1a18_clock_0, , , , , );
MD1_ram_block1a18 = MD1_ram_block1a18_PORT_A_data_out[0];


--MD1_ram_block1a82 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a82
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a82_PORT_A_data_in = H1_M_st_data[18];
MD1_ram_block1a82_PORT_A_data_in_reg = DFFE(MD1_ram_block1a82_PORT_A_data_in, MD1_ram_block1a82_clock_0, , , );
MD1_ram_block1a82_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a82_PORT_A_address_reg = DFFE(MD1_ram_block1a82_PORT_A_address, MD1_ram_block1a82_clock_0, , , );
MD1_ram_block1a82_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a82_PORT_B_address_reg = DFFE(MD1_ram_block1a82_PORT_B_address, MD1_ram_block1a82_clock_0, , , );
MD1_ram_block1a82_PORT_A_write_enable = ND1L3;
MD1_ram_block1a82_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a82_PORT_A_write_enable, MD1_ram_block1a82_clock_0, , , );
MD1_ram_block1a82_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a82_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a82_PORT_A_byte_mask, MD1_ram_block1a82_clock_0, , , );
MD1_ram_block1a82_clock_0 = VD1__clk0;
MD1_ram_block1a82_PORT_A_data_out = MEMORY(MD1_ram_block1a82_PORT_A_data_in_reg, , MD1_ram_block1a82_PORT_A_address_reg, MD1_ram_block1a82_PORT_B_address_reg, MD1_ram_block1a82_PORT_A_write_enable_reg, , MD1_ram_block1a82_PORT_A_byte_mask_reg, , MD1_ram_block1a82_clock_0, , , , , );
MD1_ram_block1a82 = MD1_ram_block1a82_PORT_A_data_out[0];


--MD1_ram_block1a50 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a50
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a50_PORT_A_data_in = H1_M_st_data[18];
MD1_ram_block1a50_PORT_A_data_in_reg = DFFE(MD1_ram_block1a50_PORT_A_data_in, MD1_ram_block1a50_clock_0, , , );
MD1_ram_block1a50_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a50_PORT_A_address_reg = DFFE(MD1_ram_block1a50_PORT_A_address, MD1_ram_block1a50_clock_0, , , );
MD1_ram_block1a50_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a50_PORT_B_address_reg = DFFE(MD1_ram_block1a50_PORT_B_address, MD1_ram_block1a50_clock_0, , , );
MD1_ram_block1a50_PORT_A_write_enable = ND1L2;
MD1_ram_block1a50_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a50_PORT_A_write_enable, MD1_ram_block1a50_clock_0, , , );
MD1_ram_block1a50_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a50_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a50_PORT_A_byte_mask, MD1_ram_block1a50_clock_0, , , );
MD1_ram_block1a50_clock_0 = VD1__clk0;
MD1_ram_block1a50_PORT_A_data_out = MEMORY(MD1_ram_block1a50_PORT_A_data_in_reg, , MD1_ram_block1a50_PORT_A_address_reg, MD1_ram_block1a50_PORT_B_address_reg, MD1_ram_block1a50_PORT_A_write_enable_reg, , MD1_ram_block1a50_PORT_A_byte_mask_reg, , MD1_ram_block1a50_clock_0, , , , , );
MD1_ram_block1a50 = MD1_ram_block1a50_PORT_A_data_out[0];


--MD1_ram_block1a114 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a114
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a114_PORT_A_data_in = H1_M_st_data[18];
MD1_ram_block1a114_PORT_A_data_in_reg = DFFE(MD1_ram_block1a114_PORT_A_data_in, MD1_ram_block1a114_clock_0, , , );
MD1_ram_block1a114_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a114_PORT_A_address_reg = DFFE(MD1_ram_block1a114_PORT_A_address, MD1_ram_block1a114_clock_0, , , );
MD1_ram_block1a114_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a114_PORT_B_address_reg = DFFE(MD1_ram_block1a114_PORT_B_address, MD1_ram_block1a114_clock_0, , , );
MD1_ram_block1a114_PORT_A_write_enable = ND1L4;
MD1_ram_block1a114_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a114_PORT_A_write_enable, MD1_ram_block1a114_clock_0, , , );
MD1_ram_block1a114_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a114_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a114_PORT_A_byte_mask, MD1_ram_block1a114_clock_0, , , );
MD1_ram_block1a114_clock_0 = VD1__clk0;
MD1_ram_block1a114_PORT_A_data_out = MEMORY(MD1_ram_block1a114_PORT_A_data_in_reg, , MD1_ram_block1a114_PORT_A_address_reg, MD1_ram_block1a114_PORT_B_address_reg, MD1_ram_block1a114_PORT_A_write_enable_reg, , MD1_ram_block1a114_PORT_A_byte_mask_reg, , MD1_ram_block1a114_clock_0, , , , , );
MD1_ram_block1a114 = MD1_ram_block1a114_PORT_A_data_out[0];


--PD1L91 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w18_n0_mux_dataout~25
PD1L91 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a114 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a50 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a82 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a18 );


--J1_registered_cpu_data_master_readdata[18] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[18]
J1_registered_cpu_data_master_readdata[18] = DFFEAS(J1L942, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_incoming_ext_ram_bus_data[18] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[18]
N1_incoming_ext_ram_bus_data[18] = DFFEAS(A1L082, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_2[2] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[2]
J1_dbs_8_reg_segment_2[2] = DFFEAS(M1_incoming_ext_flash_bus_data[2], VD1__clk0, !E1_data_out,  , J1L3,  ,  ,  ,  );


--J1L921 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~3136
J1L921 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[18]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_2[2] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[18]);


--J1L031 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~3137
J1L031 = J1L921 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[18]);


--J1L131 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~3138
J1L131 = J1L031 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[18]) # Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & PD1L91 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[18]) );


--ZC1_q_a[18] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[18]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[18] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[18], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L72, NC1_MonDReg[18], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[18] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[18]
ZC1_q_b[18] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[18], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L72, NC1_MonDReg[18], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[18] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]
J1_cpu_data_master_readdata[18] = ZC1_q_a[18] & ( J1L911 & J1L131 & (!L1L81 # !J1L881) ) # !ZC1_q_a[18] & ( J1L911 & !J1L881 & J1L131 );


--H1L921 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1149
H1L921 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1L15 is std_2s60:inst|cpu:the_cpu|D_ctrl_mul_shift_rot~217
H1L15 = AMPP_FUNCTION(!H1_D_iw[11], !H1_D_iw[13], !H1_D_iw[12], !H1L211, !H1L921);


--H1_av_ld_data_transfer is std_2s60:inst|cpu:the_cpu|av_ld_data_transfer
H1_av_ld_data_transfer = AMPP_FUNCTION(!H1_d_read, !J1_cpu_data_master_waitrequest);


--VB1_q_b[29] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[29] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[29], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L618 is std_2s60:inst|cpu:the_cpu|F_iw[29]~947
H1L618 = AMPP_FUNCTION(!VB1_q_b[29], !H1L7981);


--VB1_q_b[27] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[27] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[27], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L418 is std_2s60:inst|cpu:the_cpu|F_iw[27]~948
H1L418 = AMPP_FUNCTION(!VB1_q_b[27], !H1L7981);


--VB1_q_b[30] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[30] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[30], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L718 is std_2s60:inst|cpu:the_cpu|F_iw[30]~949
H1L718 = AMPP_FUNCTION(!VB1_q_b[30], !H1L7981);


--VB1_q_b[31] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[31] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[31], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L818 is std_2s60:inst|cpu:the_cpu|F_iw[31]~950
H1L818 = AMPP_FUNCTION(!VB1_q_b[31], !H1L7981);


--VB1_q_b[28] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[28] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[28], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L518 is std_2s60:inst|cpu:the_cpu|F_iw[28]~951
H1L518 = AMPP_FUNCTION(!VB1_q_b[28], !H1L7981);


--VB1_q_b[8] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[8] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[8], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L597 is std_2s60:inst|cpu:the_cpu|F_iw[8]~952
H1L597 = AMPP_FUNCTION(!VB1_q_b[8], !H1L7981);


--H1_M_ienable_reg[1] is std_2s60:inst|cpu:the_cpu|M_ienable_reg[1]
H1_M_ienable_reg[1] = AMPP_FUNCTION(VD1__clk0, H1L572, E1_data_out, H1L919);


--MD1_ram_block1a25 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a25
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a25_PORT_A_data_in = H1_M_st_data[25];
MD1_ram_block1a25_PORT_A_data_in_reg = DFFE(MD1_ram_block1a25_PORT_A_data_in, MD1_ram_block1a25_clock_0, , , );
MD1_ram_block1a25_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a25_PORT_A_address_reg = DFFE(MD1_ram_block1a25_PORT_A_address, MD1_ram_block1a25_clock_0, , , );
MD1_ram_block1a25_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a25_PORT_B_address_reg = DFFE(MD1_ram_block1a25_PORT_B_address, MD1_ram_block1a25_clock_0, , , );
MD1_ram_block1a25_PORT_A_write_enable = ND1L1;
MD1_ram_block1a25_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a25_PORT_A_write_enable, MD1_ram_block1a25_clock_0, , , );
MD1_ram_block1a25_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a25_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a25_PORT_A_byte_mask, MD1_ram_block1a25_clock_0, , , );
MD1_ram_block1a25_clock_0 = VD1__clk0;
MD1_ram_block1a25_PORT_A_data_out = MEMORY(MD1_ram_block1a25_PORT_A_data_in_reg, , MD1_ram_block1a25_PORT_A_address_reg, MD1_ram_block1a25_PORT_B_address_reg, MD1_ram_block1a25_PORT_A_write_enable_reg, , MD1_ram_block1a25_PORT_A_byte_mask_reg, , MD1_ram_block1a25_clock_0, , , , , );
MD1_ram_block1a25 = MD1_ram_block1a25_PORT_A_data_out[0];


--MD1_ram_block1a89 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a89
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a89_PORT_A_data_in = H1_M_st_data[25];
MD1_ram_block1a89_PORT_A_data_in_reg = DFFE(MD1_ram_block1a89_PORT_A_data_in, MD1_ram_block1a89_clock_0, , , );
MD1_ram_block1a89_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a89_PORT_A_address_reg = DFFE(MD1_ram_block1a89_PORT_A_address, MD1_ram_block1a89_clock_0, , , );
MD1_ram_block1a89_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a89_PORT_B_address_reg = DFFE(MD1_ram_block1a89_PORT_B_address, MD1_ram_block1a89_clock_0, , , );
MD1_ram_block1a89_PORT_A_write_enable = ND1L3;
MD1_ram_block1a89_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a89_PORT_A_write_enable, MD1_ram_block1a89_clock_0, , , );
MD1_ram_block1a89_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a89_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a89_PORT_A_byte_mask, MD1_ram_block1a89_clock_0, , , );
MD1_ram_block1a89_clock_0 = VD1__clk0;
MD1_ram_block1a89_PORT_A_data_out = MEMORY(MD1_ram_block1a89_PORT_A_data_in_reg, , MD1_ram_block1a89_PORT_A_address_reg, MD1_ram_block1a89_PORT_B_address_reg, MD1_ram_block1a89_PORT_A_write_enable_reg, , MD1_ram_block1a89_PORT_A_byte_mask_reg, , MD1_ram_block1a89_clock_0, , , , , );
MD1_ram_block1a89 = MD1_ram_block1a89_PORT_A_data_out[0];


--MD1_ram_block1a57 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a57
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a57_PORT_A_data_in = H1_M_st_data[25];
MD1_ram_block1a57_PORT_A_data_in_reg = DFFE(MD1_ram_block1a57_PORT_A_data_in, MD1_ram_block1a57_clock_0, , , );
MD1_ram_block1a57_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a57_PORT_A_address_reg = DFFE(MD1_ram_block1a57_PORT_A_address, MD1_ram_block1a57_clock_0, , , );
MD1_ram_block1a57_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a57_PORT_B_address_reg = DFFE(MD1_ram_block1a57_PORT_B_address, MD1_ram_block1a57_clock_0, , , );
MD1_ram_block1a57_PORT_A_write_enable = ND1L2;
MD1_ram_block1a57_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a57_PORT_A_write_enable, MD1_ram_block1a57_clock_0, , , );
MD1_ram_block1a57_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a57_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a57_PORT_A_byte_mask, MD1_ram_block1a57_clock_0, , , );
MD1_ram_block1a57_clock_0 = VD1__clk0;
MD1_ram_block1a57_PORT_A_data_out = MEMORY(MD1_ram_block1a57_PORT_A_data_in_reg, , MD1_ram_block1a57_PORT_A_address_reg, MD1_ram_block1a57_PORT_B_address_reg, MD1_ram_block1a57_PORT_A_write_enable_reg, , MD1_ram_block1a57_PORT_A_byte_mask_reg, , MD1_ram_block1a57_clock_0, , , , , );
MD1_ram_block1a57 = MD1_ram_block1a57_PORT_A_data_out[0];


--MD1_ram_block1a121 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a121
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a121_PORT_A_data_in = H1_M_st_data[25];
MD1_ram_block1a121_PORT_A_data_in_reg = DFFE(MD1_ram_block1a121_PORT_A_data_in, MD1_ram_block1a121_clock_0, , , );
MD1_ram_block1a121_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a121_PORT_A_address_reg = DFFE(MD1_ram_block1a121_PORT_A_address, MD1_ram_block1a121_clock_0, , , );
MD1_ram_block1a121_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a121_PORT_B_address_reg = DFFE(MD1_ram_block1a121_PORT_B_address, MD1_ram_block1a121_clock_0, , , );
MD1_ram_block1a121_PORT_A_write_enable = ND1L4;
MD1_ram_block1a121_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a121_PORT_A_write_enable, MD1_ram_block1a121_clock_0, , , );
MD1_ram_block1a121_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a121_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a121_PORT_A_byte_mask, MD1_ram_block1a121_clock_0, , , );
MD1_ram_block1a121_clock_0 = VD1__clk0;
MD1_ram_block1a121_PORT_A_data_out = MEMORY(MD1_ram_block1a121_PORT_A_data_in_reg, , MD1_ram_block1a121_PORT_A_address_reg, MD1_ram_block1a121_PORT_B_address_reg, MD1_ram_block1a121_PORT_A_write_enable_reg, , MD1_ram_block1a121_PORT_A_byte_mask_reg, , MD1_ram_block1a121_clock_0, , , , , );
MD1_ram_block1a121 = MD1_ram_block1a121_PORT_A_data_out[0];


--PD1L62 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w25_n0_mux_dataout~25
PD1L62 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a121 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a57 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a89 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a25 );


--J1_registered_cpu_data_master_readdata[25] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[25]
J1_registered_cpu_data_master_readdata[25] = DFFEAS(J1L652, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_incoming_ext_ram_bus_data[25] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[25]
N1_incoming_ext_ram_bus_data[25] = DFFEAS(A1L372, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_incoming_ext_flash_bus_data[1] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[1]
M1_incoming_ext_flash_bus_data[1] = DFFEAS(A1L48, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L851 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[25]~3139
J1L851 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[25]) # M1_cpu_data_master_requests_ext_flash_s1 & M1_incoming_ext_flash_bus_data[1] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[25]);


--J1L951 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[25]~3140
J1L951 = J1L851 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[25]);


--J1L061 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[25]~3141
J1L061 = J1L951 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[25]) # Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & PD1L62 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[25]) );


--J1L681 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~644
J1L681 = !JB1_cpu_data_master_qualified_request_sysid_control_slave # H1_M_alu_result[2];


--J1L941 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[23]~3142
J1L941 = J1L911 & J1L681;


--ZC1_q_a[25] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[25]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[25] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[25], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L82, NC1_MonDReg[25], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[25] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[25]
ZC1_q_b[25] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[25], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L82, NC1_MonDReg[25], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[25] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[25]
J1_cpu_data_master_readdata[25] = ZC1_q_a[25] & ( J1L061 & J1L941 & (!L1L81 # !J1L881) ) # !ZC1_q_a[25] & ( !J1L881 & J1L061 & J1L941 );


--N1_incoming_ext_ram_bus_data[9] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[9]
N1_incoming_ext_ram_bus_data[9] = DFFEAS(A1L982, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_registered_cpu_data_master_readdata[9] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[9]
J1_registered_cpu_data_master_readdata[9] = DFFEAS(J1L042, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_1[1] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[1]
J1_dbs_8_reg_segment_1[1] = DFFEAS(M1_incoming_ext_flash_bus_data[1], VD1__clk0, !E1_data_out,  , J1L2,  ,  ,  ,  );


--J1L28 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[9]~3143
J1L28 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[9]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_1[1] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[9]);


--MD1_ram_block1a9 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a9
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a9_PORT_A_data_in = H1_M_st_data[9];
MD1_ram_block1a9_PORT_A_data_in_reg = DFFE(MD1_ram_block1a9_PORT_A_data_in, MD1_ram_block1a9_clock_0, , , );
MD1_ram_block1a9_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a9_PORT_A_address_reg = DFFE(MD1_ram_block1a9_PORT_A_address, MD1_ram_block1a9_clock_0, , , );
MD1_ram_block1a9_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a9_PORT_B_address_reg = DFFE(MD1_ram_block1a9_PORT_B_address, MD1_ram_block1a9_clock_0, , , );
MD1_ram_block1a9_PORT_A_write_enable = ND1L1;
MD1_ram_block1a9_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a9_PORT_A_write_enable, MD1_ram_block1a9_clock_0, , , );
MD1_ram_block1a9_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a9_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a9_PORT_A_byte_mask, MD1_ram_block1a9_clock_0, , , );
MD1_ram_block1a9_clock_0 = VD1__clk0;
MD1_ram_block1a9_PORT_A_data_out = MEMORY(MD1_ram_block1a9_PORT_A_data_in_reg, , MD1_ram_block1a9_PORT_A_address_reg, MD1_ram_block1a9_PORT_B_address_reg, MD1_ram_block1a9_PORT_A_write_enable_reg, , MD1_ram_block1a9_PORT_A_byte_mask_reg, , MD1_ram_block1a9_clock_0, , , , , );
MD1_ram_block1a9 = MD1_ram_block1a9_PORT_A_data_out[0];


--MD1_ram_block1a73 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a73
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a73_PORT_A_data_in = H1_M_st_data[9];
MD1_ram_block1a73_PORT_A_data_in_reg = DFFE(MD1_ram_block1a73_PORT_A_data_in, MD1_ram_block1a73_clock_0, , , );
MD1_ram_block1a73_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a73_PORT_A_address_reg = DFFE(MD1_ram_block1a73_PORT_A_address, MD1_ram_block1a73_clock_0, , , );
MD1_ram_block1a73_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a73_PORT_B_address_reg = DFFE(MD1_ram_block1a73_PORT_B_address, MD1_ram_block1a73_clock_0, , , );
MD1_ram_block1a73_PORT_A_write_enable = ND1L3;
MD1_ram_block1a73_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a73_PORT_A_write_enable, MD1_ram_block1a73_clock_0, , , );
MD1_ram_block1a73_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a73_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a73_PORT_A_byte_mask, MD1_ram_block1a73_clock_0, , , );
MD1_ram_block1a73_clock_0 = VD1__clk0;
MD1_ram_block1a73_PORT_A_data_out = MEMORY(MD1_ram_block1a73_PORT_A_data_in_reg, , MD1_ram_block1a73_PORT_A_address_reg, MD1_ram_block1a73_PORT_B_address_reg, MD1_ram_block1a73_PORT_A_write_enable_reg, , MD1_ram_block1a73_PORT_A_byte_mask_reg, , MD1_ram_block1a73_clock_0, , , , , );
MD1_ram_block1a73 = MD1_ram_block1a73_PORT_A_data_out[0];


--MD1_ram_block1a41 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a41
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a41_PORT_A_data_in = H1_M_st_data[9];
MD1_ram_block1a41_PORT_A_data_in_reg = DFFE(MD1_ram_block1a41_PORT_A_data_in, MD1_ram_block1a41_clock_0, , , );
MD1_ram_block1a41_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a41_PORT_A_address_reg = DFFE(MD1_ram_block1a41_PORT_A_address, MD1_ram_block1a41_clock_0, , , );
MD1_ram_block1a41_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a41_PORT_B_address_reg = DFFE(MD1_ram_block1a41_PORT_B_address, MD1_ram_block1a41_clock_0, , , );
MD1_ram_block1a41_PORT_A_write_enable = ND1L2;
MD1_ram_block1a41_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a41_PORT_A_write_enable, MD1_ram_block1a41_clock_0, , , );
MD1_ram_block1a41_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a41_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a41_PORT_A_byte_mask, MD1_ram_block1a41_clock_0, , , );
MD1_ram_block1a41_clock_0 = VD1__clk0;
MD1_ram_block1a41_PORT_A_data_out = MEMORY(MD1_ram_block1a41_PORT_A_data_in_reg, , MD1_ram_block1a41_PORT_A_address_reg, MD1_ram_block1a41_PORT_B_address_reg, MD1_ram_block1a41_PORT_A_write_enable_reg, , MD1_ram_block1a41_PORT_A_byte_mask_reg, , MD1_ram_block1a41_clock_0, , , , , );
MD1_ram_block1a41 = MD1_ram_block1a41_PORT_A_data_out[0];


--MD1_ram_block1a105 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a105
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a105_PORT_A_data_in = H1_M_st_data[9];
MD1_ram_block1a105_PORT_A_data_in_reg = DFFE(MD1_ram_block1a105_PORT_A_data_in, MD1_ram_block1a105_clock_0, , , );
MD1_ram_block1a105_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a105_PORT_A_address_reg = DFFE(MD1_ram_block1a105_PORT_A_address, MD1_ram_block1a105_clock_0, , , );
MD1_ram_block1a105_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a105_PORT_B_address_reg = DFFE(MD1_ram_block1a105_PORT_B_address, MD1_ram_block1a105_clock_0, , , );
MD1_ram_block1a105_PORT_A_write_enable = ND1L4;
MD1_ram_block1a105_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a105_PORT_A_write_enable, MD1_ram_block1a105_clock_0, , , );
MD1_ram_block1a105_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a105_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a105_PORT_A_byte_mask, MD1_ram_block1a105_clock_0, , , );
MD1_ram_block1a105_clock_0 = VD1__clk0;
MD1_ram_block1a105_PORT_A_data_out = MEMORY(MD1_ram_block1a105_PORT_A_data_in_reg, , MD1_ram_block1a105_PORT_A_address_reg, MD1_ram_block1a105_PORT_B_address_reg, MD1_ram_block1a105_PORT_A_write_enable_reg, , MD1_ram_block1a105_PORT_A_byte_mask_reg, , MD1_ram_block1a105_clock_0, , , , , );
MD1_ram_block1a105 = MD1_ram_block1a105_PORT_A_data_out[0];


--PD1L01 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w9_n0_mux_dataout~25
PD1L01 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a105 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a41 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a73 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a9 );


--J1L38 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[9]~3144
J1L38 = PD1L01 & ( J1L28 & (!N1_cpu_data_master_requests_ext_ram_s1 # N1_incoming_ext_ram_bus_data[9]) ) # !PD1L01 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1L28 & (!N1_cpu_data_master_requests_ext_ram_s1 # N1_incoming_ext_ram_bus_data[9]) );


--P1_readdata[9] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[9]
P1_readdata[9] = DFFEAS(P1_read_mux_out[9], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L48 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[9]~3145
J1L48 = !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[9]) # S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & J1_registered_cpu_data_master_readdata[9] & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[9]);


--J1L58 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[9]~3146
J1L58 = J1L48 & ( J1L781 & J1L38 & (!N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[9]) );


--RD1_readdata[9] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[9]
RD1_readdata[9] = DFFEAS(RD1L25, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--FB1_readdata[9] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[9]
FB1_readdata[9] = DFFEAS(FB1_read_mux_out[9], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L68 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[9]~3147
J1L68 = RD1_readdata[9] & FB1_readdata[9] & ( !U1L23 & J1L15 ) # !RD1_readdata[9] & FB1_readdata[9] & ( !U1L23 & J1L15 & (!H1_M_alu_result[6] # !LB1L2) ) # RD1_readdata[9] & !FB1_readdata[9] & ( !U1L23 & J1L15 & (!LB1L2 # H1_M_alu_result[6]) ) # !RD1_readdata[9] & !FB1_readdata[9] & ( !U1L23 & !LB1L2 & J1L15 );


--ZC1_q_a[9] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[9]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[9] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[9], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[9], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[9] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[9]
ZC1_q_b[9] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[9], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[9], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[9] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[9]
J1_cpu_data_master_readdata[9] = ZC1_q_a[9] & ( J1L58 & J1L68 & (!L1L81 # !J1L881) ) # !ZC1_q_a[9] & ( !J1L881 & J1L58 & J1L68 );


--J1_registered_cpu_data_master_readdata[1] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[1]
J1_registered_cpu_data_master_readdata[1] = DFFEAS(J1L232, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--RD1_readdata[1] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[1]
RD1_readdata[1] = DFFEAS(RD1_selected_read_data[1], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L03 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~3148
J1L03 = !S1L5 # !H1_M_alu_result[3] & H1_M_alu_result[4];


--J1L13 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~3149
J1L13 = J1L03 & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!LB1_cpu_data_master_qualified_request_uart1_s1 # RD1_readdata[1]) # S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & J1_registered_cpu_data_master_readdata[1] & (!LB1_cpu_data_master_qualified_request_uart1_s1 # RD1_readdata[1]) );


--FB1_readdata[1] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[1]
FB1_readdata[1] = DFFEAS(FB1_read_mux_out[1], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--F1_readdata[1] is std_2s60:inst|button_pio:the_button_pio|readdata[1]
F1_readdata[1] = DFFEAS(F1L82, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L23 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~3150
J1L23 = !GB1_cpu_data_master_requests_sys_clk_timer_s1 & (!G1_cpu_data_master_requests_button_pio_s1 # F1_readdata[1]) # GB1_cpu_data_master_requests_sys_clk_timer_s1 & FB1_readdata[1] & (!G1_cpu_data_master_requests_button_pio_s1 # F1_readdata[1]);


--P1_readdata[1] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[1]
P1_readdata[1] = DFFEAS(P1_read_mux_out[1], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--MD1_ram_block1a1 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a1
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a1_PORT_A_data_in = H1_M_st_data[1];
MD1_ram_block1a1_PORT_A_data_in_reg = DFFE(MD1_ram_block1a1_PORT_A_data_in, MD1_ram_block1a1_clock_0, , , );
MD1_ram_block1a1_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a1_PORT_A_address_reg = DFFE(MD1_ram_block1a1_PORT_A_address, MD1_ram_block1a1_clock_0, , , );
MD1_ram_block1a1_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a1_PORT_B_address_reg = DFFE(MD1_ram_block1a1_PORT_B_address, MD1_ram_block1a1_clock_0, , , );
MD1_ram_block1a1_PORT_A_write_enable = ND1L1;
MD1_ram_block1a1_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a1_PORT_A_write_enable, MD1_ram_block1a1_clock_0, , , );
MD1_ram_block1a1_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a1_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a1_PORT_A_byte_mask, MD1_ram_block1a1_clock_0, , , );
MD1_ram_block1a1_clock_0 = VD1__clk0;
MD1_ram_block1a1_PORT_A_data_out = MEMORY(MD1_ram_block1a1_PORT_A_data_in_reg, , MD1_ram_block1a1_PORT_A_address_reg, MD1_ram_block1a1_PORT_B_address_reg, MD1_ram_block1a1_PORT_A_write_enable_reg, , MD1_ram_block1a1_PORT_A_byte_mask_reg, , MD1_ram_block1a1_clock_0, , , , , );
MD1_ram_block1a1 = MD1_ram_block1a1_PORT_A_data_out[0];


--MD1_ram_block1a65 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a65
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a65_PORT_A_data_in = H1_M_st_data[1];
MD1_ram_block1a65_PORT_A_data_in_reg = DFFE(MD1_ram_block1a65_PORT_A_data_in, MD1_ram_block1a65_clock_0, , , );
MD1_ram_block1a65_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a65_PORT_A_address_reg = DFFE(MD1_ram_block1a65_PORT_A_address, MD1_ram_block1a65_clock_0, , , );
MD1_ram_block1a65_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a65_PORT_B_address_reg = DFFE(MD1_ram_block1a65_PORT_B_address, MD1_ram_block1a65_clock_0, , , );
MD1_ram_block1a65_PORT_A_write_enable = ND1L3;
MD1_ram_block1a65_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a65_PORT_A_write_enable, MD1_ram_block1a65_clock_0, , , );
MD1_ram_block1a65_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a65_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a65_PORT_A_byte_mask, MD1_ram_block1a65_clock_0, , , );
MD1_ram_block1a65_clock_0 = VD1__clk0;
MD1_ram_block1a65_PORT_A_data_out = MEMORY(MD1_ram_block1a65_PORT_A_data_in_reg, , MD1_ram_block1a65_PORT_A_address_reg, MD1_ram_block1a65_PORT_B_address_reg, MD1_ram_block1a65_PORT_A_write_enable_reg, , MD1_ram_block1a65_PORT_A_byte_mask_reg, , MD1_ram_block1a65_clock_0, , , , , );
MD1_ram_block1a65 = MD1_ram_block1a65_PORT_A_data_out[0];


--MD1_ram_block1a33 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a33
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a33_PORT_A_data_in = H1_M_st_data[1];
MD1_ram_block1a33_PORT_A_data_in_reg = DFFE(MD1_ram_block1a33_PORT_A_data_in, MD1_ram_block1a33_clock_0, , , );
MD1_ram_block1a33_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a33_PORT_A_address_reg = DFFE(MD1_ram_block1a33_PORT_A_address, MD1_ram_block1a33_clock_0, , , );
MD1_ram_block1a33_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a33_PORT_B_address_reg = DFFE(MD1_ram_block1a33_PORT_B_address, MD1_ram_block1a33_clock_0, , , );
MD1_ram_block1a33_PORT_A_write_enable = ND1L2;
MD1_ram_block1a33_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a33_PORT_A_write_enable, MD1_ram_block1a33_clock_0, , , );
MD1_ram_block1a33_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a33_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a33_PORT_A_byte_mask, MD1_ram_block1a33_clock_0, , , );
MD1_ram_block1a33_clock_0 = VD1__clk0;
MD1_ram_block1a33_PORT_A_data_out = MEMORY(MD1_ram_block1a33_PORT_A_data_in_reg, , MD1_ram_block1a33_PORT_A_address_reg, MD1_ram_block1a33_PORT_B_address_reg, MD1_ram_block1a33_PORT_A_write_enable_reg, , MD1_ram_block1a33_PORT_A_byte_mask_reg, , MD1_ram_block1a33_clock_0, , , , , );
MD1_ram_block1a33 = MD1_ram_block1a33_PORT_A_data_out[0];


--MD1_ram_block1a97 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a97
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a97_PORT_A_data_in = H1_M_st_data[1];
MD1_ram_block1a97_PORT_A_data_in_reg = DFFE(MD1_ram_block1a97_PORT_A_data_in, MD1_ram_block1a97_clock_0, , , );
MD1_ram_block1a97_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a97_PORT_A_address_reg = DFFE(MD1_ram_block1a97_PORT_A_address, MD1_ram_block1a97_clock_0, , , );
MD1_ram_block1a97_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a97_PORT_B_address_reg = DFFE(MD1_ram_block1a97_PORT_B_address, MD1_ram_block1a97_clock_0, , , );
MD1_ram_block1a97_PORT_A_write_enable = ND1L4;
MD1_ram_block1a97_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a97_PORT_A_write_enable, MD1_ram_block1a97_clock_0, , , );
MD1_ram_block1a97_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a97_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a97_PORT_A_byte_mask, MD1_ram_block1a97_clock_0, , , );
MD1_ram_block1a97_clock_0 = VD1__clk0;
MD1_ram_block1a97_PORT_A_data_out = MEMORY(MD1_ram_block1a97_PORT_A_data_in_reg, , MD1_ram_block1a97_PORT_A_address_reg, MD1_ram_block1a97_PORT_B_address_reg, MD1_ram_block1a97_PORT_A_write_enable_reg, , MD1_ram_block1a97_PORT_A_byte_mask_reg, , MD1_ram_block1a97_clock_0, , , , , );
MD1_ram_block1a97 = MD1_ram_block1a97_PORT_A_data_out[0];


--PD1L2 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w1_n0_mux_dataout~25
PD1L2 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a97 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a33 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a65 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a1 );


--N1_incoming_ext_ram_bus_data[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[1]
N1_incoming_ext_ram_bus_data[1] = DFFEAS(A1L792, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_0[1] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[1]
J1_dbs_8_reg_segment_0[1] = DFFEAS(M1_incoming_ext_flash_bus_data[1], VD1__clk0, !E1_data_out,  , J1L1,  ,  ,  ,  );


--J1L33 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~3151
J1L33 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[1]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_0[1] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[1]);


--J1L43 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~3152
J1L43 = J1L33 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[1]);


--J1L53 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~3153
J1L53 = J1L43 & ( !U1L23 & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L2) # U1L23 & T1_readdata[1] & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L2) );


--J1L63 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~3154
J1L63 = J1L53 & ( J1L13 & J1L23 & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[1]) );


--FC1_monitor_ready is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready
FC1_monitor_ready = AMPP_FUNCTION(VD1__clk0, FC1L9, FC1L8);


--ZC1_q_a[1] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[1]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[1] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[1], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[1], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[1] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[1]
ZC1_q_b[1] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[1], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[1], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--CC1_oci_ienable[1] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[1]
CC1_oci_ienable[1] = AMPP_FUNCTION(VD1__clk0, CC1L5, E1_data_out, CC1L81);


--SB1L2 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[1]~1337
SB1L2 = AMPP_FUNCTION(!L1L81, !L1L01, !CC1L51, !CC1L61, !ZC1_q_a[1], !CC1_oci_ienable[1]);


--J1_cpu_data_master_readdata[1] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]
J1_cpu_data_master_readdata[1] = SB1L2 & ( J1L63 ) # !SB1L2 & ( J1L63 & (!L1_cpu_data_master_requests_cpu_jtag_debug_module # SB1L4 & FC1_monitor_ready) );


--MD1_ram_block1a17 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a17
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a17_PORT_A_data_in = H1_M_st_data[17];
MD1_ram_block1a17_PORT_A_data_in_reg = DFFE(MD1_ram_block1a17_PORT_A_data_in, MD1_ram_block1a17_clock_0, , , );
MD1_ram_block1a17_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a17_PORT_A_address_reg = DFFE(MD1_ram_block1a17_PORT_A_address, MD1_ram_block1a17_clock_0, , , );
MD1_ram_block1a17_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a17_PORT_B_address_reg = DFFE(MD1_ram_block1a17_PORT_B_address, MD1_ram_block1a17_clock_0, , , );
MD1_ram_block1a17_PORT_A_write_enable = ND1L1;
MD1_ram_block1a17_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a17_PORT_A_write_enable, MD1_ram_block1a17_clock_0, , , );
MD1_ram_block1a17_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a17_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a17_PORT_A_byte_mask, MD1_ram_block1a17_clock_0, , , );
MD1_ram_block1a17_clock_0 = VD1__clk0;
MD1_ram_block1a17_PORT_A_data_out = MEMORY(MD1_ram_block1a17_PORT_A_data_in_reg, , MD1_ram_block1a17_PORT_A_address_reg, MD1_ram_block1a17_PORT_B_address_reg, MD1_ram_block1a17_PORT_A_write_enable_reg, , MD1_ram_block1a17_PORT_A_byte_mask_reg, , MD1_ram_block1a17_clock_0, , , , , );
MD1_ram_block1a17 = MD1_ram_block1a17_PORT_A_data_out[0];


--MD1_ram_block1a81 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a81
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a81_PORT_A_data_in = H1_M_st_data[17];
MD1_ram_block1a81_PORT_A_data_in_reg = DFFE(MD1_ram_block1a81_PORT_A_data_in, MD1_ram_block1a81_clock_0, , , );
MD1_ram_block1a81_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a81_PORT_A_address_reg = DFFE(MD1_ram_block1a81_PORT_A_address, MD1_ram_block1a81_clock_0, , , );
MD1_ram_block1a81_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a81_PORT_B_address_reg = DFFE(MD1_ram_block1a81_PORT_B_address, MD1_ram_block1a81_clock_0, , , );
MD1_ram_block1a81_PORT_A_write_enable = ND1L3;
MD1_ram_block1a81_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a81_PORT_A_write_enable, MD1_ram_block1a81_clock_0, , , );
MD1_ram_block1a81_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a81_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a81_PORT_A_byte_mask, MD1_ram_block1a81_clock_0, , , );
MD1_ram_block1a81_clock_0 = VD1__clk0;
MD1_ram_block1a81_PORT_A_data_out = MEMORY(MD1_ram_block1a81_PORT_A_data_in_reg, , MD1_ram_block1a81_PORT_A_address_reg, MD1_ram_block1a81_PORT_B_address_reg, MD1_ram_block1a81_PORT_A_write_enable_reg, , MD1_ram_block1a81_PORT_A_byte_mask_reg, , MD1_ram_block1a81_clock_0, , , , , );
MD1_ram_block1a81 = MD1_ram_block1a81_PORT_A_data_out[0];


--MD1_ram_block1a49 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a49
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a49_PORT_A_data_in = H1_M_st_data[17];
MD1_ram_block1a49_PORT_A_data_in_reg = DFFE(MD1_ram_block1a49_PORT_A_data_in, MD1_ram_block1a49_clock_0, , , );
MD1_ram_block1a49_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a49_PORT_A_address_reg = DFFE(MD1_ram_block1a49_PORT_A_address, MD1_ram_block1a49_clock_0, , , );
MD1_ram_block1a49_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a49_PORT_B_address_reg = DFFE(MD1_ram_block1a49_PORT_B_address, MD1_ram_block1a49_clock_0, , , );
MD1_ram_block1a49_PORT_A_write_enable = ND1L2;
MD1_ram_block1a49_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a49_PORT_A_write_enable, MD1_ram_block1a49_clock_0, , , );
MD1_ram_block1a49_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a49_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a49_PORT_A_byte_mask, MD1_ram_block1a49_clock_0, , , );
MD1_ram_block1a49_clock_0 = VD1__clk0;
MD1_ram_block1a49_PORT_A_data_out = MEMORY(MD1_ram_block1a49_PORT_A_data_in_reg, , MD1_ram_block1a49_PORT_A_address_reg, MD1_ram_block1a49_PORT_B_address_reg, MD1_ram_block1a49_PORT_A_write_enable_reg, , MD1_ram_block1a49_PORT_A_byte_mask_reg, , MD1_ram_block1a49_clock_0, , , , , );
MD1_ram_block1a49 = MD1_ram_block1a49_PORT_A_data_out[0];


--MD1_ram_block1a113 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a113
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a113_PORT_A_data_in = H1_M_st_data[17];
MD1_ram_block1a113_PORT_A_data_in_reg = DFFE(MD1_ram_block1a113_PORT_A_data_in, MD1_ram_block1a113_clock_0, , , );
MD1_ram_block1a113_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a113_PORT_A_address_reg = DFFE(MD1_ram_block1a113_PORT_A_address, MD1_ram_block1a113_clock_0, , , );
MD1_ram_block1a113_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a113_PORT_B_address_reg = DFFE(MD1_ram_block1a113_PORT_B_address, MD1_ram_block1a113_clock_0, , , );
MD1_ram_block1a113_PORT_A_write_enable = ND1L4;
MD1_ram_block1a113_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a113_PORT_A_write_enable, MD1_ram_block1a113_clock_0, , , );
MD1_ram_block1a113_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a113_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a113_PORT_A_byte_mask, MD1_ram_block1a113_clock_0, , , );
MD1_ram_block1a113_clock_0 = VD1__clk0;
MD1_ram_block1a113_PORT_A_data_out = MEMORY(MD1_ram_block1a113_PORT_A_data_in_reg, , MD1_ram_block1a113_PORT_A_address_reg, MD1_ram_block1a113_PORT_B_address_reg, MD1_ram_block1a113_PORT_A_write_enable_reg, , MD1_ram_block1a113_PORT_A_byte_mask_reg, , MD1_ram_block1a113_clock_0, , , , , );
MD1_ram_block1a113 = MD1_ram_block1a113_PORT_A_data_out[0];


--PD1L81 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w17_n0_mux_dataout~25
PD1L81 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a113 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a49 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a81 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a17 );


--J1_registered_cpu_data_master_readdata[17] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[17]
J1_registered_cpu_data_master_readdata[17] = DFFEAS(J1L842, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_incoming_ext_ram_bus_data[17] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[17]
N1_incoming_ext_ram_bus_data[17] = DFFEAS(A1L182, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_2[1] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[1]
J1_dbs_8_reg_segment_2[1] = DFFEAS(M1_incoming_ext_flash_bus_data[1], VD1__clk0, !E1_data_out,  , J1L3,  ,  ,  ,  );


--J1L521 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[17]~3155
J1L521 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[17]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_2[1] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[17]);


--J1L621 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[17]~3156
J1L621 = J1L521 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[17]);


--J1L721 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[17]~3157
J1L721 = J1L621 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[17]) # Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & PD1L81 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[17]) );


--J1L021 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~3158
J1L021 = !JB1_cpu_data_master_qualified_request_sysid_control_slave & J1L911;


--ZC1_q_a[17] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[17]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[17] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[17], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L72, NC1_MonDReg[17], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[17] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[17]
ZC1_q_b[17] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[17], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L72, NC1_MonDReg[17], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[17] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[17]
J1_cpu_data_master_readdata[17] = ZC1_q_a[17] & ( J1L721 & J1L021 & (!L1L81 # !J1L881) ) # !ZC1_q_a[17] & ( !J1L881 & J1L721 & J1L021 );


--VB1_q_b[7] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[7] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[7], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L497 is std_2s60:inst|cpu:the_cpu|F_iw[7]~953
H1L497 = AMPP_FUNCTION(!VB1_q_b[7], !H1L7981);


--H1L5201 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[31]~634
H1L5201 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[31], !AC1_result[63]);


--H1L243 is std_2s60:inst|cpu:the_cpu|E_alu_result[31]~24521
H1L243 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1_E_logic_op[1], !H1_E_logic_op[0], !H1L147, !H1L445, !H1_E_src2_imm[31]);


--H1L343 is std_2s60:inst|cpu:the_cpu|E_alu_result[31]~24522
H1L343 = AMPP_FUNCTION(!H1L243, !H1L2641, !H1L4341, !H1_E_ctrl_dst_data_sel_logic_result, !H1_E_ctrl_alu_subtract);


--H1L698 is std_2s60:inst|cpu:the_cpu|M_alu_result[31]~192
H1L698 = AMPP_FUNCTION(!H1_E_ctrl_dst_data_sel_pc_plus_one, !H1_E_ctrl_dst_data_sel_logic_result, !H1_E_ctrl_dst_data_sel_cmp, !H1_E_ctrl_rdctl_inst);


--YB1_q_b[31] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[31] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L7511, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[31] is std_2s60:inst|cpu:the_cpu|W_wr_data[31]
H1_W_wr_data[31] = AMPP_FUNCTION(VD1__clk0, H1L7511, E1_data_out, H1_M_stall);


--H1L462 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[31]~282
H1L462 = AMPP_FUNCTION(!H1L7511, !YB1_q_b[31], !H1_W_wr_data[31], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[31] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[31] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L7511, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L222 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[31]~282
H1L222 = AMPP_FUNCTION(!H1L7511, !XB1_q_b[31], !H1_W_wr_data[31], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1L4201 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[30]~635
H1L4201 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[30], !AC1_result[62]);


--H1L043 is std_2s60:inst|cpu:the_cpu|E_alu_result[30]~24523
H1L043 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L345, !H1L806);


--H1L143 is std_2s60:inst|cpu:the_cpu|E_alu_result[30]~24524
H1L143 = AMPP_FUNCTION(!H1L043, !H1L8541, !H1L0341, !H1_E_ctrl_dst_data_sel_logic_result, !H1_E_ctrl_alu_subtract);


--XB1_q_b[30] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[30] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L6511, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1_W_wr_data[30] is std_2s60:inst|cpu:the_cpu|W_wr_data[30]
H1_W_wr_data[30] = AMPP_FUNCTION(VD1__clk0, H1L6511, E1_data_out, H1_M_stall);


--H1L122 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[30]~283
H1L122 = AMPP_FUNCTION(!H1L6511, !XB1_q_b[30], !H1_W_wr_data[30], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--YB1_q_b[30] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[30] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L6511, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1L362 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[30]~283
H1L362 = AMPP_FUNCTION(!H1L6511, !YB1_q_b[30], !H1_W_wr_data[30], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--H1L3201 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[29]~636
H1L3201 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[29], !AC1_result[61]);


--H1L833 is std_2s60:inst|cpu:the_cpu|E_alu_result[29]~24525
H1L833 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L706, !H1L245);


--H1L933 is std_2s60:inst|cpu:the_cpu|E_alu_result[29]~24526
H1L933 = AMPP_FUNCTION(!H1L833, !H1L4541, !H1L6241, !H1_E_ctrl_dst_data_sel_logic_result, !H1_E_ctrl_alu_subtract);


--YB1_q_b[29] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[29] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L5511, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[29] is std_2s60:inst|cpu:the_cpu|W_wr_data[29]
H1_W_wr_data[29] = AMPP_FUNCTION(VD1__clk0, H1L5511, E1_data_out, H1_M_stall);


--H1L262 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[29]~284
H1L262 = AMPP_FUNCTION(!H1L5511, !YB1_q_b[29], !H1_W_wr_data[29], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[29] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[29] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L5511, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L022 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[29]~284
H1L022 = AMPP_FUNCTION(!H1L5511, !XB1_q_b[29], !H1_W_wr_data[29], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1L2201 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[28]~637
H1L2201 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[28], !AC1_result[60]);


--H1L633 is std_2s60:inst|cpu:the_cpu|E_alu_result[28]~24527
H1L633 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L145, !H1L606);


--H1L733 is std_2s60:inst|cpu:the_cpu|E_alu_result[28]~24528
H1L733 = AMPP_FUNCTION(!H1L633, !H1L0541, !H1L2241, !H1_E_ctrl_dst_data_sel_logic_result, !H1_E_ctrl_alu_subtract);


--XB1_q_b[28] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[28] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L4511, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1_W_wr_data[28] is std_2s60:inst|cpu:the_cpu|W_wr_data[28]
H1_W_wr_data[28] = AMPP_FUNCTION(VD1__clk0, H1L4511, E1_data_out, H1_M_stall);


--H1L912 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[28]~285
H1L912 = AMPP_FUNCTION(!H1L4511, !XB1_q_b[28], !H1_W_wr_data[28], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--YB1_q_b[28] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[28] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L4511, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1L162 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[28]~285
H1L162 = AMPP_FUNCTION(!H1L4511, !YB1_q_b[28], !H1_W_wr_data[28], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--H1L1201 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[27]~638
H1L1201 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[27], !AC1_result[59]);


--H1L433 is std_2s60:inst|cpu:the_cpu|E_alu_result[27]~24529
H1L433 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L506, !H1L045);


--H1L533 is std_2s60:inst|cpu:the_cpu|E_alu_result[27]~24530
H1L533 = AMPP_FUNCTION(!H1L433, !H1L6441, !H1L8141, !H1_E_ctrl_dst_data_sel_logic_result, !H1_E_ctrl_alu_subtract);


--YB1_q_b[27] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[27] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L3511, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1_W_wr_data[27] is std_2s60:inst|cpu:the_cpu|W_wr_data[27]
H1_W_wr_data[27] = AMPP_FUNCTION(VD1__clk0, H1L3511, E1_data_out, H1_M_stall);


--H1L062 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[27]~286
H1L062 = AMPP_FUNCTION(!H1L3511, !YB1_q_b[27], !H1_W_wr_data[27], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--XB1_q_b[27] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[27] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L3511, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1L812 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[27]~286
H1L812 = AMPP_FUNCTION(!H1L3511, !XB1_q_b[27], !H1_W_wr_data[27], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--H1L0201 is std_2s60:inst|cpu:the_cpu|M_mul_shift_rot_result_nxt[26]~639
H1L0201 = AMPP_FUNCTION(!H1L069, !H1_M_ctrl_mulx, !H1_M_ctrl_rot, !AC1_result[26], !AC1_result[58]);


--H1L233 is std_2s60:inst|cpu:the_cpu|E_alu_result[26]~24531
H1L233 = AMPP_FUNCTION(!H1_E_logic_op[1], !H1_E_logic_op[0], !H1L935, !H1L406);


--H1L333 is std_2s60:inst|cpu:the_cpu|E_alu_result[26]~24532
H1L333 = AMPP_FUNCTION(!H1L233, !H1L2441, !H1L4141, !H1_E_ctrl_dst_data_sel_logic_result, !H1_E_ctrl_alu_subtract);


--XB1_q_b[26] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1t61:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_q_b[26] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L2511, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[27], VB1_q_b[28], VB1_q_b[29], VB1_q_b[30], VB1_q_b[31]);


--H1_W_wr_data[26] is std_2s60:inst|cpu:the_cpu|W_wr_data[26]
H1_W_wr_data[26] = AMPP_FUNCTION(VD1__clk0, H1L2511, E1_data_out, H1_M_stall);


--H1L712 is std_2s60:inst|cpu:the_cpu|D_src1_prelim[26]~287
H1L712 = AMPP_FUNCTION(!H1L2511, !XB1_q_b[26], !H1_W_wr_data[26], !H1_D_src1_hazard_M, !H1_D_src1_hazard_W);


--YB1_q_b[26] is std_2s60:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2t61:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YB1_q_b[26] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, !H1_M_wr_dst_reg, H1_M_stall, H1L2511, H1_M_dst_regnum[0], H1_M_dst_regnum[1], H1_M_dst_regnum[2], H1_M_dst_regnum[3], H1_M_dst_regnum[4], VB1_q_b[22], VB1_q_b[23], VB1_q_b[24], VB1_q_b[25], VB1_q_b[26]);


--H1L952 is std_2s60:inst|cpu:the_cpu|D_src2_prelim[26]~287
H1L952 = AMPP_FUNCTION(!H1L2511, !YB1_q_b[26], !H1_W_wr_data[26], !H1_D_src2_hazard_M, !H1_D_src2_hazard_W);


--H1L81 is std_2s60:inst|cpu:the_cpu|D_ctrl_alu_signed_cmp~27
H1L81 = AMPP_FUNCTION(!H1L021, !H1L121, !H1L221, !H1L321);


--H1L91 is std_2s60:inst|cpu:the_cpu|D_ctrl_alu_signed_cmp~28
H1L91 = AMPP_FUNCTION(!H1_D_iw[16], !H1_D_iw[13], !H1L34, !H1L71, !H1L81);


--H1_M_estatus_reg is std_2s60:inst|cpu:the_cpu|M_estatus_reg
H1_M_estatus_reg = AMPP_FUNCTION(VD1__clk0, H1L419, E1_data_out, H1L3211);


--H1_M_bstatus_reg is std_2s60:inst|cpu:the_cpu|M_bstatus_reg
H1_M_bstatus_reg = AMPP_FUNCTION(VD1__clk0, H1L898, E1_data_out, H1L3211);


--H1_M_ienable_reg[0] is std_2s60:inst|cpu:the_cpu|M_ienable_reg[0]
H1_M_ienable_reg[0] = AMPP_FUNCTION(VD1__clk0, H1L072, E1_data_out, H1L919);


--H1L41 is std_2s60:inst|cpu:the_cpu|D_control_rd_data_without_mmu_regs[0]~219
H1L41 = AMPP_FUNCTION(!H1_M_status_reg, !H1_M_estatus_reg, !H1_M_bstatus_reg, !H1_M_ienable_reg[0], !H1_D_iw[6], !H1_D_iw[7]);


--H1L51 is std_2s60:inst|cpu:the_cpu|D_control_rd_data_without_mmu_regs[0]~220
H1L51 = AMPP_FUNCTION(!H1_D_iw[8], !H1_D_iw[7], !H1_D_iw[6], !H1_M_ipending_reg[0], !H1L41);


--MD1_ram_block1a24 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a24
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a24_PORT_A_data_in = H1_M_st_data[24];
MD1_ram_block1a24_PORT_A_data_in_reg = DFFE(MD1_ram_block1a24_PORT_A_data_in, MD1_ram_block1a24_clock_0, , , );
MD1_ram_block1a24_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a24_PORT_A_address_reg = DFFE(MD1_ram_block1a24_PORT_A_address, MD1_ram_block1a24_clock_0, , , );
MD1_ram_block1a24_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a24_PORT_B_address_reg = DFFE(MD1_ram_block1a24_PORT_B_address, MD1_ram_block1a24_clock_0, , , );
MD1_ram_block1a24_PORT_A_write_enable = ND1L1;
MD1_ram_block1a24_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a24_PORT_A_write_enable, MD1_ram_block1a24_clock_0, , , );
MD1_ram_block1a24_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a24_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a24_PORT_A_byte_mask, MD1_ram_block1a24_clock_0, , , );
MD1_ram_block1a24_clock_0 = VD1__clk0;
MD1_ram_block1a24_PORT_A_data_out = MEMORY(MD1_ram_block1a24_PORT_A_data_in_reg, , MD1_ram_block1a24_PORT_A_address_reg, MD1_ram_block1a24_PORT_B_address_reg, MD1_ram_block1a24_PORT_A_write_enable_reg, , MD1_ram_block1a24_PORT_A_byte_mask_reg, , MD1_ram_block1a24_clock_0, , , , , );
MD1_ram_block1a24 = MD1_ram_block1a24_PORT_A_data_out[0];


--MD1_ram_block1a88 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a88
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a88_PORT_A_data_in = H1_M_st_data[24];
MD1_ram_block1a88_PORT_A_data_in_reg = DFFE(MD1_ram_block1a88_PORT_A_data_in, MD1_ram_block1a88_clock_0, , , );
MD1_ram_block1a88_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a88_PORT_A_address_reg = DFFE(MD1_ram_block1a88_PORT_A_address, MD1_ram_block1a88_clock_0, , , );
MD1_ram_block1a88_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a88_PORT_B_address_reg = DFFE(MD1_ram_block1a88_PORT_B_address, MD1_ram_block1a88_clock_0, , , );
MD1_ram_block1a88_PORT_A_write_enable = ND1L3;
MD1_ram_block1a88_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a88_PORT_A_write_enable, MD1_ram_block1a88_clock_0, , , );
MD1_ram_block1a88_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a88_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a88_PORT_A_byte_mask, MD1_ram_block1a88_clock_0, , , );
MD1_ram_block1a88_clock_0 = VD1__clk0;
MD1_ram_block1a88_PORT_A_data_out = MEMORY(MD1_ram_block1a88_PORT_A_data_in_reg, , MD1_ram_block1a88_PORT_A_address_reg, MD1_ram_block1a88_PORT_B_address_reg, MD1_ram_block1a88_PORT_A_write_enable_reg, , MD1_ram_block1a88_PORT_A_byte_mask_reg, , MD1_ram_block1a88_clock_0, , , , , );
MD1_ram_block1a88 = MD1_ram_block1a88_PORT_A_data_out[0];


--MD1_ram_block1a56 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a56
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a56_PORT_A_data_in = H1_M_st_data[24];
MD1_ram_block1a56_PORT_A_data_in_reg = DFFE(MD1_ram_block1a56_PORT_A_data_in, MD1_ram_block1a56_clock_0, , , );
MD1_ram_block1a56_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a56_PORT_A_address_reg = DFFE(MD1_ram_block1a56_PORT_A_address, MD1_ram_block1a56_clock_0, , , );
MD1_ram_block1a56_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a56_PORT_B_address_reg = DFFE(MD1_ram_block1a56_PORT_B_address, MD1_ram_block1a56_clock_0, , , );
MD1_ram_block1a56_PORT_A_write_enable = ND1L2;
MD1_ram_block1a56_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a56_PORT_A_write_enable, MD1_ram_block1a56_clock_0, , , );
MD1_ram_block1a56_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a56_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a56_PORT_A_byte_mask, MD1_ram_block1a56_clock_0, , , );
MD1_ram_block1a56_clock_0 = VD1__clk0;
MD1_ram_block1a56_PORT_A_data_out = MEMORY(MD1_ram_block1a56_PORT_A_data_in_reg, , MD1_ram_block1a56_PORT_A_address_reg, MD1_ram_block1a56_PORT_B_address_reg, MD1_ram_block1a56_PORT_A_write_enable_reg, , MD1_ram_block1a56_PORT_A_byte_mask_reg, , MD1_ram_block1a56_clock_0, , , , , );
MD1_ram_block1a56 = MD1_ram_block1a56_PORT_A_data_out[0];


--MD1_ram_block1a120 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a120
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a120_PORT_A_data_in = H1_M_st_data[24];
MD1_ram_block1a120_PORT_A_data_in_reg = DFFE(MD1_ram_block1a120_PORT_A_data_in, MD1_ram_block1a120_clock_0, , , );
MD1_ram_block1a120_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a120_PORT_A_address_reg = DFFE(MD1_ram_block1a120_PORT_A_address, MD1_ram_block1a120_clock_0, , , );
MD1_ram_block1a120_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a120_PORT_B_address_reg = DFFE(MD1_ram_block1a120_PORT_B_address, MD1_ram_block1a120_clock_0, , , );
MD1_ram_block1a120_PORT_A_write_enable = ND1L4;
MD1_ram_block1a120_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a120_PORT_A_write_enable, MD1_ram_block1a120_clock_0, , , );
MD1_ram_block1a120_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a120_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a120_PORT_A_byte_mask, MD1_ram_block1a120_clock_0, , , );
MD1_ram_block1a120_clock_0 = VD1__clk0;
MD1_ram_block1a120_PORT_A_data_out = MEMORY(MD1_ram_block1a120_PORT_A_data_in_reg, , MD1_ram_block1a120_PORT_A_address_reg, MD1_ram_block1a120_PORT_B_address_reg, MD1_ram_block1a120_PORT_A_write_enable_reg, , MD1_ram_block1a120_PORT_A_byte_mask_reg, , MD1_ram_block1a120_clock_0, , , , , );
MD1_ram_block1a120 = MD1_ram_block1a120_PORT_A_data_out[0];


--PD1L52 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w24_n0_mux_dataout~25
PD1L52 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a120 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a56 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a88 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a24 );


--J1_registered_cpu_data_master_readdata[24] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[24]
J1_registered_cpu_data_master_readdata[24] = DFFEAS(J1L552, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_incoming_ext_ram_bus_data[24] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[24]
N1_incoming_ext_ram_bus_data[24] = DFFEAS(A1L472, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_incoming_ext_flash_bus_data[0] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[0]
M1_incoming_ext_flash_bus_data[0] = DFFEAS(A1L58, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L451 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[24]~3159
J1L451 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[24]) # M1_cpu_data_master_requests_ext_flash_s1 & M1_incoming_ext_flash_bus_data[0] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[24]);


--J1L551 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[24]~3160
J1L551 = J1L451 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[24]);


--J1L651 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[24]~3161
J1L651 = J1L551 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[24]) # Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & PD1L52 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[24]) );


--ZC1_q_a[24] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[24]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[24] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[24], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L82, NC1_MonDReg[24], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[24] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[24]
ZC1_q_b[24] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[24], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L82, NC1_MonDReg[24], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[24] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[24]
J1_cpu_data_master_readdata[24] = ZC1_q_a[24] & ( J1L281 & J1L651 & (!L1L81 # !J1L881) ) # !ZC1_q_a[24] & ( J1L281 & !J1L881 & J1L651 );


--RD1_readdata[8] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[8]
RD1_readdata[8] = DFFEAS(RD1_selected_read_data[8], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L67 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[8]~3162
J1L67 = !U1L23 & J1L15 & (!LB1_cpu_data_master_qualified_request_uart1_s1 # RD1_readdata[8]);


--J1_registered_cpu_data_master_readdata[8] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[8]
J1_registered_cpu_data_master_readdata[8] = DFFEAS(J1L932, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--P1_readdata[8] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[8]
P1_readdata[8] = DFFEAS(P1_read_mux_out[8], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L77 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[8]~3163
J1L77 = !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[8]) # S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & J1_registered_cpu_data_master_readdata[8] & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[8]);


--FB1_readdata[8] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[8]
FB1_readdata[8] = DFFEAS(FB1_read_mux_out[8], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--MD1_ram_block1a8 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a8
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a8_PORT_A_data_in = H1_M_st_data[8];
MD1_ram_block1a8_PORT_A_data_in_reg = DFFE(MD1_ram_block1a8_PORT_A_data_in, MD1_ram_block1a8_clock_0, , , );
MD1_ram_block1a8_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a8_PORT_A_address_reg = DFFE(MD1_ram_block1a8_PORT_A_address, MD1_ram_block1a8_clock_0, , , );
MD1_ram_block1a8_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a8_PORT_B_address_reg = DFFE(MD1_ram_block1a8_PORT_B_address, MD1_ram_block1a8_clock_0, , , );
MD1_ram_block1a8_PORT_A_write_enable = ND1L1;
MD1_ram_block1a8_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a8_PORT_A_write_enable, MD1_ram_block1a8_clock_0, , , );
MD1_ram_block1a8_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a8_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a8_PORT_A_byte_mask, MD1_ram_block1a8_clock_0, , , );
MD1_ram_block1a8_clock_0 = VD1__clk0;
MD1_ram_block1a8_PORT_A_data_out = MEMORY(MD1_ram_block1a8_PORT_A_data_in_reg, , MD1_ram_block1a8_PORT_A_address_reg, MD1_ram_block1a8_PORT_B_address_reg, MD1_ram_block1a8_PORT_A_write_enable_reg, , MD1_ram_block1a8_PORT_A_byte_mask_reg, , MD1_ram_block1a8_clock_0, , , , , );
MD1_ram_block1a8 = MD1_ram_block1a8_PORT_A_data_out[0];


--MD1_ram_block1a72 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a72
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a72_PORT_A_data_in = H1_M_st_data[8];
MD1_ram_block1a72_PORT_A_data_in_reg = DFFE(MD1_ram_block1a72_PORT_A_data_in, MD1_ram_block1a72_clock_0, , , );
MD1_ram_block1a72_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a72_PORT_A_address_reg = DFFE(MD1_ram_block1a72_PORT_A_address, MD1_ram_block1a72_clock_0, , , );
MD1_ram_block1a72_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a72_PORT_B_address_reg = DFFE(MD1_ram_block1a72_PORT_B_address, MD1_ram_block1a72_clock_0, , , );
MD1_ram_block1a72_PORT_A_write_enable = ND1L3;
MD1_ram_block1a72_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a72_PORT_A_write_enable, MD1_ram_block1a72_clock_0, , , );
MD1_ram_block1a72_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a72_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a72_PORT_A_byte_mask, MD1_ram_block1a72_clock_0, , , );
MD1_ram_block1a72_clock_0 = VD1__clk0;
MD1_ram_block1a72_PORT_A_data_out = MEMORY(MD1_ram_block1a72_PORT_A_data_in_reg, , MD1_ram_block1a72_PORT_A_address_reg, MD1_ram_block1a72_PORT_B_address_reg, MD1_ram_block1a72_PORT_A_write_enable_reg, , MD1_ram_block1a72_PORT_A_byte_mask_reg, , MD1_ram_block1a72_clock_0, , , , , );
MD1_ram_block1a72 = MD1_ram_block1a72_PORT_A_data_out[0];


--MD1_ram_block1a40 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a40
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a40_PORT_A_data_in = H1_M_st_data[8];
MD1_ram_block1a40_PORT_A_data_in_reg = DFFE(MD1_ram_block1a40_PORT_A_data_in, MD1_ram_block1a40_clock_0, , , );
MD1_ram_block1a40_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a40_PORT_A_address_reg = DFFE(MD1_ram_block1a40_PORT_A_address, MD1_ram_block1a40_clock_0, , , );
MD1_ram_block1a40_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a40_PORT_B_address_reg = DFFE(MD1_ram_block1a40_PORT_B_address, MD1_ram_block1a40_clock_0, , , );
MD1_ram_block1a40_PORT_A_write_enable = ND1L2;
MD1_ram_block1a40_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a40_PORT_A_write_enable, MD1_ram_block1a40_clock_0, , , );
MD1_ram_block1a40_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a40_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a40_PORT_A_byte_mask, MD1_ram_block1a40_clock_0, , , );
MD1_ram_block1a40_clock_0 = VD1__clk0;
MD1_ram_block1a40_PORT_A_data_out = MEMORY(MD1_ram_block1a40_PORT_A_data_in_reg, , MD1_ram_block1a40_PORT_A_address_reg, MD1_ram_block1a40_PORT_B_address_reg, MD1_ram_block1a40_PORT_A_write_enable_reg, , MD1_ram_block1a40_PORT_A_byte_mask_reg, , MD1_ram_block1a40_clock_0, , , , , );
MD1_ram_block1a40 = MD1_ram_block1a40_PORT_A_data_out[0];


--MD1_ram_block1a104 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a104
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a104_PORT_A_data_in = H1_M_st_data[8];
MD1_ram_block1a104_PORT_A_data_in_reg = DFFE(MD1_ram_block1a104_PORT_A_data_in, MD1_ram_block1a104_clock_0, , , );
MD1_ram_block1a104_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a104_PORT_A_address_reg = DFFE(MD1_ram_block1a104_PORT_A_address, MD1_ram_block1a104_clock_0, , , );
MD1_ram_block1a104_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a104_PORT_B_address_reg = DFFE(MD1_ram_block1a104_PORT_B_address, MD1_ram_block1a104_clock_0, , , );
MD1_ram_block1a104_PORT_A_write_enable = ND1L4;
MD1_ram_block1a104_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a104_PORT_A_write_enable, MD1_ram_block1a104_clock_0, , , );
MD1_ram_block1a104_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a104_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a104_PORT_A_byte_mask, MD1_ram_block1a104_clock_0, , , );
MD1_ram_block1a104_clock_0 = VD1__clk0;
MD1_ram_block1a104_PORT_A_data_out = MEMORY(MD1_ram_block1a104_PORT_A_data_in_reg, , MD1_ram_block1a104_PORT_A_address_reg, MD1_ram_block1a104_PORT_B_address_reg, MD1_ram_block1a104_PORT_A_write_enable_reg, , MD1_ram_block1a104_PORT_A_byte_mask_reg, , MD1_ram_block1a104_clock_0, , , , , );
MD1_ram_block1a104 = MD1_ram_block1a104_PORT_A_data_out[0];


--PD1L9 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w8_n0_mux_dataout~25
PD1L9 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a104 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a40 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a72 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a8 );


--N1_incoming_ext_ram_bus_data[8] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[8]
N1_incoming_ext_ram_bus_data[8] = DFFEAS(A1L092, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_1[0] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[0]
J1_dbs_8_reg_segment_1[0] = DFFEAS(M1_incoming_ext_flash_bus_data[0], VD1__clk0, !E1_data_out,  , J1L2,  ,  ,  ,  );


--J1L87 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[8]~3164
J1L87 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[8]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_1[0] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[8]);


--J1L97 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[8]~3165
J1L97 = N1_incoming_ext_ram_bus_data[8] & J1L87 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L9 ) # !N1_incoming_ext_ram_bus_data[8] & J1L87 & ( !N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L9) );


--J1L08 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[8]~3166
J1L08 = J1L97 & ( !JB1_cpu_data_master_qualified_request_sysid_control_slave & J1L77 & (!GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[8]) );


--ZC1_q_a[8] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[8]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[8] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[8] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[8]
ZC1_q_b[8] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[8], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[8], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[8] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[8]
J1_cpu_data_master_readdata[8] = ZC1_q_a[8] & ( J1L67 & J1L08 & (!L1L81 # !J1L881) ) # !ZC1_q_a[8] & ( !J1L881 & J1L67 & J1L08 );


--FB1_readdata[0] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[0]
FB1_readdata[0] = DFFEAS(FB1_read_mux_out[0], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L22 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~3167
J1L22 = FB1_readdata[0] & ( !U1L23 # T1_readdata[0] ) # !FB1_readdata[0] & ( !H1_M_alu_result[6] & !LB1L2 & (!U1L23 # T1_readdata[0]) # H1_M_alu_result[6] & (!U1L23 # T1_readdata[0]) );


--P1_readdata[0] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[0]
P1_readdata[0] = DFFEAS(P1_read_mux_out[0], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_registered_cpu_data_master_readdata[0] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[0]
J1_registered_cpu_data_master_readdata[0] = DFFEAS(J1L132, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L32 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~3168
J1L32 = J1_registered_cpu_data_master_readdata[0] & ( J1L22 & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[0]) ) # !J1_registered_cpu_data_master_readdata[0] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & J1L22 & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[0]) );


--Z1_readdata is std_2s60:inst|reconfig_request_pio:the_reconfig_request_pio|readdata
Z1_readdata = DFFEAS(Z1_read_mux_out, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--RD1_readdata[0] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[0]
RD1_readdata[0] = DFFEAS(RD1_selected_read_data[0], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L42 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~3169
J1L42 = RD1_readdata[0] & ( !S1L5 # Z1_readdata # H1_M_alu_result[4] ) # !RD1_readdata[0] & ( !LB1_cpu_data_master_qualified_request_uart1_s1 & (!S1L5 # Z1_readdata # H1_M_alu_result[4]) );


--F1_readdata[0] is std_2s60:inst|button_pio:the_button_pio|readdata[0]
F1_readdata[0] = DFFEAS(F1L72, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_incoming_ext_ram_bus_data[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[0]
N1_incoming_ext_ram_bus_data[0] = DFFEAS(A1L892, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_0[0] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[0]
J1_dbs_8_reg_segment_0[0] = DFFEAS(M1_incoming_ext_flash_bus_data[0], VD1__clk0, !E1_data_out,  , J1L1,  ,  ,  ,  );


--J1L52 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~3170
J1L52 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[0]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_0[0] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[0]);


--MD1_ram_block1a0 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a0_PORT_A_data_in = H1_M_st_data[0];
MD1_ram_block1a0_PORT_A_data_in_reg = DFFE(MD1_ram_block1a0_PORT_A_data_in, MD1_ram_block1a0_clock_0, , , );
MD1_ram_block1a0_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a0_PORT_A_address_reg = DFFE(MD1_ram_block1a0_PORT_A_address, MD1_ram_block1a0_clock_0, , , );
MD1_ram_block1a0_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a0_PORT_B_address_reg = DFFE(MD1_ram_block1a0_PORT_B_address, MD1_ram_block1a0_clock_0, , , );
MD1_ram_block1a0_PORT_A_write_enable = ND1L1;
MD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a0_PORT_A_write_enable, MD1_ram_block1a0_clock_0, , , );
MD1_ram_block1a0_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a0_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a0_PORT_A_byte_mask, MD1_ram_block1a0_clock_0, , , );
MD1_ram_block1a0_clock_0 = VD1__clk0;
MD1_ram_block1a0_PORT_A_data_out = MEMORY(MD1_ram_block1a0_PORT_A_data_in_reg, , MD1_ram_block1a0_PORT_A_address_reg, MD1_ram_block1a0_PORT_B_address_reg, MD1_ram_block1a0_PORT_A_write_enable_reg, , MD1_ram_block1a0_PORT_A_byte_mask_reg, , MD1_ram_block1a0_clock_0, , , , , );
MD1_ram_block1a0 = MD1_ram_block1a0_PORT_A_data_out[0];


--MD1_ram_block1a64 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a64
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a64_PORT_A_data_in = H1_M_st_data[0];
MD1_ram_block1a64_PORT_A_data_in_reg = DFFE(MD1_ram_block1a64_PORT_A_data_in, MD1_ram_block1a64_clock_0, , , );
MD1_ram_block1a64_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a64_PORT_A_address_reg = DFFE(MD1_ram_block1a64_PORT_A_address, MD1_ram_block1a64_clock_0, , , );
MD1_ram_block1a64_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a64_PORT_B_address_reg = DFFE(MD1_ram_block1a64_PORT_B_address, MD1_ram_block1a64_clock_0, , , );
MD1_ram_block1a64_PORT_A_write_enable = ND1L3;
MD1_ram_block1a64_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a64_PORT_A_write_enable, MD1_ram_block1a64_clock_0, , , );
MD1_ram_block1a64_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a64_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a64_PORT_A_byte_mask, MD1_ram_block1a64_clock_0, , , );
MD1_ram_block1a64_clock_0 = VD1__clk0;
MD1_ram_block1a64_PORT_A_data_out = MEMORY(MD1_ram_block1a64_PORT_A_data_in_reg, , MD1_ram_block1a64_PORT_A_address_reg, MD1_ram_block1a64_PORT_B_address_reg, MD1_ram_block1a64_PORT_A_write_enable_reg, , MD1_ram_block1a64_PORT_A_byte_mask_reg, , MD1_ram_block1a64_clock_0, , , , , );
MD1_ram_block1a64 = MD1_ram_block1a64_PORT_A_data_out[0];


--MD1_ram_block1a32 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a32
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a32_PORT_A_data_in = H1_M_st_data[0];
MD1_ram_block1a32_PORT_A_data_in_reg = DFFE(MD1_ram_block1a32_PORT_A_data_in, MD1_ram_block1a32_clock_0, , , );
MD1_ram_block1a32_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a32_PORT_A_address_reg = DFFE(MD1_ram_block1a32_PORT_A_address, MD1_ram_block1a32_clock_0, , , );
MD1_ram_block1a32_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a32_PORT_B_address_reg = DFFE(MD1_ram_block1a32_PORT_B_address, MD1_ram_block1a32_clock_0, , , );
MD1_ram_block1a32_PORT_A_write_enable = ND1L2;
MD1_ram_block1a32_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a32_PORT_A_write_enable, MD1_ram_block1a32_clock_0, , , );
MD1_ram_block1a32_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a32_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a32_PORT_A_byte_mask, MD1_ram_block1a32_clock_0, , , );
MD1_ram_block1a32_clock_0 = VD1__clk0;
MD1_ram_block1a32_PORT_A_data_out = MEMORY(MD1_ram_block1a32_PORT_A_data_in_reg, , MD1_ram_block1a32_PORT_A_address_reg, MD1_ram_block1a32_PORT_B_address_reg, MD1_ram_block1a32_PORT_A_write_enable_reg, , MD1_ram_block1a32_PORT_A_byte_mask_reg, , MD1_ram_block1a32_clock_0, , , , , );
MD1_ram_block1a32 = MD1_ram_block1a32_PORT_A_data_out[0];


--MD1_ram_block1a96 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a96
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a96_PORT_A_data_in = H1_M_st_data[0];
MD1_ram_block1a96_PORT_A_data_in_reg = DFFE(MD1_ram_block1a96_PORT_A_data_in, MD1_ram_block1a96_clock_0, , , );
MD1_ram_block1a96_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a96_PORT_A_address_reg = DFFE(MD1_ram_block1a96_PORT_A_address, MD1_ram_block1a96_clock_0, , , );
MD1_ram_block1a96_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a96_PORT_B_address_reg = DFFE(MD1_ram_block1a96_PORT_B_address, MD1_ram_block1a96_clock_0, , , );
MD1_ram_block1a96_PORT_A_write_enable = ND1L4;
MD1_ram_block1a96_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a96_PORT_A_write_enable, MD1_ram_block1a96_clock_0, , , );
MD1_ram_block1a96_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a96_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a96_PORT_A_byte_mask, MD1_ram_block1a96_clock_0, , , );
MD1_ram_block1a96_clock_0 = VD1__clk0;
MD1_ram_block1a96_PORT_A_data_out = MEMORY(MD1_ram_block1a96_PORT_A_data_in_reg, , MD1_ram_block1a96_PORT_A_address_reg, MD1_ram_block1a96_PORT_B_address_reg, MD1_ram_block1a96_PORT_A_write_enable_reg, , MD1_ram_block1a96_PORT_A_byte_mask_reg, , MD1_ram_block1a96_clock_0, , , , , );
MD1_ram_block1a96 = MD1_ram_block1a96_PORT_A_data_out[0];


--PD1L1 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w0_n0_mux_dataout~29
PD1L1 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a96 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a32 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a64 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a0 );


--J1L62 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~3171
J1L62 = PD1L1 & ( J1L52 & (!N1_cpu_data_master_requests_ext_ram_s1 # N1_incoming_ext_ram_bus_data[0]) ) # !PD1L1 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1L52 & (!N1_cpu_data_master_requests_ext_ram_s1 # N1_incoming_ext_ram_bus_data[0]) );


--J1L72 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~3172
J1L72 = !JB1_cpu_data_master_qualified_request_sysid_control_slave & J1L62 & (!N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[0]);


--J1L82 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~3173
J1L82 = J1L72 & ( J1L32 & J1L42 & (!G1_cpu_data_master_requests_button_pio_s1 # F1_readdata[0]) );


--FC1_monitor_error is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error
FC1_monitor_error = AMPP_FUNCTION(VD1__clk0, FC1L9, FC1L4);


--ZC1_q_a[0] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[0]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[0] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[0] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[0]
ZC1_q_b[0] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[0], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[0], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--CC1_oci_ienable[0] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[0]
CC1_oci_ienable[0] = AMPP_FUNCTION(VD1__clk0, CC1L3, E1_data_out, CC1L81);


--SB1L1 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[0]~1338
SB1L1 = AMPP_FUNCTION(!L1L81, !L1L01, !CC1L51, !CC1L61, !ZC1_q_a[0], !CC1_oci_ienable[0]);


--J1_cpu_data_master_readdata[0] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]
J1_cpu_data_master_readdata[0] = SB1L1 & ( J1L82 ) # !SB1L1 & ( J1L82 & (!L1_cpu_data_master_requests_cpu_jtag_debug_module # SB1L4 & FC1_monitor_error) );


--MD1_ram_block1a16 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a16
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a16_PORT_A_data_in = H1_M_st_data[16];
MD1_ram_block1a16_PORT_A_data_in_reg = DFFE(MD1_ram_block1a16_PORT_A_data_in, MD1_ram_block1a16_clock_0, , , );
MD1_ram_block1a16_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a16_PORT_A_address_reg = DFFE(MD1_ram_block1a16_PORT_A_address, MD1_ram_block1a16_clock_0, , , );
MD1_ram_block1a16_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a16_PORT_B_address_reg = DFFE(MD1_ram_block1a16_PORT_B_address, MD1_ram_block1a16_clock_0, , , );
MD1_ram_block1a16_PORT_A_write_enable = ND1L1;
MD1_ram_block1a16_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a16_PORT_A_write_enable, MD1_ram_block1a16_clock_0, , , );
MD1_ram_block1a16_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a16_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a16_PORT_A_byte_mask, MD1_ram_block1a16_clock_0, , , );
MD1_ram_block1a16_clock_0 = VD1__clk0;
MD1_ram_block1a16_PORT_A_data_out = MEMORY(MD1_ram_block1a16_PORT_A_data_in_reg, , MD1_ram_block1a16_PORT_A_address_reg, MD1_ram_block1a16_PORT_B_address_reg, MD1_ram_block1a16_PORT_A_write_enable_reg, , MD1_ram_block1a16_PORT_A_byte_mask_reg, , MD1_ram_block1a16_clock_0, , , , , );
MD1_ram_block1a16 = MD1_ram_block1a16_PORT_A_data_out[0];


--MD1_ram_block1a80 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a80
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a80_PORT_A_data_in = H1_M_st_data[16];
MD1_ram_block1a80_PORT_A_data_in_reg = DFFE(MD1_ram_block1a80_PORT_A_data_in, MD1_ram_block1a80_clock_0, , , );
MD1_ram_block1a80_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a80_PORT_A_address_reg = DFFE(MD1_ram_block1a80_PORT_A_address, MD1_ram_block1a80_clock_0, , , );
MD1_ram_block1a80_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a80_PORT_B_address_reg = DFFE(MD1_ram_block1a80_PORT_B_address, MD1_ram_block1a80_clock_0, , , );
MD1_ram_block1a80_PORT_A_write_enable = ND1L3;
MD1_ram_block1a80_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a80_PORT_A_write_enable, MD1_ram_block1a80_clock_0, , , );
MD1_ram_block1a80_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a80_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a80_PORT_A_byte_mask, MD1_ram_block1a80_clock_0, , , );
MD1_ram_block1a80_clock_0 = VD1__clk0;
MD1_ram_block1a80_PORT_A_data_out = MEMORY(MD1_ram_block1a80_PORT_A_data_in_reg, , MD1_ram_block1a80_PORT_A_address_reg, MD1_ram_block1a80_PORT_B_address_reg, MD1_ram_block1a80_PORT_A_write_enable_reg, , MD1_ram_block1a80_PORT_A_byte_mask_reg, , MD1_ram_block1a80_clock_0, , , , , );
MD1_ram_block1a80 = MD1_ram_block1a80_PORT_A_data_out[0];


--MD1_ram_block1a48 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a48
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a48_PORT_A_data_in = H1_M_st_data[16];
MD1_ram_block1a48_PORT_A_data_in_reg = DFFE(MD1_ram_block1a48_PORT_A_data_in, MD1_ram_block1a48_clock_0, , , );
MD1_ram_block1a48_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a48_PORT_A_address_reg = DFFE(MD1_ram_block1a48_PORT_A_address, MD1_ram_block1a48_clock_0, , , );
MD1_ram_block1a48_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a48_PORT_B_address_reg = DFFE(MD1_ram_block1a48_PORT_B_address, MD1_ram_block1a48_clock_0, , , );
MD1_ram_block1a48_PORT_A_write_enable = ND1L2;
MD1_ram_block1a48_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a48_PORT_A_write_enable, MD1_ram_block1a48_clock_0, , , );
MD1_ram_block1a48_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a48_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a48_PORT_A_byte_mask, MD1_ram_block1a48_clock_0, , , );
MD1_ram_block1a48_clock_0 = VD1__clk0;
MD1_ram_block1a48_PORT_A_data_out = MEMORY(MD1_ram_block1a48_PORT_A_data_in_reg, , MD1_ram_block1a48_PORT_A_address_reg, MD1_ram_block1a48_PORT_B_address_reg, MD1_ram_block1a48_PORT_A_write_enable_reg, , MD1_ram_block1a48_PORT_A_byte_mask_reg, , MD1_ram_block1a48_clock_0, , , , , );
MD1_ram_block1a48 = MD1_ram_block1a48_PORT_A_data_out[0];


--MD1_ram_block1a112 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a112
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a112_PORT_A_data_in = H1_M_st_data[16];
MD1_ram_block1a112_PORT_A_data_in_reg = DFFE(MD1_ram_block1a112_PORT_A_data_in, MD1_ram_block1a112_clock_0, , , );
MD1_ram_block1a112_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a112_PORT_A_address_reg = DFFE(MD1_ram_block1a112_PORT_A_address, MD1_ram_block1a112_clock_0, , , );
MD1_ram_block1a112_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a112_PORT_B_address_reg = DFFE(MD1_ram_block1a112_PORT_B_address, MD1_ram_block1a112_clock_0, , , );
MD1_ram_block1a112_PORT_A_write_enable = ND1L4;
MD1_ram_block1a112_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a112_PORT_A_write_enable, MD1_ram_block1a112_clock_0, , , );
MD1_ram_block1a112_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a112_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a112_PORT_A_byte_mask, MD1_ram_block1a112_clock_0, , , );
MD1_ram_block1a112_clock_0 = VD1__clk0;
MD1_ram_block1a112_PORT_A_data_out = MEMORY(MD1_ram_block1a112_PORT_A_data_in_reg, , MD1_ram_block1a112_PORT_A_address_reg, MD1_ram_block1a112_PORT_B_address_reg, MD1_ram_block1a112_PORT_A_write_enable_reg, , MD1_ram_block1a112_PORT_A_byte_mask_reg, , MD1_ram_block1a112_clock_0, , , , , );
MD1_ram_block1a112 = MD1_ram_block1a112_PORT_A_data_out[0];


--PD1L71 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w16_n0_mux_dataout~25
PD1L71 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a112 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a48 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a80 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a16 );


--J1_registered_cpu_data_master_readdata[16] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[16]
J1_registered_cpu_data_master_readdata[16] = DFFEAS(J1L742, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_incoming_ext_ram_bus_data[16] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[16]
N1_incoming_ext_ram_bus_data[16] = DFFEAS(A1L282, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_2[0] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[0]
J1_dbs_8_reg_segment_2[0] = DFFEAS(M1_incoming_ext_flash_bus_data[0], VD1__clk0, !E1_data_out,  , J1L3,  ,  ,  ,  );


--J1L121 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~3174
J1L121 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[16]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_2[0] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[16]);


--J1L221 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~3175
J1L221 = J1L121 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[16]);


--J1L321 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~3176
J1L321 = J1L221 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[16]) # Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & PD1L71 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[16]) );


--ZC1_q_a[16] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[16]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[16] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[16], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L72, NC1_MonDReg[16], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[16] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[16]
ZC1_q_b[16] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[16], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L72, NC1_MonDReg[16], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[16] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]
J1_cpu_data_master_readdata[16] = ZC1_q_a[16] & ( J1L021 & J1L321 & (!L1L81 # !J1L881) ) # !ZC1_q_a[16] & ( !J1L881 & J1L021 & J1L321 );


--VB1_q_b[6] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[6] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[6], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L397 is std_2s60:inst|cpu:the_cpu|F_iw[6]~954
H1L397 = AMPP_FUNCTION(!VB1_q_b[6], !H1L7981);


--H1L0351 is std_2s60:inst|cpu:the_cpu|add~2364
H1L0351 = AMPP_FUNCTION(!H1_F_pc[0]);

--H1L1351 is std_2s60:inst|cpu:the_cpu|add~2365
H1L1351 = AMPP_FUNCTION(!H1_F_pc[0]);


--H1L4351 is std_2s60:inst|cpu:the_cpu|add~2368
H1L4351 = AMPP_FUNCTION(!VB1_q_b[8], !H1L0351);

--H1L5351 is std_2s60:inst|cpu:the_cpu|add~2369
H1L5351 = AMPP_FUNCTION(!VB1_q_b[8], !H1L0351);


--VB1_q_b[21] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[21] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[21], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L808 is std_2s60:inst|cpu:the_cpu|F_iw[21]~955
H1L808 = AMPP_FUNCTION(!VB1_q_b[21], !H1L918, !H1L7981);


--H1_E_iw[6] is std_2s60:inst|cpu:the_cpu|E_iw[6]
H1_E_iw[6] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[6], E1_data_out, H1_M_stall);


--H1_E_iw[7] is std_2s60:inst|cpu:the_cpu|E_iw[7]
H1_E_iw[7] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[7], E1_data_out, H1_M_stall);


--H1_E_ctrl_wrctl_inst is std_2s60:inst|cpu:the_cpu|E_ctrl_wrctl_inst
H1_E_ctrl_wrctl_inst = AMPP_FUNCTION(VD1__clk0, H1_D_op_wrctl, E1_data_out, H1_M_stall);


--H1_E_iw[8] is std_2s60:inst|cpu:the_cpu|E_iw[8]
H1_E_iw[8] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[8], E1_data_out, H1_M_stall);


--H1L919 is std_2s60:inst|cpu:the_cpu|M_ienable_reg[2]~99
H1L919 = AMPP_FUNCTION(!H1L3211, !H1_E_iw[6], !H1_E_iw[7], !H1_E_ctrl_wrctl_inst, !H1_E_iw[8]);


--F1_irq_mask[2] is std_2s60:inst|button_pio:the_button_pio|irq_mask[2]
F1_irq_mask[2] = DFFEAS(H1_M_st_data[2], VD1__clk0, !E1_data_out,  , F1L2,  ,  ,  ,  );


--F1_edge_capture[2] is std_2s60:inst|button_pio:the_button_pio|edge_capture[2]
F1_edge_capture[2] = DFFEAS(F1L81, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--F1_irq_mask[3] is std_2s60:inst|button_pio:the_button_pio|irq_mask[3]
F1_irq_mask[3] = DFFEAS(H1_M_st_data[3], VD1__clk0, !E1_data_out,  , F1L2,  ,  ,  ,  );


--F1_edge_capture[3] is std_2s60:inst|button_pio:the_button_pio|edge_capture[3]
F1_edge_capture[3] = DFFEAS(F1L91, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--H1L339 is std_2s60:inst|cpu:the_cpu|M_ipending_reg_nxt[2]~150
H1L339 = AMPP_FUNCTION(!F1_irq_mask[2], !F1_edge_capture[2], !F1_irq_mask[3], !F1_edge_capture[3]);


--F1_irq_mask[0] is std_2s60:inst|button_pio:the_button_pio|irq_mask[0]
F1_irq_mask[0] = DFFEAS(H1_M_st_data[0], VD1__clk0, !E1_data_out,  , F1L2,  ,  ,  ,  );


--F1_edge_capture[0] is std_2s60:inst|button_pio:the_button_pio|edge_capture[0]
F1_edge_capture[0] = DFFEAS(F1L02, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--F1_irq_mask[1] is std_2s60:inst|button_pio:the_button_pio|irq_mask[1]
F1_irq_mask[1] = DFFEAS(H1_M_st_data[1], VD1__clk0, !E1_data_out,  , F1L2,  ,  ,  ,  );


--F1_edge_capture[1] is std_2s60:inst|button_pio:the_button_pio|edge_capture[1]
F1_edge_capture[1] = DFFEAS(F1L12, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--H1L439 is std_2s60:inst|cpu:the_cpu|M_ipending_reg_nxt[2]~151
H1L439 = AMPP_FUNCTION(!F1_irq_mask[0], !F1_edge_capture[0], !F1_irq_mask[1], !F1_edge_capture[1]);


--H1L539 is std_2s60:inst|cpu:the_cpu|M_ipending_reg_nxt[2]~152
H1L539 = AMPP_FUNCTION(!H1_M_ienable_reg[2], !CC1_oci_ienable[2], !H1L339, !H1L439);


--H1_E_valid_mul_shift_rot_entering_M is std_2s60:inst|cpu:the_cpu|E_valid_mul_shift_rot_entering_M
H1_E_valid_mul_shift_rot_entering_M = AMPP_FUNCTION(!H1L3211, !H1_E_ctrl_mul_shift_rot);


--R1L86 is std_2s60:inst|jtag_uart:the_jtag_uart|av_waitrequest~50
R1L86 = !J1_cpu_data_master_waitrequest & !R1_av_waitrequest & S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave;


--MD1_ram_block1a27 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a27
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a27_PORT_A_data_in = H1_M_st_data[27];
MD1_ram_block1a27_PORT_A_data_in_reg = DFFE(MD1_ram_block1a27_PORT_A_data_in, MD1_ram_block1a27_clock_0, , , );
MD1_ram_block1a27_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a27_PORT_A_address_reg = DFFE(MD1_ram_block1a27_PORT_A_address, MD1_ram_block1a27_clock_0, , , );
MD1_ram_block1a27_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a27_PORT_B_address_reg = DFFE(MD1_ram_block1a27_PORT_B_address, MD1_ram_block1a27_clock_0, , , );
MD1_ram_block1a27_PORT_A_write_enable = ND1L1;
MD1_ram_block1a27_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a27_PORT_A_write_enable, MD1_ram_block1a27_clock_0, , , );
MD1_ram_block1a27_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a27_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a27_PORT_A_byte_mask, MD1_ram_block1a27_clock_0, , , );
MD1_ram_block1a27_clock_0 = VD1__clk0;
MD1_ram_block1a27_PORT_A_data_out = MEMORY(MD1_ram_block1a27_PORT_A_data_in_reg, , MD1_ram_block1a27_PORT_A_address_reg, MD1_ram_block1a27_PORT_B_address_reg, MD1_ram_block1a27_PORT_A_write_enable_reg, , MD1_ram_block1a27_PORT_A_byte_mask_reg, , MD1_ram_block1a27_clock_0, , , , , );
MD1_ram_block1a27 = MD1_ram_block1a27_PORT_A_data_out[0];


--MD1_ram_block1a91 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a91
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a91_PORT_A_data_in = H1_M_st_data[27];
MD1_ram_block1a91_PORT_A_data_in_reg = DFFE(MD1_ram_block1a91_PORT_A_data_in, MD1_ram_block1a91_clock_0, , , );
MD1_ram_block1a91_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a91_PORT_A_address_reg = DFFE(MD1_ram_block1a91_PORT_A_address, MD1_ram_block1a91_clock_0, , , );
MD1_ram_block1a91_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a91_PORT_B_address_reg = DFFE(MD1_ram_block1a91_PORT_B_address, MD1_ram_block1a91_clock_0, , , );
MD1_ram_block1a91_PORT_A_write_enable = ND1L3;
MD1_ram_block1a91_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a91_PORT_A_write_enable, MD1_ram_block1a91_clock_0, , , );
MD1_ram_block1a91_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a91_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a91_PORT_A_byte_mask, MD1_ram_block1a91_clock_0, , , );
MD1_ram_block1a91_clock_0 = VD1__clk0;
MD1_ram_block1a91_PORT_A_data_out = MEMORY(MD1_ram_block1a91_PORT_A_data_in_reg, , MD1_ram_block1a91_PORT_A_address_reg, MD1_ram_block1a91_PORT_B_address_reg, MD1_ram_block1a91_PORT_A_write_enable_reg, , MD1_ram_block1a91_PORT_A_byte_mask_reg, , MD1_ram_block1a91_clock_0, , , , , );
MD1_ram_block1a91 = MD1_ram_block1a91_PORT_A_data_out[0];


--MD1_ram_block1a59 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a59
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a59_PORT_A_data_in = H1_M_st_data[27];
MD1_ram_block1a59_PORT_A_data_in_reg = DFFE(MD1_ram_block1a59_PORT_A_data_in, MD1_ram_block1a59_clock_0, , , );
MD1_ram_block1a59_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a59_PORT_A_address_reg = DFFE(MD1_ram_block1a59_PORT_A_address, MD1_ram_block1a59_clock_0, , , );
MD1_ram_block1a59_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a59_PORT_B_address_reg = DFFE(MD1_ram_block1a59_PORT_B_address, MD1_ram_block1a59_clock_0, , , );
MD1_ram_block1a59_PORT_A_write_enable = ND1L2;
MD1_ram_block1a59_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a59_PORT_A_write_enable, MD1_ram_block1a59_clock_0, , , );
MD1_ram_block1a59_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a59_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a59_PORT_A_byte_mask, MD1_ram_block1a59_clock_0, , , );
MD1_ram_block1a59_clock_0 = VD1__clk0;
MD1_ram_block1a59_PORT_A_data_out = MEMORY(MD1_ram_block1a59_PORT_A_data_in_reg, , MD1_ram_block1a59_PORT_A_address_reg, MD1_ram_block1a59_PORT_B_address_reg, MD1_ram_block1a59_PORT_A_write_enable_reg, , MD1_ram_block1a59_PORT_A_byte_mask_reg, , MD1_ram_block1a59_clock_0, , , , , );
MD1_ram_block1a59 = MD1_ram_block1a59_PORT_A_data_out[0];


--MD1_ram_block1a123 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a123
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a123_PORT_A_data_in = H1_M_st_data[27];
MD1_ram_block1a123_PORT_A_data_in_reg = DFFE(MD1_ram_block1a123_PORT_A_data_in, MD1_ram_block1a123_clock_0, , , );
MD1_ram_block1a123_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a123_PORT_A_address_reg = DFFE(MD1_ram_block1a123_PORT_A_address, MD1_ram_block1a123_clock_0, , , );
MD1_ram_block1a123_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a123_PORT_B_address_reg = DFFE(MD1_ram_block1a123_PORT_B_address, MD1_ram_block1a123_clock_0, , , );
MD1_ram_block1a123_PORT_A_write_enable = ND1L4;
MD1_ram_block1a123_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a123_PORT_A_write_enable, MD1_ram_block1a123_clock_0, , , );
MD1_ram_block1a123_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a123_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a123_PORT_A_byte_mask, MD1_ram_block1a123_clock_0, , , );
MD1_ram_block1a123_clock_0 = VD1__clk0;
MD1_ram_block1a123_PORT_A_data_out = MEMORY(MD1_ram_block1a123_PORT_A_data_in_reg, , MD1_ram_block1a123_PORT_A_address_reg, MD1_ram_block1a123_PORT_B_address_reg, MD1_ram_block1a123_PORT_A_write_enable_reg, , MD1_ram_block1a123_PORT_A_byte_mask_reg, , MD1_ram_block1a123_clock_0, , , , , );
MD1_ram_block1a123 = MD1_ram_block1a123_PORT_A_data_out[0];


--PD1L82 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w27_n0_mux_dataout~25
PD1L82 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a123 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a59 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a91 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a27 );


--J1_registered_cpu_data_master_readdata[27] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[27]
J1_registered_cpu_data_master_readdata[27] = DFFEAS(J1L852, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_incoming_ext_ram_bus_data[27] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[27]
N1_incoming_ext_ram_bus_data[27] = DFFEAS(A1L172, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_incoming_ext_flash_bus_data[3] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[3]
M1_incoming_ext_flash_bus_data[3] = DFFEAS(A1L28, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L661 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[27]~3177
J1L661 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[27]) # M1_cpu_data_master_requests_ext_flash_s1 & M1_incoming_ext_flash_bus_data[3] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[27]);


--J1L761 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[27]~3178
J1L761 = J1L661 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[27]);


--J1L861 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[27]~3179
J1L861 = J1L761 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[27]) # Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & PD1L82 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[27]) );


--ZC1_q_a[27] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[27]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[27] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[27], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L82, NC1_MonDReg[27], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[27] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[27]
ZC1_q_b[27] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[27], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L82, NC1_MonDReg[27], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[27] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[27]
J1_cpu_data_master_readdata[27] = ZC1_q_a[27] & ( J1L281 & J1L861 & (!L1L81 # !J1L881) ) # !ZC1_q_a[27] & ( J1L281 & !J1L881 & J1L861 );


--J1_registered_cpu_data_master_readdata[11] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[11]
J1_registered_cpu_data_master_readdata[11] = DFFEAS(J1L242, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--MD1_ram_block1a11 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a11
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a11_PORT_A_data_in = H1_M_st_data[11];
MD1_ram_block1a11_PORT_A_data_in_reg = DFFE(MD1_ram_block1a11_PORT_A_data_in, MD1_ram_block1a11_clock_0, , , );
MD1_ram_block1a11_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a11_PORT_A_address_reg = DFFE(MD1_ram_block1a11_PORT_A_address, MD1_ram_block1a11_clock_0, , , );
MD1_ram_block1a11_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a11_PORT_B_address_reg = DFFE(MD1_ram_block1a11_PORT_B_address, MD1_ram_block1a11_clock_0, , , );
MD1_ram_block1a11_PORT_A_write_enable = ND1L1;
MD1_ram_block1a11_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a11_PORT_A_write_enable, MD1_ram_block1a11_clock_0, , , );
MD1_ram_block1a11_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a11_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a11_PORT_A_byte_mask, MD1_ram_block1a11_clock_0, , , );
MD1_ram_block1a11_clock_0 = VD1__clk0;
MD1_ram_block1a11_PORT_A_data_out = MEMORY(MD1_ram_block1a11_PORT_A_data_in_reg, , MD1_ram_block1a11_PORT_A_address_reg, MD1_ram_block1a11_PORT_B_address_reg, MD1_ram_block1a11_PORT_A_write_enable_reg, , MD1_ram_block1a11_PORT_A_byte_mask_reg, , MD1_ram_block1a11_clock_0, , , , , );
MD1_ram_block1a11 = MD1_ram_block1a11_PORT_A_data_out[0];


--MD1_ram_block1a75 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a75
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a75_PORT_A_data_in = H1_M_st_data[11];
MD1_ram_block1a75_PORT_A_data_in_reg = DFFE(MD1_ram_block1a75_PORT_A_data_in, MD1_ram_block1a75_clock_0, , , );
MD1_ram_block1a75_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a75_PORT_A_address_reg = DFFE(MD1_ram_block1a75_PORT_A_address, MD1_ram_block1a75_clock_0, , , );
MD1_ram_block1a75_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a75_PORT_B_address_reg = DFFE(MD1_ram_block1a75_PORT_B_address, MD1_ram_block1a75_clock_0, , , );
MD1_ram_block1a75_PORT_A_write_enable = ND1L3;
MD1_ram_block1a75_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a75_PORT_A_write_enable, MD1_ram_block1a75_clock_0, , , );
MD1_ram_block1a75_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a75_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a75_PORT_A_byte_mask, MD1_ram_block1a75_clock_0, , , );
MD1_ram_block1a75_clock_0 = VD1__clk0;
MD1_ram_block1a75_PORT_A_data_out = MEMORY(MD1_ram_block1a75_PORT_A_data_in_reg, , MD1_ram_block1a75_PORT_A_address_reg, MD1_ram_block1a75_PORT_B_address_reg, MD1_ram_block1a75_PORT_A_write_enable_reg, , MD1_ram_block1a75_PORT_A_byte_mask_reg, , MD1_ram_block1a75_clock_0, , , , , );
MD1_ram_block1a75 = MD1_ram_block1a75_PORT_A_data_out[0];


--MD1_ram_block1a43 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a43
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a43_PORT_A_data_in = H1_M_st_data[11];
MD1_ram_block1a43_PORT_A_data_in_reg = DFFE(MD1_ram_block1a43_PORT_A_data_in, MD1_ram_block1a43_clock_0, , , );
MD1_ram_block1a43_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a43_PORT_A_address_reg = DFFE(MD1_ram_block1a43_PORT_A_address, MD1_ram_block1a43_clock_0, , , );
MD1_ram_block1a43_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a43_PORT_B_address_reg = DFFE(MD1_ram_block1a43_PORT_B_address, MD1_ram_block1a43_clock_0, , , );
MD1_ram_block1a43_PORT_A_write_enable = ND1L2;
MD1_ram_block1a43_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a43_PORT_A_write_enable, MD1_ram_block1a43_clock_0, , , );
MD1_ram_block1a43_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a43_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a43_PORT_A_byte_mask, MD1_ram_block1a43_clock_0, , , );
MD1_ram_block1a43_clock_0 = VD1__clk0;
MD1_ram_block1a43_PORT_A_data_out = MEMORY(MD1_ram_block1a43_PORT_A_data_in_reg, , MD1_ram_block1a43_PORT_A_address_reg, MD1_ram_block1a43_PORT_B_address_reg, MD1_ram_block1a43_PORT_A_write_enable_reg, , MD1_ram_block1a43_PORT_A_byte_mask_reg, , MD1_ram_block1a43_clock_0, , , , , );
MD1_ram_block1a43 = MD1_ram_block1a43_PORT_A_data_out[0];


--MD1_ram_block1a107 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a107
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a107_PORT_A_data_in = H1_M_st_data[11];
MD1_ram_block1a107_PORT_A_data_in_reg = DFFE(MD1_ram_block1a107_PORT_A_data_in, MD1_ram_block1a107_clock_0, , , );
MD1_ram_block1a107_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a107_PORT_A_address_reg = DFFE(MD1_ram_block1a107_PORT_A_address, MD1_ram_block1a107_clock_0, , , );
MD1_ram_block1a107_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a107_PORT_B_address_reg = DFFE(MD1_ram_block1a107_PORT_B_address, MD1_ram_block1a107_clock_0, , , );
MD1_ram_block1a107_PORT_A_write_enable = ND1L4;
MD1_ram_block1a107_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a107_PORT_A_write_enable, MD1_ram_block1a107_clock_0, , , );
MD1_ram_block1a107_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a107_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a107_PORT_A_byte_mask, MD1_ram_block1a107_clock_0, , , );
MD1_ram_block1a107_clock_0 = VD1__clk0;
MD1_ram_block1a107_PORT_A_data_out = MEMORY(MD1_ram_block1a107_PORT_A_data_in_reg, , MD1_ram_block1a107_PORT_A_address_reg, MD1_ram_block1a107_PORT_B_address_reg, MD1_ram_block1a107_PORT_A_write_enable_reg, , MD1_ram_block1a107_PORT_A_byte_mask_reg, , MD1_ram_block1a107_clock_0, , , , , );
MD1_ram_block1a107 = MD1_ram_block1a107_PORT_A_data_out[0];


--PD1L21 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w11_n0_mux_dataout~25
PD1L21 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a107 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a43 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a75 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a11 );


--N1_incoming_ext_ram_bus_data[11] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[11]
N1_incoming_ext_ram_bus_data[11] = DFFEAS(A1L782, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_1[3] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[3]
J1_dbs_8_reg_segment_1[3] = DFFEAS(M1_incoming_ext_flash_bus_data[3], VD1__clk0, !E1_data_out,  , J1L2,  ,  ,  ,  );


--J1L49 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~3180
J1L49 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[11]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_1[3] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[11]);


--J1L59 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~3181
J1L59 = J1L49 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[11]);


--P1_readdata[11] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[11]
P1_readdata[11] = DFFEAS(P1_read_mux_out[11], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L69 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~3182
J1L69 = P1_readdata[11] & ( J1L59 & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L21) ) # !P1_readdata[11] & ( !Q1_cpu_data_master_requests_high_res_timer_s1 & J1L59 & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L21) );


--FB1_readdata[11] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[11]
FB1_readdata[11] = DFFEAS(FB1_read_mux_out[11], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L79 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~3183
J1L79 = FB1_readdata[11] & ( J1L69 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[11]) ) # !FB1_readdata[11] & ( !GB1_cpu_data_master_requests_sys_clk_timer_s1 & J1L69 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[11]) );


--ZC1_q_a[11] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[11]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[11] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[11], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[11], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[11] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[11]
ZC1_q_b[11] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[11], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[11], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[11] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]
J1_cpu_data_master_readdata[11] = ZC1_q_a[11] & ( J1L88 & J1L79 & (!L1L81 # !J1L881) ) # !ZC1_q_a[11] & ( J1L88 & !J1L881 & J1L79 );


--FB1_readdata[3] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[3]
FB1_readdata[3] = DFFEAS(FB1_read_mux_out[3], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--P1_readdata[3] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[3]
P1_readdata[3] = DFFEAS(P1_read_mux_out[3], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--F1_readdata[3] is std_2s60:inst|button_pio:the_button_pio|readdata[3]
F1_readdata[3] = DFFEAS(F1L03, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L54 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[3]~3184
J1L54 = P1_readdata[3] & F1_readdata[3] & ( !GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[3] ) # !P1_readdata[3] & F1_readdata[3] & ( !Q1_cpu_data_master_requests_high_res_timer_s1 & (!GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[3]) ) # P1_readdata[3] & !F1_readdata[3] & ( !G1_cpu_data_master_requests_button_pio_s1 & (!GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[3]) ) # !P1_readdata[3] & !F1_readdata[3] & ( !Q1_cpu_data_master_requests_high_res_timer_s1 & !G1_cpu_data_master_requests_button_pio_s1 & (!GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[3]) );


--RD1_readdata[3] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[3]
RD1_readdata[3] = DFFEAS(RD1_selected_read_data[3], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_registered_cpu_data_master_readdata[3] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[3]
J1_registered_cpu_data_master_readdata[3] = DFFEAS(J1L432, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_incoming_ext_ram_bus_data[3] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[3]
N1_incoming_ext_ram_bus_data[3] = DFFEAS(A1L592, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_0[3] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[3]
J1_dbs_8_reg_segment_0[3] = DFFEAS(M1_incoming_ext_flash_bus_data[3], VD1__clk0, !E1_data_out,  , J1L1,  ,  ,  ,  );


--J1L64 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[3]~3185
J1L64 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[3]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_0[3] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[3]);


--MD1_ram_block1a3 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a3
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a3_PORT_A_data_in = H1_M_st_data[3];
MD1_ram_block1a3_PORT_A_data_in_reg = DFFE(MD1_ram_block1a3_PORT_A_data_in, MD1_ram_block1a3_clock_0, , , );
MD1_ram_block1a3_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a3_PORT_A_address_reg = DFFE(MD1_ram_block1a3_PORT_A_address, MD1_ram_block1a3_clock_0, , , );
MD1_ram_block1a3_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a3_PORT_B_address_reg = DFFE(MD1_ram_block1a3_PORT_B_address, MD1_ram_block1a3_clock_0, , , );
MD1_ram_block1a3_PORT_A_write_enable = ND1L1;
MD1_ram_block1a3_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a3_PORT_A_write_enable, MD1_ram_block1a3_clock_0, , , );
MD1_ram_block1a3_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a3_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a3_PORT_A_byte_mask, MD1_ram_block1a3_clock_0, , , );
MD1_ram_block1a3_clock_0 = VD1__clk0;
MD1_ram_block1a3_PORT_A_data_out = MEMORY(MD1_ram_block1a3_PORT_A_data_in_reg, , MD1_ram_block1a3_PORT_A_address_reg, MD1_ram_block1a3_PORT_B_address_reg, MD1_ram_block1a3_PORT_A_write_enable_reg, , MD1_ram_block1a3_PORT_A_byte_mask_reg, , MD1_ram_block1a3_clock_0, , , , , );
MD1_ram_block1a3 = MD1_ram_block1a3_PORT_A_data_out[0];


--MD1_ram_block1a67 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a67
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a67_PORT_A_data_in = H1_M_st_data[3];
MD1_ram_block1a67_PORT_A_data_in_reg = DFFE(MD1_ram_block1a67_PORT_A_data_in, MD1_ram_block1a67_clock_0, , , );
MD1_ram_block1a67_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a67_PORT_A_address_reg = DFFE(MD1_ram_block1a67_PORT_A_address, MD1_ram_block1a67_clock_0, , , );
MD1_ram_block1a67_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a67_PORT_B_address_reg = DFFE(MD1_ram_block1a67_PORT_B_address, MD1_ram_block1a67_clock_0, , , );
MD1_ram_block1a67_PORT_A_write_enable = ND1L3;
MD1_ram_block1a67_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a67_PORT_A_write_enable, MD1_ram_block1a67_clock_0, , , );
MD1_ram_block1a67_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a67_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a67_PORT_A_byte_mask, MD1_ram_block1a67_clock_0, , , );
MD1_ram_block1a67_clock_0 = VD1__clk0;
MD1_ram_block1a67_PORT_A_data_out = MEMORY(MD1_ram_block1a67_PORT_A_data_in_reg, , MD1_ram_block1a67_PORT_A_address_reg, MD1_ram_block1a67_PORT_B_address_reg, MD1_ram_block1a67_PORT_A_write_enable_reg, , MD1_ram_block1a67_PORT_A_byte_mask_reg, , MD1_ram_block1a67_clock_0, , , , , );
MD1_ram_block1a67 = MD1_ram_block1a67_PORT_A_data_out[0];


--MD1_ram_block1a35 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a35
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a35_PORT_A_data_in = H1_M_st_data[3];
MD1_ram_block1a35_PORT_A_data_in_reg = DFFE(MD1_ram_block1a35_PORT_A_data_in, MD1_ram_block1a35_clock_0, , , );
MD1_ram_block1a35_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a35_PORT_A_address_reg = DFFE(MD1_ram_block1a35_PORT_A_address, MD1_ram_block1a35_clock_0, , , );
MD1_ram_block1a35_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a35_PORT_B_address_reg = DFFE(MD1_ram_block1a35_PORT_B_address, MD1_ram_block1a35_clock_0, , , );
MD1_ram_block1a35_PORT_A_write_enable = ND1L2;
MD1_ram_block1a35_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a35_PORT_A_write_enable, MD1_ram_block1a35_clock_0, , , );
MD1_ram_block1a35_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a35_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a35_PORT_A_byte_mask, MD1_ram_block1a35_clock_0, , , );
MD1_ram_block1a35_clock_0 = VD1__clk0;
MD1_ram_block1a35_PORT_A_data_out = MEMORY(MD1_ram_block1a35_PORT_A_data_in_reg, , MD1_ram_block1a35_PORT_A_address_reg, MD1_ram_block1a35_PORT_B_address_reg, MD1_ram_block1a35_PORT_A_write_enable_reg, , MD1_ram_block1a35_PORT_A_byte_mask_reg, , MD1_ram_block1a35_clock_0, , , , , );
MD1_ram_block1a35 = MD1_ram_block1a35_PORT_A_data_out[0];


--MD1_ram_block1a99 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a99
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a99_PORT_A_data_in = H1_M_st_data[3];
MD1_ram_block1a99_PORT_A_data_in_reg = DFFE(MD1_ram_block1a99_PORT_A_data_in, MD1_ram_block1a99_clock_0, , , );
MD1_ram_block1a99_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a99_PORT_A_address_reg = DFFE(MD1_ram_block1a99_PORT_A_address, MD1_ram_block1a99_clock_0, , , );
MD1_ram_block1a99_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a99_PORT_B_address_reg = DFFE(MD1_ram_block1a99_PORT_B_address, MD1_ram_block1a99_clock_0, , , );
MD1_ram_block1a99_PORT_A_write_enable = ND1L4;
MD1_ram_block1a99_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a99_PORT_A_write_enable, MD1_ram_block1a99_clock_0, , , );
MD1_ram_block1a99_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a99_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a99_PORT_A_byte_mask, MD1_ram_block1a99_clock_0, , , );
MD1_ram_block1a99_clock_0 = VD1__clk0;
MD1_ram_block1a99_PORT_A_data_out = MEMORY(MD1_ram_block1a99_PORT_A_data_in_reg, , MD1_ram_block1a99_PORT_A_address_reg, MD1_ram_block1a99_PORT_B_address_reg, MD1_ram_block1a99_PORT_A_write_enable_reg, , MD1_ram_block1a99_PORT_A_byte_mask_reg, , MD1_ram_block1a99_clock_0, , , , , );
MD1_ram_block1a99 = MD1_ram_block1a99_PORT_A_data_out[0];


--PD1L4 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w3_n0_mux_dataout~25
PD1L4 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a99 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a35 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a67 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a3 );


--J1L74 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[3]~3186
J1L74 = J1L64 & PD1L4 & ( !N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[3] ) # J1L64 & !PD1L4 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[3]) );


--J1L84 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[3]~3187
J1L84 = J1L74 & ( !U1L23 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[3]) # U1L23 & T1_readdata[3] & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[3]) );


--J1L94 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[3]~3188
J1L94 = J1L84 & ( J1L03 & J1L54 & (!LB1_cpu_data_master_qualified_request_uart1_s1 # RD1_readdata[3]) );


--ZC1_q_a[3] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[3]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[3] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[3], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[3], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[3] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[3]
ZC1_q_b[3] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[3], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[3], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--CC1_oci_ienable[3] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[3]
CC1_oci_ienable[3] = AMPP_FUNCTION(VD1__clk0, CC1L9, E1_data_out, CC1L81);


--SB1L5 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[3]~1339
SB1L5 = AMPP_FUNCTION(!L1L81, !L1L01, !CC1L51, !CC1L61, !ZC1_q_a[3], !CC1_oci_ienable[3]);


--J1_cpu_data_master_readdata[3] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[3]
J1_cpu_data_master_readdata[3] = SB1L5 & ( J1L94 ) # !SB1L5 & ( J1L94 & (!L1_cpu_data_master_requests_cpu_jtag_debug_module # CC1_oci_single_step_mode & SB1L4) );


--MD1_ram_block1a19 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a19
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a19_PORT_A_data_in = H1_M_st_data[19];
MD1_ram_block1a19_PORT_A_data_in_reg = DFFE(MD1_ram_block1a19_PORT_A_data_in, MD1_ram_block1a19_clock_0, , , );
MD1_ram_block1a19_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a19_PORT_A_address_reg = DFFE(MD1_ram_block1a19_PORT_A_address, MD1_ram_block1a19_clock_0, , , );
MD1_ram_block1a19_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a19_PORT_B_address_reg = DFFE(MD1_ram_block1a19_PORT_B_address, MD1_ram_block1a19_clock_0, , , );
MD1_ram_block1a19_PORT_A_write_enable = ND1L1;
MD1_ram_block1a19_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a19_PORT_A_write_enable, MD1_ram_block1a19_clock_0, , , );
MD1_ram_block1a19_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a19_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a19_PORT_A_byte_mask, MD1_ram_block1a19_clock_0, , , );
MD1_ram_block1a19_clock_0 = VD1__clk0;
MD1_ram_block1a19_PORT_A_data_out = MEMORY(MD1_ram_block1a19_PORT_A_data_in_reg, , MD1_ram_block1a19_PORT_A_address_reg, MD1_ram_block1a19_PORT_B_address_reg, MD1_ram_block1a19_PORT_A_write_enable_reg, , MD1_ram_block1a19_PORT_A_byte_mask_reg, , MD1_ram_block1a19_clock_0, , , , , );
MD1_ram_block1a19 = MD1_ram_block1a19_PORT_A_data_out[0];


--MD1_ram_block1a83 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a83
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a83_PORT_A_data_in = H1_M_st_data[19];
MD1_ram_block1a83_PORT_A_data_in_reg = DFFE(MD1_ram_block1a83_PORT_A_data_in, MD1_ram_block1a83_clock_0, , , );
MD1_ram_block1a83_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a83_PORT_A_address_reg = DFFE(MD1_ram_block1a83_PORT_A_address, MD1_ram_block1a83_clock_0, , , );
MD1_ram_block1a83_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a83_PORT_B_address_reg = DFFE(MD1_ram_block1a83_PORT_B_address, MD1_ram_block1a83_clock_0, , , );
MD1_ram_block1a83_PORT_A_write_enable = ND1L3;
MD1_ram_block1a83_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a83_PORT_A_write_enable, MD1_ram_block1a83_clock_0, , , );
MD1_ram_block1a83_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a83_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a83_PORT_A_byte_mask, MD1_ram_block1a83_clock_0, , , );
MD1_ram_block1a83_clock_0 = VD1__clk0;
MD1_ram_block1a83_PORT_A_data_out = MEMORY(MD1_ram_block1a83_PORT_A_data_in_reg, , MD1_ram_block1a83_PORT_A_address_reg, MD1_ram_block1a83_PORT_B_address_reg, MD1_ram_block1a83_PORT_A_write_enable_reg, , MD1_ram_block1a83_PORT_A_byte_mask_reg, , MD1_ram_block1a83_clock_0, , , , , );
MD1_ram_block1a83 = MD1_ram_block1a83_PORT_A_data_out[0];


--MD1_ram_block1a51 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a51
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a51_PORT_A_data_in = H1_M_st_data[19];
MD1_ram_block1a51_PORT_A_data_in_reg = DFFE(MD1_ram_block1a51_PORT_A_data_in, MD1_ram_block1a51_clock_0, , , );
MD1_ram_block1a51_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a51_PORT_A_address_reg = DFFE(MD1_ram_block1a51_PORT_A_address, MD1_ram_block1a51_clock_0, , , );
MD1_ram_block1a51_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a51_PORT_B_address_reg = DFFE(MD1_ram_block1a51_PORT_B_address, MD1_ram_block1a51_clock_0, , , );
MD1_ram_block1a51_PORT_A_write_enable = ND1L2;
MD1_ram_block1a51_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a51_PORT_A_write_enable, MD1_ram_block1a51_clock_0, , , );
MD1_ram_block1a51_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a51_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a51_PORT_A_byte_mask, MD1_ram_block1a51_clock_0, , , );
MD1_ram_block1a51_clock_0 = VD1__clk0;
MD1_ram_block1a51_PORT_A_data_out = MEMORY(MD1_ram_block1a51_PORT_A_data_in_reg, , MD1_ram_block1a51_PORT_A_address_reg, MD1_ram_block1a51_PORT_B_address_reg, MD1_ram_block1a51_PORT_A_write_enable_reg, , MD1_ram_block1a51_PORT_A_byte_mask_reg, , MD1_ram_block1a51_clock_0, , , , , );
MD1_ram_block1a51 = MD1_ram_block1a51_PORT_A_data_out[0];


--MD1_ram_block1a115 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a115
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a115_PORT_A_data_in = H1_M_st_data[19];
MD1_ram_block1a115_PORT_A_data_in_reg = DFFE(MD1_ram_block1a115_PORT_A_data_in, MD1_ram_block1a115_clock_0, , , );
MD1_ram_block1a115_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a115_PORT_A_address_reg = DFFE(MD1_ram_block1a115_PORT_A_address, MD1_ram_block1a115_clock_0, , , );
MD1_ram_block1a115_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a115_PORT_B_address_reg = DFFE(MD1_ram_block1a115_PORT_B_address, MD1_ram_block1a115_clock_0, , , );
MD1_ram_block1a115_PORT_A_write_enable = ND1L4;
MD1_ram_block1a115_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a115_PORT_A_write_enable, MD1_ram_block1a115_clock_0, , , );
MD1_ram_block1a115_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a115_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a115_PORT_A_byte_mask, MD1_ram_block1a115_clock_0, , , );
MD1_ram_block1a115_clock_0 = VD1__clk0;
MD1_ram_block1a115_PORT_A_data_out = MEMORY(MD1_ram_block1a115_PORT_A_data_in_reg, , MD1_ram_block1a115_PORT_A_address_reg, MD1_ram_block1a115_PORT_B_address_reg, MD1_ram_block1a115_PORT_A_write_enable_reg, , MD1_ram_block1a115_PORT_A_byte_mask_reg, , MD1_ram_block1a115_clock_0, , , , , );
MD1_ram_block1a115 = MD1_ram_block1a115_PORT_A_data_out[0];


--PD1L02 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w19_n0_mux_dataout~25
PD1L02 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a115 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a51 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a83 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a19 );


--J1_registered_cpu_data_master_readdata[19] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[19]
J1_registered_cpu_data_master_readdata[19] = DFFEAS(J1L052, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_incoming_ext_ram_bus_data[19] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[19]
N1_incoming_ext_ram_bus_data[19] = DFFEAS(A1L972, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_2[3] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[3]
J1_dbs_8_reg_segment_2[3] = DFFEAS(M1_incoming_ext_flash_bus_data[3], VD1__clk0, !E1_data_out,  , J1L3,  ,  ,  ,  );


--J1L331 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[19]~3189
J1L331 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[19]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_2[3] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[19]);


--J1L431 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[19]~3190
J1L431 = J1L331 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[19]);


--J1L531 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[19]~3191
J1L531 = J1L431 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[19]) # Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & PD1L02 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[19]) );


--ZC1_q_a[19] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[19]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[19] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[19], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L72, NC1_MonDReg[19], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[19] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[19]
ZC1_q_b[19] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[19], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L72, NC1_MonDReg[19], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[19] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[19]
J1_cpu_data_master_readdata[19] = ZC1_q_a[19] & ( J1L021 & J1L531 & (!L1L81 # !J1L881) ) # !ZC1_q_a[19] & ( !J1L881 & J1L021 & J1L531 );


--VB1_q_b[9] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[9] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[9], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L697 is std_2s60:inst|cpu:the_cpu|F_iw[9]~956
H1L697 = AMPP_FUNCTION(!VB1_q_b[9], !H1L7981);


--H1L8351 is std_2s60:inst|cpu:the_cpu|add~2372
H1L8351 = AMPP_FUNCTION(!H1_F_pc[1], H1L1351);

--H1L9351 is std_2s60:inst|cpu:the_cpu|add~2373
H1L9351 = AMPP_FUNCTION(!H1_F_pc[1], H1L1351);


--H1L2451 is std_2s60:inst|cpu:the_cpu|add~2376
H1L2451 = AMPP_FUNCTION(!VB1_q_b[9], !H1L8351, H1L5351);

--H1L3451 is std_2s60:inst|cpu:the_cpu|add~2377
H1L3451 = AMPP_FUNCTION(!VB1_q_b[9], !H1L8351, H1L5351);


--P1_timeout_occurred is std_2s60:inst|high_res_timer:the_high_res_timer|timeout_occurred
P1_timeout_occurred = DFFEAS(P1L523, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--P1_control_register[0] is std_2s60:inst|high_res_timer:the_high_res_timer|control_register[0]
P1_control_register[0] = DFFEAS(H1_M_st_data[0], VD1__clk0, !E1_data_out,  , P1_control_wr_strobe,  ,  ,  ,  );


--H1_M_ipending_reg_nxt[3] is std_2s60:inst|cpu:the_cpu|M_ipending_reg_nxt[3]
H1_M_ipending_reg_nxt[3] = AMPP_FUNCTION(!H1_M_ienable_reg[3], !CC1_oci_ienable[3], !P1_timeout_occurred, !P1_control_register[0]);


--H1_F_issue is std_2s60:inst|cpu:the_cpu|F_issue
H1_F_issue = AMPP_FUNCTION(!H1_D_valid, !H1L028, !H1L128, !H1_F_ic_hit);


--H1L73 is std_2s60:inst|cpu:the_cpu|D_ctrl_flush_pipe_always~327
H1L73 = AMPP_FUNCTION(!H1_D_iw[14], !H1_D_iw[15], !H1_D_iw[13], !H1_D_iw[11]);


--H1L83 is std_2s60:inst|cpu:the_cpu|D_ctrl_flush_pipe_always~328
H1L83 = AMPP_FUNCTION(!H1_D_iw[16], !H1_D_iw[11], !H1_D_iw[13], !H1L55, !H1L73);


--H1L031 is std_2s60:inst|cpu:the_cpu|D_op_rsv63~1150
H1L031 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[3], !H1_D_iw[4], !H1_D_iw[5]);


--H1_D_op_wrctl is std_2s60:inst|cpu:the_cpu|D_op_wrctl
H1_D_op_wrctl = AMPP_FUNCTION(!H1_D_iw[16], !H1_D_iw[14], !H1_D_iw[13], !H1L211, !H1L0091);


--H1L93 is std_2s60:inst|cpu:the_cpu|D_ctrl_flush_pipe_always~329
H1L93 = AMPP_FUNCTION(!H1L801, !H1L34, !H1L83, !H1L031, !H1_D_op_wrctl);


--PC1_sr[34] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[34]
PC1_sr[34] = AMPP_FUNCTION(A1L5, PC1L711, !D1L2, PC1L29);


--D1_jtag_debug_mode is sld_hub:sld_hub_inst|jtag_debug_mode
D1_jtag_debug_mode = AMPP_FUNCTION(A1L5, D1L33, AE1_state[0]);


--WD5_Q[0] is sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]
WD5_Q[0] = AMPP_FUNCTION(A1L5, BE1_dffe1a[1], !D1L2, D1L1);


--PC1L95 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|rtl~1504
PC1L95 = AMPP_FUNCTION(!D1_jtag_debug_mode_usr1, !WD6_Q[0], !D1_jtag_debug_mode, !WD5_Q[0]);


--PC1_sr[35] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[35]
PC1_sr[35] = AMPP_FUNCTION(A1L5, PC1L76, !D1L2, PC1L26);


--PC1_dr_update2 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|dr_update2
PC1_dr_update2 = AMPP_FUNCTION(VD1__clk0, PC1_dr_update1);


--PC1_dr_update1 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|dr_update1
PC1_dr_update1 = AMPP_FUNCTION(VD1__clk0, PC1_st_updatedr);


--PC1L85 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jxdr~0
PC1L85 = AMPP_FUNCTION(!PC1_dr_update2, !PC1_dr_update1);


--WD1_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]
WD1_Q[1] = AMPP_FUNCTION(A1L5, D1L12, !D1L2, D1L42);


--PC1_st_updateir is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|st_updateir
PC1_st_updateir = AMPP_FUNCTION(A1L5, PC1L451, PC1L8, A1L8);


--PC1L61 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|ir[1]~0
PC1L61 = AMPP_FUNCTION(!D1L2, !PC1_st_updateir);


--WD1_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]
WD1_Q[0] = AMPP_FUNCTION(A1L5, D1L02, !D1L2, D1L42);


--PC1_sr[21] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[21]
PC1_sr[21] = AMPP_FUNCTION(A1L5, PC1L811, !D1L2, PC1L29);


--PC1_sr[20] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[20]
PC1_sr[20] = AMPP_FUNCTION(A1L5, PC1L911, !D1L2, PC1L29);


--PC1L83Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[19]~reg0
PC1L83Q = AMPP_FUNCTION(A1L8, PC1_sr[19], PC1L95);


--PC1L73Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[18]~reg0
PC1L73Q = AMPP_FUNCTION(A1L8, PC1_sr[18], PC1L95);


--FC1L11 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent~7
FC1L11 = AMPP_FUNCTION(!FC1_probepresent, !PC1L83Q, !PC1L73Q);


--BE1_dffe1a[7] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_tqe:auto_generated|dffe1a[7]
BE1_dffe1a[7] = AMPP_FUNCTION(A1L5, BE1_w_anode78w[3], !D1L2, D1L6);


--D1_OK_TO_UPDATE_IR_Q is sld_hub:sld_hub_inst|OK_TO_UPDATE_IR_Q
D1_OK_TO_UPDATE_IR_Q = AMPP_FUNCTION(A1L5, D1L53, D1L73);


--D1L3 is sld_hub:sld_hub_inst|comb~7
D1L3 = AMPP_FUNCTION(!AE1_state[8], !WD5_Q[0], !D1_OK_TO_UPDATE_IR_Q);


--AE1_state[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]
AE1_state[0] = AMPP_FUNCTION(A1L5, AE1L13);


--AE1_state[15] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]
AE1_state[15] = AMPP_FUNCTION(A1L5, AE1L03, !A1L7);


--AE1L81 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~5
AE1L81 = AMPP_FUNCTION(!AE1_state[1], !AE1_state[8], !AE1_state[0], !AE1_state[15]);


--H1_E_ctrl_break is std_2s60:inst|cpu:the_cpu|E_ctrl_break
H1_E_ctrl_break = AMPP_FUNCTION(VD1__clk0, H1L52, E1_data_out, H1_M_stall);


--CC1L91 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|take_action_ocireg~9
CC1L91 = AMPP_FUNCTION(!H1_d_write, !H1_hbreak_enabled, !L1L13, !L1L01, !CC1L51, !CC1L61);


--MD1_ram_block1a28 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a28
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a28_PORT_A_data_in = H1_M_st_data[28];
MD1_ram_block1a28_PORT_A_data_in_reg = DFFE(MD1_ram_block1a28_PORT_A_data_in, MD1_ram_block1a28_clock_0, , , );
MD1_ram_block1a28_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a28_PORT_A_address_reg = DFFE(MD1_ram_block1a28_PORT_A_address, MD1_ram_block1a28_clock_0, , , );
MD1_ram_block1a28_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a28_PORT_B_address_reg = DFFE(MD1_ram_block1a28_PORT_B_address, MD1_ram_block1a28_clock_0, , , );
MD1_ram_block1a28_PORT_A_write_enable = ND1L1;
MD1_ram_block1a28_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a28_PORT_A_write_enable, MD1_ram_block1a28_clock_0, , , );
MD1_ram_block1a28_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a28_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a28_PORT_A_byte_mask, MD1_ram_block1a28_clock_0, , , );
MD1_ram_block1a28_clock_0 = VD1__clk0;
MD1_ram_block1a28_PORT_A_data_out = MEMORY(MD1_ram_block1a28_PORT_A_data_in_reg, , MD1_ram_block1a28_PORT_A_address_reg, MD1_ram_block1a28_PORT_B_address_reg, MD1_ram_block1a28_PORT_A_write_enable_reg, , MD1_ram_block1a28_PORT_A_byte_mask_reg, , MD1_ram_block1a28_clock_0, , , , , );
MD1_ram_block1a28 = MD1_ram_block1a28_PORT_A_data_out[0];


--MD1_ram_block1a92 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a92
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a92_PORT_A_data_in = H1_M_st_data[28];
MD1_ram_block1a92_PORT_A_data_in_reg = DFFE(MD1_ram_block1a92_PORT_A_data_in, MD1_ram_block1a92_clock_0, , , );
MD1_ram_block1a92_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a92_PORT_A_address_reg = DFFE(MD1_ram_block1a92_PORT_A_address, MD1_ram_block1a92_clock_0, , , );
MD1_ram_block1a92_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a92_PORT_B_address_reg = DFFE(MD1_ram_block1a92_PORT_B_address, MD1_ram_block1a92_clock_0, , , );
MD1_ram_block1a92_PORT_A_write_enable = ND1L3;
MD1_ram_block1a92_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a92_PORT_A_write_enable, MD1_ram_block1a92_clock_0, , , );
MD1_ram_block1a92_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a92_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a92_PORT_A_byte_mask, MD1_ram_block1a92_clock_0, , , );
MD1_ram_block1a92_clock_0 = VD1__clk0;
MD1_ram_block1a92_PORT_A_data_out = MEMORY(MD1_ram_block1a92_PORT_A_data_in_reg, , MD1_ram_block1a92_PORT_A_address_reg, MD1_ram_block1a92_PORT_B_address_reg, MD1_ram_block1a92_PORT_A_write_enable_reg, , MD1_ram_block1a92_PORT_A_byte_mask_reg, , MD1_ram_block1a92_clock_0, , , , , );
MD1_ram_block1a92 = MD1_ram_block1a92_PORT_A_data_out[0];


--MD1_ram_block1a60 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a60
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a60_PORT_A_data_in = H1_M_st_data[28];
MD1_ram_block1a60_PORT_A_data_in_reg = DFFE(MD1_ram_block1a60_PORT_A_data_in, MD1_ram_block1a60_clock_0, , , );
MD1_ram_block1a60_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a60_PORT_A_address_reg = DFFE(MD1_ram_block1a60_PORT_A_address, MD1_ram_block1a60_clock_0, , , );
MD1_ram_block1a60_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a60_PORT_B_address_reg = DFFE(MD1_ram_block1a60_PORT_B_address, MD1_ram_block1a60_clock_0, , , );
MD1_ram_block1a60_PORT_A_write_enable = ND1L2;
MD1_ram_block1a60_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a60_PORT_A_write_enable, MD1_ram_block1a60_clock_0, , , );
MD1_ram_block1a60_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a60_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a60_PORT_A_byte_mask, MD1_ram_block1a60_clock_0, , , );
MD1_ram_block1a60_clock_0 = VD1__clk0;
MD1_ram_block1a60_PORT_A_data_out = MEMORY(MD1_ram_block1a60_PORT_A_data_in_reg, , MD1_ram_block1a60_PORT_A_address_reg, MD1_ram_block1a60_PORT_B_address_reg, MD1_ram_block1a60_PORT_A_write_enable_reg, , MD1_ram_block1a60_PORT_A_byte_mask_reg, , MD1_ram_block1a60_clock_0, , , , , );
MD1_ram_block1a60 = MD1_ram_block1a60_PORT_A_data_out[0];


--MD1_ram_block1a124 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a124
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a124_PORT_A_data_in = H1_M_st_data[28];
MD1_ram_block1a124_PORT_A_data_in_reg = DFFE(MD1_ram_block1a124_PORT_A_data_in, MD1_ram_block1a124_clock_0, , , );
MD1_ram_block1a124_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a124_PORT_A_address_reg = DFFE(MD1_ram_block1a124_PORT_A_address, MD1_ram_block1a124_clock_0, , , );
MD1_ram_block1a124_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a124_PORT_B_address_reg = DFFE(MD1_ram_block1a124_PORT_B_address, MD1_ram_block1a124_clock_0, , , );
MD1_ram_block1a124_PORT_A_write_enable = ND1L4;
MD1_ram_block1a124_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a124_PORT_A_write_enable, MD1_ram_block1a124_clock_0, , , );
MD1_ram_block1a124_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a124_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a124_PORT_A_byte_mask, MD1_ram_block1a124_clock_0, , , );
MD1_ram_block1a124_clock_0 = VD1__clk0;
MD1_ram_block1a124_PORT_A_data_out = MEMORY(MD1_ram_block1a124_PORT_A_data_in_reg, , MD1_ram_block1a124_PORT_A_address_reg, MD1_ram_block1a124_PORT_B_address_reg, MD1_ram_block1a124_PORT_A_write_enable_reg, , MD1_ram_block1a124_PORT_A_byte_mask_reg, , MD1_ram_block1a124_clock_0, , , , , );
MD1_ram_block1a124 = MD1_ram_block1a124_PORT_A_data_out[0];


--PD1L92 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w28_n0_mux_dataout~25
PD1L92 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a124 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a60 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a92 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a28 );


--J1_registered_cpu_data_master_readdata[28] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[28]
J1_registered_cpu_data_master_readdata[28] = DFFEAS(J1L952, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_incoming_ext_ram_bus_data[28] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[28]
N1_incoming_ext_ram_bus_data[28] = DFFEAS(A1L072, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_incoming_ext_flash_bus_data[4] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[4]
M1_incoming_ext_flash_bus_data[4] = DFFEAS(A1L18, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L071 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[28]~3192
J1L071 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[28]) # M1_cpu_data_master_requests_ext_flash_s1 & M1_incoming_ext_flash_bus_data[4] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[28]);


--J1L171 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[28]~3193
J1L171 = J1L071 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[28]);


--J1L271 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[28]~3194
J1L271 = J1L171 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[28]) # Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & PD1L92 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[28]) );


--ZC1_q_a[28] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[28]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[28] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[28], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L82, NC1_MonDReg[28], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[28] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[28]
ZC1_q_b[28] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[28], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L82, NC1_MonDReg[28], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[28] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[28]
J1_cpu_data_master_readdata[28] = ZC1_q_a[28] & ( J1L021 & J1L271 & (!L1L81 # !J1L881) ) # !ZC1_q_a[28] & ( !J1L881 & J1L021 & J1L271 );


--J1_registered_cpu_data_master_readdata[12] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[12]
J1_registered_cpu_data_master_readdata[12] = DFFEAS(J1L342, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--MD1_ram_block1a12 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a12
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a12_PORT_A_data_in = H1_M_st_data[12];
MD1_ram_block1a12_PORT_A_data_in_reg = DFFE(MD1_ram_block1a12_PORT_A_data_in, MD1_ram_block1a12_clock_0, , , );
MD1_ram_block1a12_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a12_PORT_A_address_reg = DFFE(MD1_ram_block1a12_PORT_A_address, MD1_ram_block1a12_clock_0, , , );
MD1_ram_block1a12_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a12_PORT_B_address_reg = DFFE(MD1_ram_block1a12_PORT_B_address, MD1_ram_block1a12_clock_0, , , );
MD1_ram_block1a12_PORT_A_write_enable = ND1L1;
MD1_ram_block1a12_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a12_PORT_A_write_enable, MD1_ram_block1a12_clock_0, , , );
MD1_ram_block1a12_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a12_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a12_PORT_A_byte_mask, MD1_ram_block1a12_clock_0, , , );
MD1_ram_block1a12_clock_0 = VD1__clk0;
MD1_ram_block1a12_PORT_A_data_out = MEMORY(MD1_ram_block1a12_PORT_A_data_in_reg, , MD1_ram_block1a12_PORT_A_address_reg, MD1_ram_block1a12_PORT_B_address_reg, MD1_ram_block1a12_PORT_A_write_enable_reg, , MD1_ram_block1a12_PORT_A_byte_mask_reg, , MD1_ram_block1a12_clock_0, , , , , );
MD1_ram_block1a12 = MD1_ram_block1a12_PORT_A_data_out[0];


--MD1_ram_block1a76 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a76
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a76_PORT_A_data_in = H1_M_st_data[12];
MD1_ram_block1a76_PORT_A_data_in_reg = DFFE(MD1_ram_block1a76_PORT_A_data_in, MD1_ram_block1a76_clock_0, , , );
MD1_ram_block1a76_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a76_PORT_A_address_reg = DFFE(MD1_ram_block1a76_PORT_A_address, MD1_ram_block1a76_clock_0, , , );
MD1_ram_block1a76_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a76_PORT_B_address_reg = DFFE(MD1_ram_block1a76_PORT_B_address, MD1_ram_block1a76_clock_0, , , );
MD1_ram_block1a76_PORT_A_write_enable = ND1L3;
MD1_ram_block1a76_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a76_PORT_A_write_enable, MD1_ram_block1a76_clock_0, , , );
MD1_ram_block1a76_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a76_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a76_PORT_A_byte_mask, MD1_ram_block1a76_clock_0, , , );
MD1_ram_block1a76_clock_0 = VD1__clk0;
MD1_ram_block1a76_PORT_A_data_out = MEMORY(MD1_ram_block1a76_PORT_A_data_in_reg, , MD1_ram_block1a76_PORT_A_address_reg, MD1_ram_block1a76_PORT_B_address_reg, MD1_ram_block1a76_PORT_A_write_enable_reg, , MD1_ram_block1a76_PORT_A_byte_mask_reg, , MD1_ram_block1a76_clock_0, , , , , );
MD1_ram_block1a76 = MD1_ram_block1a76_PORT_A_data_out[0];


--MD1_ram_block1a44 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a44
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a44_PORT_A_data_in = H1_M_st_data[12];
MD1_ram_block1a44_PORT_A_data_in_reg = DFFE(MD1_ram_block1a44_PORT_A_data_in, MD1_ram_block1a44_clock_0, , , );
MD1_ram_block1a44_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a44_PORT_A_address_reg = DFFE(MD1_ram_block1a44_PORT_A_address, MD1_ram_block1a44_clock_0, , , );
MD1_ram_block1a44_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a44_PORT_B_address_reg = DFFE(MD1_ram_block1a44_PORT_B_address, MD1_ram_block1a44_clock_0, , , );
MD1_ram_block1a44_PORT_A_write_enable = ND1L2;
MD1_ram_block1a44_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a44_PORT_A_write_enable, MD1_ram_block1a44_clock_0, , , );
MD1_ram_block1a44_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a44_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a44_PORT_A_byte_mask, MD1_ram_block1a44_clock_0, , , );
MD1_ram_block1a44_clock_0 = VD1__clk0;
MD1_ram_block1a44_PORT_A_data_out = MEMORY(MD1_ram_block1a44_PORT_A_data_in_reg, , MD1_ram_block1a44_PORT_A_address_reg, MD1_ram_block1a44_PORT_B_address_reg, MD1_ram_block1a44_PORT_A_write_enable_reg, , MD1_ram_block1a44_PORT_A_byte_mask_reg, , MD1_ram_block1a44_clock_0, , , , , );
MD1_ram_block1a44 = MD1_ram_block1a44_PORT_A_data_out[0];


--MD1_ram_block1a108 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a108
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a108_PORT_A_data_in = H1_M_st_data[12];
MD1_ram_block1a108_PORT_A_data_in_reg = DFFE(MD1_ram_block1a108_PORT_A_data_in, MD1_ram_block1a108_clock_0, , , );
MD1_ram_block1a108_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a108_PORT_A_address_reg = DFFE(MD1_ram_block1a108_PORT_A_address, MD1_ram_block1a108_clock_0, , , );
MD1_ram_block1a108_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a108_PORT_B_address_reg = DFFE(MD1_ram_block1a108_PORT_B_address, MD1_ram_block1a108_clock_0, , , );
MD1_ram_block1a108_PORT_A_write_enable = ND1L4;
MD1_ram_block1a108_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a108_PORT_A_write_enable, MD1_ram_block1a108_clock_0, , , );
MD1_ram_block1a108_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a108_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a108_PORT_A_byte_mask, MD1_ram_block1a108_clock_0, , , );
MD1_ram_block1a108_clock_0 = VD1__clk0;
MD1_ram_block1a108_PORT_A_data_out = MEMORY(MD1_ram_block1a108_PORT_A_data_in_reg, , MD1_ram_block1a108_PORT_A_address_reg, MD1_ram_block1a108_PORT_B_address_reg, MD1_ram_block1a108_PORT_A_write_enable_reg, , MD1_ram_block1a108_PORT_A_byte_mask_reg, , MD1_ram_block1a108_clock_0, , , , , );
MD1_ram_block1a108 = MD1_ram_block1a108_PORT_A_data_out[0];


--PD1L31 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w12_n0_mux_dataout~25
PD1L31 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a108 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a44 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a76 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a12 );


--N1_incoming_ext_ram_bus_data[12] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[12]
N1_incoming_ext_ram_bus_data[12] = DFFEAS(A1L682, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_1[4] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[4]
J1_dbs_8_reg_segment_1[4] = DFFEAS(M1_incoming_ext_flash_bus_data[4], VD1__clk0, !E1_data_out,  , J1L2,  ,  ,  ,  );


--J1L99 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~3195
J1L99 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[12]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_1[4] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[12]);


--J1L001 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~3196
J1L001 = J1L99 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[12]);


--P1_readdata[12] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[12]
P1_readdata[12] = DFFEAS(P1_read_mux_out[12], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L101 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~3197
J1L101 = P1_readdata[12] & ( J1L001 & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L31) ) # !P1_readdata[12] & ( !Q1_cpu_data_master_requests_high_res_timer_s1 & J1L001 & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L31) );


--FB1_readdata[12] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[12]
FB1_readdata[12] = DFFEAS(FB1_read_mux_out[12], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L201 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~3198
J1L201 = FB1_readdata[12] & ( J1L101 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[12]) ) # !FB1_readdata[12] & ( !GB1_cpu_data_master_requests_sys_clk_timer_s1 & J1L101 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[12]) );


--ZC1_q_a[12] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[12]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[12] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[12], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[12], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[12] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[12]
ZC1_q_b[12] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[12], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[12], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[12] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]
J1_cpu_data_master_readdata[12] = J1L201 & ZC1_q_a[12] & ( J1L88 & J1L681 & (!L1L81 # !J1L881) ) # J1L201 & !ZC1_q_a[12] & ( J1L88 & !J1L881 & J1L681 );


--RD1_readdata[4] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[4]
RD1_readdata[4] = DFFEAS(RD1_selected_read_data[4], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--P1_readdata[4] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[4]
P1_readdata[4] = DFFEAS(P1_read_mux_out[4], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L25 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[4]~3199
J1L25 = P1_readdata[4] & ( J1L681 & (!LB1_cpu_data_master_qualified_request_uart1_s1 # RD1_readdata[4]) ) # !P1_readdata[4] & ( !Q1_cpu_data_master_requests_high_res_timer_s1 & J1L681 & (!LB1_cpu_data_master_qualified_request_uart1_s1 # RD1_readdata[4]) );


--FB1_readdata[4] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[4]
FB1_readdata[4] = DFFEAS(FB1_read_mux_out[4], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_registered_cpu_data_master_readdata[4] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[4]
J1_registered_cpu_data_master_readdata[4] = DFFEAS(J1L532, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L35 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[4]~3200
J1L35 = !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[4]) # S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & J1_registered_cpu_data_master_readdata[4] & (!GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[4]);


--MD1_ram_block1a4 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a4
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a4_PORT_A_data_in = H1_M_st_data[4];
MD1_ram_block1a4_PORT_A_data_in_reg = DFFE(MD1_ram_block1a4_PORT_A_data_in, MD1_ram_block1a4_clock_0, , , );
MD1_ram_block1a4_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a4_PORT_A_address_reg = DFFE(MD1_ram_block1a4_PORT_A_address, MD1_ram_block1a4_clock_0, , , );
MD1_ram_block1a4_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a4_PORT_B_address_reg = DFFE(MD1_ram_block1a4_PORT_B_address, MD1_ram_block1a4_clock_0, , , );
MD1_ram_block1a4_PORT_A_write_enable = ND1L1;
MD1_ram_block1a4_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a4_PORT_A_write_enable, MD1_ram_block1a4_clock_0, , , );
MD1_ram_block1a4_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a4_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a4_PORT_A_byte_mask, MD1_ram_block1a4_clock_0, , , );
MD1_ram_block1a4_clock_0 = VD1__clk0;
MD1_ram_block1a4_PORT_A_data_out = MEMORY(MD1_ram_block1a4_PORT_A_data_in_reg, , MD1_ram_block1a4_PORT_A_address_reg, MD1_ram_block1a4_PORT_B_address_reg, MD1_ram_block1a4_PORT_A_write_enable_reg, , MD1_ram_block1a4_PORT_A_byte_mask_reg, , MD1_ram_block1a4_clock_0, , , , , );
MD1_ram_block1a4 = MD1_ram_block1a4_PORT_A_data_out[0];


--MD1_ram_block1a68 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a68
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a68_PORT_A_data_in = H1_M_st_data[4];
MD1_ram_block1a68_PORT_A_data_in_reg = DFFE(MD1_ram_block1a68_PORT_A_data_in, MD1_ram_block1a68_clock_0, , , );
MD1_ram_block1a68_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a68_PORT_A_address_reg = DFFE(MD1_ram_block1a68_PORT_A_address, MD1_ram_block1a68_clock_0, , , );
MD1_ram_block1a68_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a68_PORT_B_address_reg = DFFE(MD1_ram_block1a68_PORT_B_address, MD1_ram_block1a68_clock_0, , , );
MD1_ram_block1a68_PORT_A_write_enable = ND1L3;
MD1_ram_block1a68_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a68_PORT_A_write_enable, MD1_ram_block1a68_clock_0, , , );
MD1_ram_block1a68_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a68_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a68_PORT_A_byte_mask, MD1_ram_block1a68_clock_0, , , );
MD1_ram_block1a68_clock_0 = VD1__clk0;
MD1_ram_block1a68_PORT_A_data_out = MEMORY(MD1_ram_block1a68_PORT_A_data_in_reg, , MD1_ram_block1a68_PORT_A_address_reg, MD1_ram_block1a68_PORT_B_address_reg, MD1_ram_block1a68_PORT_A_write_enable_reg, , MD1_ram_block1a68_PORT_A_byte_mask_reg, , MD1_ram_block1a68_clock_0, , , , , );
MD1_ram_block1a68 = MD1_ram_block1a68_PORT_A_data_out[0];


--MD1_ram_block1a36 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a36
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a36_PORT_A_data_in = H1_M_st_data[4];
MD1_ram_block1a36_PORT_A_data_in_reg = DFFE(MD1_ram_block1a36_PORT_A_data_in, MD1_ram_block1a36_clock_0, , , );
MD1_ram_block1a36_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a36_PORT_A_address_reg = DFFE(MD1_ram_block1a36_PORT_A_address, MD1_ram_block1a36_clock_0, , , );
MD1_ram_block1a36_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a36_PORT_B_address_reg = DFFE(MD1_ram_block1a36_PORT_B_address, MD1_ram_block1a36_clock_0, , , );
MD1_ram_block1a36_PORT_A_write_enable = ND1L2;
MD1_ram_block1a36_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a36_PORT_A_write_enable, MD1_ram_block1a36_clock_0, , , );
MD1_ram_block1a36_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a36_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a36_PORT_A_byte_mask, MD1_ram_block1a36_clock_0, , , );
MD1_ram_block1a36_clock_0 = VD1__clk0;
MD1_ram_block1a36_PORT_A_data_out = MEMORY(MD1_ram_block1a36_PORT_A_data_in_reg, , MD1_ram_block1a36_PORT_A_address_reg, MD1_ram_block1a36_PORT_B_address_reg, MD1_ram_block1a36_PORT_A_write_enable_reg, , MD1_ram_block1a36_PORT_A_byte_mask_reg, , MD1_ram_block1a36_clock_0, , , , , );
MD1_ram_block1a36 = MD1_ram_block1a36_PORT_A_data_out[0];


--MD1_ram_block1a100 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a100
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a100_PORT_A_data_in = H1_M_st_data[4];
MD1_ram_block1a100_PORT_A_data_in_reg = DFFE(MD1_ram_block1a100_PORT_A_data_in, MD1_ram_block1a100_clock_0, , , );
MD1_ram_block1a100_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a100_PORT_A_address_reg = DFFE(MD1_ram_block1a100_PORT_A_address, MD1_ram_block1a100_clock_0, , , );
MD1_ram_block1a100_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a100_PORT_B_address_reg = DFFE(MD1_ram_block1a100_PORT_B_address, MD1_ram_block1a100_clock_0, , , );
MD1_ram_block1a100_PORT_A_write_enable = ND1L4;
MD1_ram_block1a100_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a100_PORT_A_write_enable, MD1_ram_block1a100_clock_0, , , );
MD1_ram_block1a100_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a100_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a100_PORT_A_byte_mask, MD1_ram_block1a100_clock_0, , , );
MD1_ram_block1a100_clock_0 = VD1__clk0;
MD1_ram_block1a100_PORT_A_data_out = MEMORY(MD1_ram_block1a100_PORT_A_data_in_reg, , MD1_ram_block1a100_PORT_A_address_reg, MD1_ram_block1a100_PORT_B_address_reg, MD1_ram_block1a100_PORT_A_write_enable_reg, , MD1_ram_block1a100_PORT_A_byte_mask_reg, , MD1_ram_block1a100_clock_0, , , , , );
MD1_ram_block1a100 = MD1_ram_block1a100_PORT_A_data_out[0];


--PD1L5 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w4_n0_mux_dataout~25
PD1L5 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a100 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a36 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a68 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a4 );


--N1_incoming_ext_ram_bus_data[4] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[4]
N1_incoming_ext_ram_bus_data[4] = DFFEAS(A1L492, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_0[4] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[4]
J1_dbs_8_reg_segment_0[4] = DFFEAS(M1_incoming_ext_flash_bus_data[4], VD1__clk0, !E1_data_out,  , J1L1,  ,  ,  ,  );


--J1L45 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[4]~3201
J1L45 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[4]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_0[4] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[4]);


--J1L55 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[4]~3202
J1L55 = J1L45 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[4]);


--J1L65 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[4]~3203
J1L65 = J1L55 & ( !U1L23 & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L5) # U1L23 & T1_readdata[4] & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L5) );


--CC1_oci_ienable[4] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[4]
CC1_oci_ienable[4] = AMPP_FUNCTION(VD1__clk0, CC1L11, E1_data_out, CC1L81);


--ZC1_q_a[4] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[4]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[4] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[4], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[4], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[4] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[4]
ZC1_q_b[4] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[4], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[4], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--K1L021 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata~1325
K1L021 = CC1_oci_ienable[4] & ZC1_q_a[4] & ( !L1L81 ) # !CC1_oci_ienable[4] & ZC1_q_a[4] & ( !L1L81 # L1L01 & CC1L51 & CC1L61 ) # !CC1_oci_ienable[4] & !ZC1_q_a[4] & ( L1L81 & L1L01 & CC1L51 & CC1L61 );


--J1_cpu_data_master_readdata[4] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[4]
J1_cpu_data_master_readdata[4] = J1L65 & K1L021 & ( J1L15 & J1L25 & J1L35 ) # J1L65 & !K1L021 & ( !L1_cpu_data_master_requests_cpu_jtag_debug_module & J1L15 & J1L25 & J1L35 );


--MD1_ram_block1a20 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a20
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a20_PORT_A_data_in = H1_M_st_data[20];
MD1_ram_block1a20_PORT_A_data_in_reg = DFFE(MD1_ram_block1a20_PORT_A_data_in, MD1_ram_block1a20_clock_0, , , );
MD1_ram_block1a20_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a20_PORT_A_address_reg = DFFE(MD1_ram_block1a20_PORT_A_address, MD1_ram_block1a20_clock_0, , , );
MD1_ram_block1a20_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a20_PORT_B_address_reg = DFFE(MD1_ram_block1a20_PORT_B_address, MD1_ram_block1a20_clock_0, , , );
MD1_ram_block1a20_PORT_A_write_enable = ND1L1;
MD1_ram_block1a20_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a20_PORT_A_write_enable, MD1_ram_block1a20_clock_0, , , );
MD1_ram_block1a20_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a20_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a20_PORT_A_byte_mask, MD1_ram_block1a20_clock_0, , , );
MD1_ram_block1a20_clock_0 = VD1__clk0;
MD1_ram_block1a20_PORT_A_data_out = MEMORY(MD1_ram_block1a20_PORT_A_data_in_reg, , MD1_ram_block1a20_PORT_A_address_reg, MD1_ram_block1a20_PORT_B_address_reg, MD1_ram_block1a20_PORT_A_write_enable_reg, , MD1_ram_block1a20_PORT_A_byte_mask_reg, , MD1_ram_block1a20_clock_0, , , , , );
MD1_ram_block1a20 = MD1_ram_block1a20_PORT_A_data_out[0];


--MD1_ram_block1a84 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a84
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a84_PORT_A_data_in = H1_M_st_data[20];
MD1_ram_block1a84_PORT_A_data_in_reg = DFFE(MD1_ram_block1a84_PORT_A_data_in, MD1_ram_block1a84_clock_0, , , );
MD1_ram_block1a84_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a84_PORT_A_address_reg = DFFE(MD1_ram_block1a84_PORT_A_address, MD1_ram_block1a84_clock_0, , , );
MD1_ram_block1a84_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a84_PORT_B_address_reg = DFFE(MD1_ram_block1a84_PORT_B_address, MD1_ram_block1a84_clock_0, , , );
MD1_ram_block1a84_PORT_A_write_enable = ND1L3;
MD1_ram_block1a84_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a84_PORT_A_write_enable, MD1_ram_block1a84_clock_0, , , );
MD1_ram_block1a84_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a84_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a84_PORT_A_byte_mask, MD1_ram_block1a84_clock_0, , , );
MD1_ram_block1a84_clock_0 = VD1__clk0;
MD1_ram_block1a84_PORT_A_data_out = MEMORY(MD1_ram_block1a84_PORT_A_data_in_reg, , MD1_ram_block1a84_PORT_A_address_reg, MD1_ram_block1a84_PORT_B_address_reg, MD1_ram_block1a84_PORT_A_write_enable_reg, , MD1_ram_block1a84_PORT_A_byte_mask_reg, , MD1_ram_block1a84_clock_0, , , , , );
MD1_ram_block1a84 = MD1_ram_block1a84_PORT_A_data_out[0];


--MD1_ram_block1a52 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a52
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a52_PORT_A_data_in = H1_M_st_data[20];
MD1_ram_block1a52_PORT_A_data_in_reg = DFFE(MD1_ram_block1a52_PORT_A_data_in, MD1_ram_block1a52_clock_0, , , );
MD1_ram_block1a52_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a52_PORT_A_address_reg = DFFE(MD1_ram_block1a52_PORT_A_address, MD1_ram_block1a52_clock_0, , , );
MD1_ram_block1a52_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a52_PORT_B_address_reg = DFFE(MD1_ram_block1a52_PORT_B_address, MD1_ram_block1a52_clock_0, , , );
MD1_ram_block1a52_PORT_A_write_enable = ND1L2;
MD1_ram_block1a52_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a52_PORT_A_write_enable, MD1_ram_block1a52_clock_0, , , );
MD1_ram_block1a52_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a52_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a52_PORT_A_byte_mask, MD1_ram_block1a52_clock_0, , , );
MD1_ram_block1a52_clock_0 = VD1__clk0;
MD1_ram_block1a52_PORT_A_data_out = MEMORY(MD1_ram_block1a52_PORT_A_data_in_reg, , MD1_ram_block1a52_PORT_A_address_reg, MD1_ram_block1a52_PORT_B_address_reg, MD1_ram_block1a52_PORT_A_write_enable_reg, , MD1_ram_block1a52_PORT_A_byte_mask_reg, , MD1_ram_block1a52_clock_0, , , , , );
MD1_ram_block1a52 = MD1_ram_block1a52_PORT_A_data_out[0];


--MD1_ram_block1a116 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a116
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a116_PORT_A_data_in = H1_M_st_data[20];
MD1_ram_block1a116_PORT_A_data_in_reg = DFFE(MD1_ram_block1a116_PORT_A_data_in, MD1_ram_block1a116_clock_0, , , );
MD1_ram_block1a116_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a116_PORT_A_address_reg = DFFE(MD1_ram_block1a116_PORT_A_address, MD1_ram_block1a116_clock_0, , , );
MD1_ram_block1a116_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a116_PORT_B_address_reg = DFFE(MD1_ram_block1a116_PORT_B_address, MD1_ram_block1a116_clock_0, , , );
MD1_ram_block1a116_PORT_A_write_enable = ND1L4;
MD1_ram_block1a116_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a116_PORT_A_write_enable, MD1_ram_block1a116_clock_0, , , );
MD1_ram_block1a116_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a116_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a116_PORT_A_byte_mask, MD1_ram_block1a116_clock_0, , , );
MD1_ram_block1a116_clock_0 = VD1__clk0;
MD1_ram_block1a116_PORT_A_data_out = MEMORY(MD1_ram_block1a116_PORT_A_data_in_reg, , MD1_ram_block1a116_PORT_A_address_reg, MD1_ram_block1a116_PORT_B_address_reg, MD1_ram_block1a116_PORT_A_write_enable_reg, , MD1_ram_block1a116_PORT_A_byte_mask_reg, , MD1_ram_block1a116_clock_0, , , , , );
MD1_ram_block1a116 = MD1_ram_block1a116_PORT_A_data_out[0];


--PD1L12 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w20_n0_mux_dataout~25
PD1L12 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a116 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a52 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a84 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a20 );


--J1_registered_cpu_data_master_readdata[20] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[20]
J1_registered_cpu_data_master_readdata[20] = DFFEAS(J1L152, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_incoming_ext_ram_bus_data[20] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[20]
N1_incoming_ext_ram_bus_data[20] = DFFEAS(A1L872, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_2[4] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[4]
J1_dbs_8_reg_segment_2[4] = DFFEAS(M1_incoming_ext_flash_bus_data[4], VD1__clk0, !E1_data_out,  , J1L3,  ,  ,  ,  );


--J1L731 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[20]~3204
J1L731 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[20]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_2[4] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[20]);


--J1L831 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[20]~3205
J1L831 = J1L731 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[20]);


--J1L931 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[20]~3206
J1L931 = J1L831 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[20]) # Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & PD1L12 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[20]) );


--ZC1_q_a[20] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[20]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[20] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[20], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L72, NC1_MonDReg[20], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[20] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[20]
ZC1_q_b[20] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[20], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L72, NC1_MonDReg[20], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[20] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[20]
J1_cpu_data_master_readdata[20] = ZC1_q_a[20] & ( J1L281 & J1L931 & (!L1L81 # !J1L881) ) # !ZC1_q_a[20] & ( J1L281 & !J1L881 & J1L931 );


--VB1_q_b[10] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[10] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[10], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L797 is std_2s60:inst|cpu:the_cpu|F_iw[10]~957
H1L797 = AMPP_FUNCTION(!VB1_q_b[10], !H1L7981);


--H1L6451 is std_2s60:inst|cpu:the_cpu|add~2380
H1L6451 = AMPP_FUNCTION(!H1_F_pc[2], H1L9351);

--H1L7451 is std_2s60:inst|cpu:the_cpu|add~2381
H1L7451 = AMPP_FUNCTION(!H1_F_pc[2], H1L9351);


--H1L0551 is std_2s60:inst|cpu:the_cpu|add~2384
H1L0551 = AMPP_FUNCTION(!VB1_q_b[10], !H1L6451, H1L3451);

--H1L1551 is std_2s60:inst|cpu:the_cpu|add~2385
H1L1551 = AMPP_FUNCTION(!VB1_q_b[10], !H1L6451, H1L3451);


--RD1_irq is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|irq
RD1_irq = DFFEAS(RD1_qualified_irq, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--H1_M_ipending_reg_nxt[4] is std_2s60:inst|cpu:the_cpu|M_ipending_reg_nxt[4]
H1_M_ipending_reg_nxt[4] = AMPP_FUNCTION(!H1_M_ienable_reg[4], !CC1_oci_ienable[4], !RD1_irq);


--MD1_ram_block1a29 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a29
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a29_PORT_A_data_in = H1_M_st_data[29];
MD1_ram_block1a29_PORT_A_data_in_reg = DFFE(MD1_ram_block1a29_PORT_A_data_in, MD1_ram_block1a29_clock_0, , , );
MD1_ram_block1a29_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a29_PORT_A_address_reg = DFFE(MD1_ram_block1a29_PORT_A_address, MD1_ram_block1a29_clock_0, , , );
MD1_ram_block1a29_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a29_PORT_B_address_reg = DFFE(MD1_ram_block1a29_PORT_B_address, MD1_ram_block1a29_clock_0, , , );
MD1_ram_block1a29_PORT_A_write_enable = ND1L1;
MD1_ram_block1a29_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a29_PORT_A_write_enable, MD1_ram_block1a29_clock_0, , , );
MD1_ram_block1a29_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a29_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a29_PORT_A_byte_mask, MD1_ram_block1a29_clock_0, , , );
MD1_ram_block1a29_clock_0 = VD1__clk0;
MD1_ram_block1a29_PORT_A_data_out = MEMORY(MD1_ram_block1a29_PORT_A_data_in_reg, , MD1_ram_block1a29_PORT_A_address_reg, MD1_ram_block1a29_PORT_B_address_reg, MD1_ram_block1a29_PORT_A_write_enable_reg, , MD1_ram_block1a29_PORT_A_byte_mask_reg, , MD1_ram_block1a29_clock_0, , , , , );
MD1_ram_block1a29 = MD1_ram_block1a29_PORT_A_data_out[0];


--MD1_ram_block1a93 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a93
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a93_PORT_A_data_in = H1_M_st_data[29];
MD1_ram_block1a93_PORT_A_data_in_reg = DFFE(MD1_ram_block1a93_PORT_A_data_in, MD1_ram_block1a93_clock_0, , , );
MD1_ram_block1a93_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a93_PORT_A_address_reg = DFFE(MD1_ram_block1a93_PORT_A_address, MD1_ram_block1a93_clock_0, , , );
MD1_ram_block1a93_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a93_PORT_B_address_reg = DFFE(MD1_ram_block1a93_PORT_B_address, MD1_ram_block1a93_clock_0, , , );
MD1_ram_block1a93_PORT_A_write_enable = ND1L3;
MD1_ram_block1a93_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a93_PORT_A_write_enable, MD1_ram_block1a93_clock_0, , , );
MD1_ram_block1a93_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a93_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a93_PORT_A_byte_mask, MD1_ram_block1a93_clock_0, , , );
MD1_ram_block1a93_clock_0 = VD1__clk0;
MD1_ram_block1a93_PORT_A_data_out = MEMORY(MD1_ram_block1a93_PORT_A_data_in_reg, , MD1_ram_block1a93_PORT_A_address_reg, MD1_ram_block1a93_PORT_B_address_reg, MD1_ram_block1a93_PORT_A_write_enable_reg, , MD1_ram_block1a93_PORT_A_byte_mask_reg, , MD1_ram_block1a93_clock_0, , , , , );
MD1_ram_block1a93 = MD1_ram_block1a93_PORT_A_data_out[0];


--MD1_ram_block1a61 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a61
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a61_PORT_A_data_in = H1_M_st_data[29];
MD1_ram_block1a61_PORT_A_data_in_reg = DFFE(MD1_ram_block1a61_PORT_A_data_in, MD1_ram_block1a61_clock_0, , , );
MD1_ram_block1a61_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a61_PORT_A_address_reg = DFFE(MD1_ram_block1a61_PORT_A_address, MD1_ram_block1a61_clock_0, , , );
MD1_ram_block1a61_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a61_PORT_B_address_reg = DFFE(MD1_ram_block1a61_PORT_B_address, MD1_ram_block1a61_clock_0, , , );
MD1_ram_block1a61_PORT_A_write_enable = ND1L2;
MD1_ram_block1a61_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a61_PORT_A_write_enable, MD1_ram_block1a61_clock_0, , , );
MD1_ram_block1a61_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a61_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a61_PORT_A_byte_mask, MD1_ram_block1a61_clock_0, , , );
MD1_ram_block1a61_clock_0 = VD1__clk0;
MD1_ram_block1a61_PORT_A_data_out = MEMORY(MD1_ram_block1a61_PORT_A_data_in_reg, , MD1_ram_block1a61_PORT_A_address_reg, MD1_ram_block1a61_PORT_B_address_reg, MD1_ram_block1a61_PORT_A_write_enable_reg, , MD1_ram_block1a61_PORT_A_byte_mask_reg, , MD1_ram_block1a61_clock_0, , , , , );
MD1_ram_block1a61 = MD1_ram_block1a61_PORT_A_data_out[0];


--MD1_ram_block1a125 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a125
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a125_PORT_A_data_in = H1_M_st_data[29];
MD1_ram_block1a125_PORT_A_data_in_reg = DFFE(MD1_ram_block1a125_PORT_A_data_in, MD1_ram_block1a125_clock_0, , , );
MD1_ram_block1a125_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a125_PORT_A_address_reg = DFFE(MD1_ram_block1a125_PORT_A_address, MD1_ram_block1a125_clock_0, , , );
MD1_ram_block1a125_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a125_PORT_B_address_reg = DFFE(MD1_ram_block1a125_PORT_B_address, MD1_ram_block1a125_clock_0, , , );
MD1_ram_block1a125_PORT_A_write_enable = ND1L4;
MD1_ram_block1a125_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a125_PORT_A_write_enable, MD1_ram_block1a125_clock_0, , , );
MD1_ram_block1a125_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a125_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a125_PORT_A_byte_mask, MD1_ram_block1a125_clock_0, , , );
MD1_ram_block1a125_clock_0 = VD1__clk0;
MD1_ram_block1a125_PORT_A_data_out = MEMORY(MD1_ram_block1a125_PORT_A_data_in_reg, , MD1_ram_block1a125_PORT_A_address_reg, MD1_ram_block1a125_PORT_B_address_reg, MD1_ram_block1a125_PORT_A_write_enable_reg, , MD1_ram_block1a125_PORT_A_byte_mask_reg, , MD1_ram_block1a125_clock_0, , , , , );
MD1_ram_block1a125 = MD1_ram_block1a125_PORT_A_data_out[0];


--PD1L03 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w29_n0_mux_dataout~25
PD1L03 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a125 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a61 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a93 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a29 );


--J1_registered_cpu_data_master_readdata[29] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[29]
J1_registered_cpu_data_master_readdata[29] = DFFEAS(J1L062, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_incoming_ext_ram_bus_data[29] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[29]
N1_incoming_ext_ram_bus_data[29] = DFFEAS(A1L962, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_incoming_ext_flash_bus_data[5] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[5]
M1_incoming_ext_flash_bus_data[5] = DFFEAS(A1L08, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L471 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[29]~3207
J1L471 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[29]) # M1_cpu_data_master_requests_ext_flash_s1 & M1_incoming_ext_flash_bus_data[5] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[29]);


--J1L571 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[29]~3208
J1L571 = J1L471 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[29]);


--J1L671 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[29]~3209
J1L671 = J1L571 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[29]) # Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & PD1L03 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[29]) );


--ZC1_q_a[29] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[29]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[29] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[29], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L82, NC1_MonDReg[29], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[29] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[29]
ZC1_q_b[29] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[29], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L82, NC1_MonDReg[29], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[29] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[29]
J1_cpu_data_master_readdata[29] = ZC1_q_a[29] & ( J1L021 & J1L671 & (!L1L81 # !J1L881) ) # !ZC1_q_a[29] & ( !J1L881 & J1L021 & J1L671 );


--J1_registered_cpu_data_master_readdata[13] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[13]
J1_registered_cpu_data_master_readdata[13] = DFFEAS(J1L442, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--MD1_ram_block1a13 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a13
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a13_PORT_A_data_in = H1_M_st_data[13];
MD1_ram_block1a13_PORT_A_data_in_reg = DFFE(MD1_ram_block1a13_PORT_A_data_in, MD1_ram_block1a13_clock_0, , , );
MD1_ram_block1a13_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a13_PORT_A_address_reg = DFFE(MD1_ram_block1a13_PORT_A_address, MD1_ram_block1a13_clock_0, , , );
MD1_ram_block1a13_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a13_PORT_B_address_reg = DFFE(MD1_ram_block1a13_PORT_B_address, MD1_ram_block1a13_clock_0, , , );
MD1_ram_block1a13_PORT_A_write_enable = ND1L1;
MD1_ram_block1a13_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a13_PORT_A_write_enable, MD1_ram_block1a13_clock_0, , , );
MD1_ram_block1a13_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a13_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a13_PORT_A_byte_mask, MD1_ram_block1a13_clock_0, , , );
MD1_ram_block1a13_clock_0 = VD1__clk0;
MD1_ram_block1a13_PORT_A_data_out = MEMORY(MD1_ram_block1a13_PORT_A_data_in_reg, , MD1_ram_block1a13_PORT_A_address_reg, MD1_ram_block1a13_PORT_B_address_reg, MD1_ram_block1a13_PORT_A_write_enable_reg, , MD1_ram_block1a13_PORT_A_byte_mask_reg, , MD1_ram_block1a13_clock_0, , , , , );
MD1_ram_block1a13 = MD1_ram_block1a13_PORT_A_data_out[0];


--MD1_ram_block1a77 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a77
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a77_PORT_A_data_in = H1_M_st_data[13];
MD1_ram_block1a77_PORT_A_data_in_reg = DFFE(MD1_ram_block1a77_PORT_A_data_in, MD1_ram_block1a77_clock_0, , , );
MD1_ram_block1a77_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a77_PORT_A_address_reg = DFFE(MD1_ram_block1a77_PORT_A_address, MD1_ram_block1a77_clock_0, , , );
MD1_ram_block1a77_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a77_PORT_B_address_reg = DFFE(MD1_ram_block1a77_PORT_B_address, MD1_ram_block1a77_clock_0, , , );
MD1_ram_block1a77_PORT_A_write_enable = ND1L3;
MD1_ram_block1a77_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a77_PORT_A_write_enable, MD1_ram_block1a77_clock_0, , , );
MD1_ram_block1a77_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a77_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a77_PORT_A_byte_mask, MD1_ram_block1a77_clock_0, , , );
MD1_ram_block1a77_clock_0 = VD1__clk0;
MD1_ram_block1a77_PORT_A_data_out = MEMORY(MD1_ram_block1a77_PORT_A_data_in_reg, , MD1_ram_block1a77_PORT_A_address_reg, MD1_ram_block1a77_PORT_B_address_reg, MD1_ram_block1a77_PORT_A_write_enable_reg, , MD1_ram_block1a77_PORT_A_byte_mask_reg, , MD1_ram_block1a77_clock_0, , , , , );
MD1_ram_block1a77 = MD1_ram_block1a77_PORT_A_data_out[0];


--MD1_ram_block1a45 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a45
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a45_PORT_A_data_in = H1_M_st_data[13];
MD1_ram_block1a45_PORT_A_data_in_reg = DFFE(MD1_ram_block1a45_PORT_A_data_in, MD1_ram_block1a45_clock_0, , , );
MD1_ram_block1a45_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a45_PORT_A_address_reg = DFFE(MD1_ram_block1a45_PORT_A_address, MD1_ram_block1a45_clock_0, , , );
MD1_ram_block1a45_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a45_PORT_B_address_reg = DFFE(MD1_ram_block1a45_PORT_B_address, MD1_ram_block1a45_clock_0, , , );
MD1_ram_block1a45_PORT_A_write_enable = ND1L2;
MD1_ram_block1a45_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a45_PORT_A_write_enable, MD1_ram_block1a45_clock_0, , , );
MD1_ram_block1a45_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a45_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a45_PORT_A_byte_mask, MD1_ram_block1a45_clock_0, , , );
MD1_ram_block1a45_clock_0 = VD1__clk0;
MD1_ram_block1a45_PORT_A_data_out = MEMORY(MD1_ram_block1a45_PORT_A_data_in_reg, , MD1_ram_block1a45_PORT_A_address_reg, MD1_ram_block1a45_PORT_B_address_reg, MD1_ram_block1a45_PORT_A_write_enable_reg, , MD1_ram_block1a45_PORT_A_byte_mask_reg, , MD1_ram_block1a45_clock_0, , , , , );
MD1_ram_block1a45 = MD1_ram_block1a45_PORT_A_data_out[0];


--MD1_ram_block1a109 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a109
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a109_PORT_A_data_in = H1_M_st_data[13];
MD1_ram_block1a109_PORT_A_data_in_reg = DFFE(MD1_ram_block1a109_PORT_A_data_in, MD1_ram_block1a109_clock_0, , , );
MD1_ram_block1a109_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a109_PORT_A_address_reg = DFFE(MD1_ram_block1a109_PORT_A_address, MD1_ram_block1a109_clock_0, , , );
MD1_ram_block1a109_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a109_PORT_B_address_reg = DFFE(MD1_ram_block1a109_PORT_B_address, MD1_ram_block1a109_clock_0, , , );
MD1_ram_block1a109_PORT_A_write_enable = ND1L4;
MD1_ram_block1a109_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a109_PORT_A_write_enable, MD1_ram_block1a109_clock_0, , , );
MD1_ram_block1a109_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a109_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a109_PORT_A_byte_mask, MD1_ram_block1a109_clock_0, , , );
MD1_ram_block1a109_clock_0 = VD1__clk0;
MD1_ram_block1a109_PORT_A_data_out = MEMORY(MD1_ram_block1a109_PORT_A_data_in_reg, , MD1_ram_block1a109_PORT_A_address_reg, MD1_ram_block1a109_PORT_B_address_reg, MD1_ram_block1a109_PORT_A_write_enable_reg, , MD1_ram_block1a109_PORT_A_byte_mask_reg, , MD1_ram_block1a109_clock_0, , , , , );
MD1_ram_block1a109 = MD1_ram_block1a109_PORT_A_data_out[0];


--PD1L41 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w13_n0_mux_dataout~25
PD1L41 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a109 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a45 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a77 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a13 );


--N1_incoming_ext_ram_bus_data[13] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[13]
N1_incoming_ext_ram_bus_data[13] = DFFEAS(A1L582, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_1[5] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[5]
J1_dbs_8_reg_segment_1[5] = DFFEAS(M1_incoming_ext_flash_bus_data[5], VD1__clk0, !E1_data_out,  , J1L2,  ,  ,  ,  );


--J1L401 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[13]~3210
J1L401 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[13]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_1[5] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[13]);


--J1L501 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[13]~3211
J1L501 = J1L401 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[13]);


--P1_readdata[13] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[13]
P1_readdata[13] = DFFEAS(P1_read_mux_out[13], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L601 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[13]~3212
J1L601 = P1_readdata[13] & ( J1L501 & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L41) ) # !P1_readdata[13] & ( !Q1_cpu_data_master_requests_high_res_timer_s1 & J1L501 & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L41) );


--FB1_readdata[13] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[13]
FB1_readdata[13] = DFFEAS(FB1_read_mux_out[13], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L701 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[13]~3213
J1L701 = FB1_readdata[13] & ( J1L601 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[13]) ) # !FB1_readdata[13] & ( !GB1_cpu_data_master_requests_sys_clk_timer_s1 & J1L601 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[13]) );


--ZC1_q_a[13] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[13]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[13] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[13], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[13], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[13] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[13]
ZC1_q_b[13] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[13], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[13], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[13] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[13]
J1_cpu_data_master_readdata[13] = ZC1_q_a[13] & ( J1L88 & J1L701 & (!L1L81 # !J1L881) ) # !ZC1_q_a[13] & ( J1L88 & !J1L881 & J1L701 );


--FB1_readdata[5] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[5]
FB1_readdata[5] = DFFEAS(FB1_read_mux_out[5], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--RD1_readdata[5] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[5]
RD1_readdata[5] = DFFEAS(RD1_selected_read_data[5], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_registered_cpu_data_master_readdata[5] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[5]
J1_registered_cpu_data_master_readdata[5] = DFFEAS(J1L632, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L85 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~3214
J1L85 = RD1_readdata[5] & J1_registered_cpu_data_master_readdata[5] & ( !LB1L2 # FB1_readdata[5] # H1_M_alu_result[6] ) # !RD1_readdata[5] & J1_registered_cpu_data_master_readdata[5] & ( !LB1L2 # !H1_M_alu_result[6] & FB1_readdata[5] ) # RD1_readdata[5] & !J1_registered_cpu_data_master_readdata[5] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!LB1L2 # FB1_readdata[5] # H1_M_alu_result[6]) ) # !RD1_readdata[5] & !J1_registered_cpu_data_master_readdata[5] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!LB1L2 # !H1_M_alu_result[6] & FB1_readdata[5]) );


--P1_readdata[5] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[5]
P1_readdata[5] = DFFEAS(P1_read_mux_out[5], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--MD1_ram_block1a5 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a5
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a5_PORT_A_data_in = H1_M_st_data[5];
MD1_ram_block1a5_PORT_A_data_in_reg = DFFE(MD1_ram_block1a5_PORT_A_data_in, MD1_ram_block1a5_clock_0, , , );
MD1_ram_block1a5_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a5_PORT_A_address_reg = DFFE(MD1_ram_block1a5_PORT_A_address, MD1_ram_block1a5_clock_0, , , );
MD1_ram_block1a5_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a5_PORT_B_address_reg = DFFE(MD1_ram_block1a5_PORT_B_address, MD1_ram_block1a5_clock_0, , , );
MD1_ram_block1a5_PORT_A_write_enable = ND1L1;
MD1_ram_block1a5_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a5_PORT_A_write_enable, MD1_ram_block1a5_clock_0, , , );
MD1_ram_block1a5_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a5_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a5_PORT_A_byte_mask, MD1_ram_block1a5_clock_0, , , );
MD1_ram_block1a5_clock_0 = VD1__clk0;
MD1_ram_block1a5_PORT_A_data_out = MEMORY(MD1_ram_block1a5_PORT_A_data_in_reg, , MD1_ram_block1a5_PORT_A_address_reg, MD1_ram_block1a5_PORT_B_address_reg, MD1_ram_block1a5_PORT_A_write_enable_reg, , MD1_ram_block1a5_PORT_A_byte_mask_reg, , MD1_ram_block1a5_clock_0, , , , , );
MD1_ram_block1a5 = MD1_ram_block1a5_PORT_A_data_out[0];


--MD1_ram_block1a69 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a69
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a69_PORT_A_data_in = H1_M_st_data[5];
MD1_ram_block1a69_PORT_A_data_in_reg = DFFE(MD1_ram_block1a69_PORT_A_data_in, MD1_ram_block1a69_clock_0, , , );
MD1_ram_block1a69_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a69_PORT_A_address_reg = DFFE(MD1_ram_block1a69_PORT_A_address, MD1_ram_block1a69_clock_0, , , );
MD1_ram_block1a69_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a69_PORT_B_address_reg = DFFE(MD1_ram_block1a69_PORT_B_address, MD1_ram_block1a69_clock_0, , , );
MD1_ram_block1a69_PORT_A_write_enable = ND1L3;
MD1_ram_block1a69_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a69_PORT_A_write_enable, MD1_ram_block1a69_clock_0, , , );
MD1_ram_block1a69_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a69_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a69_PORT_A_byte_mask, MD1_ram_block1a69_clock_0, , , );
MD1_ram_block1a69_clock_0 = VD1__clk0;
MD1_ram_block1a69_PORT_A_data_out = MEMORY(MD1_ram_block1a69_PORT_A_data_in_reg, , MD1_ram_block1a69_PORT_A_address_reg, MD1_ram_block1a69_PORT_B_address_reg, MD1_ram_block1a69_PORT_A_write_enable_reg, , MD1_ram_block1a69_PORT_A_byte_mask_reg, , MD1_ram_block1a69_clock_0, , , , , );
MD1_ram_block1a69 = MD1_ram_block1a69_PORT_A_data_out[0];


--MD1_ram_block1a37 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a37
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a37_PORT_A_data_in = H1_M_st_data[5];
MD1_ram_block1a37_PORT_A_data_in_reg = DFFE(MD1_ram_block1a37_PORT_A_data_in, MD1_ram_block1a37_clock_0, , , );
MD1_ram_block1a37_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a37_PORT_A_address_reg = DFFE(MD1_ram_block1a37_PORT_A_address, MD1_ram_block1a37_clock_0, , , );
MD1_ram_block1a37_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a37_PORT_B_address_reg = DFFE(MD1_ram_block1a37_PORT_B_address, MD1_ram_block1a37_clock_0, , , );
MD1_ram_block1a37_PORT_A_write_enable = ND1L2;
MD1_ram_block1a37_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a37_PORT_A_write_enable, MD1_ram_block1a37_clock_0, , , );
MD1_ram_block1a37_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a37_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a37_PORT_A_byte_mask, MD1_ram_block1a37_clock_0, , , );
MD1_ram_block1a37_clock_0 = VD1__clk0;
MD1_ram_block1a37_PORT_A_data_out = MEMORY(MD1_ram_block1a37_PORT_A_data_in_reg, , MD1_ram_block1a37_PORT_A_address_reg, MD1_ram_block1a37_PORT_B_address_reg, MD1_ram_block1a37_PORT_A_write_enable_reg, , MD1_ram_block1a37_PORT_A_byte_mask_reg, , MD1_ram_block1a37_clock_0, , , , , );
MD1_ram_block1a37 = MD1_ram_block1a37_PORT_A_data_out[0];


--MD1_ram_block1a101 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a101
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a101_PORT_A_data_in = H1_M_st_data[5];
MD1_ram_block1a101_PORT_A_data_in_reg = DFFE(MD1_ram_block1a101_PORT_A_data_in, MD1_ram_block1a101_clock_0, , , );
MD1_ram_block1a101_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a101_PORT_A_address_reg = DFFE(MD1_ram_block1a101_PORT_A_address, MD1_ram_block1a101_clock_0, , , );
MD1_ram_block1a101_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a101_PORT_B_address_reg = DFFE(MD1_ram_block1a101_PORT_B_address, MD1_ram_block1a101_clock_0, , , );
MD1_ram_block1a101_PORT_A_write_enable = ND1L4;
MD1_ram_block1a101_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a101_PORT_A_write_enable, MD1_ram_block1a101_clock_0, , , );
MD1_ram_block1a101_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a101_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a101_PORT_A_byte_mask, MD1_ram_block1a101_clock_0, , , );
MD1_ram_block1a101_clock_0 = VD1__clk0;
MD1_ram_block1a101_PORT_A_data_out = MEMORY(MD1_ram_block1a101_PORT_A_data_in_reg, , MD1_ram_block1a101_PORT_A_address_reg, MD1_ram_block1a101_PORT_B_address_reg, MD1_ram_block1a101_PORT_A_write_enable_reg, , MD1_ram_block1a101_PORT_A_byte_mask_reg, , MD1_ram_block1a101_clock_0, , , , , );
MD1_ram_block1a101 = MD1_ram_block1a101_PORT_A_data_out[0];


--PD1L6 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w5_n0_mux_dataout~25
PD1L6 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a101 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a37 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a69 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a5 );


--N1_incoming_ext_ram_bus_data[5] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[5]
N1_incoming_ext_ram_bus_data[5] = DFFEAS(A1L392, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_0[5] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[5]
J1_dbs_8_reg_segment_0[5] = DFFEAS(M1_incoming_ext_flash_bus_data[5], VD1__clk0, !E1_data_out,  , J1L1,  ,  ,  ,  );


--J1L95 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~3215
J1L95 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[5]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_0[5] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[5]);


--J1L06 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~3216
J1L06 = J1L95 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[5]);


--J1L16 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~3217
J1L16 = J1L06 & ( !U1L23 & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L6) # U1L23 & T1_readdata[5] & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L6) );


--J1L26 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~3218
J1L26 = J1L16 & ( J1L781 & J1L15 & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[5]) );


--ZC1_q_a[5] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[5]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[5] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[5], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[5], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[5] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[5]
ZC1_q_b[5] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[5], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[5], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[5] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]
J1_cpu_data_master_readdata[5] = ZC1_q_a[5] & ( J1L85 & J1L26 & (!L1L81 # !J1L881) ) # !ZC1_q_a[5] & ( !J1L881 & J1L85 & J1L26 );


--MD1_ram_block1a21 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a21
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a21_PORT_A_data_in = H1_M_st_data[21];
MD1_ram_block1a21_PORT_A_data_in_reg = DFFE(MD1_ram_block1a21_PORT_A_data_in, MD1_ram_block1a21_clock_0, , , );
MD1_ram_block1a21_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a21_PORT_A_address_reg = DFFE(MD1_ram_block1a21_PORT_A_address, MD1_ram_block1a21_clock_0, , , );
MD1_ram_block1a21_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a21_PORT_B_address_reg = DFFE(MD1_ram_block1a21_PORT_B_address, MD1_ram_block1a21_clock_0, , , );
MD1_ram_block1a21_PORT_A_write_enable = ND1L1;
MD1_ram_block1a21_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a21_PORT_A_write_enable, MD1_ram_block1a21_clock_0, , , );
MD1_ram_block1a21_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a21_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a21_PORT_A_byte_mask, MD1_ram_block1a21_clock_0, , , );
MD1_ram_block1a21_clock_0 = VD1__clk0;
MD1_ram_block1a21_PORT_A_data_out = MEMORY(MD1_ram_block1a21_PORT_A_data_in_reg, , MD1_ram_block1a21_PORT_A_address_reg, MD1_ram_block1a21_PORT_B_address_reg, MD1_ram_block1a21_PORT_A_write_enable_reg, , MD1_ram_block1a21_PORT_A_byte_mask_reg, , MD1_ram_block1a21_clock_0, , , , , );
MD1_ram_block1a21 = MD1_ram_block1a21_PORT_A_data_out[0];


--MD1_ram_block1a85 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a85
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a85_PORT_A_data_in = H1_M_st_data[21];
MD1_ram_block1a85_PORT_A_data_in_reg = DFFE(MD1_ram_block1a85_PORT_A_data_in, MD1_ram_block1a85_clock_0, , , );
MD1_ram_block1a85_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a85_PORT_A_address_reg = DFFE(MD1_ram_block1a85_PORT_A_address, MD1_ram_block1a85_clock_0, , , );
MD1_ram_block1a85_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a85_PORT_B_address_reg = DFFE(MD1_ram_block1a85_PORT_B_address, MD1_ram_block1a85_clock_0, , , );
MD1_ram_block1a85_PORT_A_write_enable = ND1L3;
MD1_ram_block1a85_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a85_PORT_A_write_enable, MD1_ram_block1a85_clock_0, , , );
MD1_ram_block1a85_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a85_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a85_PORT_A_byte_mask, MD1_ram_block1a85_clock_0, , , );
MD1_ram_block1a85_clock_0 = VD1__clk0;
MD1_ram_block1a85_PORT_A_data_out = MEMORY(MD1_ram_block1a85_PORT_A_data_in_reg, , MD1_ram_block1a85_PORT_A_address_reg, MD1_ram_block1a85_PORT_B_address_reg, MD1_ram_block1a85_PORT_A_write_enable_reg, , MD1_ram_block1a85_PORT_A_byte_mask_reg, , MD1_ram_block1a85_clock_0, , , , , );
MD1_ram_block1a85 = MD1_ram_block1a85_PORT_A_data_out[0];


--MD1_ram_block1a53 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a53
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a53_PORT_A_data_in = H1_M_st_data[21];
MD1_ram_block1a53_PORT_A_data_in_reg = DFFE(MD1_ram_block1a53_PORT_A_data_in, MD1_ram_block1a53_clock_0, , , );
MD1_ram_block1a53_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a53_PORT_A_address_reg = DFFE(MD1_ram_block1a53_PORT_A_address, MD1_ram_block1a53_clock_0, , , );
MD1_ram_block1a53_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a53_PORT_B_address_reg = DFFE(MD1_ram_block1a53_PORT_B_address, MD1_ram_block1a53_clock_0, , , );
MD1_ram_block1a53_PORT_A_write_enable = ND1L2;
MD1_ram_block1a53_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a53_PORT_A_write_enable, MD1_ram_block1a53_clock_0, , , );
MD1_ram_block1a53_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a53_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a53_PORT_A_byte_mask, MD1_ram_block1a53_clock_0, , , );
MD1_ram_block1a53_clock_0 = VD1__clk0;
MD1_ram_block1a53_PORT_A_data_out = MEMORY(MD1_ram_block1a53_PORT_A_data_in_reg, , MD1_ram_block1a53_PORT_A_address_reg, MD1_ram_block1a53_PORT_B_address_reg, MD1_ram_block1a53_PORT_A_write_enable_reg, , MD1_ram_block1a53_PORT_A_byte_mask_reg, , MD1_ram_block1a53_clock_0, , , , , );
MD1_ram_block1a53 = MD1_ram_block1a53_PORT_A_data_out[0];


--MD1_ram_block1a117 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a117
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a117_PORT_A_data_in = H1_M_st_data[21];
MD1_ram_block1a117_PORT_A_data_in_reg = DFFE(MD1_ram_block1a117_PORT_A_data_in, MD1_ram_block1a117_clock_0, , , );
MD1_ram_block1a117_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a117_PORT_A_address_reg = DFFE(MD1_ram_block1a117_PORT_A_address, MD1_ram_block1a117_clock_0, , , );
MD1_ram_block1a117_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a117_PORT_B_address_reg = DFFE(MD1_ram_block1a117_PORT_B_address, MD1_ram_block1a117_clock_0, , , );
MD1_ram_block1a117_PORT_A_write_enable = ND1L4;
MD1_ram_block1a117_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a117_PORT_A_write_enable, MD1_ram_block1a117_clock_0, , , );
MD1_ram_block1a117_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a117_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a117_PORT_A_byte_mask, MD1_ram_block1a117_clock_0, , , );
MD1_ram_block1a117_clock_0 = VD1__clk0;
MD1_ram_block1a117_PORT_A_data_out = MEMORY(MD1_ram_block1a117_PORT_A_data_in_reg, , MD1_ram_block1a117_PORT_A_address_reg, MD1_ram_block1a117_PORT_B_address_reg, MD1_ram_block1a117_PORT_A_write_enable_reg, , MD1_ram_block1a117_PORT_A_byte_mask_reg, , MD1_ram_block1a117_clock_0, , , , , );
MD1_ram_block1a117 = MD1_ram_block1a117_PORT_A_data_out[0];


--PD1L22 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w21_n0_mux_dataout~25
PD1L22 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a117 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a53 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a85 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a21 );


--J1_registered_cpu_data_master_readdata[21] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[21]
J1_registered_cpu_data_master_readdata[21] = DFFEAS(J1L252, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_incoming_ext_ram_bus_data[21] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[21]
N1_incoming_ext_ram_bus_data[21] = DFFEAS(A1L772, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_2[5] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[5]
J1_dbs_8_reg_segment_2[5] = DFFEAS(M1_incoming_ext_flash_bus_data[5], VD1__clk0, !E1_data_out,  , J1L3,  ,  ,  ,  );


--J1L141 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[21]~3219
J1L141 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[21]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_2[5] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[21]);


--J1L241 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[21]~3220
J1L241 = J1L141 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[21]);


--J1L341 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[21]~3221
J1L341 = J1L241 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[21]) # Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & PD1L22 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[21]) );


--ZC1_q_a[21] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[21]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[21] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[21], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L72, NC1_MonDReg[21], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[21] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[21]
ZC1_q_b[21] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[21], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L72, NC1_MonDReg[21], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[21] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[21]
J1_cpu_data_master_readdata[21] = ZC1_q_a[21] & ( J1L281 & J1L341 & (!L1L81 # !J1L881) ) # !ZC1_q_a[21] & ( J1L281 & !J1L881 & J1L341 );


--H1_F_pc[3] is std_2s60:inst|cpu:the_cpu|F_pc[3]
H1_F_pc[3] = AMPP_FUNCTION(VD1__clk0, H1L077, E1_data_out, H1_M_stall);


--H1L4551 is std_2s60:inst|cpu:the_cpu|add~2388
H1L4551 = AMPP_FUNCTION(!H1_F_pc[3], H1L7451);

--H1L5551 is std_2s60:inst|cpu:the_cpu|add~2389
H1L5551 = AMPP_FUNCTION(!H1_F_pc[3], H1L7451);


--H1L8551 is std_2s60:inst|cpu:the_cpu|add~2392
H1L8551 = AMPP_FUNCTION(!VB1_q_b[11], !H1L4551, H1L1551);

--H1L9551 is std_2s60:inst|cpu:the_cpu|add~2393
H1L9551 = AMPP_FUNCTION(!VB1_q_b[11], !H1L4551, H1L1551);


--MD1_ram_block1a30 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a30
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a30_PORT_A_data_in = H1_M_st_data[30];
MD1_ram_block1a30_PORT_A_data_in_reg = DFFE(MD1_ram_block1a30_PORT_A_data_in, MD1_ram_block1a30_clock_0, , , );
MD1_ram_block1a30_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a30_PORT_A_address_reg = DFFE(MD1_ram_block1a30_PORT_A_address, MD1_ram_block1a30_clock_0, , , );
MD1_ram_block1a30_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a30_PORT_B_address_reg = DFFE(MD1_ram_block1a30_PORT_B_address, MD1_ram_block1a30_clock_0, , , );
MD1_ram_block1a30_PORT_A_write_enable = ND1L1;
MD1_ram_block1a30_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a30_PORT_A_write_enable, MD1_ram_block1a30_clock_0, , , );
MD1_ram_block1a30_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a30_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a30_PORT_A_byte_mask, MD1_ram_block1a30_clock_0, , , );
MD1_ram_block1a30_clock_0 = VD1__clk0;
MD1_ram_block1a30_PORT_A_data_out = MEMORY(MD1_ram_block1a30_PORT_A_data_in_reg, , MD1_ram_block1a30_PORT_A_address_reg, MD1_ram_block1a30_PORT_B_address_reg, MD1_ram_block1a30_PORT_A_write_enable_reg, , MD1_ram_block1a30_PORT_A_byte_mask_reg, , MD1_ram_block1a30_clock_0, , , , , );
MD1_ram_block1a30 = MD1_ram_block1a30_PORT_A_data_out[0];


--MD1_ram_block1a94 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a94
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a94_PORT_A_data_in = H1_M_st_data[30];
MD1_ram_block1a94_PORT_A_data_in_reg = DFFE(MD1_ram_block1a94_PORT_A_data_in, MD1_ram_block1a94_clock_0, , , );
MD1_ram_block1a94_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a94_PORT_A_address_reg = DFFE(MD1_ram_block1a94_PORT_A_address, MD1_ram_block1a94_clock_0, , , );
MD1_ram_block1a94_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a94_PORT_B_address_reg = DFFE(MD1_ram_block1a94_PORT_B_address, MD1_ram_block1a94_clock_0, , , );
MD1_ram_block1a94_PORT_A_write_enable = ND1L3;
MD1_ram_block1a94_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a94_PORT_A_write_enable, MD1_ram_block1a94_clock_0, , , );
MD1_ram_block1a94_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a94_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a94_PORT_A_byte_mask, MD1_ram_block1a94_clock_0, , , );
MD1_ram_block1a94_clock_0 = VD1__clk0;
MD1_ram_block1a94_PORT_A_data_out = MEMORY(MD1_ram_block1a94_PORT_A_data_in_reg, , MD1_ram_block1a94_PORT_A_address_reg, MD1_ram_block1a94_PORT_B_address_reg, MD1_ram_block1a94_PORT_A_write_enable_reg, , MD1_ram_block1a94_PORT_A_byte_mask_reg, , MD1_ram_block1a94_clock_0, , , , , );
MD1_ram_block1a94 = MD1_ram_block1a94_PORT_A_data_out[0];


--MD1_ram_block1a62 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a62
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a62_PORT_A_data_in = H1_M_st_data[30];
MD1_ram_block1a62_PORT_A_data_in_reg = DFFE(MD1_ram_block1a62_PORT_A_data_in, MD1_ram_block1a62_clock_0, , , );
MD1_ram_block1a62_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a62_PORT_A_address_reg = DFFE(MD1_ram_block1a62_PORT_A_address, MD1_ram_block1a62_clock_0, , , );
MD1_ram_block1a62_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a62_PORT_B_address_reg = DFFE(MD1_ram_block1a62_PORT_B_address, MD1_ram_block1a62_clock_0, , , );
MD1_ram_block1a62_PORT_A_write_enable = ND1L2;
MD1_ram_block1a62_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a62_PORT_A_write_enable, MD1_ram_block1a62_clock_0, , , );
MD1_ram_block1a62_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a62_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a62_PORT_A_byte_mask, MD1_ram_block1a62_clock_0, , , );
MD1_ram_block1a62_clock_0 = VD1__clk0;
MD1_ram_block1a62_PORT_A_data_out = MEMORY(MD1_ram_block1a62_PORT_A_data_in_reg, , MD1_ram_block1a62_PORT_A_address_reg, MD1_ram_block1a62_PORT_B_address_reg, MD1_ram_block1a62_PORT_A_write_enable_reg, , MD1_ram_block1a62_PORT_A_byte_mask_reg, , MD1_ram_block1a62_clock_0, , , , , );
MD1_ram_block1a62 = MD1_ram_block1a62_PORT_A_data_out[0];


--MD1_ram_block1a126 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a126
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a126_PORT_A_data_in = H1_M_st_data[30];
MD1_ram_block1a126_PORT_A_data_in_reg = DFFE(MD1_ram_block1a126_PORT_A_data_in, MD1_ram_block1a126_clock_0, , , );
MD1_ram_block1a126_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a126_PORT_A_address_reg = DFFE(MD1_ram_block1a126_PORT_A_address, MD1_ram_block1a126_clock_0, , , );
MD1_ram_block1a126_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a126_PORT_B_address_reg = DFFE(MD1_ram_block1a126_PORT_B_address, MD1_ram_block1a126_clock_0, , , );
MD1_ram_block1a126_PORT_A_write_enable = ND1L4;
MD1_ram_block1a126_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a126_PORT_A_write_enable, MD1_ram_block1a126_clock_0, , , );
MD1_ram_block1a126_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a126_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a126_PORT_A_byte_mask, MD1_ram_block1a126_clock_0, , , );
MD1_ram_block1a126_clock_0 = VD1__clk0;
MD1_ram_block1a126_PORT_A_data_out = MEMORY(MD1_ram_block1a126_PORT_A_data_in_reg, , MD1_ram_block1a126_PORT_A_address_reg, MD1_ram_block1a126_PORT_B_address_reg, MD1_ram_block1a126_PORT_A_write_enable_reg, , MD1_ram_block1a126_PORT_A_byte_mask_reg, , MD1_ram_block1a126_clock_0, , , , , );
MD1_ram_block1a126 = MD1_ram_block1a126_PORT_A_data_out[0];


--PD1L13 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w30_n0_mux_dataout~25
PD1L13 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a126 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a62 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a94 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a30 );


--J1_registered_cpu_data_master_readdata[30] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[30]
J1_registered_cpu_data_master_readdata[30] = DFFEAS(J1L162, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_incoming_ext_ram_bus_data[30] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[30]
N1_incoming_ext_ram_bus_data[30] = DFFEAS(A1L862, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_incoming_ext_flash_bus_data[6] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[6]
M1_incoming_ext_flash_bus_data[6] = DFFEAS(A1L97, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L871 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30]~3222
J1L871 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[30]) # M1_cpu_data_master_requests_ext_flash_s1 & M1_incoming_ext_flash_bus_data[6] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[30]);


--J1L971 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30]~3223
J1L971 = J1L871 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[30]);


--J1L081 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30]~3224
J1L081 = J1L971 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[30]) # Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & PD1L13 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[30]) );


--ZC1_q_a[30] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[30]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[30] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[30], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L82, NC1_MonDReg[30], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[30] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[30]
ZC1_q_b[30] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[30], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L82, NC1_MonDReg[30], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[30] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30]
J1_cpu_data_master_readdata[30] = ZC1_q_a[30] & ( J1L941 & J1L081 & (!L1L81 # !J1L881) ) # !ZC1_q_a[30] & ( !J1L881 & J1L941 & J1L081 );


--J1_registered_cpu_data_master_readdata[14] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[14]
J1_registered_cpu_data_master_readdata[14] = DFFEAS(J1L542, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--MD1_ram_block1a14 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a14
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a14_PORT_A_data_in = H1_M_st_data[14];
MD1_ram_block1a14_PORT_A_data_in_reg = DFFE(MD1_ram_block1a14_PORT_A_data_in, MD1_ram_block1a14_clock_0, , , );
MD1_ram_block1a14_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a14_PORT_A_address_reg = DFFE(MD1_ram_block1a14_PORT_A_address, MD1_ram_block1a14_clock_0, , , );
MD1_ram_block1a14_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a14_PORT_B_address_reg = DFFE(MD1_ram_block1a14_PORT_B_address, MD1_ram_block1a14_clock_0, , , );
MD1_ram_block1a14_PORT_A_write_enable = ND1L1;
MD1_ram_block1a14_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a14_PORT_A_write_enable, MD1_ram_block1a14_clock_0, , , );
MD1_ram_block1a14_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a14_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a14_PORT_A_byte_mask, MD1_ram_block1a14_clock_0, , , );
MD1_ram_block1a14_clock_0 = VD1__clk0;
MD1_ram_block1a14_PORT_A_data_out = MEMORY(MD1_ram_block1a14_PORT_A_data_in_reg, , MD1_ram_block1a14_PORT_A_address_reg, MD1_ram_block1a14_PORT_B_address_reg, MD1_ram_block1a14_PORT_A_write_enable_reg, , MD1_ram_block1a14_PORT_A_byte_mask_reg, , MD1_ram_block1a14_clock_0, , , , , );
MD1_ram_block1a14 = MD1_ram_block1a14_PORT_A_data_out[0];


--MD1_ram_block1a78 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a78
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a78_PORT_A_data_in = H1_M_st_data[14];
MD1_ram_block1a78_PORT_A_data_in_reg = DFFE(MD1_ram_block1a78_PORT_A_data_in, MD1_ram_block1a78_clock_0, , , );
MD1_ram_block1a78_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a78_PORT_A_address_reg = DFFE(MD1_ram_block1a78_PORT_A_address, MD1_ram_block1a78_clock_0, , , );
MD1_ram_block1a78_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a78_PORT_B_address_reg = DFFE(MD1_ram_block1a78_PORT_B_address, MD1_ram_block1a78_clock_0, , , );
MD1_ram_block1a78_PORT_A_write_enable = ND1L3;
MD1_ram_block1a78_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a78_PORT_A_write_enable, MD1_ram_block1a78_clock_0, , , );
MD1_ram_block1a78_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a78_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a78_PORT_A_byte_mask, MD1_ram_block1a78_clock_0, , , );
MD1_ram_block1a78_clock_0 = VD1__clk0;
MD1_ram_block1a78_PORT_A_data_out = MEMORY(MD1_ram_block1a78_PORT_A_data_in_reg, , MD1_ram_block1a78_PORT_A_address_reg, MD1_ram_block1a78_PORT_B_address_reg, MD1_ram_block1a78_PORT_A_write_enable_reg, , MD1_ram_block1a78_PORT_A_byte_mask_reg, , MD1_ram_block1a78_clock_0, , , , , );
MD1_ram_block1a78 = MD1_ram_block1a78_PORT_A_data_out[0];


--MD1_ram_block1a46 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a46
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a46_PORT_A_data_in = H1_M_st_data[14];
MD1_ram_block1a46_PORT_A_data_in_reg = DFFE(MD1_ram_block1a46_PORT_A_data_in, MD1_ram_block1a46_clock_0, , , );
MD1_ram_block1a46_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a46_PORT_A_address_reg = DFFE(MD1_ram_block1a46_PORT_A_address, MD1_ram_block1a46_clock_0, , , );
MD1_ram_block1a46_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a46_PORT_B_address_reg = DFFE(MD1_ram_block1a46_PORT_B_address, MD1_ram_block1a46_clock_0, , , );
MD1_ram_block1a46_PORT_A_write_enable = ND1L2;
MD1_ram_block1a46_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a46_PORT_A_write_enable, MD1_ram_block1a46_clock_0, , , );
MD1_ram_block1a46_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a46_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a46_PORT_A_byte_mask, MD1_ram_block1a46_clock_0, , , );
MD1_ram_block1a46_clock_0 = VD1__clk0;
MD1_ram_block1a46_PORT_A_data_out = MEMORY(MD1_ram_block1a46_PORT_A_data_in_reg, , MD1_ram_block1a46_PORT_A_address_reg, MD1_ram_block1a46_PORT_B_address_reg, MD1_ram_block1a46_PORT_A_write_enable_reg, , MD1_ram_block1a46_PORT_A_byte_mask_reg, , MD1_ram_block1a46_clock_0, , , , , );
MD1_ram_block1a46 = MD1_ram_block1a46_PORT_A_data_out[0];


--MD1_ram_block1a110 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a110
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a110_PORT_A_data_in = H1_M_st_data[14];
MD1_ram_block1a110_PORT_A_data_in_reg = DFFE(MD1_ram_block1a110_PORT_A_data_in, MD1_ram_block1a110_clock_0, , , );
MD1_ram_block1a110_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a110_PORT_A_address_reg = DFFE(MD1_ram_block1a110_PORT_A_address, MD1_ram_block1a110_clock_0, , , );
MD1_ram_block1a110_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a110_PORT_B_address_reg = DFFE(MD1_ram_block1a110_PORT_B_address, MD1_ram_block1a110_clock_0, , , );
MD1_ram_block1a110_PORT_A_write_enable = ND1L4;
MD1_ram_block1a110_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a110_PORT_A_write_enable, MD1_ram_block1a110_clock_0, , , );
MD1_ram_block1a110_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a110_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a110_PORT_A_byte_mask, MD1_ram_block1a110_clock_0, , , );
MD1_ram_block1a110_clock_0 = VD1__clk0;
MD1_ram_block1a110_PORT_A_data_out = MEMORY(MD1_ram_block1a110_PORT_A_data_in_reg, , MD1_ram_block1a110_PORT_A_address_reg, MD1_ram_block1a110_PORT_B_address_reg, MD1_ram_block1a110_PORT_A_write_enable_reg, , MD1_ram_block1a110_PORT_A_byte_mask_reg, , MD1_ram_block1a110_clock_0, , , , , );
MD1_ram_block1a110 = MD1_ram_block1a110_PORT_A_data_out[0];


--PD1L51 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w14_n0_mux_dataout~25
PD1L51 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a110 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a46 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a78 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a14 );


--N1_incoming_ext_ram_bus_data[14] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[14]
N1_incoming_ext_ram_bus_data[14] = DFFEAS(A1L482, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_1[6] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[6]
J1_dbs_8_reg_segment_1[6] = DFFEAS(M1_incoming_ext_flash_bus_data[6], VD1__clk0, !E1_data_out,  , J1L2,  ,  ,  ,  );


--J1L901 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[14]~3225
J1L901 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[14]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_1[6] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[14]);


--J1L011 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[14]~3226
J1L011 = J1L901 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[14]);


--P1_readdata[14] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[14]
P1_readdata[14] = DFFEAS(P1_read_mux_out[14], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L111 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[14]~3227
J1L111 = P1_readdata[14] & ( J1L011 & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L51) ) # !P1_readdata[14] & ( !Q1_cpu_data_master_requests_high_res_timer_s1 & J1L011 & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L51) );


--FB1_readdata[14] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[14]
FB1_readdata[14] = DFFEAS(FB1_read_mux_out[14], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L211 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[14]~3228
J1L211 = FB1_readdata[14] & ( J1L111 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[14]) ) # !FB1_readdata[14] & ( !GB1_cpu_data_master_requests_sys_clk_timer_s1 & J1L111 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[14]) );


--ZC1_q_a[14] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[14]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[14] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[14], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[14], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[14] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[14]
ZC1_q_b[14] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[14], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[14], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[14] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[14]
J1_cpu_data_master_readdata[14] = J1L211 & ZC1_q_a[14] & ( J1L88 & J1L681 & (!L1L81 # !J1L881) ) # J1L211 & !ZC1_q_a[14] & ( J1L88 & !J1L881 & J1L681 );


--FB1_readdata[6] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[6]
FB1_readdata[6] = DFFEAS(FB1_read_mux_out[6], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L46 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~3229
J1L46 = !JB1_cpu_data_master_qualified_request_sysid_control_slave & J1L15 & (!GB1_cpu_data_master_requests_sys_clk_timer_s1 # FB1_readdata[6]);


--J1_registered_cpu_data_master_readdata[6] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[6]
J1_registered_cpu_data_master_readdata[6] = DFFEAS(J1L732, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--P1_readdata[6] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[6]
P1_readdata[6] = DFFEAS(P1_read_mux_out[6], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L56 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~3230
J1L56 = !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[6]) # S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & J1_registered_cpu_data_master_readdata[6] & (!Q1_cpu_data_master_requests_high_res_timer_s1 # P1_readdata[6]);


--RD1_readdata[6] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[6]
RD1_readdata[6] = DFFEAS(RD1_selected_read_data[6], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_incoming_ext_ram_bus_data[6] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[6]
N1_incoming_ext_ram_bus_data[6] = DFFEAS(A1L292, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_0[6] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[6]
J1_dbs_8_reg_segment_0[6] = DFFEAS(M1_incoming_ext_flash_bus_data[6], VD1__clk0, !E1_data_out,  , J1L1,  ,  ,  ,  );


--J1L66 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~3231
J1L66 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[6]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_0[6] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[6]);


--MD1_ram_block1a6 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a6
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a6_PORT_A_data_in = H1_M_st_data[6];
MD1_ram_block1a6_PORT_A_data_in_reg = DFFE(MD1_ram_block1a6_PORT_A_data_in, MD1_ram_block1a6_clock_0, , , );
MD1_ram_block1a6_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a6_PORT_A_address_reg = DFFE(MD1_ram_block1a6_PORT_A_address, MD1_ram_block1a6_clock_0, , , );
MD1_ram_block1a6_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a6_PORT_B_address_reg = DFFE(MD1_ram_block1a6_PORT_B_address, MD1_ram_block1a6_clock_0, , , );
MD1_ram_block1a6_PORT_A_write_enable = ND1L1;
MD1_ram_block1a6_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a6_PORT_A_write_enable, MD1_ram_block1a6_clock_0, , , );
MD1_ram_block1a6_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a6_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a6_PORT_A_byte_mask, MD1_ram_block1a6_clock_0, , , );
MD1_ram_block1a6_clock_0 = VD1__clk0;
MD1_ram_block1a6_PORT_A_data_out = MEMORY(MD1_ram_block1a6_PORT_A_data_in_reg, , MD1_ram_block1a6_PORT_A_address_reg, MD1_ram_block1a6_PORT_B_address_reg, MD1_ram_block1a6_PORT_A_write_enable_reg, , MD1_ram_block1a6_PORT_A_byte_mask_reg, , MD1_ram_block1a6_clock_0, , , , , );
MD1_ram_block1a6 = MD1_ram_block1a6_PORT_A_data_out[0];


--MD1_ram_block1a70 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a70
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a70_PORT_A_data_in = H1_M_st_data[6];
MD1_ram_block1a70_PORT_A_data_in_reg = DFFE(MD1_ram_block1a70_PORT_A_data_in, MD1_ram_block1a70_clock_0, , , );
MD1_ram_block1a70_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a70_PORT_A_address_reg = DFFE(MD1_ram_block1a70_PORT_A_address, MD1_ram_block1a70_clock_0, , , );
MD1_ram_block1a70_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a70_PORT_B_address_reg = DFFE(MD1_ram_block1a70_PORT_B_address, MD1_ram_block1a70_clock_0, , , );
MD1_ram_block1a70_PORT_A_write_enable = ND1L3;
MD1_ram_block1a70_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a70_PORT_A_write_enable, MD1_ram_block1a70_clock_0, , , );
MD1_ram_block1a70_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a70_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a70_PORT_A_byte_mask, MD1_ram_block1a70_clock_0, , , );
MD1_ram_block1a70_clock_0 = VD1__clk0;
MD1_ram_block1a70_PORT_A_data_out = MEMORY(MD1_ram_block1a70_PORT_A_data_in_reg, , MD1_ram_block1a70_PORT_A_address_reg, MD1_ram_block1a70_PORT_B_address_reg, MD1_ram_block1a70_PORT_A_write_enable_reg, , MD1_ram_block1a70_PORT_A_byte_mask_reg, , MD1_ram_block1a70_clock_0, , , , , );
MD1_ram_block1a70 = MD1_ram_block1a70_PORT_A_data_out[0];


--MD1_ram_block1a38 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a38
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a38_PORT_A_data_in = H1_M_st_data[6];
MD1_ram_block1a38_PORT_A_data_in_reg = DFFE(MD1_ram_block1a38_PORT_A_data_in, MD1_ram_block1a38_clock_0, , , );
MD1_ram_block1a38_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a38_PORT_A_address_reg = DFFE(MD1_ram_block1a38_PORT_A_address, MD1_ram_block1a38_clock_0, , , );
MD1_ram_block1a38_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a38_PORT_B_address_reg = DFFE(MD1_ram_block1a38_PORT_B_address, MD1_ram_block1a38_clock_0, , , );
MD1_ram_block1a38_PORT_A_write_enable = ND1L2;
MD1_ram_block1a38_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a38_PORT_A_write_enable, MD1_ram_block1a38_clock_0, , , );
MD1_ram_block1a38_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a38_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a38_PORT_A_byte_mask, MD1_ram_block1a38_clock_0, , , );
MD1_ram_block1a38_clock_0 = VD1__clk0;
MD1_ram_block1a38_PORT_A_data_out = MEMORY(MD1_ram_block1a38_PORT_A_data_in_reg, , MD1_ram_block1a38_PORT_A_address_reg, MD1_ram_block1a38_PORT_B_address_reg, MD1_ram_block1a38_PORT_A_write_enable_reg, , MD1_ram_block1a38_PORT_A_byte_mask_reg, , MD1_ram_block1a38_clock_0, , , , , );
MD1_ram_block1a38 = MD1_ram_block1a38_PORT_A_data_out[0];


--MD1_ram_block1a102 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a102
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a102_PORT_A_data_in = H1_M_st_data[6];
MD1_ram_block1a102_PORT_A_data_in_reg = DFFE(MD1_ram_block1a102_PORT_A_data_in, MD1_ram_block1a102_clock_0, , , );
MD1_ram_block1a102_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a102_PORT_A_address_reg = DFFE(MD1_ram_block1a102_PORT_A_address, MD1_ram_block1a102_clock_0, , , );
MD1_ram_block1a102_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a102_PORT_B_address_reg = DFFE(MD1_ram_block1a102_PORT_B_address, MD1_ram_block1a102_clock_0, , , );
MD1_ram_block1a102_PORT_A_write_enable = ND1L4;
MD1_ram_block1a102_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a102_PORT_A_write_enable, MD1_ram_block1a102_clock_0, , , );
MD1_ram_block1a102_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a102_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a102_PORT_A_byte_mask, MD1_ram_block1a102_clock_0, , , );
MD1_ram_block1a102_clock_0 = VD1__clk0;
MD1_ram_block1a102_PORT_A_data_out = MEMORY(MD1_ram_block1a102_PORT_A_data_in_reg, , MD1_ram_block1a102_PORT_A_address_reg, MD1_ram_block1a102_PORT_B_address_reg, MD1_ram_block1a102_PORT_A_write_enable_reg, , MD1_ram_block1a102_PORT_A_byte_mask_reg, , MD1_ram_block1a102_clock_0, , , , , );
MD1_ram_block1a102 = MD1_ram_block1a102_PORT_A_data_out[0];


--PD1L7 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w6_n0_mux_dataout~25
PD1L7 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a102 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a38 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a70 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a6 );


--J1L76 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~3232
J1L76 = J1L66 & PD1L7 & ( !N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[6] ) # J1L66 & !PD1L7 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[6]) );


--J1L86 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~3233
J1L86 = J1L76 & ( !U1L23 & (!LB1_cpu_data_master_qualified_request_uart1_s1 # RD1_readdata[6]) # U1L23 & T1_readdata[6] & (!LB1_cpu_data_master_qualified_request_uart1_s1 # RD1_readdata[6]) );


--CC1_oci_ienable[6] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]
CC1_oci_ienable[6] = AMPP_FUNCTION(VD1__clk0, CC1L31, E1_data_out, CC1L81);


--ZC1_q_a[6] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[6]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[6] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[6], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[6], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[6] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[6]
ZC1_q_b[6] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[6], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[6], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--K1L121 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata~1326
K1L121 = CC1_oci_ienable[6] & ZC1_q_a[6] & ( !L1L81 ) # !CC1_oci_ienable[6] & ZC1_q_a[6] & ( !L1L81 # L1L01 & CC1L51 & CC1L61 ) # !CC1_oci_ienable[6] & !ZC1_q_a[6] & ( L1L81 & L1L01 & CC1L51 & CC1L61 );


--J1_cpu_data_master_readdata[6] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]
J1_cpu_data_master_readdata[6] = K1L121 & ( J1L46 & J1L56 & J1L86 ) # !K1L121 & ( !L1_cpu_data_master_requests_cpu_jtag_debug_module & J1L46 & J1L56 & J1L86 );


--MD1_ram_block1a22 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a22
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a22_PORT_A_data_in = H1_M_st_data[22];
MD1_ram_block1a22_PORT_A_data_in_reg = DFFE(MD1_ram_block1a22_PORT_A_data_in, MD1_ram_block1a22_clock_0, , , );
MD1_ram_block1a22_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a22_PORT_A_address_reg = DFFE(MD1_ram_block1a22_PORT_A_address, MD1_ram_block1a22_clock_0, , , );
MD1_ram_block1a22_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a22_PORT_B_address_reg = DFFE(MD1_ram_block1a22_PORT_B_address, MD1_ram_block1a22_clock_0, , , );
MD1_ram_block1a22_PORT_A_write_enable = ND1L1;
MD1_ram_block1a22_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a22_PORT_A_write_enable, MD1_ram_block1a22_clock_0, , , );
MD1_ram_block1a22_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a22_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a22_PORT_A_byte_mask, MD1_ram_block1a22_clock_0, , , );
MD1_ram_block1a22_clock_0 = VD1__clk0;
MD1_ram_block1a22_PORT_A_data_out = MEMORY(MD1_ram_block1a22_PORT_A_data_in_reg, , MD1_ram_block1a22_PORT_A_address_reg, MD1_ram_block1a22_PORT_B_address_reg, MD1_ram_block1a22_PORT_A_write_enable_reg, , MD1_ram_block1a22_PORT_A_byte_mask_reg, , MD1_ram_block1a22_clock_0, , , , , );
MD1_ram_block1a22 = MD1_ram_block1a22_PORT_A_data_out[0];


--MD1_ram_block1a86 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a86
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a86_PORT_A_data_in = H1_M_st_data[22];
MD1_ram_block1a86_PORT_A_data_in_reg = DFFE(MD1_ram_block1a86_PORT_A_data_in, MD1_ram_block1a86_clock_0, , , );
MD1_ram_block1a86_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a86_PORT_A_address_reg = DFFE(MD1_ram_block1a86_PORT_A_address, MD1_ram_block1a86_clock_0, , , );
MD1_ram_block1a86_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a86_PORT_B_address_reg = DFFE(MD1_ram_block1a86_PORT_B_address, MD1_ram_block1a86_clock_0, , , );
MD1_ram_block1a86_PORT_A_write_enable = ND1L3;
MD1_ram_block1a86_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a86_PORT_A_write_enable, MD1_ram_block1a86_clock_0, , , );
MD1_ram_block1a86_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a86_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a86_PORT_A_byte_mask, MD1_ram_block1a86_clock_0, , , );
MD1_ram_block1a86_clock_0 = VD1__clk0;
MD1_ram_block1a86_PORT_A_data_out = MEMORY(MD1_ram_block1a86_PORT_A_data_in_reg, , MD1_ram_block1a86_PORT_A_address_reg, MD1_ram_block1a86_PORT_B_address_reg, MD1_ram_block1a86_PORT_A_write_enable_reg, , MD1_ram_block1a86_PORT_A_byte_mask_reg, , MD1_ram_block1a86_clock_0, , , , , );
MD1_ram_block1a86 = MD1_ram_block1a86_PORT_A_data_out[0];


--MD1_ram_block1a54 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a54
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a54_PORT_A_data_in = H1_M_st_data[22];
MD1_ram_block1a54_PORT_A_data_in_reg = DFFE(MD1_ram_block1a54_PORT_A_data_in, MD1_ram_block1a54_clock_0, , , );
MD1_ram_block1a54_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a54_PORT_A_address_reg = DFFE(MD1_ram_block1a54_PORT_A_address, MD1_ram_block1a54_clock_0, , , );
MD1_ram_block1a54_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a54_PORT_B_address_reg = DFFE(MD1_ram_block1a54_PORT_B_address, MD1_ram_block1a54_clock_0, , , );
MD1_ram_block1a54_PORT_A_write_enable = ND1L2;
MD1_ram_block1a54_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a54_PORT_A_write_enable, MD1_ram_block1a54_clock_0, , , );
MD1_ram_block1a54_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a54_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a54_PORT_A_byte_mask, MD1_ram_block1a54_clock_0, , , );
MD1_ram_block1a54_clock_0 = VD1__clk0;
MD1_ram_block1a54_PORT_A_data_out = MEMORY(MD1_ram_block1a54_PORT_A_data_in_reg, , MD1_ram_block1a54_PORT_A_address_reg, MD1_ram_block1a54_PORT_B_address_reg, MD1_ram_block1a54_PORT_A_write_enable_reg, , MD1_ram_block1a54_PORT_A_byte_mask_reg, , MD1_ram_block1a54_clock_0, , , , , );
MD1_ram_block1a54 = MD1_ram_block1a54_PORT_A_data_out[0];


--MD1_ram_block1a118 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a118
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a118_PORT_A_data_in = H1_M_st_data[22];
MD1_ram_block1a118_PORT_A_data_in_reg = DFFE(MD1_ram_block1a118_PORT_A_data_in, MD1_ram_block1a118_clock_0, , , );
MD1_ram_block1a118_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a118_PORT_A_address_reg = DFFE(MD1_ram_block1a118_PORT_A_address, MD1_ram_block1a118_clock_0, , , );
MD1_ram_block1a118_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a118_PORT_B_address_reg = DFFE(MD1_ram_block1a118_PORT_B_address, MD1_ram_block1a118_clock_0, , , );
MD1_ram_block1a118_PORT_A_write_enable = ND1L4;
MD1_ram_block1a118_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a118_PORT_A_write_enable, MD1_ram_block1a118_clock_0, , , );
MD1_ram_block1a118_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a118_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a118_PORT_A_byte_mask, MD1_ram_block1a118_clock_0, , , );
MD1_ram_block1a118_clock_0 = VD1__clk0;
MD1_ram_block1a118_PORT_A_data_out = MEMORY(MD1_ram_block1a118_PORT_A_data_in_reg, , MD1_ram_block1a118_PORT_A_address_reg, MD1_ram_block1a118_PORT_B_address_reg, MD1_ram_block1a118_PORT_A_write_enable_reg, , MD1_ram_block1a118_PORT_A_byte_mask_reg, , MD1_ram_block1a118_clock_0, , , , , );
MD1_ram_block1a118 = MD1_ram_block1a118_PORT_A_data_out[0];


--PD1L32 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w22_n0_mux_dataout~25
PD1L32 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a118 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a54 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a86 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a22 );


--J1_registered_cpu_data_master_readdata[22] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[22]
J1_registered_cpu_data_master_readdata[22] = DFFEAS(J1L352, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_incoming_ext_ram_bus_data[22] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[22]
N1_incoming_ext_ram_bus_data[22] = DFFEAS(A1L672, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_2[6] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[6]
J1_dbs_8_reg_segment_2[6] = DFFEAS(M1_incoming_ext_flash_bus_data[6], VD1__clk0, !E1_data_out,  , J1L3,  ,  ,  ,  );


--J1L541 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[22]~3234
J1L541 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[22]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_2[6] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[22]);


--J1L641 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[22]~3235
J1L641 = J1L541 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[22]);


--J1L741 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[22]~3236
J1L741 = J1L641 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[22]) # Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & PD1L32 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[22]) );


--ZC1_q_a[22] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[22]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[22] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[22], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L72, NC1_MonDReg[22], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[22] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[22]
ZC1_q_b[22] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[22], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L72, NC1_MonDReg[22], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[22] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[22]
J1_cpu_data_master_readdata[22] = ZC1_q_a[22] & ( J1L281 & J1L741 & (!L1L81 # !J1L881) ) # !ZC1_q_a[22] & ( J1L281 & !J1L881 & J1L741 );


--H1_F_pc[4] is std_2s60:inst|cpu:the_cpu|F_pc[4]
H1_F_pc[4] = AMPP_FUNCTION(VD1__clk0, H1L177, E1_data_out, H1_M_stall);


--H1L2651 is std_2s60:inst|cpu:the_cpu|add~2396
H1L2651 = AMPP_FUNCTION(!H1_F_pc[4], H1L5551);

--H1L3651 is std_2s60:inst|cpu:the_cpu|add~2397
H1L3651 = AMPP_FUNCTION(!H1_F_pc[4], H1L5551);


--H1L6651 is std_2s60:inst|cpu:the_cpu|add~2400
H1L6651 = AMPP_FUNCTION(!VB1_q_b[12], !H1L2651, H1L9551);

--H1L7651 is std_2s60:inst|cpu:the_cpu|add~2401
H1L7651 = AMPP_FUNCTION(!VB1_q_b[12], !H1L2651, H1L9551);


--N1_d1_irq_from_the_lan91c111 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_irq_from_the_lan91c111
N1_d1_irq_from_the_lan91c111 = DFFEAS(ENET_INTRQ[0], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--H1_M_ipending_reg_nxt[6] is std_2s60:inst|cpu:the_cpu|M_ipending_reg_nxt[6]
H1_M_ipending_reg_nxt[6] = AMPP_FUNCTION(!H1_M_ienable_reg[6], !CC1_oci_ienable[6], !N1_d1_irq_from_the_lan91c111);


--MD1_ram_block1a31 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a31
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a31_PORT_A_data_in = H1_M_st_data[31];
MD1_ram_block1a31_PORT_A_data_in_reg = DFFE(MD1_ram_block1a31_PORT_A_data_in, MD1_ram_block1a31_clock_0, , , );
MD1_ram_block1a31_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a31_PORT_A_address_reg = DFFE(MD1_ram_block1a31_PORT_A_address, MD1_ram_block1a31_clock_0, , , );
MD1_ram_block1a31_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a31_PORT_B_address_reg = DFFE(MD1_ram_block1a31_PORT_B_address, MD1_ram_block1a31_clock_0, , , );
MD1_ram_block1a31_PORT_A_write_enable = ND1L1;
MD1_ram_block1a31_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a31_PORT_A_write_enable, MD1_ram_block1a31_clock_0, , , );
MD1_ram_block1a31_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a31_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a31_PORT_A_byte_mask, MD1_ram_block1a31_clock_0, , , );
MD1_ram_block1a31_clock_0 = VD1__clk0;
MD1_ram_block1a31_PORT_A_data_out = MEMORY(MD1_ram_block1a31_PORT_A_data_in_reg, , MD1_ram_block1a31_PORT_A_address_reg, MD1_ram_block1a31_PORT_B_address_reg, MD1_ram_block1a31_PORT_A_write_enable_reg, , MD1_ram_block1a31_PORT_A_byte_mask_reg, , MD1_ram_block1a31_clock_0, , , , , );
MD1_ram_block1a31 = MD1_ram_block1a31_PORT_A_data_out[0];


--MD1_ram_block1a95 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a95
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a95_PORT_A_data_in = H1_M_st_data[31];
MD1_ram_block1a95_PORT_A_data_in_reg = DFFE(MD1_ram_block1a95_PORT_A_data_in, MD1_ram_block1a95_clock_0, , , );
MD1_ram_block1a95_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a95_PORT_A_address_reg = DFFE(MD1_ram_block1a95_PORT_A_address, MD1_ram_block1a95_clock_0, , , );
MD1_ram_block1a95_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a95_PORT_B_address_reg = DFFE(MD1_ram_block1a95_PORT_B_address, MD1_ram_block1a95_clock_0, , , );
MD1_ram_block1a95_PORT_A_write_enable = ND1L3;
MD1_ram_block1a95_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a95_PORT_A_write_enable, MD1_ram_block1a95_clock_0, , , );
MD1_ram_block1a95_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a95_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a95_PORT_A_byte_mask, MD1_ram_block1a95_clock_0, , , );
MD1_ram_block1a95_clock_0 = VD1__clk0;
MD1_ram_block1a95_PORT_A_data_out = MEMORY(MD1_ram_block1a95_PORT_A_data_in_reg, , MD1_ram_block1a95_PORT_A_address_reg, MD1_ram_block1a95_PORT_B_address_reg, MD1_ram_block1a95_PORT_A_write_enable_reg, , MD1_ram_block1a95_PORT_A_byte_mask_reg, , MD1_ram_block1a95_clock_0, , , , , );
MD1_ram_block1a95 = MD1_ram_block1a95_PORT_A_data_out[0];


--MD1_ram_block1a63 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a63
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a63_PORT_A_data_in = H1_M_st_data[31];
MD1_ram_block1a63_PORT_A_data_in_reg = DFFE(MD1_ram_block1a63_PORT_A_data_in, MD1_ram_block1a63_clock_0, , , );
MD1_ram_block1a63_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a63_PORT_A_address_reg = DFFE(MD1_ram_block1a63_PORT_A_address, MD1_ram_block1a63_clock_0, , , );
MD1_ram_block1a63_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a63_PORT_B_address_reg = DFFE(MD1_ram_block1a63_PORT_B_address, MD1_ram_block1a63_clock_0, , , );
MD1_ram_block1a63_PORT_A_write_enable = ND1L2;
MD1_ram_block1a63_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a63_PORT_A_write_enable, MD1_ram_block1a63_clock_0, , , );
MD1_ram_block1a63_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a63_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a63_PORT_A_byte_mask, MD1_ram_block1a63_clock_0, , , );
MD1_ram_block1a63_clock_0 = VD1__clk0;
MD1_ram_block1a63_PORT_A_data_out = MEMORY(MD1_ram_block1a63_PORT_A_data_in_reg, , MD1_ram_block1a63_PORT_A_address_reg, MD1_ram_block1a63_PORT_B_address_reg, MD1_ram_block1a63_PORT_A_write_enable_reg, , MD1_ram_block1a63_PORT_A_byte_mask_reg, , MD1_ram_block1a63_clock_0, , , , , );
MD1_ram_block1a63 = MD1_ram_block1a63_PORT_A_data_out[0];


--MD1_ram_block1a127 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a127
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a127_PORT_A_data_in = H1_M_st_data[31];
MD1_ram_block1a127_PORT_A_data_in_reg = DFFE(MD1_ram_block1a127_PORT_A_data_in, MD1_ram_block1a127_clock_0, , , );
MD1_ram_block1a127_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a127_PORT_A_address_reg = DFFE(MD1_ram_block1a127_PORT_A_address, MD1_ram_block1a127_clock_0, , , );
MD1_ram_block1a127_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a127_PORT_B_address_reg = DFFE(MD1_ram_block1a127_PORT_B_address, MD1_ram_block1a127_clock_0, , , );
MD1_ram_block1a127_PORT_A_write_enable = ND1L4;
MD1_ram_block1a127_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a127_PORT_A_write_enable, MD1_ram_block1a127_clock_0, , , );
MD1_ram_block1a127_PORT_A_byte_mask = Y1L23;
MD1_ram_block1a127_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a127_PORT_A_byte_mask, MD1_ram_block1a127_clock_0, , , );
MD1_ram_block1a127_clock_0 = VD1__clk0;
MD1_ram_block1a127_PORT_A_data_out = MEMORY(MD1_ram_block1a127_PORT_A_data_in_reg, , MD1_ram_block1a127_PORT_A_address_reg, MD1_ram_block1a127_PORT_B_address_reg, MD1_ram_block1a127_PORT_A_write_enable_reg, , MD1_ram_block1a127_PORT_A_byte_mask_reg, , MD1_ram_block1a127_clock_0, , , , , );
MD1_ram_block1a127 = MD1_ram_block1a127_PORT_A_data_out[0];


--PD1L23 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w31_n0_mux_dataout~25
PD1L23 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a127 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a63 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a95 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a31 );


--J1_registered_cpu_data_master_readdata[31] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[31]
J1_registered_cpu_data_master_readdata[31] = DFFEAS(J1L262, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_incoming_ext_ram_bus_data[31] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[31]
N1_incoming_ext_ram_bus_data[31] = DFFEAS(A1L762, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--M1_incoming_ext_flash_bus_data[7] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|incoming_ext_flash_bus_data[7]
M1_incoming_ext_flash_bus_data[7] = DFFEAS(A1L87, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L381 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~3237
J1L381 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[31]) # M1_cpu_data_master_requests_ext_flash_s1 & M1_incoming_ext_flash_bus_data[7] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[31]);


--J1L481 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~3238
J1L481 = J1L381 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[31]);


--J1L581 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~3239
J1L581 = J1L481 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[31]) # Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & PD1L23 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[31]) );


--ZC1_q_a[31] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[31]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[31] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[31], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L82, NC1_MonDReg[31], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[31] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[31]
ZC1_q_b[31] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[31], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L82, NC1_MonDReg[31], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[31] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]
J1_cpu_data_master_readdata[31] = ZC1_q_a[31] & ( J1L281 & J1L581 & (!L1L81 # !J1L881) ) # !ZC1_q_a[31] & ( J1L281 & !J1L881 & J1L581 );


--J1_registered_cpu_data_master_readdata[15] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[15]
J1_registered_cpu_data_master_readdata[15] = DFFEAS(J1L642, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--MD1_ram_block1a15 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a15
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a15_PORT_A_data_in = H1_M_st_data[15];
MD1_ram_block1a15_PORT_A_data_in_reg = DFFE(MD1_ram_block1a15_PORT_A_data_in, MD1_ram_block1a15_clock_0, , , );
MD1_ram_block1a15_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a15_PORT_A_address_reg = DFFE(MD1_ram_block1a15_PORT_A_address, MD1_ram_block1a15_clock_0, , , );
MD1_ram_block1a15_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a15_PORT_B_address_reg = DFFE(MD1_ram_block1a15_PORT_B_address, MD1_ram_block1a15_clock_0, , , );
MD1_ram_block1a15_PORT_A_write_enable = ND1L1;
MD1_ram_block1a15_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a15_PORT_A_write_enable, MD1_ram_block1a15_clock_0, , , );
MD1_ram_block1a15_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a15_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a15_PORT_A_byte_mask, MD1_ram_block1a15_clock_0, , , );
MD1_ram_block1a15_clock_0 = VD1__clk0;
MD1_ram_block1a15_PORT_A_data_out = MEMORY(MD1_ram_block1a15_PORT_A_data_in_reg, , MD1_ram_block1a15_PORT_A_address_reg, MD1_ram_block1a15_PORT_B_address_reg, MD1_ram_block1a15_PORT_A_write_enable_reg, , MD1_ram_block1a15_PORT_A_byte_mask_reg, , MD1_ram_block1a15_clock_0, , , , , );
MD1_ram_block1a15 = MD1_ram_block1a15_PORT_A_data_out[0];


--MD1_ram_block1a79 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a79
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a79_PORT_A_data_in = H1_M_st_data[15];
MD1_ram_block1a79_PORT_A_data_in_reg = DFFE(MD1_ram_block1a79_PORT_A_data_in, MD1_ram_block1a79_clock_0, , , );
MD1_ram_block1a79_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a79_PORT_A_address_reg = DFFE(MD1_ram_block1a79_PORT_A_address, MD1_ram_block1a79_clock_0, , , );
MD1_ram_block1a79_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a79_PORT_B_address_reg = DFFE(MD1_ram_block1a79_PORT_B_address, MD1_ram_block1a79_clock_0, , , );
MD1_ram_block1a79_PORT_A_write_enable = ND1L3;
MD1_ram_block1a79_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a79_PORT_A_write_enable, MD1_ram_block1a79_clock_0, , , );
MD1_ram_block1a79_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a79_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a79_PORT_A_byte_mask, MD1_ram_block1a79_clock_0, , , );
MD1_ram_block1a79_clock_0 = VD1__clk0;
MD1_ram_block1a79_PORT_A_data_out = MEMORY(MD1_ram_block1a79_PORT_A_data_in_reg, , MD1_ram_block1a79_PORT_A_address_reg, MD1_ram_block1a79_PORT_B_address_reg, MD1_ram_block1a79_PORT_A_write_enable_reg, , MD1_ram_block1a79_PORT_A_byte_mask_reg, , MD1_ram_block1a79_clock_0, , , , , );
MD1_ram_block1a79 = MD1_ram_block1a79_PORT_A_data_out[0];


--MD1_ram_block1a47 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a47
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a47_PORT_A_data_in = H1_M_st_data[15];
MD1_ram_block1a47_PORT_A_data_in_reg = DFFE(MD1_ram_block1a47_PORT_A_data_in, MD1_ram_block1a47_clock_0, , , );
MD1_ram_block1a47_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a47_PORT_A_address_reg = DFFE(MD1_ram_block1a47_PORT_A_address, MD1_ram_block1a47_clock_0, , , );
MD1_ram_block1a47_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a47_PORT_B_address_reg = DFFE(MD1_ram_block1a47_PORT_B_address, MD1_ram_block1a47_clock_0, , , );
MD1_ram_block1a47_PORT_A_write_enable = ND1L2;
MD1_ram_block1a47_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a47_PORT_A_write_enable, MD1_ram_block1a47_clock_0, , , );
MD1_ram_block1a47_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a47_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a47_PORT_A_byte_mask, MD1_ram_block1a47_clock_0, , , );
MD1_ram_block1a47_clock_0 = VD1__clk0;
MD1_ram_block1a47_PORT_A_data_out = MEMORY(MD1_ram_block1a47_PORT_A_data_in_reg, , MD1_ram_block1a47_PORT_A_address_reg, MD1_ram_block1a47_PORT_B_address_reg, MD1_ram_block1a47_PORT_A_write_enable_reg, , MD1_ram_block1a47_PORT_A_byte_mask_reg, , MD1_ram_block1a47_clock_0, , , , , );
MD1_ram_block1a47 = MD1_ram_block1a47_PORT_A_data_out[0];


--MD1_ram_block1a111 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a111
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a111_PORT_A_data_in = H1_M_st_data[15];
MD1_ram_block1a111_PORT_A_data_in_reg = DFFE(MD1_ram_block1a111_PORT_A_data_in, MD1_ram_block1a111_clock_0, , , );
MD1_ram_block1a111_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a111_PORT_A_address_reg = DFFE(MD1_ram_block1a111_PORT_A_address, MD1_ram_block1a111_clock_0, , , );
MD1_ram_block1a111_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a111_PORT_B_address_reg = DFFE(MD1_ram_block1a111_PORT_B_address, MD1_ram_block1a111_clock_0, , , );
MD1_ram_block1a111_PORT_A_write_enable = ND1L4;
MD1_ram_block1a111_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a111_PORT_A_write_enable, MD1_ram_block1a111_clock_0, , , );
MD1_ram_block1a111_PORT_A_byte_mask = Y1L03;
MD1_ram_block1a111_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a111_PORT_A_byte_mask, MD1_ram_block1a111_clock_0, , , );
MD1_ram_block1a111_clock_0 = VD1__clk0;
MD1_ram_block1a111_PORT_A_data_out = MEMORY(MD1_ram_block1a111_PORT_A_data_in_reg, , MD1_ram_block1a111_PORT_A_address_reg, MD1_ram_block1a111_PORT_B_address_reg, MD1_ram_block1a111_PORT_A_write_enable_reg, , MD1_ram_block1a111_PORT_A_byte_mask_reg, , MD1_ram_block1a111_clock_0, , , , , );
MD1_ram_block1a111 = MD1_ram_block1a111_PORT_A_data_out[0];


--PD1L61 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w15_n0_mux_dataout~25
PD1L61 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a111 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a47 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a79 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a15 );


--N1_incoming_ext_ram_bus_data[15] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[15]
N1_incoming_ext_ram_bus_data[15] = DFFEAS(A1L382, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_1[7] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[7]
J1_dbs_8_reg_segment_1[7] = DFFEAS(M1_incoming_ext_flash_bus_data[7], VD1__clk0, !E1_data_out,  , J1L2,  ,  ,  ,  );


--J1L411 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[15]~3240
J1L411 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[15]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_1[7] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[15]);


--J1L511 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[15]~3241
J1L511 = J1L411 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[15]);


--P1_readdata[15] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[15]
P1_readdata[15] = DFFEAS(P1_read_mux_out[15], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L611 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[15]~3242
J1L611 = P1_readdata[15] & ( J1L511 & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L61) ) # !P1_readdata[15] & ( !Q1_cpu_data_master_requests_high_res_timer_s1 & J1L511 & (!Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 # PD1L61) );


--FB1_readdata[15] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[15]
FB1_readdata[15] = DFFEAS(FB1_read_mux_out[15], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L711 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[15]~3243
J1L711 = FB1_readdata[15] & ( J1L611 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[15]) ) # !FB1_readdata[15] & ( !GB1_cpu_data_master_requests_sys_clk_timer_s1 & J1L611 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[15]) );


--ZC1_q_a[15] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[15]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[15] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[15], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[15], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[15] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[15]
ZC1_q_b[15] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[15], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L62, NC1_MonDReg[15], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[15] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[15]
J1_cpu_data_master_readdata[15] = ZC1_q_a[15] & ( J1L88 & J1L711 & (!L1L81 # !J1L881) ) # !ZC1_q_a[15] & ( J1L88 & !J1L881 & J1L711 );


--P1_readdata[7] is std_2s60:inst|high_res_timer:the_high_res_timer|readdata[7]
P1_readdata[7] = DFFEAS(P1_read_mux_out[7], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--RD1_readdata[7] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[7]
RD1_readdata[7] = DFFEAS(RD1_selected_read_data[7], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--FB1_readdata[7] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|readdata[7]
FB1_readdata[7] = DFFEAS(FB1_read_mux_out[7], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L07 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~3244
J1L07 = RD1_readdata[7] & FB1_readdata[7] & ( !G1L2 # P1_readdata[7] # H1_M_alu_result[6] ) # !RD1_readdata[7] & FB1_readdata[7] & ( !H1_M_alu_result[6] & (!G1L2 # P1_readdata[7]) # H1_M_alu_result[6] & !LB1L2 ) # RD1_readdata[7] & !FB1_readdata[7] & ( !LB1L2 & (!G1L2 # P1_readdata[7]) # H1_M_alu_result[6] ) # !RD1_readdata[7] & !FB1_readdata[7] & ( !LB1L2 & (!G1L2 # P1_readdata[7] # H1_M_alu_result[6]) );


--J1_registered_cpu_data_master_readdata[7] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[7]
J1_registered_cpu_data_master_readdata[7] = DFFEAS(J1L832, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_incoming_ext_ram_bus_data[7] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[7]
N1_incoming_ext_ram_bus_data[7] = DFFEAS(A1L192, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_0[7] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[7]
J1_dbs_8_reg_segment_0[7] = DFFEAS(M1_incoming_ext_flash_bus_data[7], VD1__clk0, !E1_data_out,  , J1L1,  ,  ,  ,  );


--J1L17 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~3245
J1L17 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[7]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_0[7] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[7]);


--MD1_ram_block1a7 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a7
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a7_PORT_A_data_in = H1_M_st_data[7];
MD1_ram_block1a7_PORT_A_data_in_reg = DFFE(MD1_ram_block1a7_PORT_A_data_in, MD1_ram_block1a7_clock_0, , , );
MD1_ram_block1a7_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a7_PORT_A_address_reg = DFFE(MD1_ram_block1a7_PORT_A_address, MD1_ram_block1a7_clock_0, , , );
MD1_ram_block1a7_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a7_PORT_B_address_reg = DFFE(MD1_ram_block1a7_PORT_B_address, MD1_ram_block1a7_clock_0, , , );
MD1_ram_block1a7_PORT_A_write_enable = ND1L1;
MD1_ram_block1a7_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a7_PORT_A_write_enable, MD1_ram_block1a7_clock_0, , , );
MD1_ram_block1a7_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a7_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a7_PORT_A_byte_mask, MD1_ram_block1a7_clock_0, , , );
MD1_ram_block1a7_clock_0 = VD1__clk0;
MD1_ram_block1a7_PORT_A_data_out = MEMORY(MD1_ram_block1a7_PORT_A_data_in_reg, , MD1_ram_block1a7_PORT_A_address_reg, MD1_ram_block1a7_PORT_B_address_reg, MD1_ram_block1a7_PORT_A_write_enable_reg, , MD1_ram_block1a7_PORT_A_byte_mask_reg, , MD1_ram_block1a7_clock_0, , , , , );
MD1_ram_block1a7 = MD1_ram_block1a7_PORT_A_data_out[0];


--MD1_ram_block1a71 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a71
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a71_PORT_A_data_in = H1_M_st_data[7];
MD1_ram_block1a71_PORT_A_data_in_reg = DFFE(MD1_ram_block1a71_PORT_A_data_in, MD1_ram_block1a71_clock_0, , , );
MD1_ram_block1a71_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a71_PORT_A_address_reg = DFFE(MD1_ram_block1a71_PORT_A_address, MD1_ram_block1a71_clock_0, , , );
MD1_ram_block1a71_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a71_PORT_B_address_reg = DFFE(MD1_ram_block1a71_PORT_B_address, MD1_ram_block1a71_clock_0, , , );
MD1_ram_block1a71_PORT_A_write_enable = ND1L3;
MD1_ram_block1a71_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a71_PORT_A_write_enable, MD1_ram_block1a71_clock_0, , , );
MD1_ram_block1a71_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a71_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a71_PORT_A_byte_mask, MD1_ram_block1a71_clock_0, , , );
MD1_ram_block1a71_clock_0 = VD1__clk0;
MD1_ram_block1a71_PORT_A_data_out = MEMORY(MD1_ram_block1a71_PORT_A_data_in_reg, , MD1_ram_block1a71_PORT_A_address_reg, MD1_ram_block1a71_PORT_B_address_reg, MD1_ram_block1a71_PORT_A_write_enable_reg, , MD1_ram_block1a71_PORT_A_byte_mask_reg, , MD1_ram_block1a71_clock_0, , , , , );
MD1_ram_block1a71 = MD1_ram_block1a71_PORT_A_data_out[0];


--MD1_ram_block1a39 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a39
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a39_PORT_A_data_in = H1_M_st_data[7];
MD1_ram_block1a39_PORT_A_data_in_reg = DFFE(MD1_ram_block1a39_PORT_A_data_in, MD1_ram_block1a39_clock_0, , , );
MD1_ram_block1a39_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a39_PORT_A_address_reg = DFFE(MD1_ram_block1a39_PORT_A_address, MD1_ram_block1a39_clock_0, , , );
MD1_ram_block1a39_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a39_PORT_B_address_reg = DFFE(MD1_ram_block1a39_PORT_B_address, MD1_ram_block1a39_clock_0, , , );
MD1_ram_block1a39_PORT_A_write_enable = ND1L2;
MD1_ram_block1a39_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a39_PORT_A_write_enable, MD1_ram_block1a39_clock_0, , , );
MD1_ram_block1a39_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a39_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a39_PORT_A_byte_mask, MD1_ram_block1a39_clock_0, , , );
MD1_ram_block1a39_clock_0 = VD1__clk0;
MD1_ram_block1a39_PORT_A_data_out = MEMORY(MD1_ram_block1a39_PORT_A_data_in_reg, , MD1_ram_block1a39_PORT_A_address_reg, MD1_ram_block1a39_PORT_B_address_reg, MD1_ram_block1a39_PORT_A_write_enable_reg, , MD1_ram_block1a39_PORT_A_byte_mask_reg, , MD1_ram_block1a39_clock_0, , , , , );
MD1_ram_block1a39 = MD1_ram_block1a39_PORT_A_data_out[0];


--MD1_ram_block1a103 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a103
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a103_PORT_A_data_in = H1_M_st_data[7];
MD1_ram_block1a103_PORT_A_data_in_reg = DFFE(MD1_ram_block1a103_PORT_A_data_in, MD1_ram_block1a103_clock_0, , , );
MD1_ram_block1a103_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a103_PORT_A_address_reg = DFFE(MD1_ram_block1a103_PORT_A_address, MD1_ram_block1a103_clock_0, , , );
MD1_ram_block1a103_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a103_PORT_B_address_reg = DFFE(MD1_ram_block1a103_PORT_B_address, MD1_ram_block1a103_clock_0, , , );
MD1_ram_block1a103_PORT_A_write_enable = ND1L4;
MD1_ram_block1a103_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a103_PORT_A_write_enable, MD1_ram_block1a103_clock_0, , , );
MD1_ram_block1a103_PORT_A_byte_mask = Y1L92;
MD1_ram_block1a103_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a103_PORT_A_byte_mask, MD1_ram_block1a103_clock_0, , , );
MD1_ram_block1a103_clock_0 = VD1__clk0;
MD1_ram_block1a103_PORT_A_data_out = MEMORY(MD1_ram_block1a103_PORT_A_data_in_reg, , MD1_ram_block1a103_PORT_A_address_reg, MD1_ram_block1a103_PORT_B_address_reg, MD1_ram_block1a103_PORT_A_write_enable_reg, , MD1_ram_block1a103_PORT_A_byte_mask_reg, , MD1_ram_block1a103_clock_0, , , , , );
MD1_ram_block1a103 = MD1_ram_block1a103_PORT_A_data_out[0];


--PD1L8 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w7_n0_mux_dataout~25
PD1L8 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a103 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a39 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a71 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a7 );


--J1L27 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~3246
J1L27 = PD1L8 & ( J1L17 & (!N1_cpu_data_master_requests_ext_ram_s1 # N1_incoming_ext_ram_bus_data[7]) ) # !PD1L8 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & J1L17 & (!N1_cpu_data_master_requests_ext_ram_s1 # N1_incoming_ext_ram_bus_data[7]) );


--J1L37 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~3247
J1L37 = J1L27 & ( !U1L23 & (!N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[7]) # U1L23 & T1_readdata[7] & (!N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[7]) );


--J1L47 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~3248
J1L47 = J1L37 & ( J1L781 & J1L15 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[7]) );


--ZC1_q_a[7] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[7]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[7] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[7], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[7], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[7] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[7]
ZC1_q_b[7] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[7], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L52, NC1_MonDReg[7], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[7] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]
J1_cpu_data_master_readdata[7] = ZC1_q_a[7] & ( J1L07 & J1L47 & (!L1L81 # !J1L881) ) # !ZC1_q_a[7] & ( !J1L881 & J1L07 & J1L47 );


--MD1_ram_block1a23 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a23
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a23_PORT_A_data_in = H1_M_st_data[23];
MD1_ram_block1a23_PORT_A_data_in_reg = DFFE(MD1_ram_block1a23_PORT_A_data_in, MD1_ram_block1a23_clock_0, , , );
MD1_ram_block1a23_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a23_PORT_A_address_reg = DFFE(MD1_ram_block1a23_PORT_A_address, MD1_ram_block1a23_clock_0, , , );
MD1_ram_block1a23_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a23_PORT_B_address_reg = DFFE(MD1_ram_block1a23_PORT_B_address, MD1_ram_block1a23_clock_0, , , );
MD1_ram_block1a23_PORT_A_write_enable = ND1L1;
MD1_ram_block1a23_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a23_PORT_A_write_enable, MD1_ram_block1a23_clock_0, , , );
MD1_ram_block1a23_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a23_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a23_PORT_A_byte_mask, MD1_ram_block1a23_clock_0, , , );
MD1_ram_block1a23_clock_0 = VD1__clk0;
MD1_ram_block1a23_PORT_A_data_out = MEMORY(MD1_ram_block1a23_PORT_A_data_in_reg, , MD1_ram_block1a23_PORT_A_address_reg, MD1_ram_block1a23_PORT_B_address_reg, MD1_ram_block1a23_PORT_A_write_enable_reg, , MD1_ram_block1a23_PORT_A_byte_mask_reg, , MD1_ram_block1a23_clock_0, , , , , );
MD1_ram_block1a23 = MD1_ram_block1a23_PORT_A_data_out[0];


--MD1_ram_block1a87 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a87
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a87_PORT_A_data_in = H1_M_st_data[23];
MD1_ram_block1a87_PORT_A_data_in_reg = DFFE(MD1_ram_block1a87_PORT_A_data_in, MD1_ram_block1a87_clock_0, , , );
MD1_ram_block1a87_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a87_PORT_A_address_reg = DFFE(MD1_ram_block1a87_PORT_A_address, MD1_ram_block1a87_clock_0, , , );
MD1_ram_block1a87_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a87_PORT_B_address_reg = DFFE(MD1_ram_block1a87_PORT_B_address, MD1_ram_block1a87_clock_0, , , );
MD1_ram_block1a87_PORT_A_write_enable = ND1L3;
MD1_ram_block1a87_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a87_PORT_A_write_enable, MD1_ram_block1a87_clock_0, , , );
MD1_ram_block1a87_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a87_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a87_PORT_A_byte_mask, MD1_ram_block1a87_clock_0, , , );
MD1_ram_block1a87_clock_0 = VD1__clk0;
MD1_ram_block1a87_PORT_A_data_out = MEMORY(MD1_ram_block1a87_PORT_A_data_in_reg, , MD1_ram_block1a87_PORT_A_address_reg, MD1_ram_block1a87_PORT_B_address_reg, MD1_ram_block1a87_PORT_A_write_enable_reg, , MD1_ram_block1a87_PORT_A_byte_mask_reg, , MD1_ram_block1a87_clock_0, , , , , );
MD1_ram_block1a87 = MD1_ram_block1a87_PORT_A_data_out[0];


--MD1_ram_block1a55 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a55
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a55_PORT_A_data_in = H1_M_st_data[23];
MD1_ram_block1a55_PORT_A_data_in_reg = DFFE(MD1_ram_block1a55_PORT_A_data_in, MD1_ram_block1a55_clock_0, , , );
MD1_ram_block1a55_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a55_PORT_A_address_reg = DFFE(MD1_ram_block1a55_PORT_A_address, MD1_ram_block1a55_clock_0, , , );
MD1_ram_block1a55_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a55_PORT_B_address_reg = DFFE(MD1_ram_block1a55_PORT_B_address, MD1_ram_block1a55_clock_0, , , );
MD1_ram_block1a55_PORT_A_write_enable = ND1L2;
MD1_ram_block1a55_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a55_PORT_A_write_enable, MD1_ram_block1a55_clock_0, , , );
MD1_ram_block1a55_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a55_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a55_PORT_A_byte_mask, MD1_ram_block1a55_clock_0, , , );
MD1_ram_block1a55_clock_0 = VD1__clk0;
MD1_ram_block1a55_PORT_A_data_out = MEMORY(MD1_ram_block1a55_PORT_A_data_in_reg, , MD1_ram_block1a55_PORT_A_address_reg, MD1_ram_block1a55_PORT_B_address_reg, MD1_ram_block1a55_PORT_A_write_enable_reg, , MD1_ram_block1a55_PORT_A_byte_mask_reg, , MD1_ram_block1a55_clock_0, , , , , );
MD1_ram_block1a55 = MD1_ram_block1a55_PORT_A_data_out[0];


--MD1_ram_block1a119 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|ram_block1a119
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
MD1_ram_block1a119_PORT_A_data_in = H1_M_st_data[23];
MD1_ram_block1a119_PORT_A_data_in_reg = DFFE(MD1_ram_block1a119_PORT_A_data_in, MD1_ram_block1a119_clock_0, , , );
MD1_ram_block1a119_PORT_A_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a119_PORT_A_address_reg = DFFE(MD1_ram_block1a119_PORT_A_address, MD1_ram_block1a119_clock_0, , , );
MD1_ram_block1a119_PORT_B_address = BUS(Y1L21, Y1L31, Y1L41, Y1L51, Y1L61, Y1L71, Y1L81, Y1L91, Y1L02, Y1L12, Y1L22, Y1L32);
MD1_ram_block1a119_PORT_B_address_reg = DFFE(MD1_ram_block1a119_PORT_B_address, MD1_ram_block1a119_clock_0, , , );
MD1_ram_block1a119_PORT_A_write_enable = ND1L4;
MD1_ram_block1a119_PORT_A_write_enable_reg = DFFE(MD1_ram_block1a119_PORT_A_write_enable, MD1_ram_block1a119_clock_0, , , );
MD1_ram_block1a119_PORT_A_byte_mask = Y1L13;
MD1_ram_block1a119_PORT_A_byte_mask_reg = DFFE(MD1_ram_block1a119_PORT_A_byte_mask, MD1_ram_block1a119_clock_0, , , );
MD1_ram_block1a119_clock_0 = VD1__clk0;
MD1_ram_block1a119_PORT_A_data_out = MEMORY(MD1_ram_block1a119_PORT_A_data_in_reg, , MD1_ram_block1a119_PORT_A_address_reg, MD1_ram_block1a119_PORT_B_address_reg, MD1_ram_block1a119_PORT_A_write_enable_reg, , MD1_ram_block1a119_PORT_A_byte_mask_reg, , MD1_ram_block1a119_clock_0, , , , , );
MD1_ram_block1a119 = MD1_ram_block1a119_PORT_A_data_out[0];


--PD1L42 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|mux_3lb:mux2|l2_w23_n0_mux_dataout~25
PD1L42 = MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a119 ) # !MD1_address_reg_a[1] & MD1_address_reg_a[0] & ( MD1_ram_block1a55 ) # MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a87 ) # !MD1_address_reg_a[1] & !MD1_address_reg_a[0] & ( MD1_ram_block1a23 );


--J1_registered_cpu_data_master_readdata[23] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[23]
J1_registered_cpu_data_master_readdata[23] = DFFEAS(J1L452, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_incoming_ext_ram_bus_data[23] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[23]
N1_incoming_ext_ram_bus_data[23] = DFFEAS(A1L572, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1_dbs_8_reg_segment_2[7] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[7]
J1_dbs_8_reg_segment_2[7] = DFFEAS(M1_incoming_ext_flash_bus_data[7], VD1__clk0, !E1_data_out,  , J1L3,  ,  ,  ,  );


--J1L051 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[23]~3249
J1L051 = !M1_cpu_data_master_requests_ext_flash_s1 & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[23]) # M1_cpu_data_master_requests_ext_flash_s1 & J1_dbs_8_reg_segment_2[7] & (!CB1_cpu_data_master_requests_sdram_s1 # J1_registered_cpu_data_master_readdata[23]);


--J1L151 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[23]~3250
J1L151 = J1L051 & (!N1_cpu_data_master_requests_ext_ram_s1 & !N1_cpu_data_master_requests_lan91c111_s1 # N1_incoming_ext_ram_bus_data[23]);


--J1L251 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[23]~3251
J1L251 = J1L151 & ( !Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[23]) # Y1_cpu_data_master_requests_onchip_ram_64_kbytes_s1 & PD1L42 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # J1_registered_cpu_data_master_readdata[23]) );


--ZC1_q_a[23] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_a[23]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_a[23] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[23], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L72, NC1_MonDReg[23], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);

--ZC1_q_b[23] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g402:auto_generated|q_b[23]
ZC1_q_b[23] = AMPP_FUNCTION(NC1L401, NC1_MonWr, VD1__clk0, VD1__clk0, H1_M_st_data[23], L1L01, L1L11, L1L21, L1L31, L1L41, L1L51, L1L61, L1L71, L1L72, NC1_MonDReg[23], NC1_MonAReg[2], NC1_MonAReg[3], NC1_MonAReg[4], NC1_MonAReg[5], NC1_MonAReg[6], NC1_MonAReg[7], NC1_MonAReg[8], NC1_MonAReg[9]);


--J1_cpu_data_master_readdata[23] is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[23]
J1_cpu_data_master_readdata[23] = ZC1_q_a[23] & ( J1L941 & J1L251 & (!L1L81 # !J1L881) ) # !ZC1_q_a[23] & ( !J1L881 & J1L941 & J1L251 );


--H1_F_pc[5] is std_2s60:inst|cpu:the_cpu|F_pc[5]
H1_F_pc[5] = AMPP_FUNCTION(VD1__clk0, H1L277, E1_data_out, H1_M_stall);


--H1L0751 is std_2s60:inst|cpu:the_cpu|add~2404
H1L0751 = AMPP_FUNCTION(!H1_F_pc[5], H1L3651);

--H1L1751 is std_2s60:inst|cpu:the_cpu|add~2405
H1L1751 = AMPP_FUNCTION(!H1_F_pc[5], H1L3651);


--H1L4751 is std_2s60:inst|cpu:the_cpu|add~2408
H1L4751 = AMPP_FUNCTION(!VB1_q_b[13], !H1L0751, H1L7651);

--H1L5751 is std_2s60:inst|cpu:the_cpu|add~2409
H1L5751 = AMPP_FUNCTION(!VB1_q_b[13], !H1L0751, H1L7651);


--H1_E_ctrl_ld_signed is std_2s60:inst|cpu:the_cpu|E_ctrl_ld_signed
H1_E_ctrl_ld_signed = AMPP_FUNCTION(VD1__clk0, H1L54, E1_data_out, H1_M_stall);


--VB1_q_b[17] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[17] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[17], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L408 is std_2s60:inst|cpu:the_cpu|F_iw[17]~958
H1L408 = AMPP_FUNCTION(!VB1_q_b[17], !H1L7981);


--H1_F_pc[9] is std_2s60:inst|cpu:the_cpu|F_pc[9]
H1_F_pc[9] = AMPP_FUNCTION(VD1__clk0, H1L777, E1_data_out, H1_M_stall);


--H1_F_pc[8] is std_2s60:inst|cpu:the_cpu|F_pc[8]
H1_F_pc[8] = AMPP_FUNCTION(VD1__clk0, H1L577, E1_data_out, H1_M_stall);


--H1_F_pc[7] is std_2s60:inst|cpu:the_cpu|F_pc[7]
H1_F_pc[7] = AMPP_FUNCTION(VD1__clk0, H1L477, E1_data_out, H1_M_stall);


--H1_F_pc[6] is std_2s60:inst|cpu:the_cpu|F_pc[6]
H1_F_pc[6] = AMPP_FUNCTION(VD1__clk0, H1L377, E1_data_out, H1_M_stall);


--H1L8751 is std_2s60:inst|cpu:the_cpu|add~2412
H1L8751 = AMPP_FUNCTION(!H1_F_pc[6], H1L1751);

--H1L9751 is std_2s60:inst|cpu:the_cpu|add~2413
H1L9751 = AMPP_FUNCTION(!H1_F_pc[6], H1L1751);


--H1L2851 is std_2s60:inst|cpu:the_cpu|add~2416
H1L2851 = AMPP_FUNCTION(!H1_F_pc[7], H1L9751);

--H1L3851 is std_2s60:inst|cpu:the_cpu|add~2417
H1L3851 = AMPP_FUNCTION(!H1_F_pc[7], H1L9751);


--H1L6851 is std_2s60:inst|cpu:the_cpu|add~2420
H1L6851 = AMPP_FUNCTION(!H1_F_pc[8], H1L3851);

--H1L7851 is std_2s60:inst|cpu:the_cpu|add~2421
H1L7851 = AMPP_FUNCTION(!H1_F_pc[8], H1L3851);


--H1L0951 is std_2s60:inst|cpu:the_cpu|add~2424
H1L0951 = AMPP_FUNCTION(!H1_F_pc[9], H1L7851);

--H1L1951 is std_2s60:inst|cpu:the_cpu|add~2425
H1L1951 = AMPP_FUNCTION(!H1_F_pc[9], H1L7851);


--H1L4951 is std_2s60:inst|cpu:the_cpu|add~2428
H1L4951 = AMPP_FUNCTION(!VB1_q_b[14], !H1L8751, H1L5751);

--H1L5951 is std_2s60:inst|cpu:the_cpu|add~2429
H1L5951 = AMPP_FUNCTION(!VB1_q_b[14], !H1L8751, H1L5751);


--H1L8951 is std_2s60:inst|cpu:the_cpu|add~2432
H1L8951 = AMPP_FUNCTION(!VB1_q_b[15], !H1L2851, H1L5951);

--H1L9951 is std_2s60:inst|cpu:the_cpu|add~2433
H1L9951 = AMPP_FUNCTION(!VB1_q_b[15], !H1L2851, H1L5951);


--H1L2061 is std_2s60:inst|cpu:the_cpu|add~2436
H1L2061 = AMPP_FUNCTION(!VB1_q_b[16], !H1L6851, H1L9951);

--H1L3061 is std_2s60:inst|cpu:the_cpu|add~2437
H1L3061 = AMPP_FUNCTION(!VB1_q_b[16], !H1L6851, H1L9951);


--H1L6061 is std_2s60:inst|cpu:the_cpu|add~2440
H1L6061 = AMPP_FUNCTION(!VB1_q_b[17], !H1L0951, H1L3061);

--H1L7061 is std_2s60:inst|cpu:the_cpu|add~2441
H1L7061 = AMPP_FUNCTION(!VB1_q_b[17], !H1L0951, H1L3061);


--VB1_q_b[20] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[20] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[20], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L708 is std_2s60:inst|cpu:the_cpu|F_iw[20]~959
H1L708 = AMPP_FUNCTION(!VB1_q_b[20], !H1L918, !H1L7981);


--VB1_q_b[19] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[19] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[19], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L608 is std_2s60:inst|cpu:the_cpu|F_iw[19]~960
H1L608 = AMPP_FUNCTION(!VB1_q_b[19], !H1L918, !H1L7981);


--VB1_q_b[18] is std_2s60:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_v151:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 1, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 1024, Port A Logical Width: 32, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VB1_q_b[18] = AMPP_FUNCTION(GND, GND, VD1__clk0, VD1__clk0, H1L6271, H1_M_stall, H1_i_readdata_d1[18], H1_ic_fill_dp_offset[0], H1_ic_fill_dp_offset[1], H1_ic_fill_dp_offset[2], H1_ic_fill_line[0], H1_ic_fill_line[1], H1_ic_fill_line[2], H1_ic_fill_line[3], H1_ic_fill_line[4], H1_ic_fill_line[5], H1_ic_fill_line[6], H1L957, H1L067, H1L167, H1L077, H1L177, H1L277, H1L377, H1L477, H1L577, H1L777);


--H1L508 is std_2s60:inst|cpu:the_cpu|F_iw[18]~961
H1L508 = AMPP_FUNCTION(!VB1_q_b[18], !H1L918, !H1L7981);


--H1L0161 is std_2s60:inst|cpu:the_cpu|add~2444
H1L0161 = AMPP_FUNCTION(!H1_F_pc[10], H1L1951);

--H1L1161 is std_2s60:inst|cpu:the_cpu|add~2445
H1L1161 = AMPP_FUNCTION(!H1_F_pc[10], H1L1951);


--H1L4161 is std_2s60:inst|cpu:the_cpu|add~2448
H1L4161 = AMPP_FUNCTION(!H1_F_pc[11], H1L1161);

--H1L5161 is std_2s60:inst|cpu:the_cpu|add~2449
H1L5161 = AMPP_FUNCTION(!H1_F_pc[11], H1L1161);


--H1L8161 is std_2s60:inst|cpu:the_cpu|add~2452
H1L8161 = AMPP_FUNCTION(!H1_F_pc[12], H1L5161);

--H1L9161 is std_2s60:inst|cpu:the_cpu|add~2453
H1L9161 = AMPP_FUNCTION(!H1_F_pc[12], H1L5161);


--H1L2261 is std_2s60:inst|cpu:the_cpu|add~2456
H1L2261 = AMPP_FUNCTION(!H1_F_pc[13], H1L9161);

--H1L3261 is std_2s60:inst|cpu:the_cpu|add~2457
H1L3261 = AMPP_FUNCTION(!H1_F_pc[13], H1L9161);


--H1L6261 is std_2s60:inst|cpu:the_cpu|add~2460
H1L6261 = AMPP_FUNCTION(!H1_F_pc[14], H1L3261);

--H1L7261 is std_2s60:inst|cpu:the_cpu|add~2461
H1L7261 = AMPP_FUNCTION(!H1_F_pc[14], H1L3261);


--H1L0361 is std_2s60:inst|cpu:the_cpu|add~2464
H1L0361 = AMPP_FUNCTION(H1L7061);


--H1L4361 is std_2s60:inst|cpu:the_cpu|add~2468
H1L4361 = AMPP_FUNCTION(!H1_F_pc[15], H1L7261);

--H1L5361 is std_2s60:inst|cpu:the_cpu|add~2469
H1L5361 = AMPP_FUNCTION(!H1_F_pc[15], H1L7261);


--H1L8361 is std_2s60:inst|cpu:the_cpu|add~2472
H1L8361 = AMPP_FUNCTION(!H1_F_pc[16], H1L5361);

--H1L9361 is std_2s60:inst|cpu:the_cpu|add~2473
H1L9361 = AMPP_FUNCTION(!H1_F_pc[16], H1L5361);


--H1L2461 is std_2s60:inst|cpu:the_cpu|add~2476
H1L2461 = AMPP_FUNCTION(!H1_F_pc[17], H1L9361);

--H1L3461 is std_2s60:inst|cpu:the_cpu|add~2477
H1L3461 = AMPP_FUNCTION(!H1_F_pc[17], H1L9361);


--H1L6461 is std_2s60:inst|cpu:the_cpu|add~2480
H1L6461 = AMPP_FUNCTION(!H1_F_pc[18], H1L3461);

--H1L7461 is std_2s60:inst|cpu:the_cpu|add~2481
H1L7461 = AMPP_FUNCTION(!H1_F_pc[18], H1L3461);


--H1L0561 is std_2s60:inst|cpu:the_cpu|add~2484
H1L0561 = AMPP_FUNCTION(!H1_F_pc[19], H1L7461);

--H1L1561 is std_2s60:inst|cpu:the_cpu|add~2485
H1L1561 = AMPP_FUNCTION(!H1_F_pc[19], H1L7461);


--H1L4561 is std_2s60:inst|cpu:the_cpu|add~2488
H1L4561 = AMPP_FUNCTION(!H1_F_pc[20], H1L1561);

--H1L5561 is std_2s60:inst|cpu:the_cpu|add~2489
H1L5561 = AMPP_FUNCTION(!H1_F_pc[20], H1L1561);


--H1L8561 is std_2s60:inst|cpu:the_cpu|add~2492
H1L8561 = AMPP_FUNCTION(!H1_F_pc[21], H1L5561);

--H1L9561 is std_2s60:inst|cpu:the_cpu|add~2493
H1L9561 = AMPP_FUNCTION(!H1_F_pc[21], H1L5561);


--H1L2661 is std_2s60:inst|cpu:the_cpu|add~2496
H1L2661 = AMPP_FUNCTION(!H1_F_pc[22], H1L9561);

--H1L3661 is std_2s60:inst|cpu:the_cpu|add~2497
H1L3661 = AMPP_FUNCTION(!H1_F_pc[22], H1L9561);


--H1L6661 is std_2s60:inst|cpu:the_cpu|add~2500
H1L6661 = AMPP_FUNCTION(!H1_F_pc[23], H1L3661);


--BB1_i_next.111 is std_2s60:inst|sdram:the_sdram|i_next.111
BB1_i_next.111 = DFFEAS(BB1L87, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1L96 is std_2s60:inst|sdram:the_sdram|Select~6476
BB1L96 = BB1_i_state.011 & !BB1_i_count[2] & !BB1_i_count[1] & BB1_i_next.111;


--TD1_do_load_shifter is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|do_load_shifter
TD1_do_load_shifter = DFFEAS(TD1L26, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--A1L711 is rtl~7
A1L711 = TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] & !TD1_do_load_shifter;


--TD1_baud_clk_en is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_clk_en
TD1_baud_clk_en = DFFEAS(TD1_baud_rate_counter_is_zero, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--RD1_tx_data[5] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[5]
RD1_tx_data[5] = DFFEAS(H1_M_st_data[5], VD1__clk0, !E1_data_out,  , RD1L36,  ,  ,  ,  );


--RD1_tx_data[1] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[1]
RD1_tx_data[1] = DFFEAS(H1_M_st_data[1], VD1__clk0, !E1_data_out,  , RD1L36,  ,  ,  ,  );


--RD1_tx_data[7] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[7]
RD1_tx_data[7] = DFFEAS(H1_M_st_data[7], VD1__clk0, !E1_data_out,  , RD1L36,  ,  ,  ,  );


--RD1_tx_data[3] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[3]
RD1_tx_data[3] = DFFEAS(H1_M_st_data[3], VD1__clk0, !E1_data_out,  , RD1L36,  ,  ,  ,  );


--RD1_tx_data[6] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[6]
RD1_tx_data[6] = DFFEAS(H1_M_st_data[6], VD1__clk0, !E1_data_out,  , RD1L36,  ,  ,  ,  );


--RD1_tx_data[4] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[4]
RD1_tx_data[4] = DFFEAS(H1_M_st_data[4], VD1__clk0, !E1_data_out,  , RD1L36,  ,  ,  ,  );


--RD1_tx_data[2] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[2]
RD1_tx_data[2] = DFFEAS(H1_M_st_data[2], VD1__clk0, !E1_data_out,  , RD1L36,  ,  ,  ,  );


--RD1_tx_data[0] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[0]
RD1_tx_data[0] = DFFEAS(H1_M_st_data[0], VD1__clk0, !E1_data_out,  , RD1L36,  ,  ,  ,  );


--PC1L71Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|ir_out[0]~reg0
PC1L71Q = AMPP_FUNCTION(A1L5, FC1_monitor_ready, !D1L2);


--WD8_Q[4] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]
WD8_Q[4] = AMPP_FUNCTION(A1L5, D1L82, !D1L2, A1L811);


--BE1_dffe1a[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_tqe:auto_generated|dffe1a[3]
BE1_dffe1a[3] = AMPP_FUNCTION(A1L5, BE1_w_anode38w[3], !D1L2, D1L6);


--WD8_Q[6] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]
WD8_Q[6] = AMPP_FUNCTION(A1L5, ~GND, altera_internal_jtag, !D1L2, AE1_state[4], D1_IRSR_ENA);


--D1L91 is sld_hub:sld_hub_inst|IR_MUX_SEL[1]~32
D1L91 = AMPP_FUNCTION(!WD8_Q[4], !BE1_dffe1a[3], !WD8_Q[6]);


--WD8_Q[3] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]
WD8_Q[3] = AMPP_FUNCTION(A1L5, D1L72, !D1L2, A1L811);


--WD8_Q[5] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]
WD8_Q[5] = AMPP_FUNCTION(A1L5, WD8_Q[6], !D1L2, D1L5);


--D1L81 is sld_hub:sld_hub_inst|IR_MUX_SEL[0]~33
D1L81 = AMPP_FUNCTION(!BE1_dffe1a[3], !WD8_Q[3], !WD8_Q[5]);


--WD2_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[0]
WD2_Q[0] = AMPP_FUNCTION(A1L5, D1L22, !D1L2, D1L52);


--A1L511 is rtl~2
A1L511 = !D1L91 & PC1L71Q # D1L91 & (!D1L81 & WD2_Q[0]);


--WD8_Q[1] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]
WD8_Q[1] = AMPP_FUNCTION(A1L5, A1L611, WD8_Q[2], !D1L2, AE1_state[4], A1L811);


--D1_IRSR_ENA is sld_hub:sld_hub_inst|IRSR_ENA
D1_IRSR_ENA = AMPP_FUNCTION(!D1_jtag_debug_mode_usr1, !AE1_state[3], !AE1_state[4]);


--A1L811 is rtl~241
A1L811 = D1_IRSR_ENA & (D1L81 # D1L91 # AE1_state[4]);


--ZD1_dffs[1] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1]
ZD1_dffs[1] = AMPP_FUNCTION(A1L5, ZD1_dffs[2], AE1_state[0], AE1_state[11]);


--ZD1_dffs[8] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]
ZD1_dffs[8] = AMPP_FUNCTION(A1L5, ZD1_dffs[9], AE1_state[0], AE1_state[11]);


--ZD1_dffs[5] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5]
ZD1_dffs[5] = AMPP_FUNCTION(A1L5, ZD1_dffs[6], AE1_state[0], AE1_state[11]);


--ZD1_dffs[9] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]
ZD1_dffs[9] = AMPP_FUNCTION(A1L5, altera_internal_jtag, AE1_state[0], AE1_state[11]);


--ZD1_dffs[6] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6]
ZD1_dffs[6] = AMPP_FUNCTION(A1L5, ZD1_dffs[7], AE1_state[0], AE1_state[11]);


--ZD1_dffs[4] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4]
ZD1_dffs[4] = AMPP_FUNCTION(A1L5, ZD1_dffs[5], AE1_state[0], AE1_state[11]);


--ZD1_dffs[2] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2]
ZD1_dffs[2] = AMPP_FUNCTION(A1L5, ZD1_dffs[3], AE1_state[0], AE1_state[11]);


--ZD1_dffs[0] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0]
ZD1_dffs[0] = AMPP_FUNCTION(A1L5, ZD1_dffs[1], AE1_state[0], AE1_state[11]);


--ZD1_dffs[7] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]
ZD1_dffs[7] = AMPP_FUNCTION(A1L5, ZD1_dffs[8], AE1_state[0], AE1_state[11]);


--ZD1_dffs[3] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3]
ZD1_dffs[3] = AMPP_FUNCTION(A1L5, ZD1_dffs[4], AE1_state[0], AE1_state[11]);


--AE1_state[12] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]
AE1_state[12] = AMPP_FUNCTION(A1L5, AE1L23);


--D1L83 is sld_hub:sld_hub_inst|reduce_nor~58
D1L83 = AMPP_FUNCTION(!altera_internal_jtag, !WD8_Q[6]);


--D1L5 is sld_hub:sld_hub_inst|comb~89
D1L5 = AMPP_FUNCTION(!D1_jtag_debug_mode_usr1, !AE1_state[4]);


--D1_IRF_ENA_ENABLE is sld_hub:sld_hub_inst|IRF_ENA_ENABLE
D1_IRF_ENA_ENABLE = AMPP_FUNCTION(!A1L7, !D1_OK_TO_UPDATE_IR_Q, !D1L5);


--AD1_user_saw_rvalid is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid
AD1_user_saw_rvalid = AMPP_FUNCTION(A1L5, AD1_td_shift[0], !D1L2, AD1L57);


--AD1_td_shift[9] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]
AD1_td_shift[9] = AMPP_FUNCTION(A1L5, AD1L56, !D1L2, !AE1_state[4], AD1L73);


--AD1_count[1] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[1]
AD1_count[1] = AMPP_FUNCTION(A1L5, AD1_count[0], !D1L2, !AE1_state[4], AD1L73);


--AD1_state is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state
AD1_state = AMPP_FUNCTION(A1L5, AD1L34, !D1L2, AD1L1);


--AD1L26 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~952
AD1L26 = AMPP_FUNCTION(!AD1_user_saw_rvalid, !AD1_td_shift[9], !AD1_count[1], !AD1_state);


--AD1L25 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]~953
AD1L25 = AMPP_FUNCTION(!WD2_Q[0], !AD1L26);


--AD1_rvalid is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid
AD1_rvalid = AMPP_FUNCTION(VD1__clk0, AD1_rvalid0, E1_data_out);


--AD1_count[9] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]
AD1_count[9] = AMPP_FUNCTION(A1L5, AD1L83, !D1L2, AD1L73);


--AD1_td_shift[1] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]
AD1_td_shift[1] = AMPP_FUNCTION(A1L5, AD1L66, !D1L2, AD1L35, AD1L73);


--R1_t_dav is std_2s60:inst|jtag_uart:the_jtag_uart|t_dav
R1_t_dav = DFFEAS(GD1_b_full, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--AD1L36 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~954
AD1L36 = AMPP_FUNCTION(!altera_internal_jtag, !WD2_Q[0], !AD1_state, !AD1L26, !R1_t_dav);


--AD1L46 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~955
AD1L46 = AMPP_FUNCTION(!AD1L25, !AD1_rvalid, !AD1_count[9], !AD1_td_shift[1], !AD1L36);


--AD1L1 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|always0~46
AD1L1 = AMPP_FUNCTION(!D1_jtag_debug_mode_usr1, !WD6_Q[1], !D1_jtag_debug_mode, !WD5_Q[0]);


--AD1L73 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rtl~1
AD1L73 = AMPP_FUNCTION(!AE1L12, !AD1L1);


--D1L93 is sld_hub:sld_hub_inst|reduce_nor~59
D1L93 = AMPP_FUNCTION(!altera_internal_jtag, !WD8_Q[6]);


--PC1_sr[1] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[1]
PC1_sr[1] = AMPP_FUNCTION(A1L5, PC1L021, PC1_sr[2], !D1L2, PC1L7, PC1L311);


--PC1_DRsize.000 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize.000
PC1_DRsize.000 = AMPP_FUNCTION(A1L5, GND, !D1L2, PC1_st_updateir);


--PC1L611 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~973
PC1L611 = AMPP_FUNCTION(!altera_internal_jtag, !PC1_sr[1], !PC1_DRsize.000);


--PC1L06 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|rtl~1505
PC1L06 = AMPP_FUNCTION(!A1L4, !PC1L95);


--PC1_in_between_shiftdr_and_updatedr is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|in_between_shiftdr_and_updatedr
PC1_in_between_shiftdr_and_updatedr = AMPP_FUNCTION(A1L5, PC1L21, !D1L2);


--PC1L7 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|always2~2
PC1L7 = AMPP_FUNCTION(!A1L4, !PC1L95, !PC1_in_between_shiftdr_and_updatedr);


--PC1L16 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|rtl~1506
PC1L16 = AMPP_FUNCTION(!PC1_ir[1], !PC1_ir[0], !FC1_monitor_ready, !PC1L611, !PC1L06, !PC1L7);


--PC1L311 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[36]~974
PC1L311 = AMPP_FUNCTION(!A1L4, !PC1L95, !PC1_st_updateir, !PC1_in_between_shiftdr_and_updatedr);


--D1L04 is sld_hub:sld_hub_inst|reduce_nor~60
D1L04 = AMPP_FUNCTION(!altera_internal_jtag, !WD8_Q[6]);


--XD1_word_counter[4] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[4]
XD1_word_counter[4] = AMPP_FUNCTION(A1L5, XD1L81, !XD1_clear_signal, XD1L22, XD1L52);


--XD1_word_counter[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]
XD1_word_counter[3] = AMPP_FUNCTION(A1L5, XD1L41, !XD1_clear_signal, XD1L22, XD1L52);


--XD1_word_counter[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]
XD1_word_counter[1] = AMPP_FUNCTION(A1L5, XD1L6, !XD1_clear_signal, XD1L22, XD1L52);


--XD1_word_counter[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]
XD1_word_counter[0] = AMPP_FUNCTION(A1L5, XD1L2, !XD1_clear_signal, XD1L22, XD1L52);


--XD1_word_counter[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]
XD1_word_counter[2] = AMPP_FUNCTION(A1L5, XD1L01, !XD1_clear_signal, XD1L22, XD1L52);


--XD1L53 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~392
XD1L53 = AMPP_FUNCTION(!XD1_word_counter[4], !XD1_word_counter[3], !XD1_word_counter[1], !XD1_word_counter[0], !XD1_word_counter[2]);


--XD1_WORD_SR[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]
XD1_WORD_SR[1] = AMPP_FUNCTION(A1L5, XD1L63, XD1_WORD_SR[2], !XD1_clear_signal, AE1_state[4], D1L4);


--XD1_clear_signal is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal
XD1_clear_signal = AMPP_FUNCTION(!D1_jtag_debug_mode_usr1, !AE1_state[8]);


--D1_jtag_debug_mode_usr0 is sld_hub:sld_hub_inst|jtag_debug_mode_usr0
D1_jtag_debug_mode_usr0 = AMPP_FUNCTION(A1L5, D1L34, AE1_state[0], AE1_state[12]);


--D1L4 is sld_hub:sld_hub_inst|comb~9
D1L4 = AMPP_FUNCTION(!AE1L12, !D1_jtag_debug_mode_usr0);


--WD8_Q[2] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]
WD8_Q[2] = AMPP_FUNCTION(A1L5, D1L62, !D1L2, A1L811);


--BE1_w_anode1w[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_tqe:auto_generated|w_anode1w[3]
BE1_w_anode1w[3] = AMPP_FUNCTION(!D1_jtag_debug_mode_usr1, !WD8_Q[3], !WD8_Q[1], !D1_jtag_debug_mode_usr0, !WD8_Q[2]);


--D1L6 is sld_hub:sld_hub_inst|comb~90
D1L6 = AMPP_FUNCTION(!A1L7, !AE1_state[3], !D1L5, !D1L04, !D1_jtag_debug_mode_usr0);


--D1L01 is sld_hub:sld_hub_inst|HUB_BYPASS_REG~11
D1L01 = AMPP_FUNCTION(!altera_internal_jtag, !AE1_state[4]);


--AE1_state[7] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]
AE1_state[7] = AMPP_FUNCTION(A1L5, AE1L42);


--AE1_state[5] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]
AE1_state[5] = AMPP_FUNCTION(A1L5, AE1L22);


--AE1L52 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~18
AE1L52 = AMPP_FUNCTION(!AE1_state[7], !AE1_state[5]);


--AE1_state[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]
AE1_state[2] = AMPP_FUNCTION(A1L5, AE1L33);


--AE1L91 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~10
AE1L91 = AMPP_FUNCTION(!A1L7, !AE1_state[2]);


--AE1L02 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~11
AE1L02 = AMPP_FUNCTION(!AE1L12, !AE1_state[7]);


--Z1L1 is std_2s60:inst|reconfig_request_pio:the_reconfig_request_pio|always1~21
Z1L1 = S1L5 & ( !H1_M_alu_result[2] & !H1_M_alu_result[3] & !H1_M_alu_result[4] & FB1L762 );


--Z1L2 is std_2s60:inst|reconfig_request_pio:the_reconfig_request_pio|always2~12
Z1L2 = S1L5 & ( H1_M_alu_result[2] & !H1_M_alu_result[3] & !H1_M_alu_result[4] & FB1L762 );


--H1_M_st_data[23] is std_2s60:inst|cpu:the_cpu|M_st_data[23]
H1_M_st_data[23] = AMPP_FUNCTION(VD1__clk0, H1L717, H1L337, E1_data_out, H1_E_iw[4], H1_M_stall);


--H1_M_st_data[31] is std_2s60:inst|cpu:the_cpu|M_st_data[31]
H1_M_st_data[31] = AMPP_FUNCTION(VD1__clk0, H1L947, E1_data_out, H1_M_stall);


--J1L81 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_write_8[7]~96
J1L81 = J1_cpu_data_master_dbs_address[1] & J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[31] ) # !J1_cpu_data_master_dbs_address[1] & J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[15] ) # J1_cpu_data_master_dbs_address[1] & !J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[23] ) # !J1_cpu_data_master_dbs_address[1] & !J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[7] );


--H1_M_st_data[22] is std_2s60:inst|cpu:the_cpu|M_st_data[22]
H1_M_st_data[22] = AMPP_FUNCTION(VD1__clk0, H1L617, H1L237, E1_data_out, H1_E_iw[4], H1_M_stall);


--H1_M_st_data[30] is std_2s60:inst|cpu:the_cpu|M_st_data[30]
H1_M_st_data[30] = AMPP_FUNCTION(VD1__clk0, H1L847, E1_data_out, H1_M_stall);


--J1L71 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_write_8[6]~97
J1L71 = J1_cpu_data_master_dbs_address[1] & J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[30] ) # !J1_cpu_data_master_dbs_address[1] & J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[14] ) # J1_cpu_data_master_dbs_address[1] & !J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[22] ) # !J1_cpu_data_master_dbs_address[1] & !J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[6] );


--H1_M_st_data[21] is std_2s60:inst|cpu:the_cpu|M_st_data[21]
H1_M_st_data[21] = AMPP_FUNCTION(VD1__clk0, H1L517, H1L137, E1_data_out, H1_E_iw[4], H1_M_stall);


--H1_M_st_data[29] is std_2s60:inst|cpu:the_cpu|M_st_data[29]
H1_M_st_data[29] = AMPP_FUNCTION(VD1__clk0, H1L747, E1_data_out, H1_M_stall);


--J1L61 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_write_8[5]~98
J1L61 = J1_cpu_data_master_dbs_address[1] & J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[29] ) # !J1_cpu_data_master_dbs_address[1] & J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[13] ) # J1_cpu_data_master_dbs_address[1] & !J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[21] ) # !J1_cpu_data_master_dbs_address[1] & !J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[5] );


--H1_M_st_data[20] is std_2s60:inst|cpu:the_cpu|M_st_data[20]
H1_M_st_data[20] = AMPP_FUNCTION(VD1__clk0, H1L417, H1L037, E1_data_out, H1_E_iw[4], H1_M_stall);


--H1_M_st_data[28] is std_2s60:inst|cpu:the_cpu|M_st_data[28]
H1_M_st_data[28] = AMPP_FUNCTION(VD1__clk0, H1L647, E1_data_out, H1_M_stall);


--J1L51 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_write_8[4]~99
J1L51 = J1_cpu_data_master_dbs_address[1] & J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[28] ) # !J1_cpu_data_master_dbs_address[1] & J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[12] ) # J1_cpu_data_master_dbs_address[1] & !J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[20] ) # !J1_cpu_data_master_dbs_address[1] & !J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[4] );


--H1_M_st_data[19] is std_2s60:inst|cpu:the_cpu|M_st_data[19]
H1_M_st_data[19] = AMPP_FUNCTION(VD1__clk0, H1L317, H1L927, E1_data_out, H1_E_iw[4], H1_M_stall);


--H1_M_st_data[27] is std_2s60:inst|cpu:the_cpu|M_st_data[27]
H1_M_st_data[27] = AMPP_FUNCTION(VD1__clk0, H1L547, E1_data_out, H1_M_stall);


--J1L41 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_write_8[3]~100
J1L41 = J1_cpu_data_master_dbs_address[1] & J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[27] ) # !J1_cpu_data_master_dbs_address[1] & J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[11] ) # J1_cpu_data_master_dbs_address[1] & !J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[19] ) # !J1_cpu_data_master_dbs_address[1] & !J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[3] );


--H1_M_st_data[18] is std_2s60:inst|cpu:the_cpu|M_st_data[18]
H1_M_st_data[18] = AMPP_FUNCTION(VD1__clk0, H1L217, H1L827, E1_data_out, H1_E_iw[4], H1_M_stall);


--H1_M_st_data[26] is std_2s60:inst|cpu:the_cpu|M_st_data[26]
H1_M_st_data[26] = AMPP_FUNCTION(VD1__clk0, H1L447, E1_data_out, H1_M_stall);


--J1L31 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_write_8[2]~101
J1L31 = J1_cpu_data_master_dbs_address[1] & J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[26] ) # !J1_cpu_data_master_dbs_address[1] & J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[10] ) # J1_cpu_data_master_dbs_address[1] & !J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[18] ) # !J1_cpu_data_master_dbs_address[1] & !J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[2] );


--H1_M_st_data[17] is std_2s60:inst|cpu:the_cpu|M_st_data[17]
H1_M_st_data[17] = AMPP_FUNCTION(VD1__clk0, H1L117, H1L727, E1_data_out, H1_E_iw[4], H1_M_stall);


--H1_M_st_data[25] is std_2s60:inst|cpu:the_cpu|M_st_data[25]
H1_M_st_data[25] = AMPP_FUNCTION(VD1__clk0, H1L347, E1_data_out, H1_M_stall);


--J1L21 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_write_8[1]~102
J1L21 = J1_cpu_data_master_dbs_address[1] & J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[25] ) # !J1_cpu_data_master_dbs_address[1] & J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[9] ) # J1_cpu_data_master_dbs_address[1] & !J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[17] ) # !J1_cpu_data_master_dbs_address[1] & !J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[1] );


--H1_M_st_data[16] is std_2s60:inst|cpu:the_cpu|M_st_data[16]
H1_M_st_data[16] = AMPP_FUNCTION(VD1__clk0, H1L017, H1L627, E1_data_out, H1_E_iw[4], H1_M_stall);


--H1_M_st_data[24] is std_2s60:inst|cpu:the_cpu|M_st_data[24]
H1_M_st_data[24] = AMPP_FUNCTION(VD1__clk0, H1L247, E1_data_out, H1_M_stall);


--J1L11 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_write_8[0]~103
J1L11 = J1_cpu_data_master_dbs_address[1] & J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[24] ) # !J1_cpu_data_master_dbs_address[1] & J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[8] ) # J1_cpu_data_master_dbs_address[1] & !J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[16] ) # !J1_cpu_data_master_dbs_address[1] & !J1_cpu_data_master_dbs_address[0] & ( H1_M_st_data[0] );


--QD1_entry_1[31] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[31]
QD1_entry_1[31] = DFFEAS(H1_M_st_data[31], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[31] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]
QD1_entry_0[31] = DFFEAS(H1_M_st_data[31], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L161 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[31]~558
QD1L161 = !QD1_rd_address & (QD1_entry_0[31]) # QD1_rd_address & QD1_entry_1[31];


--BB1_active_data[31] is std_2s60:inst|sdram:the_sdram|active_data[31]
BB1_active_data[31] = DFFEAS(QD1L161, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--BB1L203 is std_2s60:inst|sdram:the_sdram|m_data[19]~112
BB1L203 = !BB1_m_state.000010000 # !BB1_f_select;


--BB1L653 is std_2s60:inst|sdram:the_sdram|reduce_or~97
BB1L653 = BB1_m_state.000000010 # BB1_m_state.000010000;


--QD1_entry_1[30] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[30]
QD1_entry_1[30] = DFFEAS(H1_M_st_data[30], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[30] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[30]
QD1_entry_0[30] = DFFEAS(H1_M_st_data[30], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L061 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[30]~559
QD1L061 = !QD1_rd_address & (QD1_entry_0[30]) # QD1_rd_address & QD1_entry_1[30];


--BB1_active_data[30] is std_2s60:inst|sdram:the_sdram|active_data[30]
BB1_active_data[30] = DFFEAS(QD1L061, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[29] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[29]
QD1_entry_1[29] = DFFEAS(H1_M_st_data[29], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[29] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[29]
QD1_entry_0[29] = DFFEAS(H1_M_st_data[29], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L951 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[29]~560
QD1L951 = !QD1_rd_address & (QD1_entry_0[29]) # QD1_rd_address & QD1_entry_1[29];


--BB1_active_data[29] is std_2s60:inst|sdram:the_sdram|active_data[29]
BB1_active_data[29] = DFFEAS(QD1L951, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[28] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[28]
QD1_entry_1[28] = DFFEAS(H1_M_st_data[28], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[28] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[28]
QD1_entry_0[28] = DFFEAS(H1_M_st_data[28], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L851 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[28]~561
QD1L851 = !QD1_rd_address & (QD1_entry_0[28]) # QD1_rd_address & QD1_entry_1[28];


--BB1_active_data[28] is std_2s60:inst|sdram:the_sdram|active_data[28]
BB1_active_data[28] = DFFEAS(QD1L851, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[27] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[27]
QD1_entry_1[27] = DFFEAS(H1_M_st_data[27], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[27] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[27]
QD1_entry_0[27] = DFFEAS(H1_M_st_data[27], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L751 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[27]~562
QD1L751 = !QD1_rd_address & (QD1_entry_0[27]) # QD1_rd_address & QD1_entry_1[27];


--BB1_active_data[27] is std_2s60:inst|sdram:the_sdram|active_data[27]
BB1_active_data[27] = DFFEAS(QD1L751, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[26] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]
QD1_entry_1[26] = DFFEAS(H1_M_st_data[26], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[26] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[26]
QD1_entry_0[26] = DFFEAS(H1_M_st_data[26], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L651 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[26]~563
QD1L651 = !QD1_rd_address & (QD1_entry_0[26]) # QD1_rd_address & QD1_entry_1[26];


--BB1_active_data[26] is std_2s60:inst|sdram:the_sdram|active_data[26]
BB1_active_data[26] = DFFEAS(QD1L651, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[25] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[25]
QD1_entry_1[25] = DFFEAS(H1_M_st_data[25], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[25] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[25]
QD1_entry_0[25] = DFFEAS(H1_M_st_data[25], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L551 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[25]~564
QD1L551 = !QD1_rd_address & (QD1_entry_0[25]) # QD1_rd_address & QD1_entry_1[25];


--BB1_active_data[25] is std_2s60:inst|sdram:the_sdram|active_data[25]
BB1_active_data[25] = DFFEAS(QD1L551, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[24] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[24]
QD1_entry_1[24] = DFFEAS(H1_M_st_data[24], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[24] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[24]
QD1_entry_0[24] = DFFEAS(H1_M_st_data[24], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L451 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[24]~565
QD1L451 = !QD1_rd_address & (QD1_entry_0[24]) # QD1_rd_address & QD1_entry_1[24];


--BB1_active_data[24] is std_2s60:inst|sdram:the_sdram|active_data[24]
BB1_active_data[24] = DFFEAS(QD1L451, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[23] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[23]
QD1_entry_1[23] = DFFEAS(H1_M_st_data[23], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[23] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[23]
QD1_entry_0[23] = DFFEAS(H1_M_st_data[23], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L351 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[23]~566
QD1L351 = !QD1_rd_address & (QD1_entry_0[23]) # QD1_rd_address & QD1_entry_1[23];


--BB1_active_data[23] is std_2s60:inst|sdram:the_sdram|active_data[23]
BB1_active_data[23] = DFFEAS(QD1L351, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[22] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[22]
QD1_entry_1[22] = DFFEAS(H1_M_st_data[22], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[22] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[22]
QD1_entry_0[22] = DFFEAS(H1_M_st_data[22], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L251 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[22]~567
QD1L251 = !QD1_rd_address & (QD1_entry_0[22]) # QD1_rd_address & QD1_entry_1[22];


--BB1_active_data[22] is std_2s60:inst|sdram:the_sdram|active_data[22]
BB1_active_data[22] = DFFEAS(QD1L251, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[21] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[21]
QD1_entry_1[21] = DFFEAS(H1_M_st_data[21], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[21] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[21]
QD1_entry_0[21] = DFFEAS(H1_M_st_data[21], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L151 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[21]~568
QD1L151 = !QD1_rd_address & (QD1_entry_0[21]) # QD1_rd_address & QD1_entry_1[21];


--BB1_active_data[21] is std_2s60:inst|sdram:the_sdram|active_data[21]
BB1_active_data[21] = DFFEAS(QD1L151, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[20] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[20]
QD1_entry_1[20] = DFFEAS(H1_M_st_data[20], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[20] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[20]
QD1_entry_0[20] = DFFEAS(H1_M_st_data[20], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L051 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[20]~569
QD1L051 = !QD1_rd_address & (QD1_entry_0[20]) # QD1_rd_address & QD1_entry_1[20];


--BB1_active_data[20] is std_2s60:inst|sdram:the_sdram|active_data[20]
BB1_active_data[20] = DFFEAS(QD1L051, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[19] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[19]
QD1_entry_1[19] = DFFEAS(H1_M_st_data[19], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[19] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[19]
QD1_entry_0[19] = DFFEAS(H1_M_st_data[19], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L941 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[19]~570
QD1L941 = !QD1_rd_address & (QD1_entry_0[19]) # QD1_rd_address & QD1_entry_1[19];


--BB1_active_data[19] is std_2s60:inst|sdram:the_sdram|active_data[19]
BB1_active_data[19] = DFFEAS(QD1L941, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[18] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[18]
QD1_entry_1[18] = DFFEAS(H1_M_st_data[18], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[18] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[18]
QD1_entry_0[18] = DFFEAS(H1_M_st_data[18], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L841 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[18]~571
QD1L841 = !QD1_rd_address & (QD1_entry_0[18]) # QD1_rd_address & QD1_entry_1[18];


--BB1_active_data[18] is std_2s60:inst|sdram:the_sdram|active_data[18]
BB1_active_data[18] = DFFEAS(QD1L841, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[17] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[17]
QD1_entry_1[17] = DFFEAS(H1_M_st_data[17], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[17] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[17]
QD1_entry_0[17] = DFFEAS(H1_M_st_data[17], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L741 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[17]~572
QD1L741 = !QD1_rd_address & (QD1_entry_0[17]) # QD1_rd_address & QD1_entry_1[17];


--BB1_active_data[17] is std_2s60:inst|sdram:the_sdram|active_data[17]
BB1_active_data[17] = DFFEAS(QD1L741, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[16] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[16]
QD1_entry_1[16] = DFFEAS(H1_M_st_data[16], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[16] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[16]
QD1_entry_0[16] = DFFEAS(H1_M_st_data[16], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L641 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[16]~573
QD1L641 = !QD1_rd_address & (QD1_entry_0[16]) # QD1_rd_address & QD1_entry_1[16];


--BB1_active_data[16] is std_2s60:inst|sdram:the_sdram|active_data[16]
BB1_active_data[16] = DFFEAS(QD1L641, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[15] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[15]
QD1_entry_1[15] = DFFEAS(H1_M_st_data[15], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[15] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[15]
QD1_entry_0[15] = DFFEAS(H1_M_st_data[15], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L541 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[15]~574
QD1L541 = !QD1_rd_address & (QD1_entry_0[15]) # QD1_rd_address & QD1_entry_1[15];


--BB1_active_data[15] is std_2s60:inst|sdram:the_sdram|active_data[15]
BB1_active_data[15] = DFFEAS(QD1L541, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[14] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[14]
QD1_entry_1[14] = DFFEAS(H1_M_st_data[14], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[14] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[14]
QD1_entry_0[14] = DFFEAS(H1_M_st_data[14], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L441 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[14]~575
QD1L441 = !QD1_rd_address & (QD1_entry_0[14]) # QD1_rd_address & QD1_entry_1[14];


--BB1_active_data[14] is std_2s60:inst|sdram:the_sdram|active_data[14]
BB1_active_data[14] = DFFEAS(QD1L441, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[13] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[13]
QD1_entry_1[13] = DFFEAS(H1_M_st_data[13], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[13] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[13]
QD1_entry_0[13] = DFFEAS(H1_M_st_data[13], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L341 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[13]~576
QD1L341 = !QD1_rd_address & (QD1_entry_0[13]) # QD1_rd_address & QD1_entry_1[13];


--BB1_active_data[13] is std_2s60:inst|sdram:the_sdram|active_data[13]
BB1_active_data[13] = DFFEAS(QD1L341, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[12] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[12]
QD1_entry_1[12] = DFFEAS(H1_M_st_data[12], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[12] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[12]
QD1_entry_0[12] = DFFEAS(H1_M_st_data[12], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L241 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[12]~577
QD1L241 = !QD1_rd_address & (QD1_entry_0[12]) # QD1_rd_address & QD1_entry_1[12];


--BB1_active_data[12] is std_2s60:inst|sdram:the_sdram|active_data[12]
BB1_active_data[12] = DFFEAS(QD1L241, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[11] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[11]
QD1_entry_1[11] = DFFEAS(H1_M_st_data[11], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[11] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[11]
QD1_entry_0[11] = DFFEAS(H1_M_st_data[11], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L141 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[11]~578
QD1L141 = !QD1_rd_address & (QD1_entry_0[11]) # QD1_rd_address & QD1_entry_1[11];


--BB1_active_data[11] is std_2s60:inst|sdram:the_sdram|active_data[11]
BB1_active_data[11] = DFFEAS(QD1L141, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[10] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[10]
QD1_entry_1[10] = DFFEAS(H1_M_st_data[10], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[10] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[10]
QD1_entry_0[10] = DFFEAS(H1_M_st_data[10], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L041 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[10]~579
QD1L041 = !QD1_rd_address & (QD1_entry_0[10]) # QD1_rd_address & QD1_entry_1[10];


--BB1_active_data[10] is std_2s60:inst|sdram:the_sdram|active_data[10]
BB1_active_data[10] = DFFEAS(QD1L041, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[9] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[9]
QD1_entry_1[9] = DFFEAS(H1_M_st_data[9], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[9] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[9]
QD1_entry_0[9] = DFFEAS(H1_M_st_data[9], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L931 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[9]~580
QD1L931 = !QD1_rd_address & (QD1_entry_0[9]) # QD1_rd_address & QD1_entry_1[9];


--BB1_active_data[9] is std_2s60:inst|sdram:the_sdram|active_data[9]
BB1_active_data[9] = DFFEAS(QD1L931, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[8] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[8]
QD1_entry_1[8] = DFFEAS(H1_M_st_data[8], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[8] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[8]
QD1_entry_0[8] = DFFEAS(H1_M_st_data[8], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L831 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[8]~581
QD1L831 = !QD1_rd_address & (QD1_entry_0[8]) # QD1_rd_address & QD1_entry_1[8];


--BB1_active_data[8] is std_2s60:inst|sdram:the_sdram|active_data[8]
BB1_active_data[8] = DFFEAS(QD1L831, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[7] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[7]
QD1_entry_1[7] = DFFEAS(H1_M_st_data[7], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[7] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[7]
QD1_entry_0[7] = DFFEAS(H1_M_st_data[7], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L731 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[7]~582
QD1L731 = !QD1_rd_address & (QD1_entry_0[7]) # QD1_rd_address & QD1_entry_1[7];


--BB1_active_data[7] is std_2s60:inst|sdram:the_sdram|active_data[7]
BB1_active_data[7] = DFFEAS(QD1L731, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[6] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[6]
QD1_entry_1[6] = DFFEAS(H1_M_st_data[6], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[6] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[6]
QD1_entry_0[6] = DFFEAS(H1_M_st_data[6], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L631 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[6]~583
QD1L631 = !QD1_rd_address & (QD1_entry_0[6]) # QD1_rd_address & QD1_entry_1[6];


--BB1_active_data[6] is std_2s60:inst|sdram:the_sdram|active_data[6]
BB1_active_data[6] = DFFEAS(QD1L631, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[5] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[5]
QD1_entry_1[5] = DFFEAS(H1_M_st_data[5], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[5] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[5]
QD1_entry_0[5] = DFFEAS(H1_M_st_data[5], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L531 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[5]~584
QD1L531 = !QD1_rd_address & (QD1_entry_0[5]) # QD1_rd_address & QD1_entry_1[5];


--BB1_active_data[5] is std_2s60:inst|sdram:the_sdram|active_data[5]
BB1_active_data[5] = DFFEAS(QD1L531, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[4] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[4]
QD1_entry_1[4] = DFFEAS(H1_M_st_data[4], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[4] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[4]
QD1_entry_0[4] = DFFEAS(H1_M_st_data[4], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L431 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[4]~585
QD1L431 = !QD1_rd_address & (QD1_entry_0[4]) # QD1_rd_address & QD1_entry_1[4];


--BB1_active_data[4] is std_2s60:inst|sdram:the_sdram|active_data[4]
BB1_active_data[4] = DFFEAS(QD1L431, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[3] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[3]
QD1_entry_1[3] = DFFEAS(H1_M_st_data[3], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[3] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[3]
QD1_entry_0[3] = DFFEAS(H1_M_st_data[3], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L331 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[3]~586
QD1L331 = !QD1_rd_address & (QD1_entry_0[3]) # QD1_rd_address & QD1_entry_1[3];


--BB1_active_data[3] is std_2s60:inst|sdram:the_sdram|active_data[3]
BB1_active_data[3] = DFFEAS(QD1L331, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[2] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[2]
QD1_entry_1[2] = DFFEAS(H1_M_st_data[2], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[2] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[2]
QD1_entry_0[2] = DFFEAS(H1_M_st_data[2], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L231 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[2]~587
QD1L231 = !QD1_rd_address & (QD1_entry_0[2]) # QD1_rd_address & QD1_entry_1[2];


--BB1_active_data[2] is std_2s60:inst|sdram:the_sdram|active_data[2]
BB1_active_data[2] = DFFEAS(QD1L231, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[1] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[1]
QD1_entry_1[1] = DFFEAS(H1_M_st_data[1], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[1] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[1]
QD1_entry_0[1] = DFFEAS(H1_M_st_data[1], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L131 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[1]~588
QD1L131 = !QD1_rd_address & (QD1_entry_0[1]) # QD1_rd_address & QD1_entry_1[1];


--BB1_active_data[1] is std_2s60:inst|sdram:the_sdram|active_data[1]
BB1_active_data[1] = DFFEAS(QD1L131, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--QD1_entry_1[0] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[0]
QD1_entry_1[0] = DFFEAS(H1_M_st_data[0], VD1__clk0,  ,  , QD1L721,  ,  ,  ,  );


--QD1_entry_0[0] is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[0]
QD1_entry_0[0] = DFFEAS(H1_M_st_data[0], VD1__clk0,  ,  , QD1L66,  ,  ,  ,  );


--QD1L031 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_data[0]~589
QD1L031 = !QD1_rd_address & (QD1_entry_0[0]) # QD1_rd_address & QD1_entry_1[0];


--BB1_active_data[0] is std_2s60:inst|sdram:the_sdram|active_data[0]
BB1_active_data[0] = DFFEAS(QD1L031, VD1__clk0,  ,  , BB1L061,  ,  ,  ,  );


--H1_M_ctrl_invalidate_i is std_2s60:inst|cpu:the_cpu|M_ctrl_invalidate_i
H1_M_ctrl_invalidate_i = AMPP_FUNCTION(VD1__clk0, H1L563, E1_data_out, H1_M_stall);


--H1L5981 is std_2s60:inst|cpu:the_cpu|ic_tag_wren~1
H1L5981 = AMPP_FUNCTION(!H1_M_valid, !H1_M_ctrl_invalidate_i);


--H1_ic_tag_wren is std_2s60:inst|cpu:the_cpu|ic_tag_wren
H1_ic_tag_wren = AMPP_FUNCTION(!E1_data_out, !H1_i_readdatavalid_d1, !H1L5981);


--H1_ic_fill_valid_bits[5] is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits[5]
H1_ic_fill_valid_bits[5] = AMPP_FUNCTION(VD1__clk0, H1L1781, E1_data_out, H1L5981, H1_ic_fill_valid_bits_en);


--H1L1981 is std_2s60:inst|cpu:the_cpu|ic_tag_wrdata[5]~185
H1L1981 = AMPP_FUNCTION(!E1_data_out, !H1L5981, !H1_ic_fill_valid_bits[5]);


--H1L9781 is std_2s60:inst|cpu:the_cpu|ic_tag_wraddress[0]~922
H1L9781 = AMPP_FUNCTION(!H1_M_alu_result[5], !E1_data_out, !H1L9671, !H1_ic_fill_line[0], !H1L5981);


--H1L0881 is std_2s60:inst|cpu:the_cpu|ic_tag_wraddress[1]~923
H1L0881 = AMPP_FUNCTION(!H1_M_alu_result[6], !E1_data_out, !H1_ic_fill_line[1], !H1L5981);


--H1L1881 is std_2s60:inst|cpu:the_cpu|ic_tag_wraddress[2]~924
H1L1881 = AMPP_FUNCTION(!H1_M_alu_result[7], !E1_data_out, !H1_ic_fill_line[2], !H1L5981);


--H1L2881 is std_2s60:inst|cpu:the_cpu|ic_tag_wraddress[3]~925
H1L2881 = AMPP_FUNCTION(!H1_M_alu_result[8], !E1_data_out, !H1_ic_fill_line[3], !H1L5981);


--H1L3881 is std_2s60:inst|cpu:the_cpu|ic_tag_wraddress[4]~926
H1L3881 = AMPP_FUNCTION(!H1_M_alu_result[9], !E1_data_out, !H1_ic_fill_line[4], !H1L5981);


--H1L4881 is std_2s60:inst|cpu:the_cpu|ic_tag_wraddress[5]~927
H1L4881 = AMPP_FUNCTION(!H1_M_alu_result[10], !E1_data_out, !H1_ic_fill_line[5], !H1L5981);


--H1L5881 is std_2s60:inst|cpu:the_cpu|ic_tag_wraddress[6]~928
H1L5881 = AMPP_FUNCTION(!H1_M_alu_result[11], !E1_data_out, !H1_ic_fill_line[6], !H1L5981);


--H1_M_pipe_flush_waddr[3] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[3]
H1_M_pipe_flush_waddr[3] = AMPP_FUNCTION(VD1__clk0, H1L1601, H1_E_pc[3], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L677 is std_2s60:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~152
H1L677 = AMPP_FUNCTION(!H1_M_pipe_flush, !H1_D_kill, !H1_D_inst_ram_hit, !H1_D_issue, !H1L028);


--H1L077 is std_2s60:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[0]~153
H1L077 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[3], !H1_D_pc[3], !H1L4551, !H1_D_br_taken_waddr_partial[3], !H1L677, !H1L128);


--H1_M_pipe_flush_waddr[4] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[4]
H1_M_pipe_flush_waddr[4] = AMPP_FUNCTION(VD1__clk0, H1L2601, H1_E_pc[4], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L177 is std_2s60:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[1]~154
H1L177 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[4], !H1_D_pc[4], !H1L2651, !H1_D_br_taken_waddr_partial[4], !H1L677, !H1L128);


--H1_M_pipe_flush_waddr[5] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[5]
H1_M_pipe_flush_waddr[5] = AMPP_FUNCTION(VD1__clk0, H1L3601, H1_E_pc[5], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L277 is std_2s60:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[2]~155
H1L277 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[5], !H1_D_pc[5], !H1L0751, !H1_D_br_taken_waddr_partial[5], !H1L677, !H1L128);


--H1_M_pipe_flush_waddr[6] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[6]
H1_M_pipe_flush_waddr[6] = AMPP_FUNCTION(VD1__clk0, H1L4601, H1_E_pc[6], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L377 is std_2s60:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[3]~156
H1L377 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[6], !H1_D_pc[6], !H1L8751, !H1_D_br_taken_waddr_partial[6], !H1L677, !H1L128);


--H1_M_pipe_flush_waddr[7] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[7]
H1_M_pipe_flush_waddr[7] = AMPP_FUNCTION(VD1__clk0, H1L5601, H1_E_pc[7], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L477 is std_2s60:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[4]~157
H1L477 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[7], !H1_D_pc[7], !H1L2851, !H1_D_br_taken_waddr_partial[7], !H1L677, !H1L128);


--H1_M_pipe_flush_waddr[8] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[8]
H1_M_pipe_flush_waddr[8] = AMPP_FUNCTION(VD1__clk0, H1L6601, H1_E_pc[8], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L577 is std_2s60:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[5]~158
H1L577 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[8], !H1_D_pc[8], !H1L6851, !H1_D_br_taken_waddr_partial[8], !H1L677, !H1L128);


--H1_M_pipe_flush_waddr[9] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[9]
H1_M_pipe_flush_waddr[9] = AMPP_FUNCTION(VD1__clk0, H1L7601, H1_E_pc[9], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L777 is std_2s60:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[6]~159
H1L777 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[9], !H1_D_pc[9], !H1L0951, !H1_D_br_taken_waddr_partial[9], !H1L677, !H1L128);


--H1_ic_fill_valid_bits[7] is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits[7]
H1_ic_fill_valid_bits[7] = AMPP_FUNCTION(VD1__clk0, H1L2781, E1_data_out, H1L5981, H1_ic_fill_valid_bits_en);


--H1L3981 is std_2s60:inst|cpu:the_cpu|ic_tag_wrdata[7]~186
H1L3981 = AMPP_FUNCTION(!E1_data_out, !H1L5981, !H1_ic_fill_valid_bits[7]);


--H1_ic_fill_valid_bits[4] is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits[4]
H1_ic_fill_valid_bits[4] = AMPP_FUNCTION(VD1__clk0, H1L3781, E1_data_out, H1L5981, H1_ic_fill_valid_bits_en);


--H1L0981 is std_2s60:inst|cpu:the_cpu|ic_tag_wrdata[4]~187
H1L0981 = AMPP_FUNCTION(!E1_data_out, !H1L5981, !H1_ic_fill_valid_bits[4]);


--H1_M_pipe_flush_waddr[2] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[2]
H1_M_pipe_flush_waddr[2] = AMPP_FUNCTION(VD1__clk0, H1L0601, H1_E_pc[2], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L167 is std_2s60:inst|cpu:the_cpu|F_ic_data_rd_addr_nxt[2]~21
H1L167 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[2], !H1_D_pc[2], !H1L6451, !H1_D_br_taken_waddr_partial[2], !H1L677, !H1L128);


--H1_M_pipe_flush_waddr[1] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[1]
H1_M_pipe_flush_waddr[1] = AMPP_FUNCTION(VD1__clk0, H1L9501, H1_E_pc[1], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L067 is std_2s60:inst|cpu:the_cpu|F_ic_data_rd_addr_nxt[1]~22
H1L067 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[1], !H1_D_pc[1], !H1L8351, !H1_D_br_taken_waddr_partial[1], !H1L677, !H1L128);


--H1_ic_fill_valid_bits[1] is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits[1]
H1_ic_fill_valid_bits[1] = AMPP_FUNCTION(VD1__clk0, H1L4781, E1_data_out, H1L5981, H1_ic_fill_valid_bits_en);


--H1L7881 is std_2s60:inst|cpu:the_cpu|ic_tag_wrdata[1]~188
H1L7881 = AMPP_FUNCTION(!E1_data_out, !H1L5981, !H1_ic_fill_valid_bits[1]);


--H1_ic_fill_valid_bits[3] is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits[3]
H1_ic_fill_valid_bits[3] = AMPP_FUNCTION(VD1__clk0, H1L5781, E1_data_out, H1L5981, H1_ic_fill_valid_bits_en);


--H1L9881 is std_2s60:inst|cpu:the_cpu|ic_tag_wrdata[3]~189
H1L9881 = AMPP_FUNCTION(!E1_data_out, !H1L5981, !H1_ic_fill_valid_bits[3]);


--H1_ic_fill_valid_bits[0] is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits[0]
H1_ic_fill_valid_bits[0] = AMPP_FUNCTION(VD1__clk0, H1L6781, E1_data_out, H1L5981, H1_ic_fill_valid_bits_en);


--H1L6881 is std_2s60:inst|cpu:the_cpu|ic_tag_wrdata[0]~190
H1L6881 = AMPP_FUNCTION(!E1_data_out, !H1L5981, !H1_ic_fill_valid_bits[0]);


--H1_M_pipe_flush_waddr[0] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[0]
H1_M_pipe_flush_waddr[0] = AMPP_FUNCTION(VD1__clk0, H1L8501, H1_E_pc[0], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L957 is std_2s60:inst|cpu:the_cpu|F_ic_data_rd_addr_nxt[0]~23
H1L957 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[0], !H1_D_pc[0], !H1L0351, !H1_D_br_taken_waddr_partial[0], !H1L677, !H1L128);


--H1_ic_fill_valid_bits[2] is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits[2]
H1_ic_fill_valid_bits[2] = AMPP_FUNCTION(VD1__clk0, H1L7781, E1_data_out, H1L5981, H1_ic_fill_valid_bits_en);


--H1L8881 is std_2s60:inst|cpu:the_cpu|ic_tag_wrdata[2]~191
H1L8881 = AMPP_FUNCTION(!E1_data_out, !H1L5981, !H1_ic_fill_valid_bits[2]);


--H1_ic_fill_valid_bits[6] is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits[6]
H1_ic_fill_valid_bits[6] = AMPP_FUNCTION(VD1__clk0, H1L8781, E1_data_out, H1L5981, H1_ic_fill_valid_bits_en);


--H1L2981 is std_2s60:inst|cpu:the_cpu|ic_tag_wrdata[6]~192
H1L2981 = AMPP_FUNCTION(!E1_data_out, !H1L5981, !H1_ic_fill_valid_bits[6]);


--H1_M_pipe_flush_waddr[19] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[19]
H1_M_pipe_flush_waddr[19] = AMPP_FUNCTION(VD1__clk0, H1L7701, H1_E_pc[19], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L758 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[19]~157
H1L758 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[19], !H1_D_pc[19], !H1L0561, !H1L0151, !H1L677, !H1L128);


--H1_M_pipe_flush_waddr[12] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[12]
H1_M_pipe_flush_waddr[12] = AMPP_FUNCTION(VD1__clk0, H1L0701, H1_E_pc[12], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L058 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[12]~158
H1L058 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[12], !H1_D_pc[12], !H1L8161, !H1L2841, !H1L677, !H1L128);


--H1_M_pipe_flush_waddr[10] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[10]
H1_M_pipe_flush_waddr[10] = AMPP_FUNCTION(VD1__clk0, H1L8601, H1_E_pc[10], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L848 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[10]~159
H1L848 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[10], !H1_D_pc[10], !H1L0161, !H1L4741, !H1L677, !H1L128);


--H1_M_pipe_flush_waddr[17] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[17]
H1_M_pipe_flush_waddr[17] = AMPP_FUNCTION(VD1__clk0, H1L5701, H1_E_pc[17], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L558 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[17]~160
H1L558 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[17], !H1_D_pc[17], !H1L2461, !H1L2051, !H1L677, !H1L128);


--H1_M_pipe_flush_waddr[16] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[16]
H1_M_pipe_flush_waddr[16] = AMPP_FUNCTION(VD1__clk0, H1L4701, H1_E_pc[16], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L458 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[16]~161
H1L458 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[16], !H1_D_pc[16], !H1L8361, !H1L8941, !H1L677, !H1L128);


--H1_M_pipe_flush_waddr[13] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[13]
H1_M_pipe_flush_waddr[13] = AMPP_FUNCTION(VD1__clk0, H1L1701, H1_E_pc[13], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L158 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[13]~162
H1L158 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[13], !H1_D_pc[13], !H1L2261, !H1L6841, !H1L677, !H1L128);


--H1_M_pipe_flush_waddr[15] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[15]
H1_M_pipe_flush_waddr[15] = AMPP_FUNCTION(VD1__clk0, H1L3701, H1_E_pc[15], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L358 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[15]~163
H1L358 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[15], !H1_D_pc[15], !H1L4361, !H1L4941, !H1L677, !H1L128);


--H1_M_pipe_flush_waddr[18] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[18]
H1_M_pipe_flush_waddr[18] = AMPP_FUNCTION(VD1__clk0, H1L6701, H1_E_pc[18], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L658 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[18]~164
H1L658 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[18], !H1_D_pc[18], !H1L6461, !H1L6051, !H1L677, !H1L128);


--H1_M_pipe_flush_waddr[11] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[11]
H1_M_pipe_flush_waddr[11] = AMPP_FUNCTION(VD1__clk0, H1L9601, H1_E_pc[11], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L948 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[11]~165
H1L948 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[11], !H1_D_pc[11], !H1L4161, !H1L8741, !H1L677, !H1L128);


--H1_M_pipe_flush_waddr[14] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[14]
H1_M_pipe_flush_waddr[14] = AMPP_FUNCTION(VD1__clk0, H1L2701, H1_E_pc[14], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L258 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[14]~166
H1L258 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[14], !H1_D_pc[14], !H1L6261, !H1L0941, !H1L677, !H1L128);


--H1_M_pipe_flush_waddr[23] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[23]
H1_M_pipe_flush_waddr[23] = AMPP_FUNCTION(VD1__clk0, H1L1801, H1_E_pc[23], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L168 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[23]~167
H1L168 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[23], !H1_D_pc[23], !H1L6661, !H1L6251, !H1L677, !H1L128);


--H1_M_pipe_flush_waddr[22] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[22]
H1_M_pipe_flush_waddr[22] = AMPP_FUNCTION(VD1__clk0, H1L0801, H1_E_pc[22], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L068 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[22]~168
H1L068 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[22], !H1_D_pc[22], !H1L2661, !H1L2251, !H1L677, !H1L128);


--H1_M_pipe_flush_waddr[20] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[20]
H1_M_pipe_flush_waddr[20] = AMPP_FUNCTION(VD1__clk0, H1L8701, H1_E_pc[20], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L858 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[20]~169
H1L858 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[20], !H1_D_pc[20], !H1L4561, !H1L4151, !H1L677, !H1L128);


--H1_M_pipe_flush_waddr[21] is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[21]
H1_M_pipe_flush_waddr[21] = AMPP_FUNCTION(VD1__clk0, H1L9701, H1_E_pc[21], E1_data_out, H1_E_hbreak_req, H1_M_stall);


--H1L958 is std_2s60:inst|cpu:the_cpu|F_pc_nxt[21]~170
H1L958 = AMPP_FUNCTION(!H1_M_pipe_flush_waddr[21], !H1_D_pc[21], !H1L8561, !H1L8151, !H1L677, !H1L128);


--K1_cpu_instruction_master_dbs_rdv_counter[1] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[1]
K1_cpu_instruction_master_dbs_rdv_counter[1] = DFFEAS(K1L1, VD1__clk0, !E1_data_out,  , M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1],  ,  ,  ,  );


--K1_cpu_instruction_master_dbs_rdv_counter[0] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[0]
K1_cpu_instruction_master_dbs_rdv_counter[0] = DFFEAS(K1L41, VD1__clk0, !E1_data_out,  , M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1],  ,  ,  ,  );


--M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1]
M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] = DFFEAS(M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[0], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--K1L461 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|pre_flush_cpu_instruction_master_readdatavalid~0
K1L461 = K1_cpu_instruction_master_dbs_rdv_counter[1] & K1_cpu_instruction_master_dbs_rdv_counter[0] & M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1];


--K1_cpu_instruction_master_read_but_no_slave_selected is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_read_but_no_slave_selected
K1_cpu_instruction_master_read_but_no_slave_selected = DFFEAS(K1L02, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1]
N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] = DFFEAS(N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[0], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register
Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register = DFFEAS(Y1L33, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1]
N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] = DFFEAS(N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[0], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--K1L811 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdatavalid~30
K1L811 = N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register # N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] # K1_cpu_instruction_master_read_but_no_slave_selected;


--CB1L04 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1~204
CB1L04 = !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[0] & CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[4] & (CB1L48Q) # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[0] & (!CB1L97Q # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[4] & CB1L48Q);


--CB1L14 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1~205
CB1L14 = !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[6] & CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[5] & (CB1L58Q) # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[6] & (CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[5] & CB1L58Q # CB1L68Q);


--CB1L24 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1~206
CB1L24 = CB1L14 # !CB1L14 & ( !CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[1] & CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[2] & (CB1L28Q) # CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[1] & (CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[2] & CB1L28Q # CB1L18Q) );


--CB1L34 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|cpu_instruction_master_read_data_valid_sdram_s1~207
CB1L34 = CB1L24 & ( BB1_za_valid ) # !CB1L24 & ( BB1_za_valid & (CB1_cpu_instruction_master_read_data_valid_sdram_s1_shift_register[3] & CB1L38Q # CB1L04) );


--K1L911 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdatavalid~31
K1L911 = CB1L34 # !CB1L34 & ( L1L03 & !L1L42 # K1L811 # K1L461 );


--H1L0781 is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits_en~6
H1L0781 = AMPP_FUNCTION(!H1_D_ic_fill_starting, !H1_i_readdatavalid_d1);


--H1L6181 is std_2s60:inst|cpu:the_cpu|ic_fill_ap_cnt_nxt[2]~34
H1L6181 = AMPP_FUNCTION(!K1L951, !H1_ic_fill_ap_cnt[2], !H1_ic_fill_ap_cnt[1], !H1_ic_fill_ap_cnt[0]);


--H1L5181 is std_2s60:inst|cpu:the_cpu|ic_fill_ap_cnt_nxt[1]~35
H1L5181 = AMPP_FUNCTION(!K1L951, !H1_ic_fill_ap_cnt[1], !H1_ic_fill_ap_cnt[0]);


--H1L4181 is std_2s60:inst|cpu:the_cpu|ic_fill_ap_cnt_nxt[0]~36
H1L4181 = AMPP_FUNCTION(!K1L951, !H1_ic_fill_ap_cnt[0]);


--Y1L33 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_grant_vector[0]~142
Y1L33 = Y1L9 & (!Y1_onchip_ram_64_kbytes_s1_arb_addend[1] # !Y1L2);


--BB1_rd_valid[1] is std_2s60:inst|sdram:the_sdram|rd_valid[1]
BB1_rd_valid[1] = DFFEAS(BB1_rd_valid[0], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--PC1_sr[22] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[22]
PC1_sr[22] = AMPP_FUNCTION(A1L5, PC1L121, !D1L2, PC1L29);


--BB1L07 is std_2s60:inst|sdram:the_sdram|Select~6477
BB1L07 = BB1L45 # !BB1L45 & ( !BB1_m_state.000100000 & BB1_m_state.000000100 & (!BB1L1 $ !BB1_m_count[0]) # BB1_m_state.000100000 & (!BB1L1 # !BB1_m_count[0]) );


--BB1L17 is std_2s60:inst|sdram:the_sdram|Select~6478
BB1L17 = BB1L07 # !BB1L07 & ( BB1_m_count[0] & !BB1L65 # BB1L84 # BB1_m_state.010000000 );


--BB1L353 is std_2s60:inst|sdram:the_sdram|reduce_or~6
BB1L353 = !BB1_i_state.101 & BB1_i_state.000 & !BB1_i_state.011;


--BB1L27 is std_2s60:inst|sdram:the_sdram|Select~6479
BB1L27 = BB1_i_next.101 & !BB1L353 # BB1_i_state.111;


--BB1_i_count[0] is std_2s60:inst|sdram:the_sdram|i_count[0]
BB1_i_count[0] = DFFEAS(BB1L08, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1L37 is std_2s60:inst|sdram:the_sdram|Select~6480
BB1L37 = BB1_i_count[0] & ( !BB1_i_state.000 # BB1_i_state.011 # BB1_i_state.101 ) # !BB1_i_count[0] & ( !BB1_i_state.000 # BB1_i_state.011 & BB1_i_count[1] # BB1_i_state.101 );


--BB1L47 is std_2s60:inst|sdram:the_sdram|Select~6481
BB1L47 = BB1_i_count[2] & BB1L37 # BB1_i_state.111 # BB1_i_state.010;


--BB1L57 is std_2s60:inst|sdram:the_sdram|Select~6482
BB1L57 = BB1L56 & BB1_i_count[0] & ( BB1_i_count[1] # BB1_i_state.010 ) # !BB1L56 & BB1_i_count[0] & ( BB1_i_count[1] & (!BB1_i_state.000 # BB1_i_state.101) # BB1_i_state.010 ) # BB1L56 & !BB1_i_count[0] & ( !BB1_i_state.000 # !BB1_i_count[1] # BB1_i_state.010 # BB1_i_state.101 ) # !BB1L56 & !BB1_i_count[0] & ( BB1_i_count[1] & (!BB1_i_state.000 # BB1_i_state.101) # BB1_i_state.010 );


--BB1_i_refs[2] is std_2s60:inst|sdram:the_sdram|i_refs[2]
BB1_i_refs[2] = DFFEAS(BB1L18, VD1__clk0,  ,  , E1_data_out,  ,  ,  ,  );


--BB1_i_refs[1] is std_2s60:inst|sdram:the_sdram|i_refs[1]
BB1_i_refs[1] = DFFEAS(BB1L28, VD1__clk0,  ,  , E1_data_out,  ,  ,  ,  );


--BB1_i_refs[0] is std_2s60:inst|sdram:the_sdram|i_refs[0]
BB1_i_refs[0] = DFFEAS(BB1L38, VD1__clk0,  ,  , E1_data_out,  ,  ,  ,  );


--BB1L67 is std_2s60:inst|sdram:the_sdram|Select~6483
BB1L67 = !BB1_i_refs[2] & !BB1_i_refs[1] & BB1_i_refs[0];


--BB1L77 is std_2s60:inst|sdram:the_sdram|Select~6484
BB1L77 = BB1L67 & ( BB1_i_next.010 & !BB1L353 # BB1_i_state.001 ) # !BB1L67 & ( BB1_i_next.010 & !BB1L353 # BB1_i_state.010 # BB1_i_state.001 );


--H1L6271 is std_2s60:inst|cpu:the_cpu|comb~1
H1L6271 = AMPP_FUNCTION(!H1_i_readdatavalid_d1, !H1L5981);


--H1_i_readdata_d1[0] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[0]
H1_i_readdata_d1[0] = AMPP_FUNCTION(VD1__clk0, K1L42, E1_data_out);


--H1_E_wrctl_status is std_2s60:inst|cpu:the_cpu|E_wrctl_status
H1_E_wrctl_status = AMPP_FUNCTION(!H1_E_iw[6], !H1_E_iw[7], !H1_E_ctrl_wrctl_inst, !H1_E_iw[8]);


--H1_E_op_bret is std_2s60:inst|cpu:the_cpu|E_op_bret
H1_E_op_bret = AMPP_FUNCTION(!H1_E_iw[16], !H1_E_iw[14], !H1_E_iw[15], !H1_E_iw[13], !H1L274);


--H1_E_op_eret is std_2s60:inst|cpu:the_cpu|E_op_eret
H1_E_op_eret = AMPP_FUNCTION(!H1_E_iw[16], !H1_E_iw[14], !H1_E_iw[15], !H1_E_iw[13], !H1L274);


--H1L8111 is std_2s60:inst|cpu:the_cpu|M_status_reg_pie_inst_nxt~87
H1L8111 = AMPP_FUNCTION(!H1_E_wrctl_status, !H1L072, !H1_M_bstatus_reg, !H1_M_estatus_reg, !H1_E_op_bret, !H1_E_op_eret, !H1_M_status_reg);


--H1_E_ctrl_exception is std_2s60:inst|cpu:the_cpu|E_ctrl_exception
H1_E_ctrl_exception = AMPP_FUNCTION(VD1__clk0, H1L63, E1_data_out, H1_M_stall);


--H1L2211 is std_2s60:inst|cpu:the_cpu|M_status_reg_pie_inst_nxt~91
H1L2211 = AMPP_FUNCTION(!H1L8111, !H1_E_ctrl_break, !H1_E_ctrl_exception);


--R1_ien_AF is std_2s60:inst|jtag_uart:the_jtag_uart|ien_AF
R1_ien_AF = DFFEAS(H1_M_st_data[0], VD1__clk0, !E1_data_out,  , R1L77,  ,  ,  ,  );


--R1_fifo_AF is std_2s60:inst|jtag_uart:the_jtag_uart|fifo_AF
R1_fifo_AF = DFFEAS(R1L2, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--R1_pause_irq is std_2s60:inst|jtag_uart:the_jtag_uart|pause_irq
R1_pause_irq = DFFEAS(R1L18, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--R1L97 is std_2s60:inst|jtag_uart:the_jtag_uart|ipen_AF~27
R1L97 = R1_ien_AF & (R1_pause_irq # R1_fifo_AF);


--R1_fifo_AE is std_2s60:inst|jtag_uart:the_jtag_uart|fifo_AE
R1_fifo_AE = DFFEAS(R1L4, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--R1_ien_AE is std_2s60:inst|jtag_uart:the_jtag_uart|ien_AE
R1_ien_AE = DFFEAS(H1_M_st_data[1], VD1__clk0, !E1_data_out,  , R1L77,  ,  ,  ,  );


--H1L239 is std_2s60:inst|cpu:the_cpu|M_ipending_reg_nxt[1]~153
H1L239 = AMPP_FUNCTION(!H1_M_ienable_reg[1], !CC1_oci_ienable[1], !R1L97, !R1_fifo_AE, !R1_ien_AE);


--FB1_timeout_occurred is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|timeout_occurred
FB1_timeout_occurred = DFFEAS(FB1L323, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--FB1_control_register[0] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|control_register[0]
FB1_control_register[0] = DFFEAS(H1_M_st_data[0], VD1__clk0, !E1_data_out,  , FB1_control_wr_strobe,  ,  ,  ,  );


--H1_M_ipending_reg_nxt[0] is std_2s60:inst|cpu:the_cpu|M_ipending_reg_nxt[0]
H1_M_ipending_reg_nxt[0] = AMPP_FUNCTION(!H1_M_ienable_reg[0], !CC1_oci_ienable[0], !FB1_timeout_occurred, !FB1_control_register[0]);


--H1_i_readdata_d1[1] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[1]
H1_i_readdata_d1[1] = AMPP_FUNCTION(VD1__clk0, K1L72, E1_data_out);


--H1_i_readdata_d1[2] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[2]
H1_i_readdata_d1[2] = AMPP_FUNCTION(VD1__clk0, K1L03, E1_data_out);


--H1_i_readdata_d1[4] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[4]
H1_i_readdata_d1[4] = AMPP_FUNCTION(VD1__clk0, K1L63, E1_data_out);


--H1_i_readdata_d1[5] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[5]
H1_i_readdata_d1[5] = AMPP_FUNCTION(VD1__clk0, K1L93, E1_data_out);


--H1_i_readdata_d1[3] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[3]
H1_i_readdata_d1[3] = AMPP_FUNCTION(VD1__clk0, K1L33, E1_data_out);


--H1_i_readdata_d1[16] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[16]
H1_i_readdata_d1[16] = AMPP_FUNCTION(VD1__clk0, K1L27, E1_data_out);


--H1_i_readdata_d1[14] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[14]
H1_i_readdata_d1[14] = AMPP_FUNCTION(VD1__clk0, K1L66, E1_data_out);


--H1_i_readdata_d1[15] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[15]
H1_i_readdata_d1[15] = AMPP_FUNCTION(VD1__clk0, K1L96, E1_data_out);


--H1_i_readdata_d1[11] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[11]
H1_i_readdata_d1[11] = AMPP_FUNCTION(VD1__clk0, K1L75, E1_data_out);


--H1_i_readdata_d1[13] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[13]
H1_i_readdata_d1[13] = AMPP_FUNCTION(VD1__clk0, K1L36, E1_data_out);


--H1_i_readdata_d1[12] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[12]
H1_i_readdata_d1[12] = AMPP_FUNCTION(VD1__clk0, K1L06, E1_data_out);


--H1_i_readdata_d1[25] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[25]
H1_i_readdata_d1[25] = AMPP_FUNCTION(VD1__clk0, K1L99, E1_data_out);


--H1_i_readdata_d1[22] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[22]
H1_i_readdata_d1[22] = AMPP_FUNCTION(VD1__clk0, K1L09, E1_data_out);


--H1_i_readdata_d1[26] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[26]
H1_i_readdata_d1[26] = AMPP_FUNCTION(VD1__clk0, K1L201, E1_data_out);


--H1_i_readdata_d1[24] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[24]
H1_i_readdata_d1[24] = AMPP_FUNCTION(VD1__clk0, K1L69, E1_data_out);


--H1_i_readdata_d1[23] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[23]
H1_i_readdata_d1[23] = AMPP_FUNCTION(VD1__clk0, K1L39, E1_data_out);


--H1L65 is std_2s60:inst|cpu:the_cpu|D_ctrl_shift_right~31
H1L65 = AMPP_FUNCTION(!H1L35, !H1L55);


--H1L25 is std_2s60:inst|cpu:the_cpu|D_ctrl_mulx~24
H1L25 = AMPP_FUNCTION(!H1_D_iw[16], !H1_D_iw[11], !H1_D_iw[13], !H1_D_iw[12], !H1L211);


--H1L45 is std_2s60:inst|cpu:the_cpu|D_ctrl_rot~31
H1L45 = AMPP_FUNCTION(!H1_D_iw[15], !H1L35);


--H1_E_ctrl_shift_rot is std_2s60:inst|cpu:the_cpu|E_ctrl_shift_rot
H1_E_ctrl_shift_rot = AMPP_FUNCTION(VD1__clk0, H1L35, E1_data_out, H1_M_stall);


--H1_E_ctrl_shift_rot_right is std_2s60:inst|cpu:the_cpu|E_ctrl_shift_rot_right
H1_E_ctrl_shift_rot_right = AMPP_FUNCTION(VD1__clk0, H1L75, E1_data_out, H1_M_stall);


--H1L705 is std_2s60:inst|cpu:the_cpu|E_sh_cnt_row[0]~843
H1L705 = AMPP_FUNCTION(!H1L185, !H1L285, !H1L005, !H1_E_ctrl_shift_rot_right);


--H1L446 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[0]~3378
H1L446 = AMPP_FUNCTION(!H1L875, !H1L005, !H1_E_ctrl_shift_rot, !H1L705);


--H1L105 is std_2s60:inst|cpu:the_cpu|E_sh_cnt_col[1]~620
H1L105 = AMPP_FUNCTION(!H1L085, !H1L975, !H1L875, !H1_E_ctrl_shift_rot_right);


--H1L546 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[1]~3379
H1L546 = AMPP_FUNCTION(!H1L975, !H1_E_ctrl_shift_rot, !H1L705, !H1L105);


--H1L205 is std_2s60:inst|cpu:the_cpu|E_sh_cnt_col[2]~621
H1L205 = AMPP_FUNCTION(!H1L085, !H1L975, !H1L875, !H1_E_ctrl_shift_rot_right);


--H1L646 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[2]~3380
H1L646 = AMPP_FUNCTION(!H1L085, !H1_E_ctrl_shift_rot, !H1L705, !H1L205);


--H1L305 is std_2s60:inst|cpu:the_cpu|E_sh_cnt_col[3]~622
H1L305 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot_right, !H1L875, !H1L975, !H1L085);


--H1L746 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[3]~3381
H1L746 = AMPP_FUNCTION(!H1L185, !H1_E_ctrl_shift_rot, !H1L705, !H1L305);


--H1L276 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[28]~3382
H1L276 = AMPP_FUNCTION(!H1L975, !H1L875);


--H1L846 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[4]~3383
H1L846 = AMPP_FUNCTION(!H1L085, !H1L285, !H1L276, !H1_E_ctrl_shift_rot, !H1L705);


--H1L405 is std_2s60:inst|cpu:the_cpu|E_sh_cnt_col[5]~623
H1L405 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot_right, !H1L875, !H1L975, !H1L085);


--H1L946 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[5]~3384
H1L946 = AMPP_FUNCTION(!H1L385, !H1_E_ctrl_shift_rot, !H1L705, !H1L405);


--H1L505 is std_2s60:inst|cpu:the_cpu|E_sh_cnt_col[6]~624
H1L505 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot_right, !H1L875, !H1L975, !H1L085);


--H1L056 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[6]~3385
H1L056 = AMPP_FUNCTION(!H1L485, !H1_E_ctrl_shift_rot, !H1L705, !H1L505);


--H1L605 is std_2s60:inst|cpu:the_cpu|E_sh_cnt_col[7]~625
H1L605 = AMPP_FUNCTION(!H1_E_ctrl_shift_rot_right, !H1L875, !H1L975, !H1L085);


--H1L156 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[7]~3386
H1L156 = AMPP_FUNCTION(!H1L585, !H1_E_ctrl_shift_rot, !H1L705, !H1L605);


--H1L805 is std_2s60:inst|cpu:the_cpu|E_sh_cnt_row[1]~844
H1L805 = AMPP_FUNCTION(!H1L185, !H1L285, !H1L005, !H1_E_ctrl_shift_rot_right);


--H1L256 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[8]~3387
H1L256 = AMPP_FUNCTION(!H1L685, !H1L005, !H1_E_ctrl_shift_rot, !H1L805);


--H1L356 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[9]~3388
H1L356 = AMPP_FUNCTION(!H1L785, !H1_E_ctrl_shift_rot, !H1L105, !H1L805);


--H1L456 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[10]~3389
H1L456 = AMPP_FUNCTION(!H1L885, !H1_E_ctrl_shift_rot, !H1L205, !H1L805);


--H1L556 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[11]~3390
H1L556 = AMPP_FUNCTION(!H1L985, !H1_E_ctrl_shift_rot, !H1L305, !H1L805);


--H1L656 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[12]~3391
H1L656 = AMPP_FUNCTION(!H1L085, !H1L095, !H1L276, !H1_E_ctrl_shift_rot, !H1L805);


--H1L756 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[13]~3392
H1L756 = AMPP_FUNCTION(!H1L195, !H1_E_ctrl_shift_rot, !H1L405, !H1L805);


--H1L856 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[14]~3393
H1L856 = AMPP_FUNCTION(!H1L295, !H1_E_ctrl_shift_rot, !H1L505, !H1L805);


--H1_E_ctrl_mul_cell_src1_signed is std_2s60:inst|cpu:the_cpu|E_ctrl_mul_cell_src1_signed
H1_E_ctrl_mul_cell_src1_signed = AMPP_FUNCTION(VD1__clk0, H1L74, E1_data_out, H1_M_stall);


--AC1_w7w[32] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|w7w[32]
AC1_w7w[32] = AMPP_FUNCTION(!H1L445, !H1_E_ctrl_mul_cell_src1_signed);


--H1L956 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[15]~3394
H1L956 = AMPP_FUNCTION(!H1L395, !H1_E_ctrl_shift_rot, !H1L605, !H1L805);


--H1L905 is std_2s60:inst|cpu:the_cpu|E_sh_cnt_row[2]~845
H1L905 = AMPP_FUNCTION(!H1L005, !H1_E_ctrl_shift_rot_right, !H1L185, !H1L285);


--H1L066 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[16]~3395
H1L066 = AMPP_FUNCTION(!H1L495, !H1L005, !H1_E_ctrl_shift_rot, !H1L905);


--H1L166 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[17]~3396
H1L166 = AMPP_FUNCTION(!H1L595, !H1_E_ctrl_shift_rot, !H1L105, !H1L905);


--H1L266 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[18]~3397
H1L266 = AMPP_FUNCTION(!H1L695, !H1_E_ctrl_shift_rot, !H1L205, !H1L905);


--H1L366 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[19]~3398
H1L366 = AMPP_FUNCTION(!H1L795, !H1_E_ctrl_shift_rot, !H1L305, !H1L905);


--H1L466 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[20]~3399
H1L466 = AMPP_FUNCTION(!H1L085, !H1L895, !H1L276, !H1_E_ctrl_shift_rot, !H1L905);


--H1L566 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[21]~3400
H1L566 = AMPP_FUNCTION(!H1L995, !H1_E_ctrl_shift_rot, !H1L405, !H1L905);


--H1L666 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[22]~3401
H1L666 = AMPP_FUNCTION(!H1L006, !H1_E_ctrl_shift_rot, !H1L505, !H1L905);


--H1L766 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[23]~3402
H1L766 = AMPP_FUNCTION(!H1L106, !H1_E_ctrl_shift_rot, !H1L605, !H1L905);


--H1L015 is std_2s60:inst|cpu:the_cpu|E_sh_cnt_row[3]~846
H1L015 = AMPP_FUNCTION(!H1L005, !H1_E_ctrl_shift_rot_right, !H1L185, !H1L285);


--H1L866 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[24]~3403
H1L866 = AMPP_FUNCTION(!H1L206, !H1L005, !H1_E_ctrl_shift_rot, !H1L015);


--H1L966 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[25]~3404
H1L966 = AMPP_FUNCTION(!H1L306, !H1_E_ctrl_shift_rot, !H1L105, !H1L015);


--H1L076 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[26]~3405
H1L076 = AMPP_FUNCTION(!H1L406, !H1_E_ctrl_shift_rot, !H1L205, !H1L015);


--H1L176 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[27]~3406
H1L176 = AMPP_FUNCTION(!H1L506, !H1_E_ctrl_shift_rot, !H1L305, !H1L015);


--H1L376 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[28]~3407
H1L376 = AMPP_FUNCTION(!H1L085, !H1L606, !H1L276, !H1_E_ctrl_shift_rot, !H1L015);


--H1L476 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[29]~3408
H1L476 = AMPP_FUNCTION(!H1L706, !H1_E_ctrl_shift_rot, !H1L405, !H1L015);


--H1L576 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[30]~3409
H1L576 = AMPP_FUNCTION(!H1L806, !H1_E_ctrl_shift_rot, !H1L505, !H1L015);


--H1L676 is std_2s60:inst|cpu:the_cpu|E_src2_mul_cell[31]~3410
H1L676 = AMPP_FUNCTION(!H1_E_ctrl_src2_is_imm, !H1L147, !H1_E_src2_imm[31], !H1_E_ctrl_shift_rot, !H1L605, !H1L015);


--H1_E_ctrl_mul_cell_src2_signed is std_2s60:inst|cpu:the_cpu|E_ctrl_mul_cell_src2_signed
H1_E_ctrl_mul_cell_src2_signed = AMPP_FUNCTION(VD1__clk0, H1_D_op_mulxss, E1_data_out, H1_M_stall);


--AC1_w23w[32] is std_2s60:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|w23w[32]
AC1_w23w[32] = AMPP_FUNCTION(!H1L676, !H1_E_ctrl_mul_cell_src2_signed);


--Y1L42 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[12]~126
Y1L42 = !Y1L43 & (H1_ic_fill_tag[2]) # Y1L43 & H1_M_alu_result[14];


--Y1L52 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[13]~127
Y1L52 = !Y1L43 & (H1_ic_fill_tag[3]) # Y1L43 & H1_M_alu_result[15];


--ND1L1 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|decode_6pa:decode3|w_anode1069w[2]~11
ND1L1 = H1_d_write & Y1L43 & !Y1L42 & !Y1L52;


--Y1L21 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[0]~128
Y1L21 = !Y1L43 & (H1_ic_fill_ap_offset[0]) # Y1L43 & H1_M_alu_result[2];


--Y1L31 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[1]~129
Y1L31 = !Y1L43 & (H1_ic_fill_ap_offset[1]) # Y1L43 & H1_M_alu_result[3];


--Y1L41 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[2]~130
Y1L41 = !Y1L43 & (H1_ic_fill_ap_offset[2]) # Y1L43 & H1_M_alu_result[4];


--Y1L51 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[3]~131
Y1L51 = !Y1L43 & (H1_ic_fill_line[0]) # Y1L43 & H1_M_alu_result[5];


--Y1L61 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[4]~132
Y1L61 = !Y1L43 & (H1_ic_fill_line[1]) # Y1L43 & H1_M_alu_result[6];


--Y1L71 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[5]~133
Y1L71 = !Y1L43 & (H1_ic_fill_line[2]) # Y1L43 & H1_M_alu_result[7];


--Y1L81 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[6]~134
Y1L81 = !Y1L43 & (H1_ic_fill_line[3]) # Y1L43 & H1_M_alu_result[8];


--Y1L91 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[7]~135
Y1L91 = !Y1L43 & (H1_ic_fill_line[4]) # Y1L43 & H1_M_alu_result[9];


--Y1L02 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[8]~136
Y1L02 = !Y1L43 & (H1_ic_fill_line[5]) # Y1L43 & H1_M_alu_result[10];


--Y1L12 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[9]~137
Y1L12 = !Y1L43 & (H1_ic_fill_line[6]) # Y1L43 & H1_M_alu_result[11];


--Y1L22 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[10]~138
Y1L22 = !Y1L43 & (H1_ic_fill_tag[0]) # Y1L43 & H1_M_alu_result[12];


--Y1L32 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_address[11]~139
Y1L32 = !Y1L43 & (H1_ic_fill_tag[1]) # Y1L43 & H1_M_alu_result[13];


--Y1L23 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_byteenable[3]~13
Y1L23 = !Y1L43 # H1_M_mem_byte_en[3];


--ND1L3 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|decode_6pa:decode3|w_anode1090w[2]~9
ND1L3 = H1_d_write & Y1L43 & !Y1L42 & Y1L52;


--ND1L2 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|decode_6pa:decode3|w_anode1082w[2]~11
ND1L2 = H1_d_write & Y1L43 & Y1L42 & !Y1L52;


--ND1L4 is std_2s60:inst|onchip_ram_64_kbytes:the_onchip_ram_64_kbytes|altsyncram:the_altsyncram|altsyncram_2s31:auto_generated|decode_6pa:decode3|w_anode1098w[2]~10
ND1L4 = H1_d_write & Y1L43 & Y1L42 & Y1L52;


--BB1_za_data[26] is std_2s60:inst|sdram:the_sdram|za_data[26]
BB1_za_data[26] = DFFEAS(A1L581, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L752 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[26]~1350
J1L752 = !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[26]);


--NC1L401 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|comb~16
NC1L401 = AMPP_FUNCTION(!H1_d_write, !H1_hbreak_enabled, !L1L13, !L1L81);


--NC1_MonWr is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr
NC1_MonWr = AMPP_FUNCTION(VD1__clk0, NC1L56, GND, !D1L2, PC1L751, PC1L551);


--L1L82 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_byteenable[3]~13
L1L82 = !L1L13 # H1_M_mem_byte_en[3];


--NC1_MonDReg[26] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[26]
NC1_MonDReg[26] = AMPP_FUNCTION(VD1__clk0, ZC1_q_b[26], PC1L84Q, !D1L2, NC1L74, PC1L751, NC1L41);


--NC1_MonAReg[2] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[2]
NC1_MonAReg[2] = AMPP_FUNCTION(VD1__clk0, NC1L76, PC1L54Q, !D1L2, PC1L651, NC1L3);


--NC1_MonAReg[3] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[3]
NC1_MonAReg[3] = AMPP_FUNCTION(VD1__clk0, NC1L17, PC1L64Q, !D1L2, PC1L651, NC1L3);


--NC1_MonAReg[4] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[4]
NC1_MonAReg[4] = AMPP_FUNCTION(VD1__clk0, NC1L57, PC1L74Q, !D1L2, PC1L651, NC1L3);


--NC1_MonAReg[5] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[5]
NC1_MonAReg[5] = AMPP_FUNCTION(VD1__clk0, NC1L97, PC1L84Q, !D1L2, PC1L651, NC1L3);


--NC1_MonAReg[6] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[6]
NC1_MonAReg[6] = AMPP_FUNCTION(VD1__clk0, NC1L38, PC1L94Q, !D1L2, PC1L651, NC1L3);


--NC1_MonAReg[7] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[7]
NC1_MonAReg[7] = AMPP_FUNCTION(VD1__clk0, NC1L78, PC1L05Q, !D1L2, PC1L651, NC1L3);


--NC1_MonAReg[8] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[8]
NC1_MonAReg[8] = AMPP_FUNCTION(VD1__clk0, NC1L19, PC1L15Q, !D1L2, PC1L651, NC1L3);


--NC1_MonAReg[9] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[9]
NC1_MonAReg[9] = AMPP_FUNCTION(VD1__clk0, NC1L59, PC1L25Q, !D1L2, PC1L651, NC1L3);


--R1_ac is std_2s60:inst|jtag_uart:the_jtag_uart|ac
R1_ac = DFFEAS(R1L6, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_za_data[10] is std_2s60:inst|sdram:the_sdram|za_data[10]
BB1_za_data[10] = DFFEAS(A1L102, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L142 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[10]~1351
J1L142 = !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_ac) # CB1_cpu_data_master_requests_sdram_s1 & BB1_za_data[10] & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_ac);


--Y1L03 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_byteenable[1]~14
Y1L03 = !Y1L43 # H1_M_mem_byte_en[1];


--J1L2 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|always3~0
J1L2 = J1L362 & ( J1_cpu_data_master_dbs_address[0] & !J1_cpu_data_master_dbs_address[1] & (M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] # H1_d_write) ) # !J1L362 & ( M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] & J1_cpu_data_master_dbs_address[0] & !J1_cpu_data_master_dbs_address[1] );


--P1_period_l_register[10] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[10]
P1_period_l_register[10] = DFFEAS(P1L262, VD1__clk0, !E1_data_out,  , P1_period_l_wr_strobe,  ,  ,  ,  );


--P1_period_h_register[10] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[10]
P1_period_h_register[10] = DFFEAS(H1_M_st_data[10], VD1__clk0, !E1_data_out,  , P1_period_h_wr_strobe,  ,  ,  ,  );


--P1L592 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[10]~816
P1L592 = RD1L03 & (!H1_M_alu_result[2] & !P1_period_l_register[10] # H1_M_alu_result[2] & (P1_period_h_register[10]));


--P1_counter_snapshot[26] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[26]
P1_counter_snapshot[26] = DFFEAS(P1_internal_counter[26], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--RD1L13 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|reduce_nor~82
RD1L13 = H1_M_alu_result[2] & !H1_M_alu_result[3] & H1_M_alu_result[4];


--P1_counter_snapshot[10] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[10]
P1_counter_snapshot[10] = DFFEAS(P1L461, VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_read_mux_out[10] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[10]
P1_read_mux_out[10] = DB1L2 & ( P1_counter_snapshot[26] & RD1L13 # P1_counter_snapshot[10] # P1L592 ) # !DB1L2 & ( P1_counter_snapshot[26] & RD1L13 # P1L592 );


--FB1_period_l_register[10] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[10]
FB1_period_l_register[10] = DFFEAS(P1L262, VD1__clk0, !E1_data_out,  , FB1_period_l_wr_strobe,  ,  ,  ,  );


--FB1_period_h_register[10] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[10]
FB1_period_h_register[10] = DFFEAS(H1_M_st_data[10], VD1__clk0, !E1_data_out,  , FB1_period_h_wr_strobe,  ,  ,  ,  );


--FB1L392 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[10]~816
FB1L392 = RD1L03 & (!H1_M_alu_result[2] & !FB1_period_l_register[10] # H1_M_alu_result[2] & (FB1_period_h_register[10]));


--FB1_counter_snapshot[26] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[26]
FB1_counter_snapshot[26] = DFFEAS(FB1_internal_counter[26], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_counter_snapshot[10] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[10]
FB1_counter_snapshot[10] = DFFEAS(FB1L461, VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_read_mux_out[10] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[10]
FB1_read_mux_out[10] = FB1_counter_snapshot[10] & ( RD1L13 & FB1_counter_snapshot[26] # FB1L392 # DB1L2 ) # !FB1_counter_snapshot[10] & ( RD1L13 & FB1_counter_snapshot[26] # FB1L392 );


--L1L62 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_byteenable[1]~14
L1L62 = !L1L13 # H1_M_mem_byte_en[1];


--NC1_MonDReg[10] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[10]
NC1_MonDReg[10] = AMPP_FUNCTION(VD1__clk0, ZC1_q_b[10], PC1L23Q, !D1L2, NC1L74, PC1L751, NC1L41);


--P1_counter_snapshot[2] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[2]
P1_counter_snapshot[2] = DFFEAS(P1_internal_counter[2], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_counter_snapshot[18] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[18]
P1_counter_snapshot[18] = DFFEAS(P1_internal_counter[18], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_period_l_register[2] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[2]
P1_period_l_register[2] = DFFEAS(H1_M_st_data[2], VD1__clk0, !E1_data_out,  , P1_period_l_wr_strobe,  ,  ,  ,  );


--P1_control_register[2] is std_2s60:inst|high_res_timer:the_high_res_timer|control_register[2]
P1_control_register[2] = DFFEAS(H1_M_st_data[2], VD1__clk0, !E1_data_out,  , P1_control_wr_strobe,  ,  ,  ,  );


--P1_period_h_register[2] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[2]
P1_period_h_register[2] = DFFEAS(H1_M_st_data[2], VD1__clk0, !E1_data_out,  , P1_period_h_wr_strobe,  ,  ,  ,  );


--P1L972 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[2]~817
P1L972 = P1_control_register[2] & P1_period_h_register[2] & ( !H1_M_alu_result[4] & (H1_M_alu_result[3] & P1_period_l_register[2] # H1_M_alu_result[2]) ) # !P1_control_register[2] & P1_period_h_register[2] & ( H1_M_alu_result[3] & !H1_M_alu_result[4] & (P1_period_l_register[2] # H1_M_alu_result[2]) ) # P1_control_register[2] & !P1_period_h_register[2] & ( !H1_M_alu_result[4] & (!H1_M_alu_result[2] & H1_M_alu_result[3] & P1_period_l_register[2] # H1_M_alu_result[2] & !H1_M_alu_result[3]) ) # !P1_control_register[2] & !P1_period_h_register[2] & ( !H1_M_alu_result[2] & H1_M_alu_result[3] & !H1_M_alu_result[4] & P1_period_l_register[2] );


--P1_read_mux_out[2] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[2]
P1_read_mux_out[2] = P1L972 # !P1L972 & ( !RD1L13 & DB1L2 & P1_counter_snapshot[2] # RD1L13 & (DB1L2 & P1_counter_snapshot[2] # P1_counter_snapshot[18]) );


--F1L92 is std_2s60:inst|button_pio:the_button_pio|read_mux_out[2]~376
F1L92 = USER_PB[2] & ( !H1_M_alu_result[2] & (!H1_M_alu_result[3] # F1_irq_mask[2]) # H1_M_alu_result[2] & H1_M_alu_result[3] & (F1_edge_capture[2]) ) # !USER_PB[2] & ( H1_M_alu_result[3] & (!H1_M_alu_result[2] & F1_irq_mask[2] # H1_M_alu_result[2] & (F1_edge_capture[2])) );


--LD1_q_b[2] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LD1_q_b[2]_PORT_A_data_in = AD1_wdata[2];
LD1_q_b[2]_PORT_A_data_in_reg = DFFE(LD1_q_b[2]_PORT_A_data_in, LD1_q_b[2]_clock_0, , , LD1_q_b[2]_clock_enable_0);
LD1_q_b[2]_PORT_A_address = BUS(JD2_safe_q[0], JD2_safe_q[1], JD2_safe_q[2], JD2_safe_q[3], JD2_safe_q[4], JD2_safe_q[5]);
LD1_q_b[2]_PORT_A_address_reg = DFFE(LD1_q_b[2]_PORT_A_address, LD1_q_b[2]_clock_0, , , LD1_q_b[2]_clock_enable_0);
LD1_q_b[2]_PORT_B_address = BUS(JD1_safe_q[0], JD1_safe_q[1], JD1_safe_q[2], JD1_safe_q[3], JD1_safe_q[4], JD1_safe_q[5]);
LD1_q_b[2]_PORT_B_address_reg = DFFE(LD1_q_b[2]_PORT_B_address, LD1_q_b[2]_clock_1, , , LD1_q_b[2]_clock_enable_1);
LD1_q_b[2]_PORT_A_write_enable = VCC;
LD1_q_b[2]_PORT_A_write_enable_reg = DFFE(LD1_q_b[2]_PORT_A_write_enable, LD1_q_b[2]_clock_0, , , LD1_q_b[2]_clock_enable_0);
LD1_q_b[2]_PORT_B_read_enable = VCC;
LD1_q_b[2]_PORT_B_read_enable_reg = DFFE(LD1_q_b[2]_PORT_B_read_enable, LD1_q_b[2]_clock_1, , , LD1_q_b[2]_clock_enable_1);
LD1_q_b[2]_clock_0 = VD1__clk0;
LD1_q_b[2]_clock_1 = VD1__clk0;
LD1_q_b[2]_clock_enable_0 = R1_wr_rfifo;
LD1_q_b[2]_clock_enable_1 = R1L17;
LD1_q_b[2]_PORT_B_data_out = MEMORY(LD1_q_b[2]_PORT_A_data_in_reg, , LD1_q_b[2]_PORT_A_address_reg, LD1_q_b[2]_PORT_B_address_reg, LD1_q_b[2]_PORT_A_write_enable_reg, LD1_q_b[2]_PORT_B_read_enable_reg, , , LD1_q_b[2]_clock_0, LD1_q_b[2]_clock_1, LD1_q_b[2]_clock_enable_0, LD1_q_b[2]_clock_enable_1, , );
LD1_q_b[2] = LD1_q_b[2]_PORT_B_data_out[0];


--R1_read_0 is std_2s60:inst|jtag_uart:the_jtag_uart|read_0
R1_read_0 = DFFEAS(R1L27, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_za_data[2] is std_2s60:inst|sdram:the_sdram|za_data[2]
BB1_za_data[2] = DFFEAS(A1L902, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L332 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[2]~1352
J1L332 = BB1_za_data[2] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # LD1_q_b[2] & R1_read_0 ) # !BB1_za_data[2] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # LD1_q_b[2] & R1_read_0) );


--J1L1 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|always2~0
J1L1 = J1L362 & ( !J1_cpu_data_master_dbs_address[0] & !J1_cpu_data_master_dbs_address[1] & (M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] # H1_d_write) ) # !J1L362 & ( M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] & !J1_cpu_data_master_dbs_address[0] & !J1_cpu_data_master_dbs_address[1] );


--Y1L92 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_byteenable[0]~15
Y1L92 = !Y1L43 # H1_M_mem_byte_en[0];


--RD1L23 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|reduce_nor~84
RD1L23 = H1_M_alu_result[2] & !H1_M_alu_result[3] & !H1_M_alu_result[4];


--SD1_rx_data[2] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[2]
SD1_rx_data[2] = DFFEAS(SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3], VD1__clk0, !E1_data_out,  , SD1_got_new_char,  ,  ,  ,  );


--RD1L33 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|reduce_nor~85
RD1L33 = !H1_M_alu_result[2] & !H1_M_alu_result[3] & !H1_M_alu_result[4];


--RD1_control_reg[2] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[2]
RD1_control_reg[2] = DFFEAS(H1_M_st_data[2], VD1__clk0, !E1_data_out,  , RD1L31,  ,  ,  ,  );


--SD1_break_detect is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|break_detect
SD1_break_detect = DFFEAS(SD1L86, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--RD1L04 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[2]~478
RD1L04 = RD1L03 & (!H1_M_alu_result[2] & (SD1_break_detect) # H1_M_alu_result[2] & RD1_control_reg[2]);


--RD1_selected_read_data[2] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[2]
RD1_selected_read_data[2] = RD1L04 # !RD1L04 & ( !RD1_tx_data[2] & (SD1_rx_data[2] & RD1L33) # RD1_tx_data[2] & (SD1_rx_data[2] & RD1L33 # RD1L23) );


--FB1_counter_snapshot[2] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[2]
FB1_counter_snapshot[2] = DFFEAS(FB1_internal_counter[2], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_counter_snapshot[18] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[18]
FB1_counter_snapshot[18] = DFFEAS(FB1_internal_counter[18], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_period_l_register[2] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[2]
FB1_period_l_register[2] = DFFEAS(H1_M_st_data[2], VD1__clk0, !E1_data_out,  , FB1_period_l_wr_strobe,  ,  ,  ,  );


--FB1_control_register[2] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|control_register[2]
FB1_control_register[2] = DFFEAS(H1_M_st_data[2], VD1__clk0, !E1_data_out,  , FB1_control_wr_strobe,  ,  ,  ,  );


--FB1_period_h_register[2] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[2]
FB1_period_h_register[2] = DFFEAS(H1_M_st_data[2], VD1__clk0, !E1_data_out,  , FB1_period_h_wr_strobe,  ,  ,  ,  );


--FB1L772 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[2]~817
FB1L772 = FB1_control_register[2] & FB1_period_h_register[2] & ( !H1_M_alu_result[4] & (H1_M_alu_result[3] & FB1_period_l_register[2] # H1_M_alu_result[2]) ) # !FB1_control_register[2] & FB1_period_h_register[2] & ( H1_M_alu_result[3] & !H1_M_alu_result[4] & (FB1_period_l_register[2] # H1_M_alu_result[2]) ) # FB1_control_register[2] & !FB1_period_h_register[2] & ( !H1_M_alu_result[4] & (!H1_M_alu_result[2] & H1_M_alu_result[3] & FB1_period_l_register[2] # H1_M_alu_result[2] & !H1_M_alu_result[3]) ) # !FB1_control_register[2] & !FB1_period_h_register[2] & ( !H1_M_alu_result[2] & H1_M_alu_result[3] & !H1_M_alu_result[4] & FB1_period_l_register[2] );


--FB1_read_mux_out[2] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[2]
FB1_read_mux_out[2] = FB1L772 # !FB1L772 & ( !RD1L13 & DB1L2 & FB1_counter_snapshot[2] # RD1L13 & (DB1L2 & FB1_counter_snapshot[2] # FB1_counter_snapshot[18]) );


--PC1L24Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[23]~reg0
PC1L24Q = AMPP_FUNCTION(A1L8, PC1_sr[23], PC1L95);


--FC1L6 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_go~57
FC1L6 = AMPP_FUNCTION(!A1L3, !PC1L651, !CC1L91, !PC1L24Q);


--L1L52 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_byteenable[0]~15
L1L52 = !L1L13 # H1_M_mem_byte_en[0];


--NC1_MonDReg[2] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[2]
NC1_MonDReg[2] = AMPP_FUNCTION(VD1__clk0, NC1L84, !D1L2, NC1L41);


--CC1_oci_reg_01_addressed is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_reg_01_addressed
CC1_oci_reg_01_addressed = AMPP_FUNCTION(!L1L01, !CC1L51, !CC1L61);


--CC1L81 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~8
CC1L81 = AMPP_FUNCTION(!H1_d_write, !H1_hbreak_enabled, !L1L13, !CC1_oci_reg_01_addressed);


--Y1L13 is std_2s60:inst|onchip_ram_64_kbytes_s1_arbitrator:the_onchip_ram_64_kbytes_s1|onchip_ram_64_kbytes_s1_byteenable[2]~16
Y1L13 = !Y1L43 # H1_M_mem_byte_en[2];


--KD2_safe_q[2] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[2]
KD2_safe_q[2] = DFFEAS(KD2_counter_comb_bita2, VD1__clk0,  ,  , GD2L1,  ,  ,  ,  );


--KD2_safe_q[1] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[1]
KD2_safe_q[1] = DFFEAS(KD2_counter_comb_bita1, VD1__clk0,  ,  , GD2L1,  ,  ,  ,  );


--KD2_safe_q[0] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[0]
KD2_safe_q[0] = DFFEAS(KD2_counter_comb_bita0, VD1__clk0,  ,  , GD2L1,  ,  ,  ,  );


--R1L8 is std_2s60:inst|jtag_uart:the_jtag_uart|add~311
R1L8_adder_eqn = ( !KD2_safe_q[0] ) + ( VCC ) + ( GND );
R1L8 = SUM(R1L8_adder_eqn);

--R1L9 is std_2s60:inst|jtag_uart:the_jtag_uart|add~312
R1L9_adder_eqn = ( !KD2_safe_q[0] ) + ( VCC ) + ( GND );
R1L9 = CARRY(R1L9_adder_eqn);


--R1L21 is std_2s60:inst|jtag_uart:the_jtag_uart|add~315
R1L21_adder_eqn = ( !KD2_safe_q[1] ) + ( GND ) + ( R1L9 );
R1L21 = SUM(R1L21_adder_eqn);

--R1L31 is std_2s60:inst|jtag_uart:the_jtag_uart|add~316
R1L31_adder_eqn = ( !KD2_safe_q[1] ) + ( GND ) + ( R1L9 );
R1L31 = CARRY(R1L31_adder_eqn);


--R1L61 is std_2s60:inst|jtag_uart:the_jtag_uart|add~319
R1L61_adder_eqn = ( !KD2_safe_q[2] ) + ( GND ) + ( R1L31 );
R1L61 = SUM(R1L61_adder_eqn);

--R1L71 is std_2s60:inst|jtag_uart:the_jtag_uart|add~320
R1L71_adder_eqn = ( !KD2_safe_q[2] ) + ( GND ) + ( R1L31 );
R1L71 = CARRY(R1L71_adder_eqn);


--KD1_safe_q[2] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[2]
KD1_safe_q[2] = DFFEAS(KD1_counter_comb_bita2, VD1__clk0,  ,  , GD1L1,  ,  ,  ,  );


--BB1_za_data[18] is std_2s60:inst|sdram:the_sdram|za_data[18]
BB1_za_data[18] = DFFEAS(A1L391, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L942 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[18]~1353
J1L942 = KD1_safe_q[2] & BB1_za_data[18] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_read_0 # R1L61 ) # !KD1_safe_q[2] & BB1_za_data[18] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1L61 & !R1_read_0 ) # KD1_safe_q[2] & !BB1_za_data[18] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_read_0 # R1L61) ) # !KD1_safe_q[2] & !BB1_za_data[18] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1L61 & !R1_read_0) );


--J1L3 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|always4~0
J1L3 = J1L362 & ( !J1_cpu_data_master_dbs_address[0] & J1_cpu_data_master_dbs_address[1] & (M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] # H1_d_write) ) # !J1L362 & ( M1_cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1] & !J1_cpu_data_master_dbs_address[0] & J1_cpu_data_master_dbs_address[1] );


--L1L72 is std_2s60:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_byteenable[2]~16
L1L72 = !L1L13 # H1_M_mem_byte_en[2];


--NC1_MonDReg[18] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[18]
NC1_MonDReg[18] = AMPP_FUNCTION(VD1__clk0, NC1L05, !D1L2, NC1L41);


--H1_i_readdata_d1[29] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[29]
H1_i_readdata_d1[29] = AMPP_FUNCTION(VD1__clk0, K1L111, E1_data_out);


--H1_i_readdata_d1[27] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[27]
H1_i_readdata_d1[27] = AMPP_FUNCTION(VD1__clk0, K1L501, E1_data_out);


--H1_i_readdata_d1[30] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[30]
H1_i_readdata_d1[30] = AMPP_FUNCTION(VD1__clk0, K1L411, E1_data_out);


--H1_i_readdata_d1[31] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[31]
H1_i_readdata_d1[31] = AMPP_FUNCTION(VD1__clk0, K1L711, E1_data_out);


--H1_i_readdata_d1[28] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[28]
H1_i_readdata_d1[28] = AMPP_FUNCTION(VD1__clk0, K1L801, E1_data_out);


--H1_i_readdata_d1[8] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[8]
H1_i_readdata_d1[8] = AMPP_FUNCTION(VD1__clk0, K1L84, E1_data_out);


--BB1_za_data[25] is std_2s60:inst|sdram:the_sdram|za_data[25]
BB1_za_data[25] = DFFEAS(A1L681, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L652 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[25]~1354
J1L652 = !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[25]);


--NC1_MonDReg[25] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[25]
NC1_MonDReg[25] = AMPP_FUNCTION(VD1__clk0, ZC1_q_b[25], PC1L74Q, !D1L2, NC1L74, PC1L751, NC1L41);


--BB1_za_data[9] is std_2s60:inst|sdram:the_sdram|za_data[9]
BB1_za_data[9] = DFFEAS(A1L202, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L042 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[9]~1355
J1L042 = BB1_za_data[9] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_fifo_AE & R1_ien_AE ) # !BB1_za_data[9] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_fifo_AE & R1_ien_AE) );


--P1_period_l_register[9] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[9]
P1_period_l_register[9] = DFFEAS(P1L062, VD1__clk0, !E1_data_out,  , P1_period_l_wr_strobe,  ,  ,  ,  );


--P1_period_h_register[9] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[9]
P1_period_h_register[9] = DFFEAS(H1_M_st_data[9], VD1__clk0, !E1_data_out,  , P1_period_h_wr_strobe,  ,  ,  ,  );


--P1L392 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[9]~818
P1L392 = RD1L03 & (!H1_M_alu_result[2] & !P1_period_l_register[9] # H1_M_alu_result[2] & (P1_period_h_register[9]));


--P1_counter_snapshot[25] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[25]
P1_counter_snapshot[25] = DFFEAS(P1_internal_counter[25], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_counter_snapshot[9] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[9]
P1_counter_snapshot[9] = DFFEAS(P1L261, VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_read_mux_out[9] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[9]
P1_read_mux_out[9] = P1_counter_snapshot[9] & ( RD1L13 & P1_counter_snapshot[25] # P1L392 # DB1L2 ) # !P1_counter_snapshot[9] & ( RD1L13 & P1_counter_snapshot[25] # P1L392 );


--RD1L25 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data~50
RD1L25 = H1_M_alu_result[2] & RD1_control_reg[9] & RD1L03;


--FB1_period_l_register[9] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[9]
FB1_period_l_register[9] = DFFEAS(P1L062, VD1__clk0, !E1_data_out,  , FB1_period_l_wr_strobe,  ,  ,  ,  );


--FB1_period_h_register[9] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[9]
FB1_period_h_register[9] = DFFEAS(H1_M_st_data[9], VD1__clk0, !E1_data_out,  , FB1_period_h_wr_strobe,  ,  ,  ,  );


--FB1L192 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[9]~818
FB1L192 = RD1L03 & (!H1_M_alu_result[2] & !FB1_period_l_register[9] # H1_M_alu_result[2] & (FB1_period_h_register[9]));


--FB1_counter_snapshot[25] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[25]
FB1_counter_snapshot[25] = DFFEAS(FB1_internal_counter[25], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_counter_snapshot[9] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[9]
FB1_counter_snapshot[9] = DFFEAS(FB1L261, VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_read_mux_out[9] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[9]
FB1_read_mux_out[9] = FB1_counter_snapshot[9] & ( RD1L13 & FB1_counter_snapshot[25] # FB1L192 # DB1L2 ) # !FB1_counter_snapshot[9] & ( RD1L13 & FB1_counter_snapshot[25] # FB1L192 );


--NC1_MonDReg[9] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[9]
NC1_MonDReg[9] = AMPP_FUNCTION(VD1__clk0, NC1L15, !D1L2, NC1L41);


--LD1_q_b[1] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LD1_q_b[1]_PORT_A_data_in = AD1_wdata[1];
LD1_q_b[1]_PORT_A_data_in_reg = DFFE(LD1_q_b[1]_PORT_A_data_in, LD1_q_b[1]_clock_0, , , LD1_q_b[1]_clock_enable_0);
LD1_q_b[1]_PORT_A_address = BUS(JD2_safe_q[0], JD2_safe_q[1], JD2_safe_q[2], JD2_safe_q[3], JD2_safe_q[4], JD2_safe_q[5]);
LD1_q_b[1]_PORT_A_address_reg = DFFE(LD1_q_b[1]_PORT_A_address, LD1_q_b[1]_clock_0, , , LD1_q_b[1]_clock_enable_0);
LD1_q_b[1]_PORT_B_address = BUS(JD1_safe_q[0], JD1_safe_q[1], JD1_safe_q[2], JD1_safe_q[3], JD1_safe_q[4], JD1_safe_q[5]);
LD1_q_b[1]_PORT_B_address_reg = DFFE(LD1_q_b[1]_PORT_B_address, LD1_q_b[1]_clock_1, , , LD1_q_b[1]_clock_enable_1);
LD1_q_b[1]_PORT_A_write_enable = VCC;
LD1_q_b[1]_PORT_A_write_enable_reg = DFFE(LD1_q_b[1]_PORT_A_write_enable, LD1_q_b[1]_clock_0, , , LD1_q_b[1]_clock_enable_0);
LD1_q_b[1]_PORT_B_read_enable = VCC;
LD1_q_b[1]_PORT_B_read_enable_reg = DFFE(LD1_q_b[1]_PORT_B_read_enable, LD1_q_b[1]_clock_1, , , LD1_q_b[1]_clock_enable_1);
LD1_q_b[1]_clock_0 = VD1__clk0;
LD1_q_b[1]_clock_1 = VD1__clk0;
LD1_q_b[1]_clock_enable_0 = R1_wr_rfifo;
LD1_q_b[1]_clock_enable_1 = R1L17;
LD1_q_b[1]_PORT_B_data_out = MEMORY(LD1_q_b[1]_PORT_A_data_in_reg, , LD1_q_b[1]_PORT_A_address_reg, LD1_q_b[1]_PORT_B_address_reg, LD1_q_b[1]_PORT_A_write_enable_reg, LD1_q_b[1]_PORT_B_read_enable_reg, , , LD1_q_b[1]_clock_0, LD1_q_b[1]_clock_1, LD1_q_b[1]_clock_enable_0, LD1_q_b[1]_clock_enable_1, , );
LD1_q_b[1] = LD1_q_b[1]_PORT_B_data_out[0];


--BB1_za_data[1] is std_2s60:inst|sdram:the_sdram|za_data[1]
BB1_za_data[1] = DFFEAS(A1L012, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L232 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[1]~1356
J1L232 = R1_read_0 & BB1_za_data[1] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # LD1_q_b[1] ) # !R1_read_0 & BB1_za_data[1] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_ien_AE ) # R1_read_0 & !BB1_za_data[1] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # LD1_q_b[1]) ) # !R1_read_0 & !BB1_za_data[1] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_ien_AE) );


--SD1_rx_data[1] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[1]
SD1_rx_data[1] = DFFEAS(SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2], VD1__clk0, !E1_data_out,  , SD1_got_new_char,  ,  ,  ,  );


--RD1_control_reg[1] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[1]
RD1_control_reg[1] = DFFEAS(H1_M_st_data[1], VD1__clk0, !E1_data_out,  , RD1L31,  ,  ,  ,  );


--SD1_framing_error is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|framing_error
SD1_framing_error = DFFEAS(SD1L47, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--RD1L83 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[1]~479
RD1L83 = RD1L03 & (!H1_M_alu_result[2] & (SD1_framing_error) # H1_M_alu_result[2] & RD1_control_reg[1]);


--RD1_selected_read_data[1] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[1]
RD1_selected_read_data[1] = RD1L83 # !RD1L83 & ( !RD1_tx_data[1] & (RD1L33 & SD1_rx_data[1]) # RD1_tx_data[1] & (RD1L33 & SD1_rx_data[1] # RD1L23) );


--RD1L43 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|reduce_nor~86
RD1L43 = !H1_M_alu_result[2] & H1_M_alu_result[3] & !H1_M_alu_result[4];


--FB1_period_l_register[1] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[1]
FB1_period_l_register[1] = DFFEAS(H1_M_st_data[1], VD1__clk0, !E1_data_out,  , FB1_period_l_wr_strobe,  ,  ,  ,  );


--FB1_control_register[1] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|control_register[1]
FB1_control_register[1] = DFFEAS(H1_M_st_data[1], VD1__clk0, !E1_data_out,  , FB1_control_wr_strobe,  ,  ,  ,  );


--FB1_period_h_register[1] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[1]
FB1_period_h_register[1] = DFFEAS(H1_M_st_data[1], VD1__clk0, !E1_data_out,  , FB1_period_h_wr_strobe,  ,  ,  ,  );


--FB1_counter_snapshot[17] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[17]
FB1_counter_snapshot[17] = DFFEAS(FB1_internal_counter[17], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1L472 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[1]~819
FB1L472 = FB1_counter_snapshot[17] & ( H1_M_alu_result[2] & (!H1_M_alu_result[3] & H1_M_alu_result[4] # H1_M_alu_result[3] & !H1_M_alu_result[4] & FB1_period_h_register[1]) ) # !FB1_counter_snapshot[17] & ( H1_M_alu_result[2] & H1_M_alu_result[3] & !H1_M_alu_result[4] & FB1_period_h_register[1] );


--FB1_counter_snapshot[1] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[1]
FB1_counter_snapshot[1] = DFFEAS(FB1_internal_counter[1], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_counter_is_running is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_running
FB1_counter_is_running = DFFEAS(FB1L931, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--FB1L572 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[1]~820
FB1L572 = FB1_counter_is_running & ( DB1L2 & FB1_counter_snapshot[1] # FB1L472 # RD1L33 ) # !FB1_counter_is_running & ( DB1L2 & FB1_counter_snapshot[1] # FB1L472 );


--FB1_read_mux_out[1] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[1]
FB1_read_mux_out[1] = FB1L572 # !FB1L572 & ( !RD1L43 & RD1L23 & (FB1_control_register[1]) # RD1L43 & (RD1L23 & FB1_control_register[1] # FB1_period_l_register[1]) );


--F1L82 is std_2s60:inst|button_pio:the_button_pio|read_mux_out[1]~377
F1L82 = USER_PB[1] & ( !H1_M_alu_result[2] & (!H1_M_alu_result[3] # F1_irq_mask[1]) # H1_M_alu_result[2] & H1_M_alu_result[3] & (F1_edge_capture[1]) ) # !USER_PB[1] & ( H1_M_alu_result[3] & (!H1_M_alu_result[2] & F1_irq_mask[1] # H1_M_alu_result[2] & (F1_edge_capture[1])) );


--P1_period_l_register[1] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[1]
P1_period_l_register[1] = DFFEAS(H1_M_st_data[1], VD1__clk0, !E1_data_out,  , P1_period_l_wr_strobe,  ,  ,  ,  );


--P1_control_register[1] is std_2s60:inst|high_res_timer:the_high_res_timer|control_register[1]
P1_control_register[1] = DFFEAS(H1_M_st_data[1], VD1__clk0, !E1_data_out,  , P1_control_wr_strobe,  ,  ,  ,  );


--P1_period_h_register[1] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[1]
P1_period_h_register[1] = DFFEAS(H1_M_st_data[1], VD1__clk0, !E1_data_out,  , P1_period_h_wr_strobe,  ,  ,  ,  );


--P1_counter_snapshot[17] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[17]
P1_counter_snapshot[17] = DFFEAS(P1_internal_counter[17], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1L672 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[1]~819
P1L672 = P1_counter_snapshot[17] & ( H1_M_alu_result[2] & (!H1_M_alu_result[3] & H1_M_alu_result[4] # H1_M_alu_result[3] & !H1_M_alu_result[4] & P1_period_h_register[1]) ) # !P1_counter_snapshot[17] & ( H1_M_alu_result[2] & H1_M_alu_result[3] & !H1_M_alu_result[4] & P1_period_h_register[1] );


--P1_counter_snapshot[1] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[1]
P1_counter_snapshot[1] = DFFEAS(P1_internal_counter[1], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_counter_is_running is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_running
P1_counter_is_running = DFFEAS(P1L931, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--P1L772 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[1]~820
P1L772 = P1_counter_is_running & ( DB1L2 & P1_counter_snapshot[1] # P1L672 # RD1L33 ) # !P1_counter_is_running & ( DB1L2 & P1_counter_snapshot[1] # P1L672 );


--P1_read_mux_out[1] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[1]
P1_read_mux_out[1] = P1L772 # !P1L772 & ( !RD1L43 & RD1L23 & (P1_control_register[1]) # RD1L43 & (RD1L23 & P1_control_register[1] # P1_period_l_register[1]) );


--PC1L44Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[25]~reg0
PC1L44Q = AMPP_FUNCTION(A1L8, PC1_sr[25], PC1L95);


--FC1L8 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready~68
FC1L8 = AMPP_FUNCTION(!H1_M_st_data[0], !PC1L651, !CC1L91, !PC1L44Q);


--NC1_MonDReg[1] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[1]
NC1_MonDReg[1] = AMPP_FUNCTION(VD1__clk0, NC1L25, !D1L2, NC1L41);


--KD1_safe_q[1] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[1]
KD1_safe_q[1] = DFFEAS(KD1_counter_comb_bita1, VD1__clk0,  ,  , GD1L1,  ,  ,  ,  );


--BB1_za_data[17] is std_2s60:inst|sdram:the_sdram|za_data[17]
BB1_za_data[17] = DFFEAS(A1L491, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L842 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[17]~1357
J1L842 = KD1_safe_q[1] & BB1_za_data[17] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_read_0 # R1L21 ) # !KD1_safe_q[1] & BB1_za_data[17] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1L21 & !R1_read_0 ) # KD1_safe_q[1] & !BB1_za_data[17] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_read_0 # R1L21) ) # !KD1_safe_q[1] & !BB1_za_data[17] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1L21 & !R1_read_0) );


--NC1_MonDReg[17] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[17]
NC1_MonDReg[17] = AMPP_FUNCTION(VD1__clk0, ZC1_q_b[17], PC1L93Q, !D1L2, NC1L74, PC1L751, NC1L41);


--H1_i_readdata_d1[7] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[7]
H1_i_readdata_d1[7] = AMPP_FUNCTION(VD1__clk0, K1L54, E1_data_out);


--H1_E_wrctl_estatus is std_2s60:inst|cpu:the_cpu|E_wrctl_estatus
H1_E_wrctl_estatus = AMPP_FUNCTION(!H1_E_iw[6], !H1_E_iw[7], !H1_E_ctrl_wrctl_inst, !H1_E_iw[8]);


--H1L419 is std_2s60:inst|cpu:the_cpu|M_estatus_reg_inst_nxt~271
H1L419 = AMPP_FUNCTION(!H1L072, !H1_M_status_reg, !H1_M_estatus_reg, !H1_E_ctrl_exception, !H1_E_wrctl_estatus);


--H1_E_wrctl_bstatus is std_2s60:inst|cpu:the_cpu|E_wrctl_bstatus
H1_E_wrctl_bstatus = AMPP_FUNCTION(!H1_E_iw[6], !H1_E_iw[7], !H1_E_ctrl_wrctl_inst, !H1_E_iw[8]);


--H1L898 is std_2s60:inst|cpu:the_cpu|M_bstatus_reg_inst_nxt~271
H1L898 = AMPP_FUNCTION(!H1L072, !H1_M_status_reg, !H1_M_bstatus_reg, !H1_E_ctrl_break, !H1_E_wrctl_bstatus);


--BB1_za_data[24] is std_2s60:inst|sdram:the_sdram|za_data[24]
BB1_za_data[24] = DFFEAS(A1L781, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L552 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[24]~1358
J1L552 = !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[24]);


--NC1_MonDReg[24] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[24]
NC1_MonDReg[24] = AMPP_FUNCTION(VD1__clk0, NC1L35, !D1L2, NC1L41);


--SD1_rx_overrun is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_overrun
SD1_rx_overrun = DFFEAS(SD1L09, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--TD1_tx_overrun is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_overrun
TD1_tx_overrun = DFFEAS(TD1L96, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--RD1_any_error is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|any_error
RD1_any_error = TD1_tx_overrun # SD1_rx_overrun # SD1_framing_error # SD1_break_detect;


--RD1_control_reg[8] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[8]
RD1_control_reg[8] = DFFEAS(H1_M_st_data[8], VD1__clk0, !E1_data_out,  , RD1L31,  ,  ,  ,  );


--RD1_selected_read_data[8] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[8]
RD1_selected_read_data[8] = RD1L03 & (!H1_M_alu_result[2] & RD1_any_error # H1_M_alu_result[2] & (RD1_control_reg[8]));


--BB1_za_data[8] is std_2s60:inst|sdram:the_sdram|za_data[8]
BB1_za_data[8] = DFFEAS(A1L302, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L932 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[8]~1359
J1L932 = !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1L97) # CB1_cpu_data_master_requests_sdram_s1 & BB1_za_data[8] & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1L97);


--P1_period_l_register[8] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[8]
P1_period_l_register[8] = DFFEAS(H1_M_st_data[8], VD1__clk0, !E1_data_out,  , P1_period_l_wr_strobe,  ,  ,  ,  );


--P1_period_h_register[8] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[8]
P1_period_h_register[8] = DFFEAS(H1_M_st_data[8], VD1__clk0, !E1_data_out,  , P1_period_h_wr_strobe,  ,  ,  ,  );


--P1L192 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[8]~821
P1L192 = RD1L03 & (!H1_M_alu_result[2] & P1_period_l_register[8] # H1_M_alu_result[2] & (P1_period_h_register[8]));


--P1_counter_snapshot[24] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[24]
P1_counter_snapshot[24] = DFFEAS(P1_internal_counter[24], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_counter_snapshot[8] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[8]
P1_counter_snapshot[8] = DFFEAS(P1_internal_counter[8], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_read_mux_out[8] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[8]
P1_read_mux_out[8] = P1_counter_snapshot[8] & ( RD1L13 & P1_counter_snapshot[24] # P1L192 # DB1L2 ) # !P1_counter_snapshot[8] & ( RD1L13 & P1_counter_snapshot[24] # P1L192 );


--FB1_period_l_register[8] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[8]
FB1_period_l_register[8] = DFFEAS(H1_M_st_data[8], VD1__clk0, !E1_data_out,  , FB1_period_l_wr_strobe,  ,  ,  ,  );


--FB1_period_h_register[8] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[8]
FB1_period_h_register[8] = DFFEAS(H1_M_st_data[8], VD1__clk0, !E1_data_out,  , FB1_period_h_wr_strobe,  ,  ,  ,  );


--FB1L982 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[8]~821
FB1L982 = RD1L03 & (!H1_M_alu_result[2] & FB1_period_l_register[8] # H1_M_alu_result[2] & (FB1_period_h_register[8]));


--FB1_counter_snapshot[24] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[24]
FB1_counter_snapshot[24] = DFFEAS(FB1_internal_counter[24], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_counter_snapshot[8] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[8]
FB1_counter_snapshot[8] = DFFEAS(FB1_internal_counter[8], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_read_mux_out[8] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[8]
FB1_read_mux_out[8] = FB1_counter_snapshot[8] & ( RD1L13 & FB1_counter_snapshot[24] # FB1L982 # DB1L2 ) # !FB1_counter_snapshot[8] & ( RD1L13 & FB1_counter_snapshot[24] # FB1L982 );


--NC1_MonDReg[8] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[8]
NC1_MonDReg[8] = AMPP_FUNCTION(VD1__clk0, ZC1_q_b[8], PC1L03Q, !D1L2, NC1L74, PC1L751, NC1L41);


--FB1_period_l_register[0] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[0]
FB1_period_l_register[0] = DFFEAS(H1_M_st_data[0], VD1__clk0, !E1_data_out,  , FB1_period_l_wr_strobe,  ,  ,  ,  );


--FB1_period_h_register[0] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[0]
FB1_period_h_register[0] = DFFEAS(CC1L3, VD1__clk0, !E1_data_out,  , FB1_period_h_wr_strobe,  ,  ,  ,  );


--FB1_counter_snapshot[16] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[16]
FB1_counter_snapshot[16] = DFFEAS(FB1L271, VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1L172 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[0]~822
FB1L172 = FB1_counter_snapshot[16] & ( H1_M_alu_result[2] & (!H1_M_alu_result[3] & H1_M_alu_result[4] # H1_M_alu_result[3] & !H1_M_alu_result[4] & !FB1_period_h_register[0]) ) # !FB1_counter_snapshot[16] & ( H1_M_alu_result[2] & H1_M_alu_result[3] & !H1_M_alu_result[4] & !FB1_period_h_register[0] );


--FB1_counter_snapshot[0] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[0]
FB1_counter_snapshot[0] = DFFEAS(FB1_internal_counter[0], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1L272 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[0]~823
FB1L272 = FB1_counter_snapshot[0] & ( FB1_timeout_occurred & RD1L33 # FB1L172 # DB1L2 ) # !FB1_counter_snapshot[0] & ( FB1_timeout_occurred & RD1L33 # FB1L172 );


--FB1_read_mux_out[0] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[0]
FB1_read_mux_out[0] = FB1L272 # !FB1L272 & ( !FB1_control_register[0] & RD1L43 & (FB1_period_l_register[0]) # FB1_control_register[0] & (RD1L43 & FB1_period_l_register[0] # RD1L23) );


--P1_period_l_register[0] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[0]
P1_period_l_register[0] = DFFEAS(H1_M_st_data[0], VD1__clk0, !E1_data_out,  , P1_period_l_wr_strobe,  ,  ,  ,  );


--P1_period_h_register[0] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[0]
P1_period_h_register[0] = DFFEAS(CC1L3, VD1__clk0, !E1_data_out,  , P1_period_h_wr_strobe,  ,  ,  ,  );


--P1_counter_snapshot[16] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[16]
P1_counter_snapshot[16] = DFFEAS(P1L271, VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1L372 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[0]~822
P1L372 = P1_counter_snapshot[16] & ( H1_M_alu_result[2] & (!H1_M_alu_result[3] & H1_M_alu_result[4] # H1_M_alu_result[3] & !H1_M_alu_result[4] & !P1_period_h_register[0]) ) # !P1_counter_snapshot[16] & ( H1_M_alu_result[2] & H1_M_alu_result[3] & !H1_M_alu_result[4] & !P1_period_h_register[0] );


--P1_counter_snapshot[0] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[0]
P1_counter_snapshot[0] = DFFEAS(P1_internal_counter[0], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1L472 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[0]~823
P1L472 = P1_counter_snapshot[0] & ( P1_timeout_occurred & RD1L33 # P1L372 # DB1L2 ) # !P1_counter_snapshot[0] & ( P1_timeout_occurred & RD1L33 # P1L372 );


--P1_read_mux_out[0] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[0]
P1_read_mux_out[0] = P1L472 # !P1L472 & ( !P1_control_register[0] & RD1L43 & (P1_period_l_register[0]) # P1_control_register[0] & (RD1L43 & P1_period_l_register[0] # RD1L23) );


--LD1_q_b[0] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LD1_q_b[0]_PORT_A_data_in = AD1_wdata[0];
LD1_q_b[0]_PORT_A_data_in_reg = DFFE(LD1_q_b[0]_PORT_A_data_in, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_A_address = BUS(JD2_safe_q[0], JD2_safe_q[1], JD2_safe_q[2], JD2_safe_q[3], JD2_safe_q[4], JD2_safe_q[5]);
LD1_q_b[0]_PORT_A_address_reg = DFFE(LD1_q_b[0]_PORT_A_address, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_B_address = BUS(JD1_safe_q[0], JD1_safe_q[1], JD1_safe_q[2], JD1_safe_q[3], JD1_safe_q[4], JD1_safe_q[5]);
LD1_q_b[0]_PORT_B_address_reg = DFFE(LD1_q_b[0]_PORT_B_address, LD1_q_b[0]_clock_1, , , LD1_q_b[0]_clock_enable_1);
LD1_q_b[0]_PORT_A_write_enable = VCC;
LD1_q_b[0]_PORT_A_write_enable_reg = DFFE(LD1_q_b[0]_PORT_A_write_enable, LD1_q_b[0]_clock_0, , , LD1_q_b[0]_clock_enable_0);
LD1_q_b[0]_PORT_B_read_enable = VCC;
LD1_q_b[0]_PORT_B_read_enable_reg = DFFE(LD1_q_b[0]_PORT_B_read_enable, LD1_q_b[0]_clock_1, , , LD1_q_b[0]_clock_enable_1);
LD1_q_b[0]_clock_0 = VD1__clk0;
LD1_q_b[0]_clock_1 = VD1__clk0;
LD1_q_b[0]_clock_enable_0 = R1_wr_rfifo;
LD1_q_b[0]_clock_enable_1 = R1L17;
LD1_q_b[0]_PORT_B_data_out = MEMORY(LD1_q_b[0]_PORT_A_data_in_reg, , LD1_q_b[0]_PORT_A_address_reg, LD1_q_b[0]_PORT_B_address_reg, LD1_q_b[0]_PORT_A_write_enable_reg, LD1_q_b[0]_PORT_B_read_enable_reg, , , LD1_q_b[0]_clock_0, LD1_q_b[0]_clock_1, LD1_q_b[0]_clock_enable_0, LD1_q_b[0]_clock_enable_1, , );
LD1_q_b[0] = LD1_q_b[0]_PORT_B_data_out[0];


--BB1_za_data[0] is std_2s60:inst|sdram:the_sdram|za_data[0]
BB1_za_data[0] = DFFEAS(A1L112, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L132 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[0]~1360
J1L132 = R1_read_0 & BB1_za_data[0] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # LD1_q_b[0] ) # !R1_read_0 & BB1_za_data[0] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_ien_AF ) # R1_read_0 & !BB1_za_data[0] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # LD1_q_b[0]) ) # !R1_read_0 & !BB1_za_data[0] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_ien_AF) );


--Z1_read_mux_out is std_2s60:inst|reconfig_request_pio:the_reconfig_request_pio|read_mux_out
Z1_read_mux_out = !H1_M_alu_result[3] & (!H1_M_alu_result[2] & A1L411 # H1_M_alu_result[2] & (Z1_data_dir));


--RD1_control_reg[0] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[0]
RD1_control_reg[0] = DFFEAS(H1_M_st_data[0], VD1__clk0, !E1_data_out,  , RD1L31,  ,  ,  ,  );


--SD1_rx_data[0] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[0]
SD1_rx_data[0] = DFFEAS(SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1], VD1__clk0, !E1_data_out,  , SD1_got_new_char,  ,  ,  ,  );


--RD1_selected_read_data[0] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[0]
RD1_selected_read_data[0] = RD1_control_reg[0] & SD1_rx_data[0] & ( !H1_M_alu_result[4] & (!H1_M_alu_result[2] & !H1_M_alu_result[3] # H1_M_alu_result[2] & (RD1_tx_data[0] # H1_M_alu_result[3])) ) # !RD1_control_reg[0] & SD1_rx_data[0] & ( !H1_M_alu_result[3] & !H1_M_alu_result[4] & (!H1_M_alu_result[2] # RD1_tx_data[0]) ) # RD1_control_reg[0] & !SD1_rx_data[0] & ( H1_M_alu_result[2] & !H1_M_alu_result[4] & (RD1_tx_data[0] # H1_M_alu_result[3]) ) # !RD1_control_reg[0] & !SD1_rx_data[0] & ( H1_M_alu_result[2] & !H1_M_alu_result[3] & !H1_M_alu_result[4] & RD1_tx_data[0] );


--F1L72 is std_2s60:inst|button_pio:the_button_pio|read_mux_out[0]~378
F1L72 = USER_PB[0] & ( !H1_M_alu_result[2] & (!H1_M_alu_result[3] # F1_irq_mask[0]) # H1_M_alu_result[2] & H1_M_alu_result[3] & (F1_edge_capture[0]) ) # !USER_PB[0] & ( H1_M_alu_result[3] & (!H1_M_alu_result[2] & F1_irq_mask[0] # H1_M_alu_result[2] & (F1_edge_capture[0])) );


--FC1L4 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error~53
FC1L4 = AMPP_FUNCTION(!H1_M_st_data[1], !PC1L651, !CC1L91, !PC1L44Q);


--NC1_MonDReg[0] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[0]
NC1_MonDReg[0] = AMPP_FUNCTION(VD1__clk0, ZC1_q_b[0], PC1L22Q, !D1L2, NC1L74, PC1L751, NC1L41);


--KD1_safe_q[0] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[0]
KD1_safe_q[0] = DFFEAS(KD1_counter_comb_bita0, VD1__clk0,  ,  , GD1L1,  ,  ,  ,  );


--BB1_za_data[16] is std_2s60:inst|sdram:the_sdram|za_data[16]
BB1_za_data[16] = DFFEAS(A1L591, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L742 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[16]~1361
J1L742 = KD1_safe_q[0] & BB1_za_data[16] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_read_0 # R1L8 ) # !KD1_safe_q[0] & BB1_za_data[16] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1L8 & !R1_read_0 ) # KD1_safe_q[0] & !BB1_za_data[16] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_read_0 # R1L8) ) # !KD1_safe_q[0] & !BB1_za_data[16] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1L8 & !R1_read_0) );


--NC1_MonDReg[16] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[16]
NC1_MonDReg[16] = AMPP_FUNCTION(VD1__clk0, ZC1_q_b[16], PC1L83Q, !D1L2, NC1L74, PC1L751, NC1L41);


--H1_i_readdata_d1[6] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[6]
H1_i_readdata_d1[6] = AMPP_FUNCTION(VD1__clk0, K1L24, E1_data_out);


--H1_i_readdata_d1[21] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[21]
H1_i_readdata_d1[21] = AMPP_FUNCTION(VD1__clk0, K1L78, E1_data_out);


--F1L1 is std_2s60:inst|button_pio:the_button_pio|always1~26
F1L1 = G1L2 & ( H1_M_alu_result[3] & !H1_M_alu_result[4] & H1_M_alu_result[6] & FB1L762 );


--F1L2 is std_2s60:inst|button_pio:the_button_pio|always1~27
F1L2 = !H1_M_alu_result[2] & F1L1;


--F1_d1_data_in[2] is std_2s60:inst|button_pio:the_button_pio|d1_data_in[2]
F1_d1_data_in[2] = DFFEAS(USER_PB[2], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--F1_d2_data_in[2] is std_2s60:inst|button_pio:the_button_pio|d2_data_in[2]
F1_d2_data_in[2] = DFFEAS(F1_d1_data_in[2], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--F1L81 is std_2s60:inst|button_pio:the_button_pio|edge_capture~108
F1L81 = F1_d2_data_in[2] & ( !H1_M_alu_result[2] & (!F1_d1_data_in[2] # F1_edge_capture[2]) # H1_M_alu_result[2] & !F1L1 & (!F1_d1_data_in[2] # F1_edge_capture[2]) ) # !F1_d2_data_in[2] & ( !H1_M_alu_result[2] & (F1_d1_data_in[2] # F1_edge_capture[2]) # H1_M_alu_result[2] & !F1L1 & (F1_d1_data_in[2] # F1_edge_capture[2]) );


--F1_d1_data_in[3] is std_2s60:inst|button_pio:the_button_pio|d1_data_in[3]
F1_d1_data_in[3] = DFFEAS(USER_PB[3], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--F1_d2_data_in[3] is std_2s60:inst|button_pio:the_button_pio|d2_data_in[3]
F1_d2_data_in[3] = DFFEAS(F1_d1_data_in[3], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--F1L91 is std_2s60:inst|button_pio:the_button_pio|edge_capture~109
F1L91 = F1_d2_data_in[3] & ( !H1_M_alu_result[2] & (!F1_d1_data_in[3] # F1_edge_capture[3]) # H1_M_alu_result[2] & !F1L1 & (!F1_d1_data_in[3] # F1_edge_capture[3]) ) # !F1_d2_data_in[3] & ( !H1_M_alu_result[2] & (F1_d1_data_in[3] # F1_edge_capture[3]) # H1_M_alu_result[2] & !F1L1 & (F1_d1_data_in[3] # F1_edge_capture[3]) );


--F1_d1_data_in[0] is std_2s60:inst|button_pio:the_button_pio|d1_data_in[0]
F1_d1_data_in[0] = DFFEAS(USER_PB[0], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--F1_d2_data_in[0] is std_2s60:inst|button_pio:the_button_pio|d2_data_in[0]
F1_d2_data_in[0] = DFFEAS(F1_d1_data_in[0], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--F1L02 is std_2s60:inst|button_pio:the_button_pio|edge_capture~110
F1L02 = F1_d2_data_in[0] & ( !H1_M_alu_result[2] & (!F1_d1_data_in[0] # F1_edge_capture[0]) # H1_M_alu_result[2] & !F1L1 & (!F1_d1_data_in[0] # F1_edge_capture[0]) ) # !F1_d2_data_in[0] & ( !H1_M_alu_result[2] & (F1_d1_data_in[0] # F1_edge_capture[0]) # H1_M_alu_result[2] & !F1L1 & (F1_d1_data_in[0] # F1_edge_capture[0]) );


--F1_d1_data_in[1] is std_2s60:inst|button_pio:the_button_pio|d1_data_in[1]
F1_d1_data_in[1] = DFFEAS(USER_PB[1], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--F1_d2_data_in[1] is std_2s60:inst|button_pio:the_button_pio|d2_data_in[1]
F1_d2_data_in[1] = DFFEAS(F1_d1_data_in[1], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--F1L12 is std_2s60:inst|button_pio:the_button_pio|edge_capture~111
F1L12 = F1_d2_data_in[1] & ( !H1_M_alu_result[2] & (!F1_d1_data_in[1] # F1_edge_capture[1]) # H1_M_alu_result[2] & !F1L1 & (!F1_d1_data_in[1] # F1_edge_capture[1]) ) # !F1_d2_data_in[1] & ( !H1_M_alu_result[2] & (F1_d1_data_in[1] # F1_edge_capture[1]) # H1_M_alu_result[2] & !F1L1 & (F1_d1_data_in[1] # F1_edge_capture[1]) );


--BB1_za_data[27] is std_2s60:inst|sdram:the_sdram|za_data[27]
BB1_za_data[27] = DFFEAS(A1L481, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L852 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[27]~1362
J1L852 = !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[27]);


--NC1_MonDReg[27] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[27]
NC1_MonDReg[27] = AMPP_FUNCTION(VD1__clk0, NC1L45, !D1L2, NC1L41);


--BB1_za_data[11] is std_2s60:inst|sdram:the_sdram|za_data[11]
BB1_za_data[11] = DFFEAS(A1L002, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L242 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[11]~1363
J1L242 = !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[11]);


--P1_period_l_register[11] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[11]
P1_period_l_register[11] = DFFEAS(H1_M_st_data[11], VD1__clk0, !E1_data_out,  , P1_period_l_wr_strobe,  ,  ,  ,  );


--P1_period_h_register[11] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[11]
P1_period_h_register[11] = DFFEAS(H1_M_st_data[11], VD1__clk0, !E1_data_out,  , P1_period_h_wr_strobe,  ,  ,  ,  );


--P1L792 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[11]~824
P1L792 = RD1L03 & (!H1_M_alu_result[2] & P1_period_l_register[11] # H1_M_alu_result[2] & (P1_period_h_register[11]));


--P1_counter_snapshot[27] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[27]
P1_counter_snapshot[27] = DFFEAS(P1_internal_counter[27], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_counter_snapshot[11] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[11]
P1_counter_snapshot[11] = DFFEAS(P1_internal_counter[11], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_read_mux_out[11] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[11]
P1_read_mux_out[11] = P1_counter_snapshot[11] & ( RD1L13 & P1_counter_snapshot[27] # P1L792 # DB1L2 ) # !P1_counter_snapshot[11] & ( RD1L13 & P1_counter_snapshot[27] # P1L792 );


--FB1_period_l_register[11] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[11]
FB1_period_l_register[11] = DFFEAS(H1_M_st_data[11], VD1__clk0, !E1_data_out,  , FB1_period_l_wr_strobe,  ,  ,  ,  );


--FB1_period_h_register[11] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[11]
FB1_period_h_register[11] = DFFEAS(H1_M_st_data[11], VD1__clk0, !E1_data_out,  , FB1_period_h_wr_strobe,  ,  ,  ,  );


--FB1L592 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[11]~824
FB1L592 = RD1L03 & (!H1_M_alu_result[2] & FB1_period_l_register[11] # H1_M_alu_result[2] & (FB1_period_h_register[11]));


--FB1_counter_snapshot[27] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[27]
FB1_counter_snapshot[27] = DFFEAS(FB1_internal_counter[27], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_counter_snapshot[11] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[11]
FB1_counter_snapshot[11] = DFFEAS(FB1_internal_counter[11], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_read_mux_out[11] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[11]
FB1_read_mux_out[11] = FB1_counter_snapshot[11] & ( RD1L13 & FB1_counter_snapshot[27] # FB1L592 # DB1L2 ) # !FB1_counter_snapshot[11] & ( RD1L13 & FB1_counter_snapshot[27] # FB1L592 );


--NC1_MonDReg[11] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[11]
NC1_MonDReg[11] = AMPP_FUNCTION(VD1__clk0, NC1L55, !D1L2, NC1L41);


--FB1_counter_snapshot[3] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[3]
FB1_counter_snapshot[3] = DFFEAS(FB1_internal_counter[3], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_counter_snapshot[19] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[19]
FB1_counter_snapshot[19] = DFFEAS(FB1_internal_counter[19], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_period_l_register[3] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[3]
FB1_period_l_register[3] = DFFEAS(H1_M_st_data[3], VD1__clk0, !E1_data_out,  , FB1_period_l_wr_strobe,  ,  ,  ,  );


--FB1_control_register[3] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|control_register[3]
FB1_control_register[3] = DFFEAS(H1_M_st_data[3], VD1__clk0, !E1_data_out,  , FB1_control_wr_strobe,  ,  ,  ,  );


--FB1_period_h_register[3] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[3]
FB1_period_h_register[3] = DFFEAS(H1_M_st_data[3], VD1__clk0, !E1_data_out,  , FB1_period_h_wr_strobe,  ,  ,  ,  );


--FB1L972 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[3]~825
FB1L972 = FB1_control_register[3] & FB1_period_h_register[3] & ( !H1_M_alu_result[4] & (H1_M_alu_result[3] & FB1_period_l_register[3] # H1_M_alu_result[2]) ) # !FB1_control_register[3] & FB1_period_h_register[3] & ( H1_M_alu_result[3] & !H1_M_alu_result[4] & (FB1_period_l_register[3] # H1_M_alu_result[2]) ) # FB1_control_register[3] & !FB1_period_h_register[3] & ( !H1_M_alu_result[4] & (!H1_M_alu_result[2] & H1_M_alu_result[3] & FB1_period_l_register[3] # H1_M_alu_result[2] & !H1_M_alu_result[3]) ) # !FB1_control_register[3] & !FB1_period_h_register[3] & ( !H1_M_alu_result[2] & H1_M_alu_result[3] & !H1_M_alu_result[4] & FB1_period_l_register[3] );


--FB1_read_mux_out[3] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[3]
FB1_read_mux_out[3] = FB1L972 # !FB1L972 & ( !RD1L13 & DB1L2 & FB1_counter_snapshot[3] # RD1L13 & (DB1L2 & FB1_counter_snapshot[3] # FB1_counter_snapshot[19]) );


--P1_counter_snapshot[3] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[3]
P1_counter_snapshot[3] = DFFEAS(P1_internal_counter[3], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_counter_snapshot[19] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[19]
P1_counter_snapshot[19] = DFFEAS(P1_internal_counter[19], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_period_l_register[3] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[3]
P1_period_l_register[3] = DFFEAS(H1_M_st_data[3], VD1__clk0, !E1_data_out,  , P1_period_l_wr_strobe,  ,  ,  ,  );


--P1_control_register[3] is std_2s60:inst|high_res_timer:the_high_res_timer|control_register[3]
P1_control_register[3] = DFFEAS(H1_M_st_data[3], VD1__clk0, !E1_data_out,  , P1_control_wr_strobe,  ,  ,  ,  );


--P1_period_h_register[3] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[3]
P1_period_h_register[3] = DFFEAS(H1_M_st_data[3], VD1__clk0, !E1_data_out,  , P1_period_h_wr_strobe,  ,  ,  ,  );


--P1L182 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[3]~825
P1L182 = P1_control_register[3] & P1_period_h_register[3] & ( !H1_M_alu_result[4] & (H1_M_alu_result[3] & P1_period_l_register[3] # H1_M_alu_result[2]) ) # !P1_control_register[3] & P1_period_h_register[3] & ( H1_M_alu_result[3] & !H1_M_alu_result[4] & (P1_period_l_register[3] # H1_M_alu_result[2]) ) # P1_control_register[3] & !P1_period_h_register[3] & ( !H1_M_alu_result[4] & (!H1_M_alu_result[2] & H1_M_alu_result[3] & P1_period_l_register[3] # H1_M_alu_result[2] & !H1_M_alu_result[3]) ) # !P1_control_register[3] & !P1_period_h_register[3] & ( !H1_M_alu_result[2] & H1_M_alu_result[3] & !H1_M_alu_result[4] & P1_period_l_register[3] );


--P1_read_mux_out[3] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[3]
P1_read_mux_out[3] = P1L182 # !P1L182 & ( !RD1L13 & DB1L2 & P1_counter_snapshot[3] # RD1L13 & (DB1L2 & P1_counter_snapshot[3] # P1_counter_snapshot[19]) );


--F1L03 is std_2s60:inst|button_pio:the_button_pio|read_mux_out[3]~379
F1L03 = USER_PB[3] & ( !H1_M_alu_result[2] & (!H1_M_alu_result[3] # F1_irq_mask[3]) # H1_M_alu_result[2] & H1_M_alu_result[3] & (F1_edge_capture[3]) ) # !USER_PB[3] & ( H1_M_alu_result[3] & (!H1_M_alu_result[2] & F1_irq_mask[3] # H1_M_alu_result[2] & (F1_edge_capture[3])) );


--SD1_rx_data[3] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[3]
SD1_rx_data[3] = DFFEAS(SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4], VD1__clk0, !E1_data_out,  , SD1_got_new_char,  ,  ,  ,  );


--RD1_control_reg[3] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[3]
RD1_control_reg[3] = DFFEAS(H1_M_st_data[3], VD1__clk0, !E1_data_out,  , RD1L31,  ,  ,  ,  );


--RD1L24 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[3]~480
RD1L24 = RD1L03 & (!H1_M_alu_result[2] & SD1_rx_overrun # H1_M_alu_result[2] & (RD1_control_reg[3]));


--RD1_selected_read_data[3] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[3]
RD1_selected_read_data[3] = RD1L24 # !RD1L24 & ( !RD1_tx_data[3] & (RD1L33 & SD1_rx_data[3]) # RD1_tx_data[3] & (RD1L33 & SD1_rx_data[3] # RD1L23) );


--LD1_q_b[3] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LD1_q_b[3]_PORT_A_data_in = AD1_wdata[3];
LD1_q_b[3]_PORT_A_data_in_reg = DFFE(LD1_q_b[3]_PORT_A_data_in, LD1_q_b[3]_clock_0, , , LD1_q_b[3]_clock_enable_0);
LD1_q_b[3]_PORT_A_address = BUS(JD2_safe_q[0], JD2_safe_q[1], JD2_safe_q[2], JD2_safe_q[3], JD2_safe_q[4], JD2_safe_q[5]);
LD1_q_b[3]_PORT_A_address_reg = DFFE(LD1_q_b[3]_PORT_A_address, LD1_q_b[3]_clock_0, , , LD1_q_b[3]_clock_enable_0);
LD1_q_b[3]_PORT_B_address = BUS(JD1_safe_q[0], JD1_safe_q[1], JD1_safe_q[2], JD1_safe_q[3], JD1_safe_q[4], JD1_safe_q[5]);
LD1_q_b[3]_PORT_B_address_reg = DFFE(LD1_q_b[3]_PORT_B_address, LD1_q_b[3]_clock_1, , , LD1_q_b[3]_clock_enable_1);
LD1_q_b[3]_PORT_A_write_enable = VCC;
LD1_q_b[3]_PORT_A_write_enable_reg = DFFE(LD1_q_b[3]_PORT_A_write_enable, LD1_q_b[3]_clock_0, , , LD1_q_b[3]_clock_enable_0);
LD1_q_b[3]_PORT_B_read_enable = VCC;
LD1_q_b[3]_PORT_B_read_enable_reg = DFFE(LD1_q_b[3]_PORT_B_read_enable, LD1_q_b[3]_clock_1, , , LD1_q_b[3]_clock_enable_1);
LD1_q_b[3]_clock_0 = VD1__clk0;
LD1_q_b[3]_clock_1 = VD1__clk0;
LD1_q_b[3]_clock_enable_0 = R1_wr_rfifo;
LD1_q_b[3]_clock_enable_1 = R1L17;
LD1_q_b[3]_PORT_B_data_out = MEMORY(LD1_q_b[3]_PORT_A_data_in_reg, , LD1_q_b[3]_PORT_A_address_reg, LD1_q_b[3]_PORT_B_address_reg, LD1_q_b[3]_PORT_A_write_enable_reg, LD1_q_b[3]_PORT_B_read_enable_reg, , , LD1_q_b[3]_clock_0, LD1_q_b[3]_clock_1, LD1_q_b[3]_clock_enable_0, LD1_q_b[3]_clock_enable_1, , );
LD1_q_b[3] = LD1_q_b[3]_PORT_B_data_out[0];


--BB1_za_data[3] is std_2s60:inst|sdram:the_sdram|za_data[3]
BB1_za_data[3] = DFFEAS(A1L802, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L432 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[3]~1364
J1L432 = BB1_za_data[3] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # LD1_q_b[3] & R1_read_0 ) # !BB1_za_data[3] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # LD1_q_b[3] & R1_read_0) );


--NC1_MonDReg[3] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[3]
NC1_MonDReg[3] = AMPP_FUNCTION(VD1__clk0, NC1L65, !D1L2, NC1L41);


--KD2_safe_q[3] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[3]
KD2_safe_q[3] = DFFEAS(KD2_counter_comb_bita3, VD1__clk0,  ,  , GD2L1,  ,  ,  ,  );


--R1L02 is std_2s60:inst|jtag_uart:the_jtag_uart|add~323
R1L02_adder_eqn = ( !KD2_safe_q[3] ) + ( GND ) + ( R1L71 );
R1L02 = SUM(R1L02_adder_eqn);

--R1L12 is std_2s60:inst|jtag_uart:the_jtag_uart|add~324
R1L12_adder_eqn = ( !KD2_safe_q[3] ) + ( GND ) + ( R1L71 );
R1L12 = CARRY(R1L12_adder_eqn);


--KD1_safe_q[3] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[3]
KD1_safe_q[3] = DFFEAS(KD1_counter_comb_bita3, VD1__clk0,  ,  , GD1L1,  ,  ,  ,  );


--BB1_za_data[19] is std_2s60:inst|sdram:the_sdram|za_data[19]
BB1_za_data[19] = DFFEAS(A1L291, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L052 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[19]~1365
J1L052 = KD1_safe_q[3] & BB1_za_data[19] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_read_0 # R1L02 ) # !KD1_safe_q[3] & BB1_za_data[19] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1L02 & !R1_read_0 ) # KD1_safe_q[3] & !BB1_za_data[19] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_read_0 # R1L02) ) # !KD1_safe_q[3] & !BB1_za_data[19] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1L02 & !R1_read_0) );


--NC1_MonDReg[19] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[19]
NC1_MonDReg[19] = AMPP_FUNCTION(VD1__clk0, ZC1_q_b[19], PC1L14Q, !D1L2, NC1L74, PC1L751, NC1L41);


--H1_i_readdata_d1[9] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[9]
H1_i_readdata_d1[9] = AMPP_FUNCTION(VD1__clk0, K1L15, E1_data_out);


--P1L072 is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_wr_strobe~26
P1L072 = !H1_M_alu_result[6] & FB1L762 & G1L2;


--P1_delayed_unxcounter_is_zeroxx0 is std_2s60:inst|high_res_timer:the_high_res_timer|delayed_unxcounter_is_zeroxx0
P1_delayed_unxcounter_is_zeroxx0 = DFFEAS(P1_counter_is_zero, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--P1_internal_counter[19] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[19]
P1_internal_counter[19] = DFFEAS(P1L87, VD1__clk0, !E1_data_out,  , P1L921, P1_period_h_register[3],  ,  , P1L031);


--P1_internal_counter[6] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[6]
P1_internal_counter[6] = DFFEAS(P1L62, VD1__clk0, !E1_data_out,  , P1L921, P1_period_l_register[6],  ,  , P1L031);


--P1_internal_counter[16] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[16]
P1_internal_counter[16] = DFFEAS(P1L422, VD1__clk0, !E1_data_out,  , P1L921,  ,  ,  ,  );


--P1_internal_counter[30] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[30]
P1_internal_counter[30] = DFFEAS(P1L221, VD1__clk0, !E1_data_out,  , P1L921, P1_period_h_register[14],  ,  , P1L031);


--P1_internal_counter[10] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[10]
P1_internal_counter[10] = DFFEAS(P1L522, VD1__clk0, !E1_data_out,  , P1L921,  ,  ,  ,  );


--P1_internal_counter[23] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[23]
P1_internal_counter[23] = DFFEAS(P1L49, VD1__clk0, !E1_data_out,  , P1L921, P1_period_h_register[7],  ,  , P1L031);


--P1_internal_counter[22] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[22]
P1_internal_counter[22] = DFFEAS(P1L09, VD1__clk0, !E1_data_out,  , P1L921, P1_period_h_register[6],  ,  , P1L031);


--P1_internal_counter[29] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[29]
P1_internal_counter[29] = DFFEAS(P1L811, VD1__clk0, !E1_data_out,  , P1L921, P1_period_h_register[13],  ,  , P1L031);


--P1L141 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_zero~81
P1L141 = !P1_internal_counter[10] # P1_internal_counter[29] # P1_internal_counter[22] # P1_internal_counter[23];


--P1L241 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_zero~82
P1L241 = P1L141 # !P1L141 & ( !P1_internal_counter[16] # P1_internal_counter[30] # P1_internal_counter[6] # P1_internal_counter[19] );


--P1_internal_counter[9] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[9]
P1_internal_counter[9] = DFFEAS(P1L622, VD1__clk0, !E1_data_out,  , P1L921,  ,  ,  ,  );


--P1_internal_counter[13] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[13]
P1_internal_counter[13] = DFFEAS(P1L45, VD1__clk0, !E1_data_out,  , P1L921, P1_period_l_register[13],  ,  , P1L031);


--P1_internal_counter[4] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[4]
P1_internal_counter[4] = DFFEAS(P1L81, VD1__clk0, !E1_data_out,  , P1L921, P1_period_l_register[4],  ,  , P1L031);


--P1_internal_counter[3] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[3]
P1_internal_counter[3] = DFFEAS(P1L41, VD1__clk0, !E1_data_out,  , P1L921, P1_period_l_register[3],  ,  , P1L031);


--P1L341 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_zero~83
P1L341 = !P1_internal_counter[9] # P1_internal_counter[3] # P1_internal_counter[4] # P1_internal_counter[13];


--P1_internal_counter[26] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[26]
P1_internal_counter[26] = DFFEAS(P1L601, VD1__clk0, !E1_data_out,  , P1L921, P1_period_h_register[10],  ,  , P1L031);


--P1_internal_counter[24] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[24]
P1_internal_counter[24] = DFFEAS(P1L89, VD1__clk0, !E1_data_out,  , P1L921, P1_period_h_register[8],  ,  , P1L031);


--P1_internal_counter[5] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[5]
P1_internal_counter[5] = DFFEAS(P1L722, VD1__clk0, !E1_data_out,  , P1L921,  ,  ,  ,  );


--P1_internal_counter[11] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[11]
P1_internal_counter[11] = DFFEAS(P1L64, VD1__clk0, !E1_data_out,  , P1L921, P1_period_l_register[11],  ,  , P1L031);


--P1L441 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_zero~84
P1L441 = !P1_internal_counter[5] # P1_internal_counter[11] # P1_internal_counter[24] # P1_internal_counter[26];


--P1_internal_counter[21] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[21]
P1_internal_counter[21] = DFFEAS(P1L68, VD1__clk0, !E1_data_out,  , P1L921, P1_period_h_register[5],  ,  , P1L031);


--P1_internal_counter[12] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[12]
P1_internal_counter[12] = DFFEAS(P1L05, VD1__clk0, !E1_data_out,  , P1L921, P1_period_l_register[12],  ,  , P1L031);


--P1_internal_counter[18] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[18]
P1_internal_counter[18] = DFFEAS(P1L47, VD1__clk0, !E1_data_out,  , P1L921, P1_period_h_register[2],  ,  , P1L031);


--P1_internal_counter[8] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[8]
P1_internal_counter[8] = DFFEAS(P1L43, VD1__clk0, !E1_data_out,  , P1L921, P1_period_l_register[8],  ,  , P1L031);


--P1_internal_counter[20] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[20]
P1_internal_counter[20] = DFFEAS(P1L28, VD1__clk0, !E1_data_out,  , P1L921, P1_period_h_register[4],  ,  , P1L031);


--P1_internal_counter[28] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[28]
P1_internal_counter[28] = DFFEAS(P1L411, VD1__clk0, !E1_data_out,  , P1L921, P1_period_h_register[12],  ,  , P1L031);


--P1_internal_counter[0] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[0]
P1_internal_counter[0] = DFFEAS(P1L2, VD1__clk0, !E1_data_out,  , P1L921, P1_period_l_register[0],  ,  , P1L031);


--P1_internal_counter[31] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[31]
P1_internal_counter[31] = DFFEAS(P1L621, VD1__clk0, !E1_data_out,  , P1L921, P1_period_h_register[15],  ,  , P1L031);


--P1L541 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_zero~85
P1L541 = P1_internal_counter[31] # P1_internal_counter[0] # P1_internal_counter[28] # P1_internal_counter[20];


--P1L641 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_zero~86
P1L641 = P1L541 # !P1L541 & ( P1_internal_counter[8] # P1_internal_counter[18] # P1_internal_counter[12] # P1_internal_counter[21] );


--P1_internal_counter[7] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[7]
P1_internal_counter[7] = DFFEAS(P1L822, VD1__clk0, !E1_data_out,  , P1L921,  ,  ,  ,  );


--P1_internal_counter[17] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[17]
P1_internal_counter[17] = DFFEAS(P1L07, VD1__clk0, !E1_data_out,  , P1L921, P1_period_h_register[1],  ,  , P1L031);


--P1_internal_counter[14] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[14]
P1_internal_counter[14] = DFFEAS(P1L85, VD1__clk0, !E1_data_out,  , P1L921, P1_period_l_register[14],  ,  , P1L031);


--P1_internal_counter[2] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[2]
P1_internal_counter[2] = DFFEAS(P1L01, VD1__clk0, !E1_data_out,  , P1L921, P1_period_l_register[2],  ,  , P1L031);


--P1_internal_counter[15] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[15]
P1_internal_counter[15] = DFFEAS(P1L922, VD1__clk0, !E1_data_out,  , P1L921,  ,  ,  ,  );


--P1_internal_counter[1] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[1]
P1_internal_counter[1] = DFFEAS(P1L6, VD1__clk0, !E1_data_out,  , P1L921, P1_period_l_register[1],  ,  , P1L031);


--P1_internal_counter[25] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[25]
P1_internal_counter[25] = DFFEAS(P1L201, VD1__clk0, !E1_data_out,  , P1L921, P1_period_h_register[9],  ,  , P1L031);


--P1_internal_counter[27] is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter[27]
P1_internal_counter[27] = DFFEAS(P1L011, VD1__clk0, !E1_data_out,  , P1L921, P1_period_h_register[11],  ,  , P1L031);


--P1L741 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_zero~87
P1L741 = !P1_internal_counter[15] # P1_internal_counter[27] # P1_internal_counter[25] # P1_internal_counter[1];


--P1L841 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_zero~88
P1L841 = P1L741 # !P1L741 & ( !P1_internal_counter[7] # P1_internal_counter[2] # P1_internal_counter[14] # P1_internal_counter[17] );


--P1_counter_is_zero is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_zero
P1_counter_is_zero = !P1L841 & ( !P1L241 & !P1L341 & !P1L441 & !P1L641 );


--P1L523 is std_2s60:inst|high_res_timer:the_high_res_timer|timeout_occurred~37
P1L523 = P1_counter_is_zero & ( !P1_timeout_occurred & !P1_delayed_unxcounter_is_zeroxx0 & (!RD1L33 # !P1L072) # P1_timeout_occurred & (!RD1L33 # !P1L072) ) # !P1_counter_is_zero & ( P1_timeout_occurred & (!RD1L33 # !P1L072) );


--P1_control_wr_strobe is std_2s60:inst|high_res_timer:the_high_res_timer|control_wr_strobe
P1_control_wr_strobe = RD1L23 & P1L072;


--PC1L78 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[14]~975
PC1L78 = AMPP_FUNCTION(!PC1_ir[1], !PC1_ir[0], !PC1L7);


--PC1L88 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[14]~976
PC1L88 = AMPP_FUNCTION(!PC1_ir[0], !PC1L7);


--PC1L711 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~977
PC1L711 = AMPP_FUNCTION(!FC1_monitor_error, !PC1_sr[35], !PC1L78, !PC1L88);


--PC1L29 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[16]~978
PC1L29 = AMPP_FUNCTION(!PC1_ir[1], !PC1_ir[0], !PC1L7, !PC1L311);


--D1L63 is sld_hub:sld_hub_inst|process0~0
D1L63 = AMPP_FUNCTION(!A1L7, !AE1_state[2]);


--D1L33 is sld_hub:sld_hub_inst|jtag_debug_mode~164
D1L33 = AMPP_FUNCTION(!D1_jtag_debug_mode_usr1, !D1_jtag_debug_mode, !AE1_state[15], !AE1_state[12], !D1_jtag_debug_mode_usr0, !D1L63);


--BE1_dffe1a[1] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_tqe:auto_generated|dffe1a[1]
BE1_dffe1a[1] = AMPP_FUNCTION(A1L5, BE1_w_anode18w[3], !D1L2, D1L6);


--BE1_dffe1a[2] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_tqe:auto_generated|dffe1a[2]
BE1_dffe1a[2] = AMPP_FUNCTION(A1L5, BE1_w_anode28w[3], !D1L2, D1L6);


--D1L1 is sld_hub:sld_hub_inst|BROADCAST_ENA~23
D1L1 = AMPP_FUNCTION(!WD7_Q[0], !AE1_state[8], !D1_OK_TO_UPDATE_IR_Q, !BE1_dffe1a[1], !BE1_dffe1a[2]);


--PC1_DRsize.100 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize.100
PC1_DRsize.100 = AMPP_FUNCTION(A1L5, PC1L4, !D1L2, PC1_st_updateir);


--PC1_sr[36] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[36]
PC1_sr[36] = AMPP_FUNCTION(A1L5, PC1L221, !D1L2, PC1L411);


--PC1L26 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|rtl~1507
PC1L26 = AMPP_FUNCTION(!PC1_ir[1], !PC1_ir[0], !PC1_st_updateir, !PC1L06, !PC1L7);


--PC1_st_updatedr is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|st_updatedr
PC1_st_updatedr = AMPP_FUNCTION(A1L5, PC1L251, PC1L95, A1L8);


--WD3_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]
WD3_Q[1] = AMPP_FUNCTION(A1L5, WD8_Q[1], !D1L2, D1L8);


--D1L12 is sld_hub:sld_hub_inst|IRF_D[1][1]~36
D1L12 = AMPP_FUNCTION(!WD5_Q[0], !WD8_Q[1], !WD3_Q[1]);


--PC1L8 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|always4~0
PC1L8 = AMPP_FUNCTION(!D1_jtag_debug_mode_usr1, !WD6_Q[0], !D1_jtag_debug_mode, !WD5_Q[0]);


--WD3_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]
WD3_Q[0] = AMPP_FUNCTION(A1L5, WD8_Q[0], !D1L2, D1L8);


--D1L02 is sld_hub:sld_hub_inst|IRF_D[1][0]~37
D1L02 = AMPP_FUNCTION(!WD8_Q[0], !WD5_Q[0], !WD3_Q[0]);


--NC1_MonDReg[20] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[20]
NC1_MonDReg[20] = AMPP_FUNCTION(VD1__clk0, ZC1_q_b[20], PC1L24Q, !D1L2, NC1L74, PC1L751, NC1L41);


--DC1_break_readreg[20] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[20]
DC1_break_readreg[20] = AMPP_FUNCTION(VD1__clk0, PC1L93Q, !D1L2, DC1L12, DC1L02);


--PC1L811 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~979
PC1L811 = AMPP_FUNCTION(!NC1_MonDReg[20], !DC1_break_readreg[20], !PC1_sr[22], !PC1L78, !PC1L88);


--DC1_break_readreg[19] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[19]
DC1_break_readreg[19] = AMPP_FUNCTION(VD1__clk0, PC1L83Q, !D1L2, DC1L12, DC1L02);


--PC1L911 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~980
PC1L911 = AMPP_FUNCTION(!NC1_MonDReg[19], !DC1_break_readreg[19], !PC1_sr[21], !PC1L78, !PC1L88);


--PC1_sr[19] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[19]
PC1_sr[19] = AMPP_FUNCTION(A1L5, PC1L321, !D1L2, PC1L29);


--PC1_sr[18] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[18]
PC1_sr[18] = AMPP_FUNCTION(A1L5, PC1L421, !D1L2, PC1L29);


--BE1_w_anode78w[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_tqe:auto_generated|w_anode78w[3]
BE1_w_anode78w[3] = AMPP_FUNCTION(!D1_jtag_debug_mode_usr1, !WD8_Q[3], !WD8_Q[1], !D1_jtag_debug_mode_usr0, !WD8_Q[2]);


--D1L53 is sld_hub:sld_hub_inst|OK_TO_UPDATE_IR_Q~0
D1L53 = AMPP_FUNCTION(!D1_jtag_debug_mode_usr1, !AE1_state[8]);


--D1L73 is sld_hub:sld_hub_inst|process2~0
D1L73 = AMPP_FUNCTION(!AE1_state[8], !AE1_state[4]);


--AE1_state[9] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]
AE1_state[9] = AMPP_FUNCTION(A1L5, D1L63);


--AE1_tms_cnt[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2]
AE1_tms_cnt[2] = AMPP_FUNCTION(A1L5, AE1L04, !A1L7);


--AE1_tms_cnt[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]
AE1_tms_cnt[0] = AMPP_FUNCTION(A1L5, AE1L83);


--AE1_tms_cnt[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]
AE1_tms_cnt[1] = AMPP_FUNCTION(A1L5, AE1L93, !A1L7);


--AE1L13 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~403
AE1L13 = AMPP_FUNCTION(!A1L7, !AE1_state[0], !AE1_state[9], !AE1_tms_cnt[2], !AE1_tms_cnt[0], !AE1_tms_cnt[1]);


--AE1_state[14] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]
AE1_state[14] = AMPP_FUNCTION(A1L5, AE1L92);


--AE1L03 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~29
AE1L03 = AMPP_FUNCTION(!AE1_state[12], !AE1_state[14]);


--H1L52 is std_2s60:inst|cpu:the_cpu|D_ctrl_break~14
H1L52 = AMPP_FUNCTION(!H1_D_iw[16], !H1_D_iw[14], !H1_D_iw[15], !H1_D_iw[13], !H1L34);


--BB1_za_data[28] is std_2s60:inst|sdram:the_sdram|za_data[28]
BB1_za_data[28] = DFFEAS(A1L381, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L952 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[28]~1366
J1L952 = !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[28]);


--NC1_MonDReg[28] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[28]
NC1_MonDReg[28] = AMPP_FUNCTION(VD1__clk0, ZC1_q_b[28], PC1L05Q, !D1L2, NC1L74, PC1L751, NC1L41);


--GD1_b_non_empty is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
GD1_b_non_empty = DFFEAS(GD1L9, VD1__clk0,  ,  ,  ,  ,  ,  ,  );


--BB1_za_data[12] is std_2s60:inst|sdram:the_sdram|za_data[12]
BB1_za_data[12] = DFFEAS(A1L991, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L342 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[12]~1367
J1L342 = !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # GD1_b_non_empty) # CB1_cpu_data_master_requests_sdram_s1 & BB1_za_data[12] & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # GD1_b_non_empty);


--P1_period_l_register[12] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[12]
P1_period_l_register[12] = DFFEAS(H1_M_st_data[12], VD1__clk0, !E1_data_out,  , P1_period_l_wr_strobe,  ,  ,  ,  );


--P1_period_h_register[12] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[12]
P1_period_h_register[12] = DFFEAS(H1_M_st_data[12], VD1__clk0, !E1_data_out,  , P1_period_h_wr_strobe,  ,  ,  ,  );


--P1L992 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[12]~826
P1L992 = RD1L03 & (!H1_M_alu_result[2] & P1_period_l_register[12] # H1_M_alu_result[2] & (P1_period_h_register[12]));


--P1_counter_snapshot[28] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[28]
P1_counter_snapshot[28] = DFFEAS(P1_internal_counter[28], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_counter_snapshot[12] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[12]
P1_counter_snapshot[12] = DFFEAS(P1_internal_counter[12], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_read_mux_out[12] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[12]
P1_read_mux_out[12] = P1_counter_snapshot[12] & ( RD1L13 & P1_counter_snapshot[28] # P1L992 # DB1L2 ) # !P1_counter_snapshot[12] & ( RD1L13 & P1_counter_snapshot[28] # P1L992 );


--FB1_period_l_register[12] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[12]
FB1_period_l_register[12] = DFFEAS(H1_M_st_data[12], VD1__clk0, !E1_data_out,  , FB1_period_l_wr_strobe,  ,  ,  ,  );


--FB1_period_h_register[12] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[12]
FB1_period_h_register[12] = DFFEAS(H1_M_st_data[12], VD1__clk0, !E1_data_out,  , FB1_period_h_wr_strobe,  ,  ,  ,  );


--FB1L792 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[12]~826
FB1L792 = RD1L03 & (!H1_M_alu_result[2] & FB1_period_l_register[12] # H1_M_alu_result[2] & (FB1_period_h_register[12]));


--FB1_counter_snapshot[28] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[28]
FB1_counter_snapshot[28] = DFFEAS(FB1_internal_counter[28], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_counter_snapshot[12] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[12]
FB1_counter_snapshot[12] = DFFEAS(FB1_internal_counter[12], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_read_mux_out[12] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[12]
FB1_read_mux_out[12] = FB1_counter_snapshot[12] & ( RD1L13 & FB1_counter_snapshot[28] # FB1L792 # DB1L2 ) # !FB1_counter_snapshot[12] & ( RD1L13 & FB1_counter_snapshot[28] # FB1L792 );


--NC1_MonDReg[12] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[12]
NC1_MonDReg[12] = AMPP_FUNCTION(VD1__clk0, NC1L75, !D1L2, NC1L41);


--SD1_rx_data[4] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[4]
SD1_rx_data[4] = DFFEAS(SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5], VD1__clk0, !E1_data_out,  , SD1_got_new_char,  ,  ,  ,  );


--RD1_control_reg[4] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[4]
RD1_control_reg[4] = DFFEAS(H1_M_st_data[4], VD1__clk0, !E1_data_out,  , RD1L31,  ,  ,  ,  );


--RD1L44 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[4]~481
RD1L44 = RD1L03 & (!H1_M_alu_result[2] & TD1_tx_overrun # H1_M_alu_result[2] & (RD1_control_reg[4]));


--RD1_selected_read_data[4] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[4]
RD1_selected_read_data[4] = RD1L44 # !RD1L44 & ( !RD1_tx_data[4] & (RD1L33 & SD1_rx_data[4]) # RD1_tx_data[4] & (RD1L33 & SD1_rx_data[4] # RD1L23) );


--P1_period_l_register[4] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[4]
P1_period_l_register[4] = DFFEAS(H1_M_st_data[4], VD1__clk0, !E1_data_out,  , P1_period_l_wr_strobe,  ,  ,  ,  );


--P1_period_h_register[4] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[4]
P1_period_h_register[4] = DFFEAS(H1_M_st_data[4], VD1__clk0, !E1_data_out,  , P1_period_h_wr_strobe,  ,  ,  ,  );


--P1L382 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[4]~827
P1L382 = RD1L03 & (!H1_M_alu_result[2] & P1_period_l_register[4] # H1_M_alu_result[2] & (P1_period_h_register[4]));


--P1_counter_snapshot[20] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[20]
P1_counter_snapshot[20] = DFFEAS(P1_internal_counter[20], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_counter_snapshot[4] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[4]
P1_counter_snapshot[4] = DFFEAS(P1_internal_counter[4], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_read_mux_out[4] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[4]
P1_read_mux_out[4] = P1_counter_snapshot[4] & ( RD1L13 & P1_counter_snapshot[20] # P1L382 # DB1L2 ) # !P1_counter_snapshot[4] & ( RD1L13 & P1_counter_snapshot[20] # P1L382 );


--FB1_period_l_register[4] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[4]
FB1_period_l_register[4] = DFFEAS(H1_M_st_data[4], VD1__clk0, !E1_data_out,  , FB1_period_l_wr_strobe,  ,  ,  ,  );


--FB1_period_h_register[4] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[4]
FB1_period_h_register[4] = DFFEAS(H1_M_st_data[4], VD1__clk0, !E1_data_out,  , FB1_period_h_wr_strobe,  ,  ,  ,  );


--FB1L182 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[4]~827
FB1L182 = RD1L03 & (!H1_M_alu_result[2] & FB1_period_l_register[4] # H1_M_alu_result[2] & (FB1_period_h_register[4]));


--FB1_counter_snapshot[20] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[20]
FB1_counter_snapshot[20] = DFFEAS(FB1_internal_counter[20], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_counter_snapshot[4] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[4]
FB1_counter_snapshot[4] = DFFEAS(FB1_internal_counter[4], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_read_mux_out[4] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[4]
FB1_read_mux_out[4] = FB1_counter_snapshot[4] & ( RD1L13 & FB1_counter_snapshot[20] # FB1L182 # DB1L2 ) # !FB1_counter_snapshot[4] & ( RD1L13 & FB1_counter_snapshot[20] # FB1L182 );


--LD1_q_b[4] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LD1_q_b[4]_PORT_A_data_in = AD1_wdata[4];
LD1_q_b[4]_PORT_A_data_in_reg = DFFE(LD1_q_b[4]_PORT_A_data_in, LD1_q_b[4]_clock_0, , , LD1_q_b[4]_clock_enable_0);
LD1_q_b[4]_PORT_A_address = BUS(JD2_safe_q[0], JD2_safe_q[1], JD2_safe_q[2], JD2_safe_q[3], JD2_safe_q[4], JD2_safe_q[5]);
LD1_q_b[4]_PORT_A_address_reg = DFFE(LD1_q_b[4]_PORT_A_address, LD1_q_b[4]_clock_0, , , LD1_q_b[4]_clock_enable_0);
LD1_q_b[4]_PORT_B_address = BUS(JD1_safe_q[0], JD1_safe_q[1], JD1_safe_q[2], JD1_safe_q[3], JD1_safe_q[4], JD1_safe_q[5]);
LD1_q_b[4]_PORT_B_address_reg = DFFE(LD1_q_b[4]_PORT_B_address, LD1_q_b[4]_clock_1, , , LD1_q_b[4]_clock_enable_1);
LD1_q_b[4]_PORT_A_write_enable = VCC;
LD1_q_b[4]_PORT_A_write_enable_reg = DFFE(LD1_q_b[4]_PORT_A_write_enable, LD1_q_b[4]_clock_0, , , LD1_q_b[4]_clock_enable_0);
LD1_q_b[4]_PORT_B_read_enable = VCC;
LD1_q_b[4]_PORT_B_read_enable_reg = DFFE(LD1_q_b[4]_PORT_B_read_enable, LD1_q_b[4]_clock_1, , , LD1_q_b[4]_clock_enable_1);
LD1_q_b[4]_clock_0 = VD1__clk0;
LD1_q_b[4]_clock_1 = VD1__clk0;
LD1_q_b[4]_clock_enable_0 = R1_wr_rfifo;
LD1_q_b[4]_clock_enable_1 = R1L17;
LD1_q_b[4]_PORT_B_data_out = MEMORY(LD1_q_b[4]_PORT_A_data_in_reg, , LD1_q_b[4]_PORT_A_address_reg, LD1_q_b[4]_PORT_B_address_reg, LD1_q_b[4]_PORT_A_write_enable_reg, LD1_q_b[4]_PORT_B_read_enable_reg, , , LD1_q_b[4]_clock_0, LD1_q_b[4]_clock_1, LD1_q_b[4]_clock_enable_0, LD1_q_b[4]_clock_enable_1, , );
LD1_q_b[4] = LD1_q_b[4]_PORT_B_data_out[0];


--BB1_za_data[4] is std_2s60:inst|sdram:the_sdram|za_data[4]
BB1_za_data[4] = DFFEAS(A1L702, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L532 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[4]~1368
J1L532 = BB1_za_data[4] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # LD1_q_b[4] & R1_read_0 ) # !BB1_za_data[4] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # LD1_q_b[4] & R1_read_0) );


--NC1_MonDReg[4] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[4]
NC1_MonDReg[4] = AMPP_FUNCTION(VD1__clk0, NC1L85, !D1L2, NC1L41);


--KD2_safe_q[4] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[4]
KD2_safe_q[4] = DFFEAS(KD2_counter_comb_bita4, VD1__clk0,  ,  , GD2L1,  ,  ,  ,  );


--R1L42 is std_2s60:inst|jtag_uart:the_jtag_uart|add~327
R1L42_adder_eqn = ( !KD2_safe_q[4] ) + ( GND ) + ( R1L12 );
R1L42 = SUM(R1L42_adder_eqn);

--R1L52 is std_2s60:inst|jtag_uart:the_jtag_uart|add~328
R1L52_adder_eqn = ( !KD2_safe_q[4] ) + ( GND ) + ( R1L12 );
R1L52 = CARRY(R1L52_adder_eqn);


--KD1_safe_q[4] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[4]
KD1_safe_q[4] = DFFEAS(KD1_counter_comb_bita4, VD1__clk0,  ,  , GD1L1,  ,  ,  ,  );


--BB1_za_data[20] is std_2s60:inst|sdram:the_sdram|za_data[20]
BB1_za_data[20] = DFFEAS(A1L191, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L152 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[20]~1369
J1L152 = KD1_safe_q[4] & BB1_za_data[20] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_read_0 # R1L42 ) # !KD1_safe_q[4] & BB1_za_data[20] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1L42 & !R1_read_0 ) # KD1_safe_q[4] & !BB1_za_data[20] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_read_0 # R1L42) ) # !KD1_safe_q[4] & !BB1_za_data[20] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1L42 & !R1_read_0) );


--H1_i_readdata_d1[10] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[10]
H1_i_readdata_d1[10] = AMPP_FUNCTION(VD1__clk0, K1L45, E1_data_out);


--RD1_control_reg[6] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[6]
RD1_control_reg[6] = DFFEAS(H1_M_st_data[6], VD1__clk0, !E1_data_out,  , RD1L31,  ,  ,  ,  );


--TD1_tx_ready is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_ready
TD1_tx_ready = DFFEAS(TD1L17, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--RD1_control_reg[5] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[5]
RD1_control_reg[5] = DFFEAS(H1_M_st_data[5], VD1__clk0, !E1_data_out,  , RD1L31,  ,  ,  ,  );


--TD1_tx_shift_empty is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_shift_empty
TD1_tx_shift_empty = DFFEAS(TD1L37, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--RD1L61 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|qualified_irq~92
RD1L61 = !RD1_control_reg[6] & (RD1_control_reg[5] & !TD1_tx_shift_empty) # RD1_control_reg[6] & (!TD1_tx_ready # RD1_control_reg[5] & !TD1_tx_shift_empty);


--RD1L71 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|qualified_irq~93
RD1L71 = !RD1_control_reg[2] & (RD1_control_reg[1] & SD1_framing_error) # RD1_control_reg[2] & (RD1_control_reg[1] & SD1_framing_error # SD1_break_detect);


--RD1_control_reg[7] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[7]
RD1_control_reg[7] = DFFEAS(H1_M_st_data[7], VD1__clk0, !E1_data_out,  , RD1L31,  ,  ,  ,  );


--SD1_rx_char_ready is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_char_ready
SD1_rx_char_ready = DFFEAS(SD1L97, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--RD1L81 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|qualified_irq~94
RD1L81 = RD1_control_reg[7] & SD1_rx_char_ready # !RD1_control_reg[7] & SD1_rx_char_ready & ( !SD1_rx_overrun & TD1_tx_overrun & (RD1_control_reg[4]) # SD1_rx_overrun & (TD1_tx_overrun & RD1_control_reg[4] # RD1_control_reg[3]) ) # RD1_control_reg[7] & !SD1_rx_char_ready & ( !SD1_rx_overrun & TD1_tx_overrun & (RD1_control_reg[4]) # SD1_rx_overrun & (TD1_tx_overrun & RD1_control_reg[4] # RD1_control_reg[3]) ) # !RD1_control_reg[7] & !SD1_rx_char_ready & ( !SD1_rx_overrun & TD1_tx_overrun & (RD1_control_reg[4]) # SD1_rx_overrun & (TD1_tx_overrun & RD1_control_reg[4] # RD1_control_reg[3]) );


--RD1_qualified_irq is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|qualified_irq
RD1_qualified_irq = RD1L81 # !RD1L81 & ( RD1_any_error & RD1_control_reg[8] # RD1L71 # RD1L61 );


--BB1_za_data[29] is std_2s60:inst|sdram:the_sdram|za_data[29]
BB1_za_data[29] = DFFEAS(A1L281, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L062 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[29]~1370
J1L062 = !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[29]);


--NC1_MonDReg[29] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[29]
NC1_MonDReg[29] = AMPP_FUNCTION(VD1__clk0, NC1L95, !D1L2, NC1L41);


--GD2_b_full is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_full
GD2_b_full = DFFEAS(GD2L5, VD1__clk0,  ,  ,  ,  ,  ,  ,  );


--BB1_za_data[13] is std_2s60:inst|sdram:the_sdram|za_data[13]
BB1_za_data[13] = DFFEAS(A1L891, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L442 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[13]~1371
J1L442 = !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # !GD2_b_full) # CB1_cpu_data_master_requests_sdram_s1 & BB1_za_data[13] & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # !GD2_b_full);


--P1_period_l_register[13] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[13]
P1_period_l_register[13] = DFFEAS(H1_M_st_data[13], VD1__clk0, !E1_data_out,  , P1_period_l_wr_strobe,  ,  ,  ,  );


--P1_period_h_register[13] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[13]
P1_period_h_register[13] = DFFEAS(H1_M_st_data[13], VD1__clk0, !E1_data_out,  , P1_period_h_wr_strobe,  ,  ,  ,  );


--P1L103 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[13]~828
P1L103 = RD1L03 & (!H1_M_alu_result[2] & P1_period_l_register[13] # H1_M_alu_result[2] & (P1_period_h_register[13]));


--P1_counter_snapshot[29] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[29]
P1_counter_snapshot[29] = DFFEAS(P1_internal_counter[29], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_counter_snapshot[13] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[13]
P1_counter_snapshot[13] = DFFEAS(P1_internal_counter[13], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_read_mux_out[13] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[13]
P1_read_mux_out[13] = P1_counter_snapshot[13] & ( RD1L13 & P1_counter_snapshot[29] # P1L103 # DB1L2 ) # !P1_counter_snapshot[13] & ( RD1L13 & P1_counter_snapshot[29] # P1L103 );


--FB1_period_l_register[13] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[13]
FB1_period_l_register[13] = DFFEAS(H1_M_st_data[13], VD1__clk0, !E1_data_out,  , FB1_period_l_wr_strobe,  ,  ,  ,  );


--FB1_period_h_register[13] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[13]
FB1_period_h_register[13] = DFFEAS(H1_M_st_data[13], VD1__clk0, !E1_data_out,  , FB1_period_h_wr_strobe,  ,  ,  ,  );


--FB1L992 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[13]~828
FB1L992 = RD1L03 & (!H1_M_alu_result[2] & FB1_period_l_register[13] # H1_M_alu_result[2] & (FB1_period_h_register[13]));


--FB1_counter_snapshot[29] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[29]
FB1_counter_snapshot[29] = DFFEAS(FB1_internal_counter[29], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_counter_snapshot[13] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[13]
FB1_counter_snapshot[13] = DFFEAS(FB1_internal_counter[13], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_read_mux_out[13] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[13]
FB1_read_mux_out[13] = FB1_counter_snapshot[13] & ( RD1L13 & FB1_counter_snapshot[29] # FB1L992 # DB1L2 ) # !FB1_counter_snapshot[13] & ( RD1L13 & FB1_counter_snapshot[29] # FB1L992 );


--NC1_MonDReg[13] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[13]
NC1_MonDReg[13] = AMPP_FUNCTION(VD1__clk0, ZC1_q_b[13], PC1L53Q, !D1L2, NC1L74, PC1L751, NC1L41);


--FB1_period_l_register[5] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[5]
FB1_period_l_register[5] = DFFEAS(FB1L552, VD1__clk0, !E1_data_out,  , FB1_period_l_wr_strobe,  ,  ,  ,  );


--FB1_period_h_register[5] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[5]
FB1_period_h_register[5] = DFFEAS(H1_M_st_data[5], VD1__clk0, !E1_data_out,  , FB1_period_h_wr_strobe,  ,  ,  ,  );


--FB1L382 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[5]~829
FB1L382 = RD1L03 & (!H1_M_alu_result[2] & !FB1_period_l_register[5] # H1_M_alu_result[2] & (FB1_period_h_register[5]));


--FB1_counter_snapshot[21] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[21]
FB1_counter_snapshot[21] = DFFEAS(FB1_internal_counter[21], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_counter_snapshot[5] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[5]
FB1_counter_snapshot[5] = DFFEAS(FB1L651, VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_read_mux_out[5] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[5]
FB1_read_mux_out[5] = FB1_counter_snapshot[5] & ( RD1L13 & FB1_counter_snapshot[21] # FB1L382 # DB1L2 ) # !FB1_counter_snapshot[5] & ( RD1L13 & FB1_counter_snapshot[21] # FB1L382 );


--SD1_rx_data[5] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[5]
SD1_rx_data[5] = DFFEAS(SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6], VD1__clk0, !E1_data_out,  , SD1_got_new_char,  ,  ,  ,  );


--RD1L64 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[5]~482
RD1L64 = RD1L03 & (!H1_M_alu_result[2] & (!TD1_tx_shift_empty) # H1_M_alu_result[2] & RD1_control_reg[5]);


--RD1_selected_read_data[5] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[5]
RD1_selected_read_data[5] = RD1L64 # !RD1L64 & ( !RD1_tx_data[5] & (RD1L33 & SD1_rx_data[5]) # RD1_tx_data[5] & (RD1L33 & SD1_rx_data[5] # RD1L23) );


--LD1_q_b[5] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LD1_q_b[5]_PORT_A_data_in = AD1_wdata[5];
LD1_q_b[5]_PORT_A_data_in_reg = DFFE(LD1_q_b[5]_PORT_A_data_in, LD1_q_b[5]_clock_0, , , LD1_q_b[5]_clock_enable_0);
LD1_q_b[5]_PORT_A_address = BUS(JD2_safe_q[0], JD2_safe_q[1], JD2_safe_q[2], JD2_safe_q[3], JD2_safe_q[4], JD2_safe_q[5]);
LD1_q_b[5]_PORT_A_address_reg = DFFE(LD1_q_b[5]_PORT_A_address, LD1_q_b[5]_clock_0, , , LD1_q_b[5]_clock_enable_0);
LD1_q_b[5]_PORT_B_address = BUS(JD1_safe_q[0], JD1_safe_q[1], JD1_safe_q[2], JD1_safe_q[3], JD1_safe_q[4], JD1_safe_q[5]);
LD1_q_b[5]_PORT_B_address_reg = DFFE(LD1_q_b[5]_PORT_B_address, LD1_q_b[5]_clock_1, , , LD1_q_b[5]_clock_enable_1);
LD1_q_b[5]_PORT_A_write_enable = VCC;
LD1_q_b[5]_PORT_A_write_enable_reg = DFFE(LD1_q_b[5]_PORT_A_write_enable, LD1_q_b[5]_clock_0, , , LD1_q_b[5]_clock_enable_0);
LD1_q_b[5]_PORT_B_read_enable = VCC;
LD1_q_b[5]_PORT_B_read_enable_reg = DFFE(LD1_q_b[5]_PORT_B_read_enable, LD1_q_b[5]_clock_1, , , LD1_q_b[5]_clock_enable_1);
LD1_q_b[5]_clock_0 = VD1__clk0;
LD1_q_b[5]_clock_1 = VD1__clk0;
LD1_q_b[5]_clock_enable_0 = R1_wr_rfifo;
LD1_q_b[5]_clock_enable_1 = R1L17;
LD1_q_b[5]_PORT_B_data_out = MEMORY(LD1_q_b[5]_PORT_A_data_in_reg, , LD1_q_b[5]_PORT_A_address_reg, LD1_q_b[5]_PORT_B_address_reg, LD1_q_b[5]_PORT_A_write_enable_reg, LD1_q_b[5]_PORT_B_read_enable_reg, , , LD1_q_b[5]_clock_0, LD1_q_b[5]_clock_1, LD1_q_b[5]_clock_enable_0, LD1_q_b[5]_clock_enable_1, , );
LD1_q_b[5] = LD1_q_b[5]_PORT_B_data_out[0];


--BB1_za_data[5] is std_2s60:inst|sdram:the_sdram|za_data[5]
BB1_za_data[5] = DFFEAS(A1L602, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L632 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[5]~1372
J1L632 = BB1_za_data[5] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # LD1_q_b[5] & R1_read_0 ) # !BB1_za_data[5] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # LD1_q_b[5] & R1_read_0) );


--P1_period_l_register[5] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[5]
P1_period_l_register[5] = DFFEAS(FB1L552, VD1__clk0, !E1_data_out,  , P1_period_l_wr_strobe,  ,  ,  ,  );


--P1_period_h_register[5] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[5]
P1_period_h_register[5] = DFFEAS(H1_M_st_data[5], VD1__clk0, !E1_data_out,  , P1_period_h_wr_strobe,  ,  ,  ,  );


--P1L582 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[5]~829
P1L582 = RD1L03 & (!H1_M_alu_result[2] & !P1_period_l_register[5] # H1_M_alu_result[2] & (P1_period_h_register[5]));


--P1_counter_snapshot[21] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[21]
P1_counter_snapshot[21] = DFFEAS(P1_internal_counter[21], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_counter_snapshot[5] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[5]
P1_counter_snapshot[5] = DFFEAS(P1L651, VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_read_mux_out[5] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[5]
P1_read_mux_out[5] = P1_counter_snapshot[5] & ( RD1L13 & P1_counter_snapshot[21] # P1L582 # DB1L2 ) # !P1_counter_snapshot[5] & ( RD1L13 & P1_counter_snapshot[21] # P1L582 );


--NC1_MonDReg[5] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[5]
NC1_MonDReg[5] = AMPP_FUNCTION(VD1__clk0, NC1L06, !D1L2, NC1L41);


--KD2_safe_q[5] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[5]
KD2_safe_q[5] = DFFEAS(KD2_counter_comb_bita5, VD1__clk0,  ,  , GD2L1,  ,  ,  ,  );


--R1L82 is std_2s60:inst|jtag_uart:the_jtag_uart|add~331
R1L82_adder_eqn = ( !KD2_safe_q[5] ) + ( GND ) + ( R1L52 );
R1L82 = SUM(R1L82_adder_eqn);

--R1L92 is std_2s60:inst|jtag_uart:the_jtag_uart|add~332
R1L92_adder_eqn = ( !KD2_safe_q[5] ) + ( GND ) + ( R1L52 );
R1L92 = CARRY(R1L92_adder_eqn);


--KD1_safe_q[5] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|safe_q[5]
KD1_safe_q[5] = DFFEAS(KD1_counter_comb_bita5, VD1__clk0,  ,  , GD1L1,  ,  ,  ,  );


--BB1_za_data[21] is std_2s60:inst|sdram:the_sdram|za_data[21]
BB1_za_data[21] = DFFEAS(A1L091, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L252 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[21]~1373
J1L252 = KD1_safe_q[5] & BB1_za_data[21] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_read_0 # R1L82 ) # !KD1_safe_q[5] & BB1_za_data[21] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1L82 & !R1_read_0 ) # KD1_safe_q[5] & !BB1_za_data[21] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_read_0 # R1L82) ) # !KD1_safe_q[5] & !BB1_za_data[21] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1L82 & !R1_read_0) );


--NC1_MonDReg[21] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[21]
NC1_MonDReg[21] = AMPP_FUNCTION(VD1__clk0, ZC1_q_b[21], PC1L34Q, !D1L2, NC1L74, PC1L751, NC1L41);


--BB1_za_data[30] is std_2s60:inst|sdram:the_sdram|za_data[30]
BB1_za_data[30] = DFFEAS(A1L181, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L162 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[30]~1374
J1L162 = !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[30]);


--NC1_MonDReg[30] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[30]
NC1_MonDReg[30] = AMPP_FUNCTION(VD1__clk0, ZC1_q_b[30], PC1L25Q, !D1L2, NC1L74, PC1L751, NC1L41);


--R1_woverflow is std_2s60:inst|jtag_uart:the_jtag_uart|woverflow
R1_woverflow = DFFEAS(GD2_b_full, VD1__clk0, !E1_data_out,  , R1L47,  ,  ,  ,  );


--BB1_za_data[14] is std_2s60:inst|sdram:the_sdram|za_data[14]
BB1_za_data[14] = DFFEAS(A1L791, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L542 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[14]~1375
J1L542 = !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_woverflow) # CB1_cpu_data_master_requests_sdram_s1 & BB1_za_data[14] & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_woverflow);


--P1_period_l_register[14] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[14]
P1_period_l_register[14] = DFFEAS(H1_M_st_data[14], VD1__clk0, !E1_data_out,  , P1_period_l_wr_strobe,  ,  ,  ,  );


--P1_period_h_register[14] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[14]
P1_period_h_register[14] = DFFEAS(H1_M_st_data[14], VD1__clk0, !E1_data_out,  , P1_period_h_wr_strobe,  ,  ,  ,  );


--P1L303 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[14]~830
P1L303 = RD1L03 & (!H1_M_alu_result[2] & P1_period_l_register[14] # H1_M_alu_result[2] & (P1_period_h_register[14]));


--P1_counter_snapshot[30] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[30]
P1_counter_snapshot[30] = DFFEAS(P1_internal_counter[30], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_counter_snapshot[14] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[14]
P1_counter_snapshot[14] = DFFEAS(P1_internal_counter[14], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_read_mux_out[14] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[14]
P1_read_mux_out[14] = P1_counter_snapshot[14] & ( RD1L13 & P1_counter_snapshot[30] # P1L303 # DB1L2 ) # !P1_counter_snapshot[14] & ( RD1L13 & P1_counter_snapshot[30] # P1L303 );


--FB1_period_l_register[14] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[14]
FB1_period_l_register[14] = DFFEAS(H1_M_st_data[14], VD1__clk0, !E1_data_out,  , FB1_period_l_wr_strobe,  ,  ,  ,  );


--FB1_period_h_register[14] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[14]
FB1_period_h_register[14] = DFFEAS(H1_M_st_data[14], VD1__clk0, !E1_data_out,  , FB1_period_h_wr_strobe,  ,  ,  ,  );


--FB1L103 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[14]~830
FB1L103 = RD1L03 & (!H1_M_alu_result[2] & FB1_period_l_register[14] # H1_M_alu_result[2] & (FB1_period_h_register[14]));


--FB1_counter_snapshot[30] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[30]
FB1_counter_snapshot[30] = DFFEAS(FB1_internal_counter[30], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_counter_snapshot[14] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[14]
FB1_counter_snapshot[14] = DFFEAS(FB1_internal_counter[14], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_read_mux_out[14] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[14]
FB1_read_mux_out[14] = FB1_counter_snapshot[14] & ( RD1L13 & FB1_counter_snapshot[30] # FB1L103 # DB1L2 ) # !FB1_counter_snapshot[14] & ( RD1L13 & FB1_counter_snapshot[30] # FB1L103 );


--NC1_MonDReg[14] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[14]
NC1_MonDReg[14] = AMPP_FUNCTION(VD1__clk0, ZC1_q_b[14], PC1L63Q, !D1L2, NC1L74, PC1L751, NC1L41);


--FB1_period_l_register[6] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[6]
FB1_period_l_register[6] = DFFEAS(H1_M_st_data[6], VD1__clk0, !E1_data_out,  , FB1_period_l_wr_strobe,  ,  ,  ,  );


--FB1_period_h_register[6] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[6]
FB1_period_h_register[6] = DFFEAS(H1_M_st_data[6], VD1__clk0, !E1_data_out,  , FB1_period_h_wr_strobe,  ,  ,  ,  );


--FB1L582 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[6]~831
FB1L582 = RD1L03 & (!H1_M_alu_result[2] & FB1_period_l_register[6] # H1_M_alu_result[2] & (FB1_period_h_register[6]));


--FB1_counter_snapshot[22] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[22]
FB1_counter_snapshot[22] = DFFEAS(FB1_internal_counter[22], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_counter_snapshot[6] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[6]
FB1_counter_snapshot[6] = DFFEAS(FB1_internal_counter[6], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_read_mux_out[6] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[6]
FB1_read_mux_out[6] = FB1_counter_snapshot[6] & ( RD1L13 & FB1_counter_snapshot[22] # FB1L582 # DB1L2 ) # !FB1_counter_snapshot[6] & ( RD1L13 & FB1_counter_snapshot[22] # FB1L582 );


--LD1_q_b[6] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LD1_q_b[6]_PORT_A_data_in = AD1_wdata[6];
LD1_q_b[6]_PORT_A_data_in_reg = DFFE(LD1_q_b[6]_PORT_A_data_in, LD1_q_b[6]_clock_0, , , LD1_q_b[6]_clock_enable_0);
LD1_q_b[6]_PORT_A_address = BUS(JD2_safe_q[0], JD2_safe_q[1], JD2_safe_q[2], JD2_safe_q[3], JD2_safe_q[4], JD2_safe_q[5]);
LD1_q_b[6]_PORT_A_address_reg = DFFE(LD1_q_b[6]_PORT_A_address, LD1_q_b[6]_clock_0, , , LD1_q_b[6]_clock_enable_0);
LD1_q_b[6]_PORT_B_address = BUS(JD1_safe_q[0], JD1_safe_q[1], JD1_safe_q[2], JD1_safe_q[3], JD1_safe_q[4], JD1_safe_q[5]);
LD1_q_b[6]_PORT_B_address_reg = DFFE(LD1_q_b[6]_PORT_B_address, LD1_q_b[6]_clock_1, , , LD1_q_b[6]_clock_enable_1);
LD1_q_b[6]_PORT_A_write_enable = VCC;
LD1_q_b[6]_PORT_A_write_enable_reg = DFFE(LD1_q_b[6]_PORT_A_write_enable, LD1_q_b[6]_clock_0, , , LD1_q_b[6]_clock_enable_0);
LD1_q_b[6]_PORT_B_read_enable = VCC;
LD1_q_b[6]_PORT_B_read_enable_reg = DFFE(LD1_q_b[6]_PORT_B_read_enable, LD1_q_b[6]_clock_1, , , LD1_q_b[6]_clock_enable_1);
LD1_q_b[6]_clock_0 = VD1__clk0;
LD1_q_b[6]_clock_1 = VD1__clk0;
LD1_q_b[6]_clock_enable_0 = R1_wr_rfifo;
LD1_q_b[6]_clock_enable_1 = R1L17;
LD1_q_b[6]_PORT_B_data_out = MEMORY(LD1_q_b[6]_PORT_A_data_in_reg, , LD1_q_b[6]_PORT_A_address_reg, LD1_q_b[6]_PORT_B_address_reg, LD1_q_b[6]_PORT_A_write_enable_reg, LD1_q_b[6]_PORT_B_read_enable_reg, , , LD1_q_b[6]_clock_0, LD1_q_b[6]_clock_1, LD1_q_b[6]_clock_enable_0, LD1_q_b[6]_clock_enable_1, , );
LD1_q_b[6] = LD1_q_b[6]_PORT_B_data_out[0];


--BB1_za_data[6] is std_2s60:inst|sdram:the_sdram|za_data[6]
BB1_za_data[6] = DFFEAS(A1L502, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L732 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[6]~1376
J1L732 = BB1_za_data[6] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # LD1_q_b[6] & R1_read_0 ) # !BB1_za_data[6] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # LD1_q_b[6] & R1_read_0) );


--P1_period_l_register[6] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[6]
P1_period_l_register[6] = DFFEAS(H1_M_st_data[6], VD1__clk0, !E1_data_out,  , P1_period_l_wr_strobe,  ,  ,  ,  );


--P1_period_h_register[6] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[6]
P1_period_h_register[6] = DFFEAS(H1_M_st_data[6], VD1__clk0, !E1_data_out,  , P1_period_h_wr_strobe,  ,  ,  ,  );


--P1L782 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[6]~831
P1L782 = RD1L03 & (!H1_M_alu_result[2] & P1_period_l_register[6] # H1_M_alu_result[2] & (P1_period_h_register[6]));


--P1_counter_snapshot[22] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[22]
P1_counter_snapshot[22] = DFFEAS(P1_internal_counter[22], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_counter_snapshot[6] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[6]
P1_counter_snapshot[6] = DFFEAS(P1_internal_counter[6], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_read_mux_out[6] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[6]
P1_read_mux_out[6] = P1_counter_snapshot[6] & ( RD1L13 & P1_counter_snapshot[22] # P1L782 # DB1L2 ) # !P1_counter_snapshot[6] & ( RD1L13 & P1_counter_snapshot[22] # P1L782 );


--SD1_rx_data[6] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[6]
SD1_rx_data[6] = DFFEAS(SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7], VD1__clk0, !E1_data_out,  , SD1_got_new_char,  ,  ,  ,  );


--RD1L84 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[6]~483
RD1L84 = RD1L03 & (!H1_M_alu_result[2] & (!TD1_tx_ready) # H1_M_alu_result[2] & RD1_control_reg[6]);


--RD1_selected_read_data[6] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[6]
RD1_selected_read_data[6] = RD1L84 # !RD1L84 & ( !RD1_tx_data[6] & (RD1L33 & SD1_rx_data[6]) # RD1_tx_data[6] & (RD1L33 & SD1_rx_data[6] # RD1L23) );


--NC1_MonDReg[6] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[6]
NC1_MonDReg[6] = AMPP_FUNCTION(VD1__clk0, ZC1_q_b[6], PC1L82Q, !D1L2, NC1L74, PC1L751, NC1L41);


--R1L23 is std_2s60:inst|jtag_uart:the_jtag_uart|add~335
R1L23_adder_eqn = ( !GD2_b_full ) + ( VCC ) + ( R1L92 );
R1L23 = SUM(R1L23_adder_eqn);


--GD1_b_full is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_full
GD1_b_full = DFFEAS(GD1L7, VD1__clk0,  ,  ,  ,  ,  ,  ,  );


--BB1_za_data[22] is std_2s60:inst|sdram:the_sdram|za_data[22]
BB1_za_data[22] = DFFEAS(A1L981, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L352 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[22]~1377
J1L352 = GD1_b_full & BB1_za_data[22] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_read_0 # R1L23 ) # !GD1_b_full & BB1_za_data[22] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1L23 & !R1_read_0 ) # GD1_b_full & !BB1_za_data[22] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_read_0 # R1L23) ) # !GD1_b_full & !BB1_za_data[22] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1L23 & !R1_read_0) );


--NC1_MonDReg[22] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[22]
NC1_MonDReg[22] = AMPP_FUNCTION(VD1__clk0, ZC1_q_b[22], PC1L44Q, !D1L2, NC1L74, PC1L751, NC1L41);


--BB1_za_data[31] is std_2s60:inst|sdram:the_sdram|za_data[31]
BB1_za_data[31] = DFFEAS(A1L081, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L262 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[31]~1378
J1L262 = !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[31]);


--NC1_MonDReg[31] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[31]
NC1_MonDReg[31] = AMPP_FUNCTION(VD1__clk0, ZC1_q_b[31], PC1L35Q, !D1L2, NC1L74, PC1L751, NC1L41);


--R1_rvalid is std_2s60:inst|jtag_uart:the_jtag_uart|rvalid
R1_rvalid = DFFEAS(GD1_b_non_empty, VD1__clk0, !E1_data_out,  , R1L27,  ,  ,  ,  );


--BB1_za_data[15] is std_2s60:inst|sdram:the_sdram|za_data[15]
BB1_za_data[15] = DFFEAS(A1L691, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L642 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[15]~1379
J1L642 = !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_rvalid) # CB1_cpu_data_master_requests_sdram_s1 & BB1_za_data[15] & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # R1_rvalid);


--P1_period_l_register[15] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[15]
P1_period_l_register[15] = DFFEAS(P1L862, VD1__clk0, !E1_data_out,  , P1_period_l_wr_strobe,  ,  ,  ,  );


--P1_period_h_register[15] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[15]
P1_period_h_register[15] = DFFEAS(H1_M_st_data[15], VD1__clk0, !E1_data_out,  , P1_period_h_wr_strobe,  ,  ,  ,  );


--P1L503 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[15]~832
P1L503 = RD1L03 & (!H1_M_alu_result[2] & !P1_period_l_register[15] # H1_M_alu_result[2] & (P1_period_h_register[15]));


--P1_counter_snapshot[31] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[31]
P1_counter_snapshot[31] = DFFEAS(P1_internal_counter[31], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_counter_snapshot[15] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[15]
P1_counter_snapshot[15] = DFFEAS(P1L071, VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_read_mux_out[15] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[15]
P1_read_mux_out[15] = P1_counter_snapshot[15] & ( RD1L13 & P1_counter_snapshot[31] # P1L503 # DB1L2 ) # !P1_counter_snapshot[15] & ( RD1L13 & P1_counter_snapshot[31] # P1L503 );


--FB1_period_l_register[15] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[15]
FB1_period_l_register[15] = DFFEAS(P1L862, VD1__clk0, !E1_data_out,  , FB1_period_l_wr_strobe,  ,  ,  ,  );


--FB1_period_h_register[15] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[15]
FB1_period_h_register[15] = DFFEAS(H1_M_st_data[15], VD1__clk0, !E1_data_out,  , FB1_period_h_wr_strobe,  ,  ,  ,  );


--FB1L303 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[15]~832
FB1L303 = RD1L03 & (!H1_M_alu_result[2] & !FB1_period_l_register[15] # H1_M_alu_result[2] & (FB1_period_h_register[15]));


--FB1_counter_snapshot[31] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[31]
FB1_counter_snapshot[31] = DFFEAS(FB1_internal_counter[31], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_counter_snapshot[15] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[15]
FB1_counter_snapshot[15] = DFFEAS(FB1L071, VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_read_mux_out[15] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[15]
FB1_read_mux_out[15] = FB1_counter_snapshot[15] & ( RD1L13 & FB1_counter_snapshot[31] # FB1L303 # DB1L2 ) # !FB1_counter_snapshot[15] & ( RD1L13 & FB1_counter_snapshot[31] # FB1L303 );


--NC1_MonDReg[15] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[15]
NC1_MonDReg[15] = AMPP_FUNCTION(VD1__clk0, ZC1_q_b[15], PC1L73Q, !D1L2, NC1L74, PC1L751, NC1L41);


--P1_period_l_register[7] is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[7]
P1_period_l_register[7] = DFFEAS(P1L752, VD1__clk0, !E1_data_out,  , P1_period_l_wr_strobe,  ,  ,  ,  );


--P1_period_h_register[7] is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_register[7]
P1_period_h_register[7] = DFFEAS(H1_M_st_data[7], VD1__clk0, !E1_data_out,  , P1_period_h_wr_strobe,  ,  ,  ,  );


--P1L982 is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[7]~833
P1L982 = RD1L03 & (!H1_M_alu_result[2] & !P1_period_l_register[7] # H1_M_alu_result[2] & (P1_period_h_register[7]));


--P1_counter_snapshot[23] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[23]
P1_counter_snapshot[23] = DFFEAS(P1_internal_counter[23], VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_counter_snapshot[7] is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[7]
P1_counter_snapshot[7] = DFFEAS(P1L951, VD1__clk0, !E1_data_out,  , P1L323,  ,  ,  ,  );


--P1_read_mux_out[7] is std_2s60:inst|high_res_timer:the_high_res_timer|read_mux_out[7]
P1_read_mux_out[7] = P1_counter_snapshot[7] & ( RD1L13 & P1_counter_snapshot[23] # P1L982 # DB1L2 ) # !P1_counter_snapshot[7] & ( RD1L13 & P1_counter_snapshot[23] # P1L982 );


--SD1_rx_data[7] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[7]
SD1_rx_data[7] = DFFEAS(SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8], VD1__clk0, !E1_data_out,  , SD1_got_new_char,  ,  ,  ,  );


--RD1L05 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[7]~484
RD1L05 = RD1L03 & (!H1_M_alu_result[2] & (SD1_rx_char_ready) # H1_M_alu_result[2] & RD1_control_reg[7]);


--RD1_selected_read_data[7] is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[7]
RD1_selected_read_data[7] = RD1L05 # !RD1L05 & ( !RD1_tx_data[7] & (RD1L33 & SD1_rx_data[7]) # RD1_tx_data[7] & (RD1L33 & SD1_rx_data[7] # RD1L23) );


--FB1_period_l_register[7] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[7]
FB1_period_l_register[7] = DFFEAS(P1L752, VD1__clk0, !E1_data_out,  , FB1_period_l_wr_strobe,  ,  ,  ,  );


--FB1_period_h_register[7] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[7]
FB1_period_h_register[7] = DFFEAS(H1_M_st_data[7], VD1__clk0, !E1_data_out,  , FB1_period_h_wr_strobe,  ,  ,  ,  );


--FB1L782 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[7]~833
FB1L782 = RD1L03 & (!H1_M_alu_result[2] & !FB1_period_l_register[7] # H1_M_alu_result[2] & (FB1_period_h_register[7]));


--FB1_counter_snapshot[23] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[23]
FB1_counter_snapshot[23] = DFFEAS(FB1_internal_counter[23], VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_counter_snapshot[7] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[7]
FB1_counter_snapshot[7] = DFFEAS(FB1L951, VD1__clk0, !E1_data_out,  , FB1L123,  ,  ,  ,  );


--FB1_read_mux_out[7] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|read_mux_out[7]
FB1_read_mux_out[7] = FB1_counter_snapshot[7] & ( RD1L13 & FB1_counter_snapshot[23] # FB1L782 # DB1L2 ) # !FB1_counter_snapshot[7] & ( RD1L13 & FB1_counter_snapshot[23] # FB1L782 );


--LD1_q_b[7] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LD1_q_b[7]_PORT_A_data_in = AD1_wdata[7];
LD1_q_b[7]_PORT_A_data_in_reg = DFFE(LD1_q_b[7]_PORT_A_data_in, LD1_q_b[7]_clock_0, , , LD1_q_b[7]_clock_enable_0);
LD1_q_b[7]_PORT_A_address = BUS(JD2_safe_q[0], JD2_safe_q[1], JD2_safe_q[2], JD2_safe_q[3], JD2_safe_q[4], JD2_safe_q[5]);
LD1_q_b[7]_PORT_A_address_reg = DFFE(LD1_q_b[7]_PORT_A_address, LD1_q_b[7]_clock_0, , , LD1_q_b[7]_clock_enable_0);
LD1_q_b[7]_PORT_B_address = BUS(JD1_safe_q[0], JD1_safe_q[1], JD1_safe_q[2], JD1_safe_q[3], JD1_safe_q[4], JD1_safe_q[5]);
LD1_q_b[7]_PORT_B_address_reg = DFFE(LD1_q_b[7]_PORT_B_address, LD1_q_b[7]_clock_1, , , LD1_q_b[7]_clock_enable_1);
LD1_q_b[7]_PORT_A_write_enable = VCC;
LD1_q_b[7]_PORT_A_write_enable_reg = DFFE(LD1_q_b[7]_PORT_A_write_enable, LD1_q_b[7]_clock_0, , , LD1_q_b[7]_clock_enable_0);
LD1_q_b[7]_PORT_B_read_enable = VCC;
LD1_q_b[7]_PORT_B_read_enable_reg = DFFE(LD1_q_b[7]_PORT_B_read_enable, LD1_q_b[7]_clock_1, , , LD1_q_b[7]_clock_enable_1);
LD1_q_b[7]_clock_0 = VD1__clk0;
LD1_q_b[7]_clock_1 = VD1__clk0;
LD1_q_b[7]_clock_enable_0 = R1_wr_rfifo;
LD1_q_b[7]_clock_enable_1 = R1L17;
LD1_q_b[7]_PORT_B_data_out = MEMORY(LD1_q_b[7]_PORT_A_data_in_reg, , LD1_q_b[7]_PORT_A_address_reg, LD1_q_b[7]_PORT_B_address_reg, LD1_q_b[7]_PORT_A_write_enable_reg, LD1_q_b[7]_PORT_B_read_enable_reg, , , LD1_q_b[7]_clock_0, LD1_q_b[7]_clock_1, LD1_q_b[7]_clock_enable_0, LD1_q_b[7]_clock_enable_1, , );
LD1_q_b[7] = LD1_q_b[7]_PORT_B_data_out[0];


--BB1_za_data[7] is std_2s60:inst|sdram:the_sdram|za_data[7]
BB1_za_data[7] = DFFEAS(A1L402, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L832 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[7]~1380
J1L832 = BB1_za_data[7] & ( !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # LD1_q_b[7] & R1_read_0 ) # !BB1_za_data[7] & ( !CB1_cpu_data_master_requests_sdram_s1 & (!S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave # LD1_q_b[7] & R1_read_0) );


--NC1_MonDReg[7] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[7]
NC1_MonDReg[7] = AMPP_FUNCTION(VD1__clk0, ZC1_q_b[7], PC1L92Q, !D1L2, NC1L74, PC1L751, NC1L41);


--BB1_za_data[23] is std_2s60:inst|sdram:the_sdram|za_data[23]
BB1_za_data[23] = DFFEAS(A1L881, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--J1L452 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|p1_registered_cpu_data_master_readdata[23]~1381
J1L452 = !S1_cpu_data_master_requests_jtag_uart_avalon_jtag_slave & (!CB1_cpu_data_master_requests_sdram_s1 # BB1_za_data[23]);


--NC1_MonDReg[23] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[23]
NC1_MonDReg[23] = AMPP_FUNCTION(VD1__clk0, ZC1_q_b[23], PC1L54Q, !D1L2, NC1L74, PC1L751, NC1L41);


--H1_i_readdata_d1[17] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[17]
H1_i_readdata_d1[17] = AMPP_FUNCTION(VD1__clk0, K1L57, E1_data_out);


--H1_i_readdata_d1[20] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[20]
H1_i_readdata_d1[20] = AMPP_FUNCTION(VD1__clk0, K1L48, E1_data_out);


--H1_i_readdata_d1[19] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[19]
H1_i_readdata_d1[19] = AMPP_FUNCTION(VD1__clk0, K1L18, E1_data_out);


--H1_i_readdata_d1[18] is std_2s60:inst|cpu:the_cpu|i_readdata_d1[18]
H1_i_readdata_d1[18] = AMPP_FUNCTION(VD1__clk0, K1L87, E1_data_out);


--BB1L87 is std_2s60:inst|sdram:the_sdram|Select~6485
BB1L87 = !BB1_i_state.010 & BB1_i_next.111 & !BB1L353 # BB1_i_state.010 & (BB1_i_next.111 & !BB1L353 # BB1L67);


--TD1_baud_rate_counter[2] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[2]
TD1_baud_rate_counter[2] = DFFEAS(TD1L65, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--TD1_baud_rate_counter[4] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[4]
TD1_baud_rate_counter[4] = DFFEAS(TD1L81, VD1__clk0, !E1_data_out,  ,  ,  ,  , TD1L14,  );


--TD1_baud_rate_counter[6] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[6]
TD1_baud_rate_counter[6] = DFFEAS(TD1L75, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--TD1_baud_rate_counter[0] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[0]
TD1_baud_rate_counter[0] = DFFEAS(TD1L2, VD1__clk0, !E1_data_out,  ,  ,  ,  , TD1L14,  );


--TD1_baud_rate_counter[5] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[5]
TD1_baud_rate_counter[5] = DFFEAS(TD1L85, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--TD1_baud_rate_counter[1] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[1]
TD1_baud_rate_counter[1] = DFFEAS(TD1L6, VD1__clk0, !E1_data_out,  ,  ,  ,  , TD1L14,  );


--TD1_baud_rate_counter[9] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[9]
TD1_baud_rate_counter[9] = DFFEAS(TD1L95, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--TD1_baud_rate_counter[8] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[8]
TD1_baud_rate_counter[8] = DFFEAS(TD1L06, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--TD1_baud_rate_counter[3] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[3]
TD1_baud_rate_counter[3] = DFFEAS(TD1L41, VD1__clk0, !E1_data_out,  ,  ,  ,  , TD1L14,  );


--TD1_baud_rate_counter[7] is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[7]
TD1_baud_rate_counter[7] = DFFEAS(TD1L03, VD1__clk0, !E1_data_out,  ,  ,  ,  , TD1L14,  );


--TD1L55 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter_is_zero~25
TD1L55 = TD1_baud_rate_counter[3] & TD1_baud_rate_counter[7] # !TD1_baud_rate_counter[3] & TD1_baud_rate_counter[7] # TD1_baud_rate_counter[3] & !TD1_baud_rate_counter[7] # !TD1_baud_rate_counter[3] & !TD1_baud_rate_counter[7] & ( TD1_baud_rate_counter[8] # TD1_baud_rate_counter[9] # TD1_baud_rate_counter[1] # TD1_baud_rate_counter[5] );


--TD1_baud_rate_counter_is_zero is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter_is_zero
TD1_baud_rate_counter_is_zero = !TD1L55 & ( !TD1_baud_rate_counter[2] & !TD1_baud_rate_counter[4] & !TD1_baud_rate_counter[6] & !TD1_baud_rate_counter[0] );


--RD1L36 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_wr_strobe~11
RD1L36 = H1_d_write & LB1_cpu_data_master_qualified_request_uart1_s1 & RD1L23;


--D1L82 is sld_hub:sld_hub_inst|IRSR_D[4]~30
D1L82 = AMPP_FUNCTION(!AE1_state[4], !WD8_Q[5]);


--BE1_w_anode38w[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_tqe:auto_generated|w_anode38w[3]
BE1_w_anode38w[3] = AMPP_FUNCTION(!D1_jtag_debug_mode_usr1, !WD8_Q[3], !WD8_Q[1], !D1_jtag_debug_mode_usr0, !WD8_Q[2]);


--D1L72 is sld_hub:sld_hub_inst|IRSR_D[3]~31
D1L72 = AMPP_FUNCTION(!AE1_state[4], !WD8_Q[4]);


--WD4_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[0]
WD4_Q[0] = AMPP_FUNCTION(A1L5, WD8_Q[0], !D1L2, D1L7);


--D1L22 is sld_hub:sld_hub_inst|IRF_D[2][0]~38
D1L22 = AMPP_FUNCTION(!WD8_Q[0], !WD5_Q[0], !WD4_Q[0]);


--PC1L81Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|ir_out[1]~reg0
PC1L81Q = AMPP_FUNCTION(A1L5, H1_hbreak_enabled, !D1L2);


--A1L611 is rtl~6
A1L611 = !D1L91 & PC1L81Q;


--AE1_state[11] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]
AE1_state[11] = AMPP_FUNCTION(A1L5, AE1L72, A1L7);


--AE1_state[10] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]
AE1_state[10] = AMPP_FUNCTION(A1L5, AE1L62);


--AE1L23 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~404
AE1L23 = AMPP_FUNCTION(!A1L7, !AE1_state[11], !AE1_state[10]);


--AD1_count[0] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[0]
AD1_count[0] = AMPP_FUNCTION(A1L5, AD1L41, !D1L2, !AE1_state[4], AD1L73);


--AD1L57 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0
AD1L57 = AMPP_FUNCTION(!AE1_state[4], !WD2_Q[0], !AD1_state, !AD1L1, !AD1_count[0]);


--AD1_rdata[7] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]
AD1_rdata[7] = AMPP_FUNCTION(VD1__clk0, LD2_q_b[7], E1_data_out, AD1L12);


--AD1_td_shift[10] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]
AD1_td_shift[10] = AMPP_FUNCTION(A1L5, altera_internal_jtag, !D1L2, !AE1_state[4], AD1L73);


--AD1L56 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~956
AD1L56 = AMPP_FUNCTION(!AD1_count[9], !AD1_rdata[7], !AD1_td_shift[10]);


--AD1L34 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state~79
AD1L34 = AMPP_FUNCTION(!altera_internal_jtag, !AE1_state[3], !AE1_state[4], !WD2_Q[0], !AD1_state);


--AD1_rvalid0 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid0
AD1_rvalid0 = AMPP_FUNCTION(VD1__clk0, AD1L14, E1_data_out);


--AD1_count[8] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[8]
AD1_count[8] = AMPP_FUNCTION(A1L5, AD1_count[7], !D1L2, !AE1_state[4], AD1L73);


--AD1L83 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rtl~39
AD1L83 = AMPP_FUNCTION(!altera_internal_jtag, !AE1_state[4], !WD2_Q[0], !AD1_state, !AD1_count[8]);


--AD1_td_shift[2] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]
AD1_td_shift[2] = AMPP_FUNCTION(A1L5, AD1L76, !D1L2, AD1L35, AD1L73);


--AD1_write_stalled is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled
AD1_write_stalled = AMPP_FUNCTION(A1L5, AD1L88, !D1L2, AD1L87);


--AD1L66 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~957
AD1L66 = AMPP_FUNCTION(!WD2_Q[0], !AD1_td_shift[2], !AD1_write_stalled, !AE1_state[4], !AD1_count[9]);


--AD1L35 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]~958
AD1L35 = AMPP_FUNCTION(!AE1_state[4], !AD1L25);


--DC1_break_readreg[0] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[0]
DC1_break_readreg[0] = AMPP_FUNCTION(VD1__clk0, PC1L91Q, !D1L2, DC1L12, DC1L02);


--PC1L021 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~981
PC1L021 = AMPP_FUNCTION(!NC1_MonDReg[0], !DC1_break_readreg[0], !PC1_ir[1], !PC1_ir[0]);


--PC1_sr[2] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[2]
PC1_sr[2] = AMPP_FUNCTION(A1L5, PC1L521, PC1_sr[3], !D1L2, PC1L7, PC1L311);


--PC1_st_shiftdr is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|st_shiftdr
PC1_st_shiftdr = AMPP_FUNCTION(A1L5, PC1L06, !A1L8);


--PC1L21 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|in_between_shiftdr_and_updatedr~6
PC1L21 = AMPP_FUNCTION(!PC1_in_between_shiftdr_and_updatedr, !PC1_st_updatedr, !PC1_st_shiftdr);


--XD1L2 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~77
XD1L2 = AMPP_FUNCTION(!XD1_word_counter[0]);

--XD1L3 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~78
XD1L3 = AMPP_FUNCTION(!XD1_word_counter[0]);


--XD1L6 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~81
XD1L6 = AMPP_FUNCTION(!XD1_word_counter[1], XD1L3);

--XD1L7 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~82
XD1L7 = AMPP_FUNCTION(!XD1_word_counter[1], XD1L3);


--XD1L01 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~85
XD1L01 = AMPP_FUNCTION(!XD1_word_counter[2], XD1L7);

--XD1L11 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~86
XD1L11 = AMPP_FUNCTION(!XD1_word_counter[2], XD1L7);


--XD1L41 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~89
XD1L41 = AMPP_FUNCTION(!XD1_word_counter[3], XD1L11);

--XD1L51 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~90
XD1L51 = AMPP_FUNCTION(!XD1_word_counter[3], XD1L11);


--XD1L81 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~93
XD1L81 = AMPP_FUNCTION(!XD1_word_counter[4], XD1L51);


--XD1L22 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|reduce_nor~0
XD1L22 = AMPP_FUNCTION(!XD1_word_counter[4], !XD1_word_counter[3], !XD1_word_counter[1], !XD1_word_counter[0], !XD1_word_counter[2]);


--XD1L52 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~8
XD1L52 = AMPP_FUNCTION(!AE1_state[3], !AE1_state[4], !D1_jtag_debug_mode_usr0);


--XD1L63 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~393
XD1L63 = AMPP_FUNCTION(!XD1_word_counter[3], !XD1_word_counter[1], !XD1_word_counter[0], !XD1_word_counter[2]);


--XD1_WORD_SR[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]
XD1_WORD_SR[2] = AMPP_FUNCTION(A1L5, XD1L73, XD1_WORD_SR[3], !XD1_clear_signal, AE1_state[4], D1L4);


--D1L62 is sld_hub:sld_hub_inst|IRSR_D[2]~32
D1L62 = AMPP_FUNCTION(!AE1_state[4], !WD8_Q[3]);


--AE1_state[6] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]
AE1_state[6] = AMPP_FUNCTION(A1L5, AE1L32, A1L7);


--AE1L42 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~17
AE1L42 = AMPP_FUNCTION(!A1L7, !AE1_state[6]);


--AE1L22 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~14
AE1L22 = AMPP_FUNCTION(!A1L7, !AE1L12);


--AE1L33 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~405
AE1L33 = AMPP_FUNCTION(!A1L7, !AE1_state[1], !AE1_state[8], !AE1_state[15]);


--H1L947 is std_2s60:inst|cpu:the_cpu|E_st_data[31]~72
H1L947 = AMPP_FUNCTION(!H1_E_iw[3], !H1_E_iw[4], !H1L527, !H1L147, !H1L717);


--H1L847 is std_2s60:inst|cpu:the_cpu|E_st_data[30]~73
H1L847 = AMPP_FUNCTION(!H1_E_iw[3], !H1_E_iw[4], !H1L427, !H1L047, !H1L617);


--H1L747 is std_2s60:inst|cpu:the_cpu|E_st_data[29]~74
H1L747 = AMPP_FUNCTION(!H1_E_iw[3], !H1_E_iw[4], !H1L327, !H1L937, !H1L517);


--H1L647 is std_2s60:inst|cpu:the_cpu|E_st_data[28]~75
H1L647 = AMPP_FUNCTION(!H1_E_iw[3], !H1_E_iw[4], !H1L227, !H1L837, !H1L417);


--H1L547 is std_2s60:inst|cpu:the_cpu|E_st_data[27]~76
H1L547 = AMPP_FUNCTION(!H1_E_iw[3], !H1_E_iw[4], !H1L127, !H1L737, !H1L317);


--H1L447 is std_2s60:inst|cpu:the_cpu|E_st_data[26]~77
H1L447 = AMPP_FUNCTION(!H1_E_iw[3], !H1_E_iw[4], !H1L027, !H1L637, !H1L217);


--H1L347 is std_2s60:inst|cpu:the_cpu|E_st_data[25]~78
H1L347 = AMPP_FUNCTION(!H1_E_iw[3], !H1_E_iw[4], !H1L917, !H1L537, !H1L117);


--H1L247 is std_2s60:inst|cpu:the_cpu|E_st_data[24]~79
H1L247 = AMPP_FUNCTION(!H1_E_iw[3], !H1_E_iw[4], !H1L817, !H1L437, !H1L017);


--H1L374 is std_2s60:inst|cpu:the_cpu|E_op_bret~36
H1L374 = AMPP_FUNCTION(!H1_E_iw[5], !H1_E_iw[4], !H1_E_iw[0], !H1L174);


--H1L563 is std_2s60:inst|cpu:the_cpu|E_ctrl_invalidate_i~88
H1L563 = AMPP_FUNCTION(!H1_E_iw[16], !H1_E_iw[14], !H1_E_iw[15], !H1_E_iw[13], !H1_E_iw[11], !H1L374);


--H1L1781 is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits_nxt~353
H1L1781 = AMPP_FUNCTION(!H1_D_ic_fill_starting, !H1L0381, !H1L1381, !H1L2381, !H1_ic_fill_valid_bits[5]);


--H1_ic_fill_valid_bits_en is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits_en
H1_ic_fill_valid_bits_en = AMPP_FUNCTION(!H1_D_ic_fill_starting, !H1_i_readdatavalid_d1, !H1L5981);


--H1_E_ctrl_jmp_indirect is std_2s60:inst|cpu:the_cpu|E_ctrl_jmp_indirect
H1_E_ctrl_jmp_indirect = AMPP_FUNCTION(VD1__clk0, H1L44, E1_data_out, H1_M_stall);


--H1_E_ctrl_jmp_direct is std_2s60:inst|cpu:the_cpu|E_ctrl_jmp_direct
H1_E_ctrl_jmp_direct = AMPP_FUNCTION(VD1__clk0, H1L61, E1_data_out, H1_M_stall);


--H1L2301 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[0]~210
H1L2301 = AMPP_FUNCTION(!H1_E_hbreak_req, !H1_E_ctrl_break, !H1_E_ctrl_exception);


--H1_E_iw[9] is std_2s60:inst|cpu:the_cpu|E_iw[9]
H1_E_iw[9] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[9], E1_data_out, H1_M_stall);


--H1L1601 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[3]~2532
H1L1601 = AMPP_FUNCTION(!H1L815, !H1_E_extra_pc[3], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L2301, !H1_E_iw[9]);


--H1_E_pc[3] is std_2s60:inst|cpu:the_cpu|E_pc[3]
H1_E_pc[3] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[3], E1_data_out, H1_M_stall);


--H1_E_iw[10] is std_2s60:inst|cpu:the_cpu|E_iw[10]
H1_E_iw[10] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[10], E1_data_out, H1_M_stall);


--H1L2601 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[4]~2533
H1L2601 = AMPP_FUNCTION(!H1L915, !H1_E_extra_pc[4], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L2301, !H1_E_iw[10]);


--H1_E_pc[4] is std_2s60:inst|cpu:the_cpu|E_pc[4]
H1_E_pc[4] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[4], E1_data_out, H1_M_stall);


--H1L3601 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[5]~2534
H1L3601 = AMPP_FUNCTION(!H1_E_iw[11], !H1L025, !H1_E_extra_pc[5], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L2301);


--H1_E_pc[5] is std_2s60:inst|cpu:the_cpu|E_pc[5]
H1_E_pc[5] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[5], E1_data_out, H1_M_stall);


--H1L4601 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[6]~2535
H1L4601 = AMPP_FUNCTION(!H1_E_iw[12], !H1L125, !H1_E_extra_pc[6], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L2301);


--H1_E_pc[6] is std_2s60:inst|cpu:the_cpu|E_pc[6]
H1_E_pc[6] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[6], E1_data_out, H1_M_stall);


--H1L5601 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[7]~2536
H1L5601 = AMPP_FUNCTION(!H1_E_iw[13], !H1L225, !H1_E_extra_pc[7], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L2301);


--H1_E_pc[7] is std_2s60:inst|cpu:the_cpu|E_pc[7]
H1_E_pc[7] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[7], E1_data_out, H1_M_stall);


--H1L6601 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[8]~2537
H1L6601 = AMPP_FUNCTION(!H1_E_iw[14], !H1L325, !H1_E_extra_pc[8], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L2301);


--H1_E_pc[8] is std_2s60:inst|cpu:the_cpu|E_pc[8]
H1_E_pc[8] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[8], E1_data_out, H1_M_stall);


--H1L7601 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[9]~2538
H1L7601 = AMPP_FUNCTION(!H1_E_iw[15], !H1L425, !H1_E_extra_pc[9], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L2301);


--H1_E_pc[9] is std_2s60:inst|cpu:the_cpu|E_pc[9]
H1_E_pc[9] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[9], E1_data_out, H1_M_stall);


--H1L2781 is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits_nxt~354
H1L2781 = AMPP_FUNCTION(!H1_D_ic_fill_starting, !H1L0381, !H1L1381, !H1L2381, !H1_ic_fill_valid_bits[7]);


--H1L3781 is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits_nxt~355
H1L3781 = AMPP_FUNCTION(!H1_D_ic_fill_starting, !H1L0381, !H1L1381, !H1L2381, !H1_ic_fill_valid_bits[4]);


--H1L0601 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[2]~2539
H1L0601 = AMPP_FUNCTION(!H1L715, !H1_E_extra_pc[2], !H1_E_iw[8], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L2301);


--H1_E_pc[2] is std_2s60:inst|cpu:the_cpu|E_pc[2]
H1_E_pc[2] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[2], E1_data_out, H1_M_stall);


--H1L9501 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[1]~2540
H1L9501 = AMPP_FUNCTION(!H1L615, !H1_E_extra_pc[1], !H1_E_iw[7], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L2301);


--H1_E_pc[1] is std_2s60:inst|cpu:the_cpu|E_pc[1]
H1_E_pc[1] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[1], E1_data_out, H1_M_stall);


--H1L4781 is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits_nxt~356
H1L4781 = AMPP_FUNCTION(!H1_D_ic_fill_starting, !H1L0381, !H1L1381, !H1L2381, !H1_ic_fill_valid_bits[1]);


--H1L5781 is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits_nxt~357
H1L5781 = AMPP_FUNCTION(!H1_D_ic_fill_starting, !H1L0381, !H1L1381, !H1L2381, !H1_ic_fill_valid_bits[3]);


--H1L6781 is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits_nxt~358
H1L6781 = AMPP_FUNCTION(!H1_D_ic_fill_starting, !H1L0381, !H1L1381, !H1L2381, !H1_ic_fill_valid_bits[0]);


--H1L8501 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[0]~2541
H1L8501 = AMPP_FUNCTION(!H1L515, !H1_E_extra_pc[0], !H1_E_iw[6], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L2301);


--H1_E_pc[0] is std_2s60:inst|cpu:the_cpu|E_pc[0]
H1_E_pc[0] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[0], E1_data_out, H1_M_stall);


--H1L7781 is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits_nxt~359
H1L7781 = AMPP_FUNCTION(!H1_D_ic_fill_starting, !H1L0381, !H1L1381, !H1L2381, !H1_ic_fill_valid_bits[2]);


--H1L8781 is std_2s60:inst|cpu:the_cpu|ic_fill_valid_bits_nxt~360
H1L8781 = AMPP_FUNCTION(!H1_D_ic_fill_starting, !H1L0381, !H1L1381, !H1L2381, !H1_ic_fill_valid_bits[6]);


--H1_E_iw[25] is std_2s60:inst|cpu:the_cpu|E_iw[25]
H1_E_iw[25] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[25], E1_data_out, H1_M_stall);


--H1L7701 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[19]~2542
H1L7701 = AMPP_FUNCTION(!H1L435, !H1_E_extra_pc[19], !H1_E_iw[25], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L2301);


--H1_E_pc[19] is std_2s60:inst|cpu:the_cpu|E_pc[19]
H1_E_pc[19] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[19], E1_data_out, H1_M_stall);


--H1_E_iw[18] is std_2s60:inst|cpu:the_cpu|E_iw[18]
H1_E_iw[18] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[18], E1_data_out, H1_M_stall);


--H1L0701 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[12]~2543
H1L0701 = AMPP_FUNCTION(!H1L725, !H1_E_extra_pc[12], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L2301, !H1_E_iw[18]);


--H1_E_pc[12] is std_2s60:inst|cpu:the_cpu|E_pc[12]
H1_E_pc[12] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[12], E1_data_out, H1_M_stall);


--H1L8601 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[10]~2544
H1L8601 = AMPP_FUNCTION(!H1_E_iw[16], !H1L525, !H1_E_extra_pc[10], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L2301);


--H1_E_pc[10] is std_2s60:inst|cpu:the_cpu|E_pc[10]
H1_E_pc[10] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[10], E1_data_out, H1_M_stall);


--H1_E_iw[23] is std_2s60:inst|cpu:the_cpu|E_iw[23]
H1_E_iw[23] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[23], E1_data_out, H1_M_stall);


--H1L5701 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[17]~2545
H1L5701 = AMPP_FUNCTION(!H1L235, !H1_E_extra_pc[17], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L2301, !H1_E_iw[23]);


--H1_E_pc[17] is std_2s60:inst|cpu:the_cpu|E_pc[17]
H1_E_pc[17] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[17], E1_data_out, H1_M_stall);


--H1_E_iw[22] is std_2s60:inst|cpu:the_cpu|E_iw[22]
H1_E_iw[22] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[22], E1_data_out, H1_M_stall);


--H1L4701 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[16]~2546
H1L4701 = AMPP_FUNCTION(!H1L135, !H1_E_extra_pc[16], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L2301, !H1_E_iw[22]);


--H1_E_pc[16] is std_2s60:inst|cpu:the_cpu|E_pc[16]
H1_E_pc[16] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[16], E1_data_out, H1_M_stall);


--H1_E_iw[19] is std_2s60:inst|cpu:the_cpu|E_iw[19]
H1_E_iw[19] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[19], E1_data_out, H1_M_stall);


--H1L1701 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[13]~2547
H1L1701 = AMPP_FUNCTION(!H1L825, !H1_E_extra_pc[13], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L2301, !H1_E_iw[19]);


--H1_E_pc[13] is std_2s60:inst|cpu:the_cpu|E_pc[13]
H1_E_pc[13] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[13], E1_data_out, H1_M_stall);


--H1L3301 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[0]~211
H1L3301 = AMPP_FUNCTION(!H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct);


--H1L4301 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr[0]~212
H1L4301 = AMPP_FUNCTION(!H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L2301);


--H1L3701 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[15]~2548
H1L3701 = AMPP_FUNCTION(!H1_E_extra_pc[15], !H1L035, !H1_E_ctrl_exception, !H1_E_iw[21], !H1L3301, !H1L4301);


--H1_E_pc[15] is std_2s60:inst|cpu:the_cpu|E_pc[15]
H1_E_pc[15] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[15], E1_data_out, H1_M_stall);


--H1_E_iw[24] is std_2s60:inst|cpu:the_cpu|E_iw[24]
H1_E_iw[24] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[24], E1_data_out, H1_M_stall);


--H1L6701 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[18]~2549
H1L6701 = AMPP_FUNCTION(!H1_E_extra_pc[18], !H1L335, !H1_E_ctrl_exception, !H1_E_iw[24], !H1L3301, !H1L4301);


--H1_E_pc[18] is std_2s60:inst|cpu:the_cpu|E_pc[18]
H1_E_pc[18] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[18], E1_data_out, H1_M_stall);


--H1_E_iw[17] is std_2s60:inst|cpu:the_cpu|E_iw[17]
H1_E_iw[17] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[17], E1_data_out, H1_M_stall);


--H1L9601 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[11]~2550
H1L9601 = AMPP_FUNCTION(!H1L625, !H1_E_extra_pc[11], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L2301, !H1_E_iw[17]);


--H1_E_pc[11] is std_2s60:inst|cpu:the_cpu|E_pc[11]
H1_E_pc[11] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[11], E1_data_out, H1_M_stall);


--H1_E_iw[20] is std_2s60:inst|cpu:the_cpu|E_iw[20]
H1_E_iw[20] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[20], E1_data_out, H1_M_stall);


--H1L2701 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[14]~2551
H1L2701 = AMPP_FUNCTION(!H1L925, !H1_E_extra_pc[14], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L2301, !H1_E_iw[20]);


--H1_E_pc[14] is std_2s60:inst|cpu:the_cpu|E_pc[14]
H1_E_pc[14] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[14], E1_data_out, H1_M_stall);


--H1_E_iw[29] is std_2s60:inst|cpu:the_cpu|E_iw[29]
H1_E_iw[29] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[29], E1_data_out, H1_M_stall);


--H1L1801 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[23]~2552
H1L1801 = AMPP_FUNCTION(!H1_E_extra_pc[23], !H1L835, !H1_E_ctrl_exception, !H1_E_iw[29], !H1L3301, !H1L4301);


--H1_E_pc[23] is std_2s60:inst|cpu:the_cpu|E_pc[23]
H1_E_pc[23] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[23], E1_data_out, H1_M_stall);


--H1_E_iw[28] is std_2s60:inst|cpu:the_cpu|E_iw[28]
H1_E_iw[28] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[28], E1_data_out, H1_M_stall);


--H1L0801 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[22]~2553
H1L0801 = AMPP_FUNCTION(!H1_E_extra_pc[22], !H1L735, !H1_E_ctrl_exception, !H1_E_iw[28], !H1L3301, !H1L4301);


--H1_E_pc[22] is std_2s60:inst|cpu:the_cpu|E_pc[22]
H1_E_pc[22] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[22], E1_data_out, H1_M_stall);


--H1_E_iw[26] is std_2s60:inst|cpu:the_cpu|E_iw[26]
H1_E_iw[26] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[26], E1_data_out, H1_M_stall);


--H1L8701 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[20]~2554
H1L8701 = AMPP_FUNCTION(!H1L535, !H1_E_extra_pc[20], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L2301, !H1_E_iw[26]);


--H1_E_pc[20] is std_2s60:inst|cpu:the_cpu|E_pc[20]
H1_E_pc[20] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[20], E1_data_out, H1_M_stall);


--H1_E_iw[27] is std_2s60:inst|cpu:the_cpu|E_iw[27]
H1_E_iw[27] = AMPP_FUNCTION(VD1__clk0, H1_D_iw[27], E1_data_out, H1_M_stall);


--H1L9701 is std_2s60:inst|cpu:the_cpu|M_pipe_flush_waddr_nxt[21]~2555
H1L9701 = AMPP_FUNCTION(!H1L635, !H1_E_extra_pc[21], !H1_E_ctrl_jmp_indirect, !H1_E_ctrl_jmp_direct, !H1L2301, !H1_E_iw[27]);


--H1_E_pc[21] is std_2s60:inst|cpu:the_cpu|E_pc[21]
H1_E_pc[21] = AMPP_FUNCTION(VD1__clk0, H1_D_pc[21], E1_data_out, H1_M_stall);


--K1L1 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|add~70
K1L1 = !K1_cpu_instruction_master_dbs_rdv_counter[1] $ !K1_cpu_instruction_master_dbs_rdv_counter[0];


--M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[0] is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[0]
M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[0] = DFFEAS(M1L73, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--K1L12 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_read_but_no_slave_selected~29
K1L12 = !N1L731 & !N1L041 & !CB1L57 & !Y1L33;


--K1L02 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_read_but_no_slave_selected~0
K1L02 = !M1L59 & K1L951 & !L1L03 & K1L12;


--N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[0]
N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[0] = DFFEAS(N1L75, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[0] is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[0]
N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[0] = DFFEAS(N1L16, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--BB1_rd_valid[0] is std_2s60:inst|sdram:the_sdram|rd_valid[0]
BB1_rd_valid[0] = DFFEAS(BB1_rd_strobe, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--DC1_break_readreg[21] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[21]
DC1_break_readreg[21] = AMPP_FUNCTION(VD1__clk0, PC1L04Q, !D1L2, DC1L12, DC1L02);


--PC1_sr[23] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[23]
PC1_sr[23] = AMPP_FUNCTION(A1L5, PC1L621, !D1L2, PC1L29);


--PC1L121 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~982
PC1L121 = AMPP_FUNCTION(!NC1_MonDReg[21], !DC1_break_readreg[21], !PC1_sr[23], !PC1L78, !PC1L88);


--BB1L97 is std_2s60:inst|sdram:the_sdram|Select~6486
BB1L97 = BB1_i_count[0] & ( !BB1_i_state.000 # BB1_i_state.010 # BB1_i_state.001 # BB1_i_state.101 ) # !BB1_i_count[0] & ( BB1_i_state.010 # BB1_i_state.001 );


--BB1L08 is std_2s60:inst|sdram:the_sdram|Select~6487
BB1L08 = BB1L97 # !BB1L97 & ( BB1_i_state.011 & (!BB1_i_count[0] $ (!BB1_i_count[2] & !BB1_i_count[1])) );


--BB1L18 is std_2s60:inst|sdram:the_sdram|Select~6488
BB1L18 = BB1_i_refs[0] & ( !BB1_i_state.010 & BB1_i_state.000 & BB1_i_refs[2] # BB1_i_state.010 & (!BB1_i_refs[2] $ !BB1_i_refs[1]) ) # !BB1_i_refs[0] & ( BB1_i_refs[2] & (BB1_i_state.010 # BB1_i_state.000) );


--BB1L28 is std_2s60:inst|sdram:the_sdram|Select~6489
BB1L28 = !BB1_i_state.010 & BB1_i_state.000 & BB1_i_refs[1] # BB1_i_state.010 & (!BB1_i_refs[1] $ !BB1_i_refs[0]);


--BB1L38 is std_2s60:inst|sdram:the_sdram|Select~6490
BB1L38 = !BB1_i_state.010 & BB1_i_state.000 & BB1_i_refs[0] # BB1_i_state.010 & (!BB1_i_refs[0]);


--K1_dbs_latent_8_reg_segment_0[0] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_0[0]
K1_dbs_latent_8_reg_segment_0[0] = DFFEAS(M1_incoming_ext_flash_bus_data[0], VD1__clk0, !E1_data_out,  , K1L2,  ,  ,  ,  );


--K1L22 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[0]~1327
K1L22 = K1_dbs_latent_8_reg_segment_0[0] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[0] ) # !K1_dbs_latent_8_reg_segment_0[0] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[0]) );


--K1L32 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[0]~1328
K1L32 = K1L22 & ( !PD1L1 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[0]) # PD1L1 & (!CB1L34 # BB1_za_data[0]) );


--K1L42 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[0]~1329
K1L42 = K1L32 & ( !L1L8 # SB1L4 & FC1_monitor_error # SB1L1 );


--H1L53 is std_2s60:inst|cpu:the_cpu|D_ctrl_exception~34
H1L53 = AMPP_FUNCTION(!H1_D_iw[12], !H1_D_iw[13], !H1_D_iw[14], !H1_D_iw[15]);


--H1L63 is std_2s60:inst|cpu:the_cpu|D_ctrl_exception~35
H1L63 = AMPP_FUNCTION(!H1_D_iw[16], !H1L211, !H1L53);


--R1L77 is std_2s60:inst|jtag_uart:the_jtag_uart|ien_AE~14
R1L77 = H1_M_alu_result[2] & !J1L662;


--R1L63 is std_2s60:inst|jtag_uart:the_jtag_uart|add~339
R1L63_adder_eqn = ( !KD1_safe_q[0] ) + ( VCC ) + ( GND );
R1L63 = SUM(R1L63_adder_eqn);

--R1L73 is std_2s60:inst|jtag_uart:the_jtag_uart|add~340
R1L73_adder_eqn = ( !KD1_safe_q[0] ) + ( VCC ) + ( GND );
R1L73 = CARRY(R1L73_adder_eqn);


--R1L04 is std_2s60:inst|jtag_uart:the_jtag_uart|add~343
R1L04_adder_eqn = ( !KD1_safe_q[1] ) + ( GND ) + ( R1L73 );
R1L04 = SUM(R1L04_adder_eqn);

--R1L14 is std_2s60:inst|jtag_uart:the_jtag_uart|add~344
R1L14_adder_eqn = ( !KD1_safe_q[1] ) + ( GND ) + ( R1L73 );
R1L14 = CARRY(R1L14_adder_eqn);


--R1L44 is std_2s60:inst|jtag_uart:the_jtag_uart|add~347
R1L44_adder_eqn = ( !KD1_safe_q[2] ) + ( GND ) + ( R1L14 );
R1L44 = SUM(R1L44_adder_eqn);

--R1L54 is std_2s60:inst|jtag_uart:the_jtag_uart|add~348
R1L54_adder_eqn = ( !KD1_safe_q[2] ) + ( GND ) + ( R1L14 );
R1L54 = CARRY(R1L54_adder_eqn);


--R1L84 is std_2s60:inst|jtag_uart:the_jtag_uart|add~351
R1L84_adder_eqn = ( !KD1_safe_q[3] ) + ( GND ) + ( R1L54 );
R1L84 = SUM(R1L84_adder_eqn);

--R1L94 is std_2s60:inst|jtag_uart:the_jtag_uart|add~352
R1L94_adder_eqn = ( !KD1_safe_q[3] ) + ( GND ) + ( R1L54 );
R1L94 = CARRY(R1L94_adder_eqn);


--R1L25 is std_2s60:inst|jtag_uart:the_jtag_uart|add~355
R1L25_adder_eqn = ( !KD1_safe_q[4] ) + ( GND ) + ( R1L94 );
R1L25 = SUM(R1L25_adder_eqn);

--R1L35 is std_2s60:inst|jtag_uart:the_jtag_uart|add~356
R1L35_adder_eqn = ( !KD1_safe_q[4] ) + ( GND ) + ( R1L94 );
R1L35 = CARRY(R1L35_adder_eqn);


--R1L65 is std_2s60:inst|jtag_uart:the_jtag_uart|add~359
R1L65_adder_eqn = ( !KD1_safe_q[5] ) + ( GND ) + ( R1L35 );
R1L65 = SUM(R1L65_adder_eqn);

--R1L75 is std_2s60:inst|jtag_uart:the_jtag_uart|add~360
R1L75_adder_eqn = ( !KD1_safe_q[5] ) + ( GND ) + ( R1L35 );
R1L75 = CARRY(R1L75_adder_eqn);


--R1L06 is std_2s60:inst|jtag_uart:the_jtag_uart|add~363
R1L06_adder_eqn = ( !GD1_b_full ) + ( VCC ) + ( R1L75 );
R1L06 = SUM(R1L06_adder_eqn);

--R1L16 is std_2s60:inst|jtag_uart:the_jtag_uart|add~364
R1L16_adder_eqn = ( !GD1_b_full ) + ( VCC ) + ( R1L75 );
R1L16 = CARRY(R1L16_adder_eqn);


--R1L46 is std_2s60:inst|jtag_uart:the_jtag_uart|add~367
R1L46_adder_eqn = ( GND ) + ( GND ) + ( R1L16 );
R1L46 = SUM(R1L46_adder_eqn);


--R1L1 is std_2s60:inst|jtag_uart:the_jtag_uart|LessThan~370
R1L1 = !R1L46 # R1L06 # R1L65 # R1L25;


--R1L2 is std_2s60:inst|jtag_uart:the_jtag_uart|LessThan~371
R1L2 = !R1L1 & ( !R1L84 # !R1L63 & !R1L04 & !R1L44 );


--AD1L74Q is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_pause~reg0
AD1L74Q = AMPP_FUNCTION(VD1__clk0, AD1L64, E1_data_out);


--R1L18 is std_2s60:inst|jtag_uart:the_jtag_uart|pause_irq~11
R1L18 = !R1_pause_irq & (GD1_b_non_empty & AD1L74Q) # R1_pause_irq & (!R1_read_0 # GD1_b_non_empty & AD1L74Q);


--FB1L862 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_wr_strobe~28
FB1L862 = !H1_M_alu_result[6] & FB1L762 & LB1L2;


--FB1_delayed_unxcounter_is_zeroxx0 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|delayed_unxcounter_is_zeroxx0
FB1_delayed_unxcounter_is_zeroxx0 = DFFEAS(FB1_counter_is_zero, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--FB1_internal_counter[25] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[25]
FB1_internal_counter[25] = DFFEAS(FB1L201, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_h_register[9],  ,  , FB1L031);


--FB1_internal_counter[26] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[26]
FB1_internal_counter[26] = DFFEAS(FB1L601, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_h_register[10],  ,  , FB1L031);


--FB1_internal_counter[16] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[16]
FB1_internal_counter[16] = DFFEAS(FB1L422, VD1__clk0, !E1_data_out,  , FB1L921,  ,  ,  ,  );


--FB1_internal_counter[13] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[13]
FB1_internal_counter[13] = DFFEAS(FB1L45, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_l_register[13],  ,  , FB1L031);


--FB1_internal_counter[10] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[10]
FB1_internal_counter[10] = DFFEAS(FB1L522, VD1__clk0, !E1_data_out,  , FB1L921,  ,  ,  ,  );


--FB1_internal_counter[17] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[17]
FB1_internal_counter[17] = DFFEAS(FB1L07, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_h_register[1],  ,  , FB1L031);


--FB1_internal_counter[30] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[30]
FB1_internal_counter[30] = DFFEAS(FB1L221, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_h_register[14],  ,  , FB1L031);


--FB1_internal_counter[27] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[27]
FB1_internal_counter[27] = DFFEAS(FB1L011, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_h_register[11],  ,  , FB1L031);


--FB1L141 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_zero~81
FB1L141 = !FB1_internal_counter[10] # FB1_internal_counter[27] # FB1_internal_counter[30] # FB1_internal_counter[17];


--FB1L241 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_zero~82
FB1L241 = FB1L141 # !FB1L141 & ( !FB1_internal_counter[16] # FB1_internal_counter[13] # FB1_internal_counter[26] # FB1_internal_counter[25] );


--FB1_internal_counter[9] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[9]
FB1_internal_counter[9] = DFFEAS(FB1L622, VD1__clk0, !E1_data_out,  , FB1L921,  ,  ,  ,  );


--FB1_internal_counter[29] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[29]
FB1_internal_counter[29] = DFFEAS(FB1L811, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_h_register[13],  ,  , FB1L031);


--FB1_internal_counter[31] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[31]
FB1_internal_counter[31] = DFFEAS(FB1L621, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_h_register[15],  ,  , FB1L031);


--FB1_internal_counter[0] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[0]
FB1_internal_counter[0] = DFFEAS(FB1L2, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_l_register[0],  ,  , FB1L031);


--FB1L341 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_zero~83
FB1L341 = !FB1_internal_counter[9] # FB1_internal_counter[0] # FB1_internal_counter[31] # FB1_internal_counter[29];


--FB1_internal_counter[23] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[23]
FB1_internal_counter[23] = DFFEAS(FB1L49, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_h_register[7],  ,  , FB1L031);


--FB1_internal_counter[12] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[12]
FB1_internal_counter[12] = DFFEAS(FB1L05, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_l_register[12],  ,  , FB1L031);


--FB1_internal_counter[5] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[5]
FB1_internal_counter[5] = DFFEAS(FB1L722, VD1__clk0, !E1_data_out,  , FB1L921,  ,  ,  ,  );


--FB1_internal_counter[6] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[6]
FB1_internal_counter[6] = DFFEAS(FB1L62, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_l_register[6],  ,  , FB1L031);


--FB1L441 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_zero~84
FB1L441 = !FB1_internal_counter[5] # FB1_internal_counter[6] # FB1_internal_counter[12] # FB1_internal_counter[23];


--FB1_internal_counter[28] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[28]
FB1_internal_counter[28] = DFFEAS(FB1L411, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_h_register[12],  ,  , FB1L031);


--FB1_internal_counter[8] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[8]
FB1_internal_counter[8] = DFFEAS(FB1L43, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_l_register[8],  ,  , FB1L031);


--FB1_internal_counter[19] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[19]
FB1_internal_counter[19] = DFFEAS(FB1L87, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_h_register[3],  ,  , FB1L031);


--FB1_internal_counter[4] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[4]
FB1_internal_counter[4] = DFFEAS(FB1L81, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_l_register[4],  ,  , FB1L031);


--FB1_internal_counter[24] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[24]
FB1_internal_counter[24] = DFFEAS(FB1L89, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_h_register[8],  ,  , FB1L031);


--FB1_internal_counter[11] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[11]
FB1_internal_counter[11] = DFFEAS(FB1L64, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_l_register[11],  ,  , FB1L031);


--FB1_internal_counter[2] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[2]
FB1_internal_counter[2] = DFFEAS(FB1L01, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_l_register[2],  ,  , FB1L031);


--FB1_internal_counter[3] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[3]
FB1_internal_counter[3] = DFFEAS(FB1L41, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_l_register[3],  ,  , FB1L031);


--FB1L541 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_zero~85
FB1L541 = FB1_internal_counter[3] # FB1_internal_counter[2] # FB1_internal_counter[11] # FB1_internal_counter[24];


--FB1L641 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_zero~86
FB1L641 = FB1L541 # !FB1L541 & ( FB1_internal_counter[4] # FB1_internal_counter[19] # FB1_internal_counter[8] # FB1_internal_counter[28] );


--FB1_internal_counter[7] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[7]
FB1_internal_counter[7] = DFFEAS(FB1L822, VD1__clk0, !E1_data_out,  , FB1L921,  ,  ,  ,  );


--FB1_internal_counter[18] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[18]
FB1_internal_counter[18] = DFFEAS(FB1L47, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_h_register[2],  ,  , FB1L031);


--FB1_internal_counter[14] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[14]
FB1_internal_counter[14] = DFFEAS(FB1L85, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_l_register[14],  ,  , FB1L031);


--FB1_internal_counter[1] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[1]
FB1_internal_counter[1] = DFFEAS(FB1L6, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_l_register[1],  ,  , FB1L031);


--FB1_internal_counter[15] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[15]
FB1_internal_counter[15] = DFFEAS(FB1L922, VD1__clk0, !E1_data_out,  , FB1L921,  ,  ,  ,  );


--FB1_internal_counter[20] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[20]
FB1_internal_counter[20] = DFFEAS(FB1L28, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_h_register[4],  ,  , FB1L031);


--FB1_internal_counter[22] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[22]
FB1_internal_counter[22] = DFFEAS(FB1L09, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_h_register[6],  ,  , FB1L031);


--FB1_internal_counter[21] is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[21]
FB1_internal_counter[21] = DFFEAS(FB1L68, VD1__clk0, !E1_data_out,  , FB1L921, FB1_period_h_register[5],  ,  , FB1L031);


--FB1L741 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_zero~87
FB1L741 = !FB1_internal_counter[15] # FB1_internal_counter[21] # FB1_internal_counter[22] # FB1_internal_counter[20];


--FB1L841 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_zero~88
FB1L841 = FB1L741 # !FB1L741 & ( !FB1_internal_counter[7] # FB1_internal_counter[1] # FB1_internal_counter[14] # FB1_internal_counter[18] );


--FB1_counter_is_zero is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_zero
FB1_counter_is_zero = !FB1L841 & ( !FB1L241 & !FB1L341 & !FB1L441 & !FB1L641 );


--FB1L323 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|timeout_occurred~37
FB1L323 = FB1_counter_is_zero & ( !FB1_timeout_occurred & !FB1_delayed_unxcounter_is_zeroxx0 & (!RD1L33 # !FB1L862) # FB1_timeout_occurred & (!RD1L33 # !FB1L862) ) # !FB1_counter_is_zero & ( FB1_timeout_occurred & (!RD1L33 # !FB1L862) );


--FB1_control_wr_strobe is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|control_wr_strobe
FB1_control_wr_strobe = RD1L23 & FB1L862;


--K1_dbs_latent_8_reg_segment_0[1] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_0[1]
K1_dbs_latent_8_reg_segment_0[1] = DFFEAS(M1_incoming_ext_flash_bus_data[1], VD1__clk0, !E1_data_out,  , K1L2,  ,  ,  ,  );


--K1L52 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[1]~1330
K1L52 = K1_dbs_latent_8_reg_segment_0[1] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[1] ) # !K1_dbs_latent_8_reg_segment_0[1] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[1]) );


--K1L62 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[1]~1331
K1L62 = K1L52 & ( !PD1L2 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[1]) # PD1L2 & (!CB1L34 # BB1_za_data[1]) );


--K1L72 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[1]~1332
K1L72 = K1L62 & ( !L1L8 # SB1L4 & FC1_monitor_ready # SB1L2 );


--K1_dbs_latent_8_reg_segment_0[2] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_0[2]
K1_dbs_latent_8_reg_segment_0[2] = DFFEAS(M1_incoming_ext_flash_bus_data[2], VD1__clk0, !E1_data_out,  , K1L2,  ,  ,  ,  );


--K1L82 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[2]~1333
K1L82 = K1_dbs_latent_8_reg_segment_0[2] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[2] ) # !K1_dbs_latent_8_reg_segment_0[2] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[2]) );


--K1L92 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[2]~1334
K1L92 = K1L82 & ( !PD1L3 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[2]) # PD1L3 & (!CB1L34 # BB1_za_data[2]) );


--K1L03 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[2]~1335
K1L03 = K1L92 & ( !L1L8 # FC1_monitor_go & SB1L4 # SB1L3 );


--K1_dbs_latent_8_reg_segment_0[4] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_0[4]
K1_dbs_latent_8_reg_segment_0[4] = DFFEAS(M1_incoming_ext_flash_bus_data[4], VD1__clk0, !E1_data_out,  , K1L2,  ,  ,  ,  );


--K1L43 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[4]~1336
K1L43 = K1_dbs_latent_8_reg_segment_0[4] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[4] ) # !K1_dbs_latent_8_reg_segment_0[4] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[4]) );


--K1L53 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[4]~1337
K1L53 = K1L43 & (!Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register # PD1L5);


--K1L63 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[4]~1338
K1L63 = K1L53 & ( !L1L8 & (!CB1L34 # BB1_za_data[4]) # L1L8 & K1L021 & (!CB1L34 # BB1_za_data[4]) );


--K1_dbs_latent_8_reg_segment_0[5] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_0[5]
K1_dbs_latent_8_reg_segment_0[5] = DFFEAS(M1_incoming_ext_flash_bus_data[5], VD1__clk0, !E1_data_out,  , K1L2,  ,  ,  ,  );


--K1L73 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[5]~1339
K1L73 = K1_dbs_latent_8_reg_segment_0[5] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[5] ) # !K1_dbs_latent_8_reg_segment_0[5] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[5]) );


--K1L83 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[5]~1340
K1L83 = K1L73 & ( !PD1L6 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[5]) # PD1L6 & (!CB1L34 # BB1_za_data[5]) );


--K1L93 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[5]~1341
K1L93 = K1L83 & ( !L1L8 # !L1L81 & (ZC1_q_a[5]) # L1L81 & CC1_oci_reg_01_addressed );


--K1_dbs_latent_8_reg_segment_0[3] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_0[3]
K1_dbs_latent_8_reg_segment_0[3] = DFFEAS(M1_incoming_ext_flash_bus_data[3], VD1__clk0, !E1_data_out,  , K1L2,  ,  ,  ,  );


--K1L13 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[3]~1342
K1L13 = K1_dbs_latent_8_reg_segment_0[3] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[3] ) # !K1_dbs_latent_8_reg_segment_0[3] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[3]) );


--K1L23 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[3]~1343
K1L23 = K1L13 & ( !PD1L4 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[3]) # PD1L4 & (!CB1L34 # BB1_za_data[3]) );


--K1L33 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[3]~1344
K1L33 = K1L23 & ( !L1L8 # CC1_oci_single_step_mode & SB1L4 # SB1L5 );


--K1_dbs_latent_8_reg_segment_2[0] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_2[0]
K1_dbs_latent_8_reg_segment_2[0] = DFFEAS(M1_incoming_ext_flash_bus_data[0], VD1__clk0, !E1_data_out,  , K1L4,  ,  ,  ,  );


--K1L07 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[16]~1345
K1L07 = K1_dbs_latent_8_reg_segment_2[0] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[16] ) # !K1_dbs_latent_8_reg_segment_2[0] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[16]) );


--K1L17 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[16]~1346
K1L17 = K1L07 & ( !PD1L71 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[16]) # PD1L71 & (!CB1L34 # BB1_za_data[16]) );


--K1L27 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[16]~1347
K1L27 = K1L17 & ( !L1L8 # !L1L81 & (ZC1_q_a[16]) # L1L81 & CC1_oci_reg_01_addressed );


--K1_dbs_latent_8_reg_segment_1[6] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_1[6]
K1_dbs_latent_8_reg_segment_1[6] = DFFEAS(M1_incoming_ext_flash_bus_data[6], VD1__clk0, !E1_data_out,  , K1L3,  ,  ,  ,  );


--K1L46 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[14]~1348
K1L46 = K1_dbs_latent_8_reg_segment_1[6] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[14] ) # !K1_dbs_latent_8_reg_segment_1[6] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[14]) );


--K1L56 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[14]~1349
K1L56 = K1L46 & ( !PD1L51 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[14]) # PD1L51 & (!CB1L34 # BB1_za_data[14]) );


--K1L66 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[14]~1350
K1L66 = K1L56 & ( !L1L8 # !L1L81 & (ZC1_q_a[14]) # L1L81 & CC1_oci_reg_01_addressed );


--K1_dbs_latent_8_reg_segment_1[7] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_1[7]
K1_dbs_latent_8_reg_segment_1[7] = DFFEAS(M1_incoming_ext_flash_bus_data[7], VD1__clk0, !E1_data_out,  , K1L3,  ,  ,  ,  );


--K1L76 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[15]~1351
K1L76 = K1_dbs_latent_8_reg_segment_1[7] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[15] ) # !K1_dbs_latent_8_reg_segment_1[7] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[15]) );


--K1L86 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[15]~1352
K1L86 = K1L76 & ( !PD1L61 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[15]) # PD1L61 & (!CB1L34 # BB1_za_data[15]) );


--K1L96 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[15]~1353
K1L96 = K1L86 & ( !L1L8 # !L1L81 & (ZC1_q_a[15]) # L1L81 & CC1_oci_reg_01_addressed );


--K1_dbs_latent_8_reg_segment_1[3] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_1[3]
K1_dbs_latent_8_reg_segment_1[3] = DFFEAS(M1_incoming_ext_flash_bus_data[3], VD1__clk0, !E1_data_out,  , K1L3,  ,  ,  ,  );


--K1L55 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[11]~1354
K1L55 = K1_dbs_latent_8_reg_segment_1[3] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[11] ) # !K1_dbs_latent_8_reg_segment_1[3] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[11]) );


--K1L65 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[11]~1355
K1L65 = K1L55 & ( !PD1L21 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[11]) # PD1L21 & (!CB1L34 # BB1_za_data[11]) );


--K1L75 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[11]~1356
K1L75 = K1L65 & ( !L1L8 # !L1L81 & (ZC1_q_a[11]) # L1L81 & CC1_oci_reg_01_addressed );


--K1_dbs_latent_8_reg_segment_1[5] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_1[5]
K1_dbs_latent_8_reg_segment_1[5] = DFFEAS(M1_incoming_ext_flash_bus_data[5], VD1__clk0, !E1_data_out,  , K1L3,  ,  ,  ,  );


--K1L16 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[13]~1357
K1L16 = K1_dbs_latent_8_reg_segment_1[5] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[13] ) # !K1_dbs_latent_8_reg_segment_1[5] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[13]) );


--K1L26 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[13]~1358
K1L26 = K1L16 & ( !PD1L41 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[13]) # PD1L41 & (!CB1L34 # BB1_za_data[13]) );


--K1L36 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[13]~1359
K1L36 = K1L26 & ( !L1L8 # !L1L81 & (ZC1_q_a[13]) # L1L81 & CC1_oci_reg_01_addressed );


--K1_dbs_latent_8_reg_segment_1[4] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_1[4]
K1_dbs_latent_8_reg_segment_1[4] = DFFEAS(M1_incoming_ext_flash_bus_data[4], VD1__clk0, !E1_data_out,  , K1L3,  ,  ,  ,  );


--K1L85 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[12]~1360
K1L85 = K1_dbs_latent_8_reg_segment_1[4] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[12] ) # !K1_dbs_latent_8_reg_segment_1[4] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[12]) );


--K1L95 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[12]~1361
K1L95 = K1L85 & ( !PD1L31 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[12]) # PD1L31 & (!CB1L34 # BB1_za_data[12]) );


--K1L06 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[12]~1362
K1L06 = K1L95 & ( !L1L8 # !L1L81 & (ZC1_q_a[12]) # L1L81 & CC1_oci_reg_01_addressed );


--K1L79 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[25]~1363
K1L79 = N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( N1_incoming_ext_ram_bus_data[25] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[1]) ) # !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( !N1_incoming_ext_ram_bus_data[25] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[1]) # N1_incoming_ext_ram_bus_data[25] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[1]) );


--K1L89 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[25]~1364
K1L89 = K1L79 & ( !PD1L62 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[25]) # PD1L62 & (!CB1L34 # BB1_za_data[25]) );


--K1L99 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[25]~1365
K1L99 = K1L89 & ( !L1L8 # !L1L81 & (ZC1_q_a[25]) # L1L81 & CC1_oci_reg_01_addressed );


--K1_dbs_latent_8_reg_segment_2[6] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_2[6]
K1_dbs_latent_8_reg_segment_2[6] = DFFEAS(M1_incoming_ext_flash_bus_data[6], VD1__clk0, !E1_data_out,  , K1L4,  ,  ,  ,  );


--K1L88 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[22]~1366
K1L88 = K1_dbs_latent_8_reg_segment_2[6] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[22] ) # !K1_dbs_latent_8_reg_segment_2[6] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[22]) );


--K1L98 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[22]~1367
K1L98 = K1L88 & ( !PD1L32 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[22]) # PD1L32 & (!CB1L34 # BB1_za_data[22]) );


--K1L09 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[22]~1368
K1L09 = K1L98 & ( !L1L8 # !L1L81 & (ZC1_q_a[22]) # L1L81 & CC1_oci_reg_01_addressed );


--K1L001 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[26]~1369
K1L001 = N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( N1_incoming_ext_ram_bus_data[26] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[2]) ) # !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( !N1_incoming_ext_ram_bus_data[26] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[2]) # N1_incoming_ext_ram_bus_data[26] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[2]) );


--K1L101 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[26]~1370
K1L101 = K1L001 & ( !PD1L72 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[26]) # PD1L72 & (!CB1L34 # BB1_za_data[26]) );


--K1L201 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[26]~1371
K1L201 = K1L101 & ( !L1L8 # !L1L81 & (ZC1_q_a[26]) # L1L81 & CC1_oci_reg_01_addressed );


--K1L49 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[24]~1372
K1L49 = N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( N1_incoming_ext_ram_bus_data[24] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[0]) ) # !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( !N1_incoming_ext_ram_bus_data[24] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[0]) # N1_incoming_ext_ram_bus_data[24] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[0]) );


--K1L59 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[24]~1373
K1L59 = K1L49 & ( !PD1L52 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[24]) # PD1L52 & (!CB1L34 # BB1_za_data[24]) );


--K1L69 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[24]~1374
K1L69 = K1L59 & ( !L1L8 # !L1L81 & (ZC1_q_a[24]) # L1L81 & CC1_oci_reg_01_addressed );


--K1_dbs_latent_8_reg_segment_2[7] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_2[7]
K1_dbs_latent_8_reg_segment_2[7] = DFFEAS(M1_incoming_ext_flash_bus_data[7], VD1__clk0, !E1_data_out,  , K1L4,  ,  ,  ,  );


--K1L19 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[23]~1375
K1L19 = K1_dbs_latent_8_reg_segment_2[7] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[23] ) # !K1_dbs_latent_8_reg_segment_2[7] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[23]) );


--K1L29 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[23]~1376
K1L29 = K1L19 & ( !PD1L42 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[23]) # PD1L42 & (!CB1L34 # BB1_za_data[23]) );


--K1L39 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[23]~1377
K1L39 = K1L29 & ( !L1L8 # !L1L81 & (ZC1_q_a[23]) # L1L81 & CC1_oci_reg_01_addressed );


--H1L75 is std_2s60:inst|cpu:the_cpu|D_ctrl_shift_rot_right~48
H1L75 = AMPP_FUNCTION(!H1_D_iw[14], !H1L35);


--H1_D_op_mulxss is std_2s60:inst|cpu:the_cpu|D_op_mulxss
H1_D_op_mulxss = AMPP_FUNCTION(!H1L55, !H1L25);


--NC1L56 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr~19
NC1L56 = AMPP_FUNCTION(!FC1_resetrequest, !L1L42, !NC1_MonWr);


--PC1L751 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|take_action_ocimem_b~27
PC1L751 = AMPP_FUNCTION(!PC1L45Q, !PC1_jxdr, !PC1_ir[1], !PC1_ir[0]);


--PC1L84Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[29]~reg0
PC1L84Q = AMPP_FUNCTION(A1L8, PC1_sr[29], PC1L95);


--NC1_MonAReg[10] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[10]
NC1_MonAReg[10] = AMPP_FUNCTION(VD1__clk0, NC1L99, PC1L63Q, !D1L2, PC1L651, NC1L3);


--NC1L74 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[31]~815
NC1L74 = AMPP_FUNCTION(!PC1L751, !NC1_MonAReg[10]);


--NC1_MonRd1 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd1
NC1_MonRd1 = AMPP_FUNCTION(VD1__clk0, NC1_MonRd, !D1L2);


--NC1L41 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[0]~816
NC1L41 = AMPP_FUNCTION(!PC1L551, !PC1L751, !NC1_MonRd1);


--NC1L76 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~137
NC1L76 = AMPP_FUNCTION(!NC1_MonAReg[2]);

--NC1L86 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~138
NC1L86 = AMPP_FUNCTION(!NC1_MonAReg[2]);


--PC1L54Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[26]~reg0
PC1L54Q = AMPP_FUNCTION(A1L8, PC1_sr[26], PC1L95);


--NC1L3 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[2]~109
NC1L3 = AMPP_FUNCTION(!PC1L551, !PC1L751);


--NC1L17 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~141
NC1L17 = AMPP_FUNCTION(!NC1_MonAReg[3], NC1L86);

--NC1L27 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~142
NC1L27 = AMPP_FUNCTION(!NC1_MonAReg[3], NC1L86);


--PC1L64Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[27]~reg0
PC1L64Q = AMPP_FUNCTION(A1L8, PC1_sr[27], PC1L95);


--NC1L57 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~145
NC1L57 = AMPP_FUNCTION(!NC1_MonAReg[4], NC1L27);

--NC1L67 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~146
NC1L67 = AMPP_FUNCTION(!NC1_MonAReg[4], NC1L27);


--PC1L74Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[28]~reg0
PC1L74Q = AMPP_FUNCTION(A1L8, PC1_sr[28], PC1L95);


--NC1L97 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~149
NC1L97 = AMPP_FUNCTION(!NC1_MonAReg[5], NC1L67);

--NC1L08 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~150
NC1L08 = AMPP_FUNCTION(!NC1_MonAReg[5], NC1L67);


--NC1L38 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~153
NC1L38 = AMPP_FUNCTION(!NC1_MonAReg[6], NC1L08);

--NC1L48 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~154
NC1L48 = AMPP_FUNCTION(!NC1_MonAReg[6], NC1L08);


--PC1L94Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[30]~reg0
PC1L94Q = AMPP_FUNCTION(A1L8, PC1_sr[30], PC1L95);


--NC1L78 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~157
NC1L78 = AMPP_FUNCTION(!NC1_MonAReg[7], NC1L48);

--NC1L88 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~158
NC1L88 = AMPP_FUNCTION(!NC1_MonAReg[7], NC1L48);


--PC1L05Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[31]~reg0
PC1L05Q = AMPP_FUNCTION(A1L8, PC1_sr[31], PC1L95);


--NC1L19 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~161
NC1L19 = AMPP_FUNCTION(!NC1_MonAReg[8], NC1L88);

--NC1L29 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~162
NC1L29 = AMPP_FUNCTION(!NC1_MonAReg[8], NC1L88);


--PC1L15Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[32]~reg0
PC1L15Q = AMPP_FUNCTION(A1L8, PC1_sr[32], PC1L95);


--NC1L59 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~165
NC1L59 = AMPP_FUNCTION(!NC1_MonAReg[9], NC1L29);

--NC1L69 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~166
NC1L69 = AMPP_FUNCTION(!NC1_MonAReg[9], NC1L29);


--PC1L25Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[33]~reg0
PC1L25Q = AMPP_FUNCTION(A1L8, PC1_sr[33], PC1L95);


--AD1L54Q is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_ena~reg0
AD1L54Q = AMPP_FUNCTION(VD1__clk0, AD1L44, E1_data_out);


--R1L6 is std_2s60:inst|jtag_uart:the_jtag_uart|ac~65
R1L6 = AD1L54Q # !AD1L54Q & ( R1_ac & (!H1_M_st_data[10] # !R1L77) # AD1L74Q );


--P1_period_l_wr_strobe is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_wr_strobe
P1_period_l_wr_strobe = RD1L43 & P1L072;


--P1_period_h_wr_strobe is std_2s60:inst|high_res_timer:the_high_res_timer|period_h_wr_strobe
P1_period_h_wr_strobe = H1_M_alu_result[2] & RD1L03 & P1L072;


--P1L323 is std_2s60:inst|high_res_timer:the_high_res_timer|snap_strobe~16
P1L323 = !H1_M_alu_result[3] & H1_M_alu_result[4] & P1L072;


--FB1_period_l_wr_strobe is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_wr_strobe
FB1_period_l_wr_strobe = RD1L43 & FB1L862;


--FB1_period_h_wr_strobe is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_h_wr_strobe
FB1_period_h_wr_strobe = H1_M_alu_result[2] & RD1L03 & FB1L862;


--FB1L123 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|snap_strobe~22
FB1L123 = !H1_M_alu_result[3] & H1_M_alu_result[4] & FB1L862;


--PC1L23Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[13]~reg0
PC1L23Q = AMPP_FUNCTION(A1L8, PC1_sr[13], PC1L95);


--R1_wr_rfifo is std_2s60:inst|jtag_uart:the_jtag_uart|wr_rfifo
R1_wr_rfifo = !GD1_b_full & AD1L54Q;


--R1L17 is std_2s60:inst|jtag_uart:the_jtag_uart|fifo_rd~28
R1L17 = !H1_M_alu_result[2] & H1_d_read & R1L86 & GD1_b_non_empty;


--AD1_wdata[2] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]
AD1_wdata[2] = AMPP_FUNCTION(A1L5, AD1_td_shift[6], !D1L2, AD1L08);


--JD2_safe_q[0] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[0]
JD2_safe_q[0] = DFFEAS(JD2_counter_comb_bita0, VD1__clk0,  ,  , R1_wr_rfifo,  ,  ,  ,  );


--JD2_safe_q[1] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[1]
JD2_safe_q[1] = DFFEAS(JD2_counter_comb_bita1, VD1__clk0,  ,  , R1_wr_rfifo,  ,  ,  ,  );


--JD2_safe_q[2] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[2]
JD2_safe_q[2] = DFFEAS(JD2_counter_comb_bita2, VD1__clk0,  ,  , R1_wr_rfifo,  ,  ,  ,  );


--JD2_safe_q[3] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[3]
JD2_safe_q[3] = DFFEAS(JD2_counter_comb_bita3, VD1__clk0,  ,  , R1_wr_rfifo,  ,  ,  ,  );


--JD2_safe_q[4] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[4]
JD2_safe_q[4] = DFFEAS(JD2_counter_comb_bita4, VD1__clk0,  ,  , R1_wr_rfifo,  ,  ,  ,  );


--JD2_safe_q[5] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[5]
JD2_safe_q[5] = DFFEAS(JD2_counter_comb_bita5, VD1__clk0,  ,  , R1_wr_rfifo,  ,  ,  ,  );


--JD1_safe_q[0] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[0]
JD1_safe_q[0] = DFFEAS(JD1_counter_comb_bita0, VD1__clk0,  ,  , R1L17,  ,  ,  ,  );


--JD1_safe_q[1] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[1]
JD1_safe_q[1] = DFFEAS(JD1_counter_comb_bita1, VD1__clk0,  ,  , R1L17,  ,  ,  ,  );


--JD1_safe_q[2] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[2]
JD1_safe_q[2] = DFFEAS(JD1_counter_comb_bita2, VD1__clk0,  ,  , R1L17,  ,  ,  ,  );


--JD1_safe_q[3] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[3]
JD1_safe_q[3] = DFFEAS(JD1_counter_comb_bita3, VD1__clk0,  ,  , R1L17,  ,  ,  ,  );


--JD1_safe_q[4] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[4]
JD1_safe_q[4] = DFFEAS(JD1_counter_comb_bita4, VD1__clk0,  ,  , R1L17,  ,  ,  ,  );


--JD1_safe_q[5] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[5]
JD1_safe_q[5] = DFFEAS(JD1_counter_comb_bita5, VD1__clk0,  ,  , R1L17,  ,  ,  ,  );


--R1L27 is std_2s60:inst|jtag_uart:the_jtag_uart|fifo_rd~29
R1L27 = !H1_M_alu_result[2] & H1_d_read & R1L86;


--SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]
SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] = DFFEAS(SD1L69, VD1__clk0, !E1_data_out,  , SD1L601,  ,  ,  ,  );


--SD1_delayed_unxrx_in_processxx3 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|delayed_unxrx_in_processxx3
SD1_delayed_unxrx_in_processxx3 = DFFEAS(SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]
SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] = DFFEAS(SD1L39, VD1__clk0, !E1_data_out,  , SD1L601,  ,  ,  ,  );


--SD1_got_new_char is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|got_new_char
SD1_got_new_char = SD1_delayed_unxrx_in_processxx3 & !SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0];


--SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]
SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] = DFFEAS(SD1L99, VD1__clk0, !E1_data_out,  , SD1L601,  ,  ,  ,  );


--SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]
SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] = DFFEAS(SD1L59, VD1__clk0, !E1_data_out,  , SD1L601,  ,  ,  ,  );


--SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]
SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] = DFFEAS(SD1L201, VD1__clk0, !E1_data_out,  , SD1L601,  ,  ,  ,  );


--SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]
SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] = DFFEAS(SD1L79, VD1__clk0, !E1_data_out,  , SD1L601,  ,  ,  ,  );


--SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]
SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] = DFFEAS(SD1L001, VD1__clk0, !E1_data_out,  , SD1L601,  ,  ,  ,  );


--SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]
SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] = DFFEAS(SD1L89, VD1__clk0, !E1_data_out,  , SD1L601,  ,  ,  ,  );


--SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]
SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] = DFFEAS(SD1L101, VD1__clk0, !E1_data_out,  , SD1L601,  ,  ,  ,  );


--SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]
SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] = DFFEAS(SD1L49, VD1__clk0, !E1_data_out,  , SD1L601,  ,  ,  ,  );


--SD1L77 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|reduce_or~19
SD1L77 = SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] & SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] # !SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] & SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] & !SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] # !SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] & !SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] & ( SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] );


--SD1L67 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|reduce_or~0
SD1L67 = SD1L77 # !SD1L77 & ( SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] );


--RD1L35 is std_2s60:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|status_wr_strobe~11
RD1L35 = H1_d_write & H1_M_alu_result[6] & LB1L2 & RD1L43;


--SD1L86 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|break_detect~39
SD1L86 = !RD1L35 & (SD1_got_new_char & !SD1L67 # SD1_break_detect);


--PC1L42Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[5]~reg0
PC1L42Q = AMPP_FUNCTION(A1L8, PC1_sr[5], PC1L95);


--NC1L301 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cfgdout[2]~38
NC1L301 = AMPP_FUNCTION(!NC1_MonAReg[2], !NC1_MonAReg[3], !NC1_MonAReg[4]);


--NC1L84 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~817
NC1L84 = AMPP_FUNCTION(!PC1L42Q, !ZC1_q_b[2], !NC1L301, !PC1L751, !NC1_MonAReg[10]);


--R1_fifo_wr is std_2s60:inst|jtag_uart:the_jtag_uart|fifo_wr
R1_fifo_wr = DFFEAS(R1L57, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--KD2_counter_comb_bita0 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita0
KD2_counter_comb_bita0_adder_eqn = ( KD2_safe_q[0] ) + ( VCC ) + ( GND );
KD2_counter_comb_bita0 = SUM(KD2_counter_comb_bita0_adder_eqn);

--KD2L3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita0~COUT
KD2L3_adder_eqn = ( KD2_safe_q[0] ) + ( VCC ) + ( GND );
KD2L3 = CARRY(KD2L3_adder_eqn);


--KD2_counter_comb_bita1 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita1
KD2_counter_comb_bita1_adder_eqn = ( !R1_fifo_wr ) + ( KD2_safe_q[1] ) + ( KD2L3 );
KD2_counter_comb_bita1 = SUM(KD2_counter_comb_bita1_adder_eqn);

--KD2L7 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita1~COUT
KD2L7_adder_eqn = ( !R1_fifo_wr ) + ( KD2_safe_q[1] ) + ( KD2L3 );
KD2L7 = CARRY(KD2L7_adder_eqn);


--KD2_counter_comb_bita2 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita2
KD2_counter_comb_bita2_adder_eqn = ( !R1_fifo_wr ) + ( KD2_safe_q[2] ) + ( KD2L7 );
KD2_counter_comb_bita2 = SUM(KD2_counter_comb_bita2_adder_eqn);

--KD2L11 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita2~COUT
KD2L11_adder_eqn = ( !R1_fifo_wr ) + ( KD2_safe_q[2] ) + ( KD2L7 );
KD2L11 = CARRY(KD2L11_adder_eqn);


--GD2_b_non_empty is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
GD2_b_non_empty = DFFEAS(GD2L9, VD1__clk0,  ,  ,  ,  ,  ,  ,  );


--R1_r_val is std_2s60:inst|jtag_uart:the_jtag_uart|r_val
R1_r_val = DFFEAS(R1_rd_wfifo, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--AD1_r_ena1 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|r_ena1
AD1_r_ena1 = AMPP_FUNCTION(VD1__clk0, AD1L22, E1_data_out);


--R1_rd_wfifo is std_2s60:inst|jtag_uart:the_jtag_uart|rd_wfifo
R1_rd_wfifo = !AD1_rvalid0 & GD2_b_non_empty & (!R1_r_val # !AD1_r_ena1);


--GD2L1 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|_~28
GD2L1 = !R1_fifo_wr $ !R1_rd_wfifo;


--KD1_counter_comb_bita0 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita0
KD1_counter_comb_bita0_adder_eqn = ( KD1_safe_q[0] ) + ( VCC ) + ( GND );
KD1_counter_comb_bita0 = SUM(KD1_counter_comb_bita0_adder_eqn);

--KD1L3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita0~COUT
KD1L3_adder_eqn = ( KD1_safe_q[0] ) + ( VCC ) + ( GND );
KD1L3 = CARRY(KD1L3_adder_eqn);


--KD1_counter_comb_bita1 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita1
KD1_counter_comb_bita1_adder_eqn = ( !R1_wr_rfifo ) + ( KD1_safe_q[1] ) + ( KD1L3 );
KD1_counter_comb_bita1 = SUM(KD1_counter_comb_bita1_adder_eqn);

--KD1L7 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita1~COUT
KD1L7_adder_eqn = ( !R1_wr_rfifo ) + ( KD1_safe_q[1] ) + ( KD1L3 );
KD1L7 = CARRY(KD1L7_adder_eqn);


--KD1_counter_comb_bita2 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita2
KD1_counter_comb_bita2_adder_eqn = ( !R1_wr_rfifo ) + ( KD1_safe_q[2] ) + ( KD1L7 );
KD1_counter_comb_bita2 = SUM(KD1_counter_comb_bita2_adder_eqn);

--KD1L11 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita2~COUT
KD1L11_adder_eqn = ( !R1_wr_rfifo ) + ( KD1_safe_q[2] ) + ( KD1L7 );
KD1L11 = CARRY(KD1L11_adder_eqn);


--GD1L1 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|_~28
GD1L1 = !R1_wr_rfifo $ !R1L17;


--NC1L94 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~818
NC1L94 = AMPP_FUNCTION(!NC1_MonAReg[2], !NC1_MonAReg[3], !NC1_MonAReg[4]);


--NC1L81 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[3]~819
NC1L81 = AMPP_FUNCTION(!NC1_MonAReg[3], !NC1_MonAReg[4], !PC1L751, !NC1_MonAReg[10]);


--NC1L05 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~820
NC1L05 = AMPP_FUNCTION(!PC1L04Q, !ZC1_q_b[18], !NC1L74, !NC1L94, !NC1L81);


--K1L901 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[29]~1378
K1L901 = N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( N1_incoming_ext_ram_bus_data[29] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[5]) ) # !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( !N1_incoming_ext_ram_bus_data[29] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[5]) # N1_incoming_ext_ram_bus_data[29] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[5]) );


--K1L011 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[29]~1379
K1L011 = K1L901 & ( !PD1L03 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[29]) # PD1L03 & (!CB1L34 # BB1_za_data[29]) );


--K1L111 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[29]~1380
K1L111 = K1L011 & ( !L1L8 # !L1L81 & (ZC1_q_a[29]) # L1L81 & CC1_oci_reg_01_addressed );


--K1L301 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[27]~1381
K1L301 = N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( N1_incoming_ext_ram_bus_data[27] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[3]) ) # !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( !N1_incoming_ext_ram_bus_data[27] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[3]) # N1_incoming_ext_ram_bus_data[27] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[3]) );


--K1L401 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[27]~1382
K1L401 = K1L301 & ( !PD1L82 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[27]) # PD1L82 & (!CB1L34 # BB1_za_data[27]) );


--K1L501 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[27]~1383
K1L501 = K1L401 & ( !L1L8 # !L1L81 & (ZC1_q_a[27]) # L1L81 & CC1_oci_reg_01_addressed );


--K1L211 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[30]~1384
K1L211 = N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( N1_incoming_ext_ram_bus_data[30] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[6]) ) # !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( !N1_incoming_ext_ram_bus_data[30] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[6]) # N1_incoming_ext_ram_bus_data[30] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[6]) );


--K1L311 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[30]~1385
K1L311 = K1L211 & ( !PD1L13 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[30]) # PD1L13 & (!CB1L34 # BB1_za_data[30]) );


--K1L411 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[30]~1386
K1L411 = K1L311 & ( !L1L8 # !L1L81 & (ZC1_q_a[30]) # L1L81 & CC1_oci_reg_01_addressed );


--K1L511 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[31]~1387
K1L511 = N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( N1_incoming_ext_ram_bus_data[31] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[7]) ) # !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( !N1_incoming_ext_ram_bus_data[31] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[7]) # N1_incoming_ext_ram_bus_data[31] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[7]) );


--K1L611 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[31]~1388
K1L611 = K1L511 & ( !PD1L23 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[31]) # PD1L23 & (!CB1L34 # BB1_za_data[31]) );


--K1L711 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[31]~1389
K1L711 = K1L611 & ( !L1L8 # !L1L81 & (ZC1_q_a[31]) # L1L81 & CC1_oci_reg_01_addressed );


--K1L601 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[28]~1390
K1L601 = N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( N1_incoming_ext_ram_bus_data[28] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[4]) ) # !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] & ( !N1_incoming_ext_ram_bus_data[28] & !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[4]) # N1_incoming_ext_ram_bus_data[28] & (!M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] # M1_incoming_ext_flash_bus_data[4]) );


--K1L701 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[28]~1391
K1L701 = K1L601 & ( !PD1L92 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[28]) # PD1L92 & (!CB1L34 # BB1_za_data[28]) );


--K1L801 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[28]~1392
K1L801 = K1L701 & ( !L1L8 # !L1L81 & (ZC1_q_a[28]) # L1L81 & CC1_oci_reg_01_addressed );


--K1_dbs_latent_8_reg_segment_1[0] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_1[0]
K1_dbs_latent_8_reg_segment_1[0] = DFFEAS(M1_incoming_ext_flash_bus_data[0], VD1__clk0, !E1_data_out,  , K1L3,  ,  ,  ,  );


--K1L64 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[8]~1393
K1L64 = K1_dbs_latent_8_reg_segment_1[0] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[8] ) # !K1_dbs_latent_8_reg_segment_1[0] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[8]) );


--K1L74 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[8]~1394
K1L74 = K1L64 & ( !PD1L9 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[8]) # PD1L9 & (!CB1L34 # BB1_za_data[8]) );


--K1L84 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[8]~1395
K1L84 = K1L74 & ( !L1L8 # !L1L81 & (ZC1_q_a[8]) # L1L81 & CC1_oci_reg_01_addressed );


--PC1L13Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[12]~reg0
PC1L13Q = AMPP_FUNCTION(A1L8, PC1_sr[12], PC1L95);


--NC1L201 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cfgdout[1]~39
NC1L201 = AMPP_FUNCTION(!NC1_MonAReg[2], !NC1_MonAReg[3], !NC1_MonAReg[4]);


--NC1L15 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~821
NC1L15 = AMPP_FUNCTION(!PC1L13Q, !ZC1_q_b[9], !NC1L201, !PC1L751, !NC1_MonAReg[10]);


--AD1_wdata[1] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]
AD1_wdata[1] = AMPP_FUNCTION(A1L5, AD1_td_shift[5], !D1L2, AD1L08);


--SD1L47 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|framing_error~92
SD1L47 = !RD1L35 & ( SD1_got_new_char & !SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] & SD1L67 # SD1_framing_error );


--FB1_force_reload is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|force_reload
FB1_force_reload = DFFEAS(FB1L091, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--FB1L831 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_running~82
FB1L831 = FB1_counter_is_running & !FB1_force_reload & (!FB1_counter_is_zero # FB1_control_register[1]);


--FB1L931 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_is_running~83
FB1L931 = !FB1_control_wr_strobe & (FB1L831) # FB1_control_wr_strobe & (!H1_M_st_data[3] & FB1L831 # H1_M_st_data[2]);


--P1_force_reload is std_2s60:inst|high_res_timer:the_high_res_timer|force_reload
P1_force_reload = DFFEAS(P1L091, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--P1L831 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_running~82
P1L831 = P1_counter_is_running & !P1_force_reload & (!P1_counter_is_zero # P1_control_register[1]);


--P1L931 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_is_running~83
P1L931 = !P1_control_wr_strobe & (P1L831) # P1_control_wr_strobe & (!H1_M_st_data[3] & P1L831 # H1_M_st_data[2]);


--PC1_sr[25] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[25]
PC1_sr[25] = AMPP_FUNCTION(A1L5, PC1L721, !D1L2, PC1L29);


--PC1L32Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[4]~reg0
PC1L32Q = AMPP_FUNCTION(A1L8, PC1_sr[4], PC1L95);


--NC1L25 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~822
NC1L25 = AMPP_FUNCTION(!PC1L32Q, !ZC1_q_b[1], !NC1L201, !PC1L751, !NC1_MonAReg[10]);


--K1_dbs_latent_8_reg_segment_0[7] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_0[7]
K1_dbs_latent_8_reg_segment_0[7] = DFFEAS(M1_incoming_ext_flash_bus_data[7], VD1__clk0, !E1_data_out,  , K1L2,  ,  ,  ,  );


--K1L34 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[7]~1396
K1L34 = K1_dbs_latent_8_reg_segment_0[7] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[7] ) # !K1_dbs_latent_8_reg_segment_0[7] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[7]) );


--K1L44 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[7]~1397
K1L44 = K1L34 & ( !PD1L8 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[7]) # PD1L8 & (!CB1L34 # BB1_za_data[7]) );


--K1L54 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[7]~1398
K1L54 = K1L44 & ( !L1L8 # !L1L81 & (ZC1_q_a[7]) # L1L81 & CC1_oci_reg_01_addressed );


--NC1L501 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|reduce_nor~0
NC1L501 = AMPP_FUNCTION(!NC1_MonAReg[2], !NC1_MonAReg[3], !NC1_MonAReg[4]);


--NC1L35 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~823
NC1L35 = AMPP_FUNCTION(!PC1L64Q, !ZC1_q_b[24], !NC1L501, !PC1L751, !NC1_MonAReg[10]);


--SD1L09 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_overrun~39
SD1L09 = !RD1L35 & (SD1_rx_char_ready & SD1_got_new_char # SD1_rx_overrun);


--LB1_d1_reasons_to_wait is std_2s60:inst|uart1_s1_arbitrator:the_uart1_s1|d1_reasons_to_wait
LB1_d1_reasons_to_wait = DFFEAS(LB1L4, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--TD1L47 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_wr_strobe_onset~14
TD1L47 = !LB1_d1_reasons_to_wait & ( !H1_M_alu_result[5] & H1_d_write & V1L1 & RD1L23 );


--TD1L96 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_overrun~39
TD1L96 = !RD1L35 & (TD1_tx_ready & TD1L47 # TD1_tx_overrun);


--PC1L03Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[11]~reg0
PC1L03Q = AMPP_FUNCTION(A1L8, PC1_sr[11], PC1L95);


--AD1_wdata[0] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]
AD1_wdata[0] = AMPP_FUNCTION(A1L5, altera_internal_jtag, !D1L2, AD1L87);


--PC1L22Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[3]~reg0
PC1L22Q = AMPP_FUNCTION(A1L8, PC1_sr[3], PC1L95);


--K1_dbs_latent_8_reg_segment_0[6] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_0[6]
K1_dbs_latent_8_reg_segment_0[6] = DFFEAS(M1_incoming_ext_flash_bus_data[6], VD1__clk0, !E1_data_out,  , K1L2,  ,  ,  ,  );


--K1L04 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[6]~1399
K1L04 = K1_dbs_latent_8_reg_segment_0[6] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[6] ) # !K1_dbs_latent_8_reg_segment_0[6] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[6]) );


--K1L14 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[6]~1400
K1L14 = K1L04 & (!Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register # PD1L7);


--K1L24 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[6]~1401
K1L24 = K1L14 & ( !L1L8 & (!CB1L34 # BB1_za_data[6]) # L1L8 & K1L121 & (!CB1L34 # BB1_za_data[6]) );


--K1_dbs_latent_8_reg_segment_2[5] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_2[5]
K1_dbs_latent_8_reg_segment_2[5] = DFFEAS(M1_incoming_ext_flash_bus_data[5], VD1__clk0, !E1_data_out,  , K1L4,  ,  ,  ,  );


--K1L58 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[21]~1402
K1L58 = K1_dbs_latent_8_reg_segment_2[5] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[21] ) # !K1_dbs_latent_8_reg_segment_2[5] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[21]) );


--K1L68 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[21]~1403
K1L68 = K1L58 & ( !PD1L22 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[21]) # PD1L22 & (!CB1L34 # BB1_za_data[21]) );


--K1L78 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[21]~1404
K1L78 = K1L68 & ( !L1L8 # !L1L81 & (ZC1_q_a[21]) # L1L81 & CC1_oci_reg_01_addressed );


--NC1L45 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~824
NC1L45 = AMPP_FUNCTION(!PC1L94Q, !ZC1_q_b[27], !NC1L301, !PC1L751, !NC1_MonAReg[10]);


--PC1L33Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[14]~reg0
PC1L33Q = AMPP_FUNCTION(A1L8, PC1_sr[14], PC1L95);


--NC1L55 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~825
NC1L55 = AMPP_FUNCTION(!PC1L33Q, !ZC1_q_b[11], !NC1L201, !PC1L751, !NC1_MonAReg[10]);


--AD1_wdata[3] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]
AD1_wdata[3] = AMPP_FUNCTION(A1L5, AD1_td_shift[7], !D1L2, AD1L08);


--PC1L52Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[6]~reg0
PC1L52Q = AMPP_FUNCTION(A1L8, PC1_sr[6], PC1L95);


--NC1L65 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~826
NC1L65 = AMPP_FUNCTION(!PC1L52Q, !ZC1_q_b[3], !NC1L301, !NC1L501, !NC1L81, !NC1L74);


--KD2_counter_comb_bita3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita3
KD2_counter_comb_bita3_adder_eqn = ( !R1_fifo_wr ) + ( KD2_safe_q[3] ) + ( KD2L11 );
KD2_counter_comb_bita3 = SUM(KD2_counter_comb_bita3_adder_eqn);

--KD2L51 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita3~COUT
KD2L51_adder_eqn = ( !R1_fifo_wr ) + ( KD2_safe_q[3] ) + ( KD2L11 );
KD2L51 = CARRY(KD2L51_adder_eqn);


--KD1_counter_comb_bita3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita3
KD1_counter_comb_bita3_adder_eqn = ( !R1_wr_rfifo ) + ( KD1_safe_q[3] ) + ( KD1L11 );
KD1_counter_comb_bita3 = SUM(KD1_counter_comb_bita3_adder_eqn);

--KD1L51 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita3~COUT
KD1L51_adder_eqn = ( !R1_wr_rfifo ) + ( KD1_safe_q[3] ) + ( KD1L11 );
KD1L51 = CARRY(KD1L51_adder_eqn);


--K1_dbs_latent_8_reg_segment_1[1] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_1[1]
K1_dbs_latent_8_reg_segment_1[1] = DFFEAS(M1_incoming_ext_flash_bus_data[1], VD1__clk0, !E1_data_out,  , K1L3,  ,  ,  ,  );


--K1L94 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[9]~1405
K1L94 = K1_dbs_latent_8_reg_segment_1[1] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[9] ) # !K1_dbs_latent_8_reg_segment_1[1] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[9]) );


--K1L05 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[9]~1406
K1L05 = K1L94 & ( !PD1L01 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[9]) # PD1L01 & (!CB1L34 # BB1_za_data[9]) );


--K1L15 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[9]~1407
K1L15 = K1L05 & ( !L1L8 # !L1L81 & (ZC1_q_a[9]) # L1L81 & CC1_oci_reg_01_addressed );


--P1L2 is std_2s60:inst|high_res_timer:the_high_res_timer|add~519
P1L2_adder_eqn = ( P1_internal_counter[0] ) + ( VCC ) + ( GND );
P1L2 = SUM(P1L2_adder_eqn);

--P1L3 is std_2s60:inst|high_res_timer:the_high_res_timer|add~520
P1L3_adder_eqn = ( P1_internal_counter[0] ) + ( VCC ) + ( GND );
P1L3 = CARRY(P1L3_adder_eqn);


--P1L6 is std_2s60:inst|high_res_timer:the_high_res_timer|add~523
P1L6_adder_eqn = ( P1_internal_counter[1] ) + ( VCC ) + ( P1L3 );
P1L6 = SUM(P1L6_adder_eqn);

--P1L7 is std_2s60:inst|high_res_timer:the_high_res_timer|add~524
P1L7_adder_eqn = ( P1_internal_counter[1] ) + ( VCC ) + ( P1L3 );
P1L7 = CARRY(P1L7_adder_eqn);


--P1L01 is std_2s60:inst|high_res_timer:the_high_res_timer|add~527
P1L01_adder_eqn = ( P1_internal_counter[2] ) + ( VCC ) + ( P1L7 );
P1L01 = SUM(P1L01_adder_eqn);

--P1L11 is std_2s60:inst|high_res_timer:the_high_res_timer|add~528
P1L11_adder_eqn = ( P1_internal_counter[2] ) + ( VCC ) + ( P1L7 );
P1L11 = CARRY(P1L11_adder_eqn);


--P1L41 is std_2s60:inst|high_res_timer:the_high_res_timer|add~531
P1L41_adder_eqn = ( P1_internal_counter[3] ) + ( VCC ) + ( P1L11 );
P1L41 = SUM(P1L41_adder_eqn);

--P1L51 is std_2s60:inst|high_res_timer:the_high_res_timer|add~532
P1L51_adder_eqn = ( P1_internal_counter[3] ) + ( VCC ) + ( P1L11 );
P1L51 = CARRY(P1L51_adder_eqn);


--P1L81 is std_2s60:inst|high_res_timer:the_high_res_timer|add~535
P1L81_adder_eqn = ( P1_internal_counter[4] ) + ( VCC ) + ( P1L51 );
P1L81 = SUM(P1L81_adder_eqn);

--P1L91 is std_2s60:inst|high_res_timer:the_high_res_timer|add~536
P1L91_adder_eqn = ( P1_internal_counter[4] ) + ( VCC ) + ( P1L51 );
P1L91 = CARRY(P1L91_adder_eqn);


--P1L22 is std_2s60:inst|high_res_timer:the_high_res_timer|add~539
P1L22_adder_eqn = ( !P1_internal_counter[5] ) + ( VCC ) + ( P1L91 );
P1L22 = SUM(P1L22_adder_eqn);

--P1L32 is std_2s60:inst|high_res_timer:the_high_res_timer|add~540
P1L32_adder_eqn = ( !P1_internal_counter[5] ) + ( VCC ) + ( P1L91 );
P1L32 = CARRY(P1L32_adder_eqn);


--P1L62 is std_2s60:inst|high_res_timer:the_high_res_timer|add~543
P1L62_adder_eqn = ( P1_internal_counter[6] ) + ( VCC ) + ( P1L32 );
P1L62 = SUM(P1L62_adder_eqn);

--P1L72 is std_2s60:inst|high_res_timer:the_high_res_timer|add~544
P1L72_adder_eqn = ( P1_internal_counter[6] ) + ( VCC ) + ( P1L32 );
P1L72 = CARRY(P1L72_adder_eqn);


--P1L03 is std_2s60:inst|high_res_timer:the_high_res_timer|add~547
P1L03_adder_eqn = ( !P1_internal_counter[7] ) + ( VCC ) + ( P1L72 );
P1L03 = SUM(P1L03_adder_eqn);

--P1L13 is std_2s60:inst|high_res_timer:the_high_res_timer|add~548
P1L13_adder_eqn = ( !P1_internal_counter[7] ) + ( VCC ) + ( P1L72 );
P1L13 = CARRY(P1L13_adder_eqn);


--P1L43 is std_2s60:inst|high_res_timer:the_high_res_timer|add~551
P1L43_adder_eqn = ( P1_internal_counter[8] ) + ( VCC ) + ( P1L13 );
P1L43 = SUM(P1L43_adder_eqn);

--P1L53 is std_2s60:inst|high_res_timer:the_high_res_timer|add~552
P1L53_adder_eqn = ( P1_internal_counter[8] ) + ( VCC ) + ( P1L13 );
P1L53 = CARRY(P1L53_adder_eqn);


--P1L83 is std_2s60:inst|high_res_timer:the_high_res_timer|add~555
P1L83_adder_eqn = ( !P1_internal_counter[9] ) + ( VCC ) + ( P1L53 );
P1L83 = SUM(P1L83_adder_eqn);

--P1L93 is std_2s60:inst|high_res_timer:the_high_res_timer|add~556
P1L93_adder_eqn = ( !P1_internal_counter[9] ) + ( VCC ) + ( P1L53 );
P1L93 = CARRY(P1L93_adder_eqn);


--P1L24 is std_2s60:inst|high_res_timer:the_high_res_timer|add~559
P1L24_adder_eqn = ( !P1_internal_counter[10] ) + ( VCC ) + ( P1L93 );
P1L24 = SUM(P1L24_adder_eqn);

--P1L34 is std_2s60:inst|high_res_timer:the_high_res_timer|add~560
P1L34_adder_eqn = ( !P1_internal_counter[10] ) + ( VCC ) + ( P1L93 );
P1L34 = CARRY(P1L34_adder_eqn);


--P1L64 is std_2s60:inst|high_res_timer:the_high_res_timer|add~563
P1L64_adder_eqn = ( P1_internal_counter[11] ) + ( VCC ) + ( P1L34 );
P1L64 = SUM(P1L64_adder_eqn);

--P1L74 is std_2s60:inst|high_res_timer:the_high_res_timer|add~564
P1L74_adder_eqn = ( P1_internal_counter[11] ) + ( VCC ) + ( P1L34 );
P1L74 = CARRY(P1L74_adder_eqn);


--P1L05 is std_2s60:inst|high_res_timer:the_high_res_timer|add~567
P1L05_adder_eqn = ( P1_internal_counter[12] ) + ( VCC ) + ( P1L74 );
P1L05 = SUM(P1L05_adder_eqn);

--P1L15 is std_2s60:inst|high_res_timer:the_high_res_timer|add~568
P1L15_adder_eqn = ( P1_internal_counter[12] ) + ( VCC ) + ( P1L74 );
P1L15 = CARRY(P1L15_adder_eqn);


--P1L45 is std_2s60:inst|high_res_timer:the_high_res_timer|add~571
P1L45_adder_eqn = ( P1_internal_counter[13] ) + ( VCC ) + ( P1L15 );
P1L45 = SUM(P1L45_adder_eqn);

--P1L55 is std_2s60:inst|high_res_timer:the_high_res_timer|add~572
P1L55_adder_eqn = ( P1_internal_counter[13] ) + ( VCC ) + ( P1L15 );
P1L55 = CARRY(P1L55_adder_eqn);


--P1L85 is std_2s60:inst|high_res_timer:the_high_res_timer|add~575
P1L85_adder_eqn = ( P1_internal_counter[14] ) + ( VCC ) + ( P1L55 );
P1L85 = SUM(P1L85_adder_eqn);

--P1L95 is std_2s60:inst|high_res_timer:the_high_res_timer|add~576
P1L95_adder_eqn = ( P1_internal_counter[14] ) + ( VCC ) + ( P1L55 );
P1L95 = CARRY(P1L95_adder_eqn);


--P1L26 is std_2s60:inst|high_res_timer:the_high_res_timer|add~579
P1L26_adder_eqn = ( !P1_internal_counter[15] ) + ( VCC ) + ( P1L95 );
P1L26 = SUM(P1L26_adder_eqn);

--P1L36 is std_2s60:inst|high_res_timer:the_high_res_timer|add~580
P1L36_adder_eqn = ( !P1_internal_counter[15] ) + ( VCC ) + ( P1L95 );
P1L36 = CARRY(P1L36_adder_eqn);


--P1L66 is std_2s60:inst|high_res_timer:the_high_res_timer|add~583
P1L66_adder_eqn = ( !P1_internal_counter[16] ) + ( VCC ) + ( P1L36 );
P1L66 = SUM(P1L66_adder_eqn);

--P1L76 is std_2s60:inst|high_res_timer:the_high_res_timer|add~584
P1L76_adder_eqn = ( !P1_internal_counter[16] ) + ( VCC ) + ( P1L36 );
P1L76 = CARRY(P1L76_adder_eqn);


--P1L07 is std_2s60:inst|high_res_timer:the_high_res_timer|add~587
P1L07_adder_eqn = ( P1_internal_counter[17] ) + ( VCC ) + ( P1L76 );
P1L07 = SUM(P1L07_adder_eqn);

--P1L17 is std_2s60:inst|high_res_timer:the_high_res_timer|add~588
P1L17_adder_eqn = ( P1_internal_counter[17] ) + ( VCC ) + ( P1L76 );
P1L17 = CARRY(P1L17_adder_eqn);


--P1L47 is std_2s60:inst|high_res_timer:the_high_res_timer|add~591
P1L47_adder_eqn = ( P1_internal_counter[18] ) + ( VCC ) + ( P1L17 );
P1L47 = SUM(P1L47_adder_eqn);

--P1L57 is std_2s60:inst|high_res_timer:the_high_res_timer|add~592
P1L57_adder_eqn = ( P1_internal_counter[18] ) + ( VCC ) + ( P1L17 );
P1L57 = CARRY(P1L57_adder_eqn);


--P1L87 is std_2s60:inst|high_res_timer:the_high_res_timer|add~595
P1L87_adder_eqn = ( P1_internal_counter[19] ) + ( VCC ) + ( P1L57 );
P1L87 = SUM(P1L87_adder_eqn);

--P1L97 is std_2s60:inst|high_res_timer:the_high_res_timer|add~596
P1L97_adder_eqn = ( P1_internal_counter[19] ) + ( VCC ) + ( P1L57 );
P1L97 = CARRY(P1L97_adder_eqn);


--P1L031 is std_2s60:inst|high_res_timer:the_high_res_timer|always0~1
P1L031 = P1_force_reload # P1_counter_is_zero;


--P1L921 is std_2s60:inst|high_res_timer:the_high_res_timer|always0~0
P1L921 = P1_force_reload # P1_counter_is_running;


--P1L422 is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter~461
P1L422 = !P1L031 & !P1L66 # P1L031 & (P1_period_h_register[0]);


--P1L28 is std_2s60:inst|high_res_timer:the_high_res_timer|add~599
P1L28_adder_eqn = ( P1_internal_counter[20] ) + ( VCC ) + ( P1L97 );
P1L28 = SUM(P1L28_adder_eqn);

--P1L38 is std_2s60:inst|high_res_timer:the_high_res_timer|add~600
P1L38_adder_eqn = ( P1_internal_counter[20] ) + ( VCC ) + ( P1L97 );
P1L38 = CARRY(P1L38_adder_eqn);


--P1L68 is std_2s60:inst|high_res_timer:the_high_res_timer|add~603
P1L68_adder_eqn = ( P1_internal_counter[21] ) + ( VCC ) + ( P1L38 );
P1L68 = SUM(P1L68_adder_eqn);

--P1L78 is std_2s60:inst|high_res_timer:the_high_res_timer|add~604
P1L78_adder_eqn = ( P1_internal_counter[21] ) + ( VCC ) + ( P1L38 );
P1L78 = CARRY(P1L78_adder_eqn);


--P1L09 is std_2s60:inst|high_res_timer:the_high_res_timer|add~607
P1L09_adder_eqn = ( P1_internal_counter[22] ) + ( VCC ) + ( P1L78 );
P1L09 = SUM(P1L09_adder_eqn);

--P1L19 is std_2s60:inst|high_res_timer:the_high_res_timer|add~608
P1L19_adder_eqn = ( P1_internal_counter[22] ) + ( VCC ) + ( P1L78 );
P1L19 = CARRY(P1L19_adder_eqn);


--P1L49 is std_2s60:inst|high_res_timer:the_high_res_timer|add~611
P1L49_adder_eqn = ( P1_internal_counter[23] ) + ( VCC ) + ( P1L19 );
P1L49 = SUM(P1L49_adder_eqn);

--P1L59 is std_2s60:inst|high_res_timer:the_high_res_timer|add~612
P1L59_adder_eqn = ( P1_internal_counter[23] ) + ( VCC ) + ( P1L19 );
P1L59 = CARRY(P1L59_adder_eqn);


--P1L89 is std_2s60:inst|high_res_timer:the_high_res_timer|add~615
P1L89_adder_eqn = ( P1_internal_counter[24] ) + ( VCC ) + ( P1L59 );
P1L89 = SUM(P1L89_adder_eqn);

--P1L99 is std_2s60:inst|high_res_timer:the_high_res_timer|add~616
P1L99_adder_eqn = ( P1_internal_counter[24] ) + ( VCC ) + ( P1L59 );
P1L99 = CARRY(P1L99_adder_eqn);


--P1L201 is std_2s60:inst|high_res_timer:the_high_res_timer|add~619
P1L201_adder_eqn = ( P1_internal_counter[25] ) + ( VCC ) + ( P1L99 );
P1L201 = SUM(P1L201_adder_eqn);

--P1L301 is std_2s60:inst|high_res_timer:the_high_res_timer|add~620
P1L301_adder_eqn = ( P1_internal_counter[25] ) + ( VCC ) + ( P1L99 );
P1L301 = CARRY(P1L301_adder_eqn);


--P1L601 is std_2s60:inst|high_res_timer:the_high_res_timer|add~623
P1L601_adder_eqn = ( P1_internal_counter[26] ) + ( VCC ) + ( P1L301 );
P1L601 = SUM(P1L601_adder_eqn);

--P1L701 is std_2s60:inst|high_res_timer:the_high_res_timer|add~624
P1L701_adder_eqn = ( P1_internal_counter[26] ) + ( VCC ) + ( P1L301 );
P1L701 = CARRY(P1L701_adder_eqn);


--P1L011 is std_2s60:inst|high_res_timer:the_high_res_timer|add~627
P1L011_adder_eqn = ( P1_internal_counter[27] ) + ( VCC ) + ( P1L701 );
P1L011 = SUM(P1L011_adder_eqn);

--P1L111 is std_2s60:inst|high_res_timer:the_high_res_timer|add~628
P1L111_adder_eqn = ( P1_internal_counter[27] ) + ( VCC ) + ( P1L701 );
P1L111 = CARRY(P1L111_adder_eqn);


--P1L411 is std_2s60:inst|high_res_timer:the_high_res_timer|add~631
P1L411_adder_eqn = ( P1_internal_counter[28] ) + ( VCC ) + ( P1L111 );
P1L411 = SUM(P1L411_adder_eqn);

--P1L511 is std_2s60:inst|high_res_timer:the_high_res_timer|add~632
P1L511_adder_eqn = ( P1_internal_counter[28] ) + ( VCC ) + ( P1L111 );
P1L511 = CARRY(P1L511_adder_eqn);


--P1L811 is std_2s60:inst|high_res_timer:the_high_res_timer|add~635
P1L811_adder_eqn = ( P1_internal_counter[29] ) + ( VCC ) + ( P1L511 );
P1L811 = SUM(P1L811_adder_eqn);

--P1L911 is std_2s60:inst|high_res_timer:the_high_res_timer|add~636
P1L911_adder_eqn = ( P1_internal_counter[29] ) + ( VCC ) + ( P1L511 );
P1L911 = CARRY(P1L911_adder_eqn);


--P1L221 is std_2s60:inst|high_res_timer:the_high_res_timer|add~639
P1L221_adder_eqn = ( P1_internal_counter[30] ) + ( VCC ) + ( P1L911 );
P1L221 = SUM(P1L221_adder_eqn);

--P1L321 is std_2s60:inst|high_res_timer:the_high_res_timer|add~640
P1L321_adder_eqn = ( P1_internal_counter[30] ) + ( VCC ) + ( P1L911 );
P1L321 = CARRY(P1L321_adder_eqn);


--P1L522 is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter~462
P1L522 = !P1L031 & !P1L24 # P1L031 & (P1_period_l_register[10]);


--P1L622 is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter~463
P1L622 = !P1L031 & !P1L83 # P1L031 & (P1_period_l_register[9]);


--P1L722 is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter~464
P1L722 = !P1L031 & !P1L22 # P1L031 & (P1_period_l_register[5]);


--P1L621 is std_2s60:inst|high_res_timer:the_high_res_timer|add~643
P1L621_adder_eqn = ( P1_internal_counter[31] ) + ( VCC ) + ( P1L321 );
P1L621 = SUM(P1L621_adder_eqn);


--P1L822 is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter~465
P1L822 = !P1L031 & !P1L03 # P1L031 & (P1_period_l_register[7]);


--P1L922 is std_2s60:inst|high_res_timer:the_high_res_timer|internal_counter~466
P1L922 = !P1L031 & !P1L26 # P1L031 & (P1_period_l_register[15]);


--BE1_w_anode18w[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_tqe:auto_generated|w_anode18w[3]
BE1_w_anode18w[3] = AMPP_FUNCTION(!D1_jtag_debug_mode_usr1, !WD8_Q[3], !WD8_Q[1], !D1_jtag_debug_mode_usr0, !WD8_Q[2]);


--BE1_w_anode28w[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_tqe:auto_generated|w_anode28w[3]
BE1_w_anode28w[3] = AMPP_FUNCTION(!D1_jtag_debug_mode_usr1, !WD8_Q[3], !WD8_Q[1], !D1_jtag_debug_mode_usr0, !WD8_Q[2]);


--PC1L4 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|Decoder~27
PC1L4 = AMPP_FUNCTION(!WD1_Q[1], !WD1_Q[0]);


--PC1_sr[37] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[37]
PC1_sr[37] = AMPP_FUNCTION(A1L5, PC1L821, !D1L2, PC1L411);


--PC1L221 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~983
PC1L221 = AMPP_FUNCTION(!PC1L7, !PC1_sr[37]);


--PC1L411 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[36]~984
PC1L411 = AMPP_FUNCTION(!PC1_ir[1], !PC1_ir[0], !PC1L7, !PC1L311);


--PC1L65Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[37]~reg0
PC1L65Q = AMPP_FUNCTION(A1L8, PC1_sr[37], PC1L95);


--PC1L55Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[36]~reg0
PC1L55Q = AMPP_FUNCTION(A1L8, PC1_sr[36], PC1L95);


--DC1L02 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[17]~242
DC1L02 = AMPP_FUNCTION(!PC1_jxdr, !PC1_ir[1], !PC1_ir[0]);


--DC1L12 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[17]~243
DC1L12 = AMPP_FUNCTION(!PC1L65Q, !PC1L55Q, !DC1L02);


--DC1_break_readreg[18] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[18]
DC1_break_readreg[18] = AMPP_FUNCTION(VD1__clk0, PC1L73Q, !D1L2, DC1L12, DC1L02);


--PC1L321 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~985
PC1L321 = AMPP_FUNCTION(!NC1_MonDReg[18], !DC1_break_readreg[18], !PC1_sr[20], !PC1L78, !PC1L88);


--DC1_break_readreg[17] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[17]
DC1_break_readreg[17] = AMPP_FUNCTION(VD1__clk0, PC1L63Q, !D1L2, DC1L12, DC1L02);


--PC1L421 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~986
PC1L421 = AMPP_FUNCTION(!NC1_MonDReg[17], !DC1_break_readreg[17], !PC1_sr[19], !PC1L78, !PC1L88);


--AE1L04 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~4
AE1L04 = AMPP_FUNCTION(!AE1_tms_cnt[2], !AE1_tms_cnt[0], !AE1_tms_cnt[1]);


--AE1L83 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~0
AE1L83 = AMPP_FUNCTION(!A1L7, !AE1_tms_cnt[0]);


--AE1L93 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~1
AE1L93 = AMPP_FUNCTION(!AE1_tms_cnt[0], !AE1_tms_cnt[1]);


--AE1_state[13] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]
AE1_state[13] = AMPP_FUNCTION(A1L5, AE1L82, A1L7);


--AE1L92 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~28
AE1L92 = AMPP_FUNCTION(!A1L7, !AE1_state[13]);


--GD1L2 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|_~58
GD1L2 = !KD1_safe_q[0] # KD1_safe_q[5] # KD1_safe_q[3] # KD1_safe_q[1];


--GD1L3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|_~59
GD1L3 = GD1L2 # R1_wr_rfifo # KD1_safe_q[4] # KD1_safe_q[2];


--GD1L9 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~93
GD1L9 = GD1L3 & ( AD1L54Q # GD1_b_full # GD1_b_non_empty ) # !GD1L3 & ( !GD1_b_non_empty & AD1L54Q # GD1_b_non_empty & (!R1L17) # GD1_b_full );


--PC1L43Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[15]~reg0
PC1L43Q = AMPP_FUNCTION(A1L8, PC1_sr[15], PC1L95);


--NC1L75 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~827
NC1L75 = AMPP_FUNCTION(!PC1L43Q, !ZC1_q_b[12], !NC1L201, !PC1L751, !NC1_MonAReg[10]);


--AD1_wdata[4] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]
AD1_wdata[4] = AMPP_FUNCTION(A1L5, AD1_td_shift[8], !D1L2, AD1L08);


--PC1L62Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[7]~reg0
PC1L62Q = AMPP_FUNCTION(A1L8, PC1_sr[7], PC1L95);


--NC1L85 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~828
NC1L85 = AMPP_FUNCTION(!PC1L62Q, !ZC1_q_b[4], !NC1L201, !PC1L751, !NC1_MonAReg[10]);


--KD2_counter_comb_bita4 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita4
KD2_counter_comb_bita4_adder_eqn = ( !R1_fifo_wr ) + ( KD2_safe_q[4] ) + ( KD2L51 );
KD2_counter_comb_bita4 = SUM(KD2_counter_comb_bita4_adder_eqn);

--KD2L91 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita4~COUT
KD2L91_adder_eqn = ( !R1_fifo_wr ) + ( KD2_safe_q[4] ) + ( KD2L51 );
KD2L91 = CARRY(KD2L91_adder_eqn);


--KD1_counter_comb_bita4 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita4
KD1_counter_comb_bita4_adder_eqn = ( !R1_wr_rfifo ) + ( KD1_safe_q[4] ) + ( KD1L51 );
KD1_counter_comb_bita4 = SUM(KD1_counter_comb_bita4_adder_eqn);

--KD1L91 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita4~COUT
KD1L91_adder_eqn = ( !R1_wr_rfifo ) + ( KD1_safe_q[4] ) + ( KD1L51 );
KD1L91 = CARRY(KD1L91_adder_eqn);


--K1_dbs_latent_8_reg_segment_1[2] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_1[2]
K1_dbs_latent_8_reg_segment_1[2] = DFFEAS(M1_incoming_ext_flash_bus_data[2], VD1__clk0, !E1_data_out,  , K1L3,  ,  ,  ,  );


--K1L25 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[10]~1408
K1L25 = K1_dbs_latent_8_reg_segment_1[2] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[10] ) # !K1_dbs_latent_8_reg_segment_1[2] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[10]) );


--K1L35 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[10]~1409
K1L35 = K1L25 & ( !PD1L11 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[10]) # PD1L11 & (!CB1L34 # BB1_za_data[10]) );


--K1L45 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[10]~1410
K1L45 = K1L35 & ( !L1L8 # !L1L81 & (ZC1_q_a[10]) # L1L81 & CC1_oci_reg_01_addressed );


--TD1L17 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_ready~34
TD1L17 = !TD1_do_load_shifter & TD1_tx_ready # TD1L47;


--SD1L19 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_rd_strobe_onset~19
SD1L19 = !H1_M_alu_result[5] & V1L1 & !LB1_d1_reasons_to_wait;


--SD1L97 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_char_ready~32
SD1L97 = SD1L19 & ( !H1_d_read & (SD1_got_new_char # SD1_rx_char_ready) # H1_d_read & !RD1L33 & (SD1_got_new_char # SD1_rx_char_ready) ) # !SD1L19 & ( SD1_got_new_char # SD1_rx_char_ready );


--NC1L95 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~829
NC1L95 = AMPP_FUNCTION(!PC1L15Q, !ZC1_q_b[29], !NC1L301, !PC1L751, !NC1_MonAReg[10]);


--GD2L3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_full~104
GD2L3 = KD2_safe_q[0] & KD2_safe_q[3] & KD2_safe_q[4] & R1_fifo_wr;


--GD2L4 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_full~105
GD2L4 = KD2_safe_q[2] & KD2_safe_q[1] & KD2_safe_q[5] & GD2_b_non_empty;


--GD2L5 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_full~106
GD2L5 = !R1_rd_wfifo & (GD2L3 & GD2L4 # GD2_b_full);


--PC1L53Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[16]~reg0
PC1L53Q = AMPP_FUNCTION(A1L8, PC1_sr[16], PC1L95);


--AD1_wdata[5] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]
AD1_wdata[5] = AMPP_FUNCTION(A1L5, AD1_td_shift[9], !D1L2, AD1L08);


--PC1L72Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[8]~reg0
PC1L72Q = AMPP_FUNCTION(A1L8, PC1_sr[8], PC1L95);


--NC1L06 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg~830
NC1L06 = AMPP_FUNCTION(!PC1L72Q, !ZC1_q_b[5], !NC1L501, !PC1L751, !NC1_MonAReg[10]);


--KD2_counter_comb_bita5 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita5
KD2_counter_comb_bita5_adder_eqn = ( !R1_fifo_wr ) + ( KD2_safe_q[5] ) + ( KD2L91 );
KD2_counter_comb_bita5 = SUM(KD2_counter_comb_bita5_adder_eqn);


--KD1_counter_comb_bita5 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw|counter_comb_bita5
KD1_counter_comb_bita5_adder_eqn = ( !R1_wr_rfifo ) + ( KD1_safe_q[5] ) + ( KD1L91 );
KD1_counter_comb_bita5 = SUM(KD1_counter_comb_bita5_adder_eqn);


--PC1L34Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[24]~reg0
PC1L34Q = AMPP_FUNCTION(A1L8, PC1_sr[24], PC1L95);


--R1L47 is std_2s60:inst|jtag_uart:the_jtag_uart|fifo_wr~32
R1L47 = !H1_M_alu_result[2] & !J1L662;


--PC1L63Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[17]~reg0
PC1L63Q = AMPP_FUNCTION(A1L8, PC1_sr[17], PC1L95);


--AD1_wdata[6] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]
AD1_wdata[6] = AMPP_FUNCTION(A1L5, AD1_td_shift[10], !D1L2, AD1L08);


--PC1L82Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[9]~reg0
PC1L82Q = AMPP_FUNCTION(A1L8, PC1_sr[9], PC1L95);


--GD1L5 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_full~54
GD1L5 = KD1_safe_q[0] & KD1_safe_q[3] & GD1_b_non_empty & KD1_safe_q[5];


--GD1L6 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_full~55
GD1L6 = KD1_safe_q[2] & KD1_safe_q[1] & KD1_safe_q[4] & AD1L54Q;


--GD1L7 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_full~56
GD1L7 = !R1L17 & (GD1L5 & GD1L6 # GD1_b_full);


--AD1_wdata[7] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]
AD1_wdata[7] = AMPP_FUNCTION(A1L5, altera_internal_jtag, !D1L2, AD1L08);


--PC1L92Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[10]~reg0
PC1L92Q = AMPP_FUNCTION(A1L8, PC1_sr[10], PC1L95);


--K1_dbs_latent_8_reg_segment_2[1] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_2[1]
K1_dbs_latent_8_reg_segment_2[1] = DFFEAS(M1_incoming_ext_flash_bus_data[1], VD1__clk0, !E1_data_out,  , K1L4,  ,  ,  ,  );


--K1L37 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[17]~1411
K1L37 = K1_dbs_latent_8_reg_segment_2[1] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[17] ) # !K1_dbs_latent_8_reg_segment_2[1] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[17]) );


--K1L47 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[17]~1412
K1L47 = K1L37 & ( !PD1L81 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[17]) # PD1L81 & (!CB1L34 # BB1_za_data[17]) );


--K1L57 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[17]~1413
K1L57 = K1L47 & ( !L1L8 # !L1L81 & (ZC1_q_a[17]) # L1L81 & CC1_oci_reg_01_addressed );


--K1_dbs_latent_8_reg_segment_2[4] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_2[4]
K1_dbs_latent_8_reg_segment_2[4] = DFFEAS(M1_incoming_ext_flash_bus_data[4], VD1__clk0, !E1_data_out,  , K1L4,  ,  ,  ,  );


--K1L28 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[20]~1414
K1L28 = K1_dbs_latent_8_reg_segment_2[4] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[20] ) # !K1_dbs_latent_8_reg_segment_2[4] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[20]) );


--K1L38 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[20]~1415
K1L38 = K1L28 & ( !PD1L12 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[20]) # PD1L12 & (!CB1L34 # BB1_za_data[20]) );


--K1L48 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[20]~1416
K1L48 = K1L38 & ( !L1L8 # !L1L81 & (ZC1_q_a[20]) # L1L81 & CC1_oci_reg_01_addressed );


--K1_dbs_latent_8_reg_segment_2[3] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_2[3]
K1_dbs_latent_8_reg_segment_2[3] = DFFEAS(M1_incoming_ext_flash_bus_data[3], VD1__clk0, !E1_data_out,  , K1L4,  ,  ,  ,  );


--K1L97 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[19]~1417
K1L97 = K1_dbs_latent_8_reg_segment_2[3] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[19] ) # !K1_dbs_latent_8_reg_segment_2[3] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[19]) );


--K1L08 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[19]~1418
K1L08 = K1L97 & ( !PD1L02 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[19]) # PD1L02 & (!CB1L34 # BB1_za_data[19]) );


--K1L18 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[19]~1419
K1L18 = K1L08 & ( !L1L8 # !L1L81 & (ZC1_q_a[19]) # L1L81 & CC1_oci_reg_01_addressed );


--K1_dbs_latent_8_reg_segment_2[2] is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_8_reg_segment_2[2]
K1_dbs_latent_8_reg_segment_2[2] = DFFEAS(M1_incoming_ext_flash_bus_data[2], VD1__clk0, !E1_data_out,  , K1L4,  ,  ,  ,  );


--K1L67 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[18]~1420
K1L67 = K1_dbs_latent_8_reg_segment_2[2] & ( !N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[18] ) # !K1_dbs_latent_8_reg_segment_2[2] & ( !M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1] & (!N1_cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register[1] & !N1_cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register[1] # N1_incoming_ext_ram_bus_data[18]) );


--K1L77 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[18]~1421
K1L77 = K1L67 & ( !PD1L91 & !Y1_cpu_instruction_master_read_data_valid_onchip_ram_64_kbytes_s1_shift_register & (!CB1L34 # BB1_za_data[18]) # PD1L91 & (!CB1L34 # BB1_za_data[18]) );


--K1L87 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_readdata[18]~1422
K1L87 = K1L77 & ( !L1L8 # !L1L81 & (ZC1_q_a[18]) # L1L81 & CC1_oci_reg_01_addressed );


--TD1L2 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~202
TD1L2_adder_eqn = ( TD1_baud_rate_counter[0] ) + ( VCC ) + ( GND );
TD1L2 = SUM(TD1L2_adder_eqn);

--TD1L3 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~203
TD1L3_adder_eqn = ( TD1_baud_rate_counter[0] ) + ( VCC ) + ( GND );
TD1L3 = CARRY(TD1L3_adder_eqn);


--TD1L6 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~206
TD1L6_adder_eqn = ( TD1_baud_rate_counter[1] ) + ( VCC ) + ( TD1L3 );
TD1L6 = SUM(TD1L6_adder_eqn);

--TD1L7 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~207
TD1L7_adder_eqn = ( TD1_baud_rate_counter[1] ) + ( VCC ) + ( TD1L3 );
TD1L7 = CARRY(TD1L7_adder_eqn);


--TD1L01 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~210
TD1L01_adder_eqn = ( TD1_baud_rate_counter[2] ) + ( VCC ) + ( TD1L7 );
TD1L01 = SUM(TD1L01_adder_eqn);

--TD1L11 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~211
TD1L11_adder_eqn = ( TD1_baud_rate_counter[2] ) + ( VCC ) + ( TD1L7 );
TD1L11 = CARRY(TD1L11_adder_eqn);


--TD1L14 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|always4~0
TD1L14 = TD1_baud_rate_counter_is_zero # TD1_do_load_shifter;


--TD1L65 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter~132
TD1L65 = TD1L14 # TD1L01;


--TD1L41 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~214
TD1L41_adder_eqn = ( TD1_baud_rate_counter[3] ) + ( VCC ) + ( TD1L11 );
TD1L41 = SUM(TD1L41_adder_eqn);

--TD1L51 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~215
TD1L51_adder_eqn = ( TD1_baud_rate_counter[3] ) + ( VCC ) + ( TD1L11 );
TD1L51 = CARRY(TD1L51_adder_eqn);


--TD1L81 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~218
TD1L81_adder_eqn = ( TD1_baud_rate_counter[4] ) + ( VCC ) + ( TD1L51 );
TD1L81 = SUM(TD1L81_adder_eqn);

--TD1L91 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~219
TD1L91_adder_eqn = ( TD1_baud_rate_counter[4] ) + ( VCC ) + ( TD1L51 );
TD1L91 = CARRY(TD1L91_adder_eqn);


--TD1L22 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~222
TD1L22_adder_eqn = ( TD1_baud_rate_counter[5] ) + ( VCC ) + ( TD1L91 );
TD1L22 = SUM(TD1L22_adder_eqn);

--TD1L32 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~223
TD1L32_adder_eqn = ( TD1_baud_rate_counter[5] ) + ( VCC ) + ( TD1L91 );
TD1L32 = CARRY(TD1L32_adder_eqn);


--TD1L62 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~226
TD1L62_adder_eqn = ( TD1_baud_rate_counter[6] ) + ( VCC ) + ( TD1L32 );
TD1L62 = SUM(TD1L62_adder_eqn);

--TD1L72 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~227
TD1L72_adder_eqn = ( TD1_baud_rate_counter[6] ) + ( VCC ) + ( TD1L32 );
TD1L72 = CARRY(TD1L72_adder_eqn);


--TD1L75 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter~133
TD1L75 = TD1L14 # TD1L62;


--TD1L85 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter~134
TD1L85 = TD1L14 # TD1L22;


--TD1L03 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~230
TD1L03_adder_eqn = ( TD1_baud_rate_counter[7] ) + ( VCC ) + ( TD1L72 );
TD1L03 = SUM(TD1L03_adder_eqn);

--TD1L13 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~231
TD1L13_adder_eqn = ( TD1_baud_rate_counter[7] ) + ( VCC ) + ( TD1L72 );
TD1L13 = CARRY(TD1L13_adder_eqn);


--TD1L43 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~234
TD1L43_adder_eqn = ( TD1_baud_rate_counter[8] ) + ( VCC ) + ( TD1L13 );
TD1L43 = SUM(TD1L43_adder_eqn);

--TD1L53 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~235
TD1L53_adder_eqn = ( TD1_baud_rate_counter[8] ) + ( VCC ) + ( TD1L13 );
TD1L53 = CARRY(TD1L53_adder_eqn);


--TD1L83 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|add~238
TD1L83_adder_eqn = ( TD1_baud_rate_counter[9] ) + ( VCC ) + ( TD1L53 );
TD1L83 = SUM(TD1L83_adder_eqn);


--TD1L95 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter~135
TD1L95 = TD1L14 # TD1L83;


--TD1L06 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter~136
TD1L06 = TD1L14 # TD1L43;


--AE1L72 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~22
AE1L72 = AMPP_FUNCTION(!AE1_state[14], !AE1_state[11], !AE1_state[10]);


--AE1L62 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~21
AE1L62 = AMPP_FUNCTION(!A1L7, !AE1_state[9]);


--LD2_q_b[7] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LD2_q_b[7]_PORT_A_data_in = H1_M_st_data[7];
LD2_q_b[7]_PORT_A_data_in_reg = DFFE(LD2_q_b[7]_PORT_A_data_in, LD2_q_b[7]_clock_0, , , LD2_q_b[7]_clock_enable_0);
LD2_q_b[7]_PORT_A_address = BUS(JD4_safe_q[0], JD4_safe_q[1], JD4_safe_q[2], JD4_safe_q[3], JD4_safe_q[4], JD4_safe_q[5]);
LD2_q_b[7]_PORT_A_address_reg = DFFE(LD2_q_b[7]_PORT_A_address, LD2_q_b[7]_clock_0, , , LD2_q_b[7]_clock_enable_0);
LD2_q_b[7]_PORT_B_address = BUS(JD3_safe_q[0], JD3_safe_q[1], JD3_safe_q[2], JD3_safe_q[3], JD3_safe_q[4], JD3_safe_q[5]);
LD2_q_b[7]_PORT_B_address_reg = DFFE(LD2_q_b[7]_PORT_B_address, LD2_q_b[7]_clock_1, , , LD2_q_b[7]_clock_enable_1);
LD2_q_b[7]_PORT_A_write_enable = VCC;
LD2_q_b[7]_PORT_A_write_enable_reg = DFFE(LD2_q_b[7]_PORT_A_write_enable, LD2_q_b[7]_clock_0, , , LD2_q_b[7]_clock_enable_0);
LD2_q_b[7]_PORT_B_read_enable = VCC;
LD2_q_b[7]_PORT_B_read_enable_reg = DFFE(LD2_q_b[7]_PORT_B_read_enable, LD2_q_b[7]_clock_1, , , LD2_q_b[7]_clock_enable_1);
LD2_q_b[7]_clock_0 = VD1__clk0;
LD2_q_b[7]_clock_1 = VD1__clk0;
LD2_q_b[7]_clock_enable_0 = R1_fifo_wr;
LD2_q_b[7]_clock_enable_1 = R1_rd_wfifo;
LD2_q_b[7]_PORT_B_data_out = MEMORY(LD2_q_b[7]_PORT_A_data_in_reg, , LD2_q_b[7]_PORT_A_address_reg, LD2_q_b[7]_PORT_B_address_reg, LD2_q_b[7]_PORT_A_write_enable_reg, LD2_q_b[7]_PORT_B_read_enable_reg, , , LD2_q_b[7]_clock_0, LD2_q_b[7]_clock_1, LD2_q_b[7]_clock_enable_0, LD2_q_b[7]_clock_enable_1, , );
LD2_q_b[7] = LD2_q_b[7]_PORT_B_data_out[0];


--AD1L12 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|r_ena~0
AD1L12 = AMPP_FUNCTION(!R1_r_val, !AD1_r_ena1);


--AD1_read_write1 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write1
AD1_read_write1 = AMPP_FUNCTION(VD1__clk0, AD1_read_write, E1_data_out);


--AD1_read_write2 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write2
AD1_read_write2 = AMPP_FUNCTION(VD1__clk0, AD1_read_write1, E1_data_out);


--AD1_read_req is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req
AD1_read_req = AMPP_FUNCTION(A1L5, AD1_td_shift[9], !D1L2, AD1L87);


--AD1_count[7] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[7]
AD1_count[7] = AMPP_FUNCTION(A1L5, AD1_count[6], !D1L2, !AE1_state[4], AD1L73);


--AD1_td_shift[3] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]
AD1_td_shift[3] = AMPP_FUNCTION(A1L5, AD1L86, !D1L2, AD1L73);


--AD1_rdata[0] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]
AD1_rdata[0] = AMPP_FUNCTION(VD1__clk0, LD2_q_b[0], E1_data_out, AD1L12);


--AD1L76 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~959
AD1L76 = AMPP_FUNCTION(!WD2_Q[0], !AD1_td_shift[3], !AD1_rdata[0], !AE1_state[4], !AD1_count[9]);


--AD1L88 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled~59
AD1L88 = AMPP_FUNCTION(!altera_internal_jtag, !R1_t_dav, !AD1_td_shift[10], !AD1_write_stalled);


--AD1L87 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]~7
AD1L87 = AMPP_FUNCTION(!AE1_state[4], !WD2_Q[0], !AD1_count[1], !AD1_state, !AD1L1);


--PC1L91Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[0]~reg0
PC1L91Q = AMPP_FUNCTION(A1L8, PC1_sr[0], PC1L95);


--DC1_break_readreg[1] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[1]
DC1_break_readreg[1] = AMPP_FUNCTION(VD1__clk0, PC1L02Q, !D1L2, DC1L12, DC1L02);


--PC1L521 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~987
PC1L521 = AMPP_FUNCTION(!NC1_MonDReg[1], !DC1_break_readreg[1], !PC1_ir[1], !PC1_ir[0]);


--PC1_sr[3] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[3]
PC1_sr[3] = AMPP_FUNCTION(A1L5, PC1L921, PC1_sr[4], !D1L2, PC1L7, PC1L311);


--XD1L73 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~394
XD1L73 = AMPP_FUNCTION(!XD1_word_counter[4], !XD1_word_counter[3], !XD1_word_counter[1], !XD1_word_counter[0], !XD1_word_counter[2]);


--XD1_WORD_SR[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]
XD1_WORD_SR[3] = AMPP_FUNCTION(A1L5, XD1L83, altera_internal_jtag, !XD1_clear_signal, AE1_state[4], D1L4);


--AE1L32 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~15
AE1L32 = AMPP_FUNCTION(!AE1_state[5], !AE1_state[6]);


--H1L44 is std_2s60:inst|cpu:the_cpu|D_ctrl_jmp_indirect~32
H1L44 = AMPP_FUNCTION(!H1_D_iw[16], !H1_D_iw[11], !H1L34);


--M1L73 is std_2s60:inst|ext_flash_bus_avalon_slave_arbitrator:the_ext_flash_bus_avalon_slave|cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register_in~10
M1L73 = !M1L88 & M1L59 & M1L231;


--N1L75 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_read_data_valid_ext_ram_s1_shift_register_in~8
N1L75 = N1L041 & !N1_wait_for_ext_ram_s1_counter;


--N1L16 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_read_data_valid_lan91c111_s1_shift_register_in~10
N1L16 = !N1_ext_ram_bus_avalon_slave_begins_xfer & N1L731 & N1L022;


--BB1_rd_strobe is std_2s60:inst|sdram:the_sdram|rd_strobe
BB1_rd_strobe = BB1_m_cmd[1] & !BB1_m_cmd[2] & !BB1_m_cmd[0];


--DC1_break_readreg[22] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[22]
DC1_break_readreg[22] = AMPP_FUNCTION(VD1__clk0, PC1L14Q, !D1L2, DC1L12, DC1L02);


--PC1_sr[24] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[24]
PC1_sr[24] = AMPP_FUNCTION(A1L5, PC1L031, !D1L2, PC1L29);


--PC1L621 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~988
PC1L621 = AMPP_FUNCTION(!NC1_MonDReg[22], !DC1_break_readreg[22], !PC1_sr[24], !PC1L78, !PC1L88);


--K1L2 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|always2~0
K1L2 = !K1_cpu_instruction_master_dbs_rdv_counter[1] & !K1_cpu_instruction_master_dbs_rdv_counter[0] & M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1];


--AD1_jupdate1 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate1
AD1_jupdate1 = AMPP_FUNCTION(VD1__clk0, AD1_jupdate, E1_data_out);


--AD1_jupdate2 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate2
AD1_jupdate2 = AMPP_FUNCTION(VD1__clk0, AD1_jupdate1, E1_data_out);


--AD1_write_valid is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid
AD1_write_valid = AMPP_FUNCTION(A1L5, AD1_td_shift[10], !D1L2, AD1L87);


--FB1L2 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~519
FB1L2_adder_eqn = ( FB1_internal_counter[0] ) + ( VCC ) + ( GND );
FB1L2 = SUM(FB1L2_adder_eqn);

--FB1L3 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~520
FB1L3_adder_eqn = ( FB1_internal_counter[0] ) + ( VCC ) + ( GND );
FB1L3 = CARRY(FB1L3_adder_eqn);


--FB1L6 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~523
FB1L6_adder_eqn = ( FB1_internal_counter[1] ) + ( VCC ) + ( FB1L3 );
FB1L6 = SUM(FB1L6_adder_eqn);

--FB1L7 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~524
FB1L7_adder_eqn = ( FB1_internal_counter[1] ) + ( VCC ) + ( FB1L3 );
FB1L7 = CARRY(FB1L7_adder_eqn);


--FB1L01 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~527
FB1L01_adder_eqn = ( FB1_internal_counter[2] ) + ( VCC ) + ( FB1L7 );
FB1L01 = SUM(FB1L01_adder_eqn);

--FB1L11 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~528
FB1L11_adder_eqn = ( FB1_internal_counter[2] ) + ( VCC ) + ( FB1L7 );
FB1L11 = CARRY(FB1L11_adder_eqn);


--FB1L41 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~531
FB1L41_adder_eqn = ( FB1_internal_counter[3] ) + ( VCC ) + ( FB1L11 );
FB1L41 = SUM(FB1L41_adder_eqn);

--FB1L51 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~532
FB1L51_adder_eqn = ( FB1_internal_counter[3] ) + ( VCC ) + ( FB1L11 );
FB1L51 = CARRY(FB1L51_adder_eqn);


--FB1L81 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~535
FB1L81_adder_eqn = ( FB1_internal_counter[4] ) + ( VCC ) + ( FB1L51 );
FB1L81 = SUM(FB1L81_adder_eqn);

--FB1L91 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~536
FB1L91_adder_eqn = ( FB1_internal_counter[4] ) + ( VCC ) + ( FB1L51 );
FB1L91 = CARRY(FB1L91_adder_eqn);


--FB1L22 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~539
FB1L22_adder_eqn = ( !FB1_internal_counter[5] ) + ( VCC ) + ( FB1L91 );
FB1L22 = SUM(FB1L22_adder_eqn);

--FB1L32 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~540
FB1L32_adder_eqn = ( !FB1_internal_counter[5] ) + ( VCC ) + ( FB1L91 );
FB1L32 = CARRY(FB1L32_adder_eqn);


--FB1L62 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~543
FB1L62_adder_eqn = ( FB1_internal_counter[6] ) + ( VCC ) + ( FB1L32 );
FB1L62 = SUM(FB1L62_adder_eqn);

--FB1L72 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~544
FB1L72_adder_eqn = ( FB1_internal_counter[6] ) + ( VCC ) + ( FB1L32 );
FB1L72 = CARRY(FB1L72_adder_eqn);


--FB1L03 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~547
FB1L03_adder_eqn = ( !FB1_internal_counter[7] ) + ( VCC ) + ( FB1L72 );
FB1L03 = SUM(FB1L03_adder_eqn);

--FB1L13 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~548
FB1L13_adder_eqn = ( !FB1_internal_counter[7] ) + ( VCC ) + ( FB1L72 );
FB1L13 = CARRY(FB1L13_adder_eqn);


--FB1L43 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~551
FB1L43_adder_eqn = ( FB1_internal_counter[8] ) + ( VCC ) + ( FB1L13 );
FB1L43 = SUM(FB1L43_adder_eqn);

--FB1L53 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~552
FB1L53_adder_eqn = ( FB1_internal_counter[8] ) + ( VCC ) + ( FB1L13 );
FB1L53 = CARRY(FB1L53_adder_eqn);


--FB1L83 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~555
FB1L83_adder_eqn = ( !FB1_internal_counter[9] ) + ( VCC ) + ( FB1L53 );
FB1L83 = SUM(FB1L83_adder_eqn);

--FB1L93 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~556
FB1L93_adder_eqn = ( !FB1_internal_counter[9] ) + ( VCC ) + ( FB1L53 );
FB1L93 = CARRY(FB1L93_adder_eqn);


--FB1L24 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~559
FB1L24_adder_eqn = ( !FB1_internal_counter[10] ) + ( VCC ) + ( FB1L93 );
FB1L24 = SUM(FB1L24_adder_eqn);

--FB1L34 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~560
FB1L34_adder_eqn = ( !FB1_internal_counter[10] ) + ( VCC ) + ( FB1L93 );
FB1L34 = CARRY(FB1L34_adder_eqn);


--FB1L64 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~563
FB1L64_adder_eqn = ( FB1_internal_counter[11] ) + ( VCC ) + ( FB1L34 );
FB1L64 = SUM(FB1L64_adder_eqn);

--FB1L74 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~564
FB1L74_adder_eqn = ( FB1_internal_counter[11] ) + ( VCC ) + ( FB1L34 );
FB1L74 = CARRY(FB1L74_adder_eqn);


--FB1L05 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~567
FB1L05_adder_eqn = ( FB1_internal_counter[12] ) + ( VCC ) + ( FB1L74 );
FB1L05 = SUM(FB1L05_adder_eqn);

--FB1L15 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~568
FB1L15_adder_eqn = ( FB1_internal_counter[12] ) + ( VCC ) + ( FB1L74 );
FB1L15 = CARRY(FB1L15_adder_eqn);


--FB1L45 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~571
FB1L45_adder_eqn = ( FB1_internal_counter[13] ) + ( VCC ) + ( FB1L15 );
FB1L45 = SUM(FB1L45_adder_eqn);

--FB1L55 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~572
FB1L55_adder_eqn = ( FB1_internal_counter[13] ) + ( VCC ) + ( FB1L15 );
FB1L55 = CARRY(FB1L55_adder_eqn);


--FB1L85 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~575
FB1L85_adder_eqn = ( FB1_internal_counter[14] ) + ( VCC ) + ( FB1L55 );
FB1L85 = SUM(FB1L85_adder_eqn);

--FB1L95 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~576
FB1L95_adder_eqn = ( FB1_internal_counter[14] ) + ( VCC ) + ( FB1L55 );
FB1L95 = CARRY(FB1L95_adder_eqn);


--FB1L26 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~579
FB1L26_adder_eqn = ( !FB1_internal_counter[15] ) + ( VCC ) + ( FB1L95 );
FB1L26 = SUM(FB1L26_adder_eqn);

--FB1L36 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~580
FB1L36_adder_eqn = ( !FB1_internal_counter[15] ) + ( VCC ) + ( FB1L95 );
FB1L36 = CARRY(FB1L36_adder_eqn);


--FB1L66 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~583
FB1L66_adder_eqn = ( !FB1_internal_counter[16] ) + ( VCC ) + ( FB1L36 );
FB1L66 = SUM(FB1L66_adder_eqn);

--FB1L76 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~584
FB1L76_adder_eqn = ( !FB1_internal_counter[16] ) + ( VCC ) + ( FB1L36 );
FB1L76 = CARRY(FB1L76_adder_eqn);


--FB1L07 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~587
FB1L07_adder_eqn = ( FB1_internal_counter[17] ) + ( VCC ) + ( FB1L76 );
FB1L07 = SUM(FB1L07_adder_eqn);

--FB1L17 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~588
FB1L17_adder_eqn = ( FB1_internal_counter[17] ) + ( VCC ) + ( FB1L76 );
FB1L17 = CARRY(FB1L17_adder_eqn);


--FB1L47 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~591
FB1L47_adder_eqn = ( FB1_internal_counter[18] ) + ( VCC ) + ( FB1L17 );
FB1L47 = SUM(FB1L47_adder_eqn);

--FB1L57 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~592
FB1L57_adder_eqn = ( FB1_internal_counter[18] ) + ( VCC ) + ( FB1L17 );
FB1L57 = CARRY(FB1L57_adder_eqn);


--FB1L87 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~595
FB1L87_adder_eqn = ( FB1_internal_counter[19] ) + ( VCC ) + ( FB1L57 );
FB1L87 = SUM(FB1L87_adder_eqn);

--FB1L97 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~596
FB1L97_adder_eqn = ( FB1_internal_counter[19] ) + ( VCC ) + ( FB1L57 );
FB1L97 = CARRY(FB1L97_adder_eqn);


--FB1L28 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~599
FB1L28_adder_eqn = ( FB1_internal_counter[20] ) + ( VCC ) + ( FB1L97 );
FB1L28 = SUM(FB1L28_adder_eqn);

--FB1L38 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~600
FB1L38_adder_eqn = ( FB1_internal_counter[20] ) + ( VCC ) + ( FB1L97 );
FB1L38 = CARRY(FB1L38_adder_eqn);


--FB1L68 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~603
FB1L68_adder_eqn = ( FB1_internal_counter[21] ) + ( VCC ) + ( FB1L38 );
FB1L68 = SUM(FB1L68_adder_eqn);

--FB1L78 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~604
FB1L78_adder_eqn = ( FB1_internal_counter[21] ) + ( VCC ) + ( FB1L38 );
FB1L78 = CARRY(FB1L78_adder_eqn);


--FB1L09 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~607
FB1L09_adder_eqn = ( FB1_internal_counter[22] ) + ( VCC ) + ( FB1L78 );
FB1L09 = SUM(FB1L09_adder_eqn);

--FB1L19 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~608
FB1L19_adder_eqn = ( FB1_internal_counter[22] ) + ( VCC ) + ( FB1L78 );
FB1L19 = CARRY(FB1L19_adder_eqn);


--FB1L49 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~611
FB1L49_adder_eqn = ( FB1_internal_counter[23] ) + ( VCC ) + ( FB1L19 );
FB1L49 = SUM(FB1L49_adder_eqn);

--FB1L59 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~612
FB1L59_adder_eqn = ( FB1_internal_counter[23] ) + ( VCC ) + ( FB1L19 );
FB1L59 = CARRY(FB1L59_adder_eqn);


--FB1L89 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~615
FB1L89_adder_eqn = ( FB1_internal_counter[24] ) + ( VCC ) + ( FB1L59 );
FB1L89 = SUM(FB1L89_adder_eqn);

--FB1L99 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~616
FB1L99_adder_eqn = ( FB1_internal_counter[24] ) + ( VCC ) + ( FB1L59 );
FB1L99 = CARRY(FB1L99_adder_eqn);


--FB1L201 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~619
FB1L201_adder_eqn = ( FB1_internal_counter[25] ) + ( VCC ) + ( FB1L99 );
FB1L201 = SUM(FB1L201_adder_eqn);

--FB1L301 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~620
FB1L301_adder_eqn = ( FB1_internal_counter[25] ) + ( VCC ) + ( FB1L99 );
FB1L301 = CARRY(FB1L301_adder_eqn);


--FB1L031 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|always0~1
FB1L031 = FB1_force_reload # FB1_counter_is_zero;


--FB1L921 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|always0~0
FB1L921 = FB1_force_reload # FB1_counter_is_running;


--FB1L601 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~623
FB1L601_adder_eqn = ( FB1_internal_counter[26] ) + ( VCC ) + ( FB1L301 );
FB1L601 = SUM(FB1L601_adder_eqn);

--FB1L701 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~624
FB1L701_adder_eqn = ( FB1_internal_counter[26] ) + ( VCC ) + ( FB1L301 );
FB1L701 = CARRY(FB1L701_adder_eqn);


--FB1L422 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter~461
FB1L422 = !FB1L031 & !FB1L66 # FB1L031 & (FB1_period_h_register[0]);


--FB1L522 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter~462
FB1L522 = !FB1L031 & !FB1L24 # FB1L031 & (FB1_period_l_register[10]);


--FB1L011 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~627
FB1L011_adder_eqn = ( FB1_internal_counter[27] ) + ( VCC ) + ( FB1L701 );
FB1L011 = SUM(FB1L011_adder_eqn);

--FB1L111 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~628
FB1L111_adder_eqn = ( FB1_internal_counter[27] ) + ( VCC ) + ( FB1L701 );
FB1L111 = CARRY(FB1L111_adder_eqn);


--FB1L411 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~631
FB1L411_adder_eqn = ( FB1_internal_counter[28] ) + ( VCC ) + ( FB1L111 );
FB1L411 = SUM(FB1L411_adder_eqn);

--FB1L511 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~632
FB1L511_adder_eqn = ( FB1_internal_counter[28] ) + ( VCC ) + ( FB1L111 );
FB1L511 = CARRY(FB1L511_adder_eqn);


--FB1L811 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~635
FB1L811_adder_eqn = ( FB1_internal_counter[29] ) + ( VCC ) + ( FB1L511 );
FB1L811 = SUM(FB1L811_adder_eqn);

--FB1L911 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~636
FB1L911_adder_eqn = ( FB1_internal_counter[29] ) + ( VCC ) + ( FB1L511 );
FB1L911 = CARRY(FB1L911_adder_eqn);


--FB1L221 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~639
FB1L221_adder_eqn = ( FB1_internal_counter[30] ) + ( VCC ) + ( FB1L911 );
FB1L221 = SUM(FB1L221_adder_eqn);

--FB1L321 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~640
FB1L321_adder_eqn = ( FB1_internal_counter[30] ) + ( VCC ) + ( FB1L911 );
FB1L321 = CARRY(FB1L321_adder_eqn);


--FB1L622 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter~463
FB1L622 = !FB1L031 & !FB1L83 # FB1L031 & (FB1_period_l_register[9]);


--FB1L621 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|add~643
FB1L621_adder_eqn = ( FB1_internal_counter[31] ) + ( VCC ) + ( FB1L321 );
FB1L621 = SUM(FB1L621_adder_eqn);


--FB1L722 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter~464
FB1L722 = !FB1L031 & !FB1L22 # FB1L031 & (FB1_period_l_register[5]);


--FB1L822 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter~465
FB1L822 = !FB1L031 & !FB1L03 # FB1L031 & (FB1_period_l_register[7]);


--FB1L922 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|internal_counter~466
FB1L922 = !FB1L031 & !FB1L26 # FB1L031 & (FB1_period_l_register[15]);


--K1L4 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|always4~0
K1L4 = K1_cpu_instruction_master_dbs_rdv_counter[1] & !K1_cpu_instruction_master_dbs_rdv_counter[0] & M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1];


--K1L3 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|always3~0
K1L3 = !K1_cpu_instruction_master_dbs_rdv_counter[1] & K1_cpu_instruction_master_dbs_rdv_counter[0] & M1_cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1];


--PC1_sr[29] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[29]
PC1_sr[29] = AMPP_FUNCTION(A1L5, PC1L131, !D1L2, PC1L29);


--NC1L99 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|add~169
NC1L99 = AMPP_FUNCTION(!NC1_MonAReg[10], NC1L69);


--NC1_MonRd is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd
NC1_MonRd = AMPP_FUNCTION(VD1__clk0, NC1L36, !D1L2);


--PC1_sr[26] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[26]
PC1_sr[26] = AMPP_FUNCTION(A1L5, PC1L231, !D1L2, PC1L29);


--PC1_sr[27] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[27]
PC1_sr[27] = AMPP_FUNCTION(A1L5, PC1L331, !D1L2, PC1L29);


--PC1_sr[28] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[28]
PC1_sr[28] = AMPP_FUNCTION(A1L5, PC1L431, !D1L2, PC1L29);


--PC1_sr[30] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[30]
PC1_sr[30] = AMPP_FUNCTION(A1L5, PC1L531, !D1L2, PC1L29);


--PC1_sr[31] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[31]
PC1_sr[31] = AMPP_FUNCTION(A1L5, PC1L36, !D1L2, PC1L26);


--PC1_sr[32] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[32]
PC1_sr[32] = AMPP_FUNCTION(A1L5, PC1L631, !D1L2, PC1L29);


--PC1_sr[33] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[33]
PC1_sr[33] = AMPP_FUNCTION(A1L5, PC1L731, !D1L2, PC1L29);


--PC1_sr[13] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[13]
PC1_sr[13] = AMPP_FUNCTION(A1L5, PC1L831, !D1L2, PC1L98, PC1L311);


--AD1_td_shift[6] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6]
AD1_td_shift[6] = AMPP_FUNCTION(A1L5, AD1L96, !D1L2, AD1L35, AD1L73);


--AD1L08 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]~6
AD1L08 = AMPP_FUNCTION(!AE1_state[4], !WD2_Q[0], !AD1_state, !AD1L1, !AD1_count[8]);


--JD2_counter_comb_bita0 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita0
JD2_counter_comb_bita0_adder_eqn = ( JD2_safe_q[0] ) + ( VCC ) + ( GND );
JD2_counter_comb_bita0 = SUM(JD2_counter_comb_bita0_adder_eqn);

--JD2L3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita0~COUT
JD2L3_adder_eqn = ( JD2_safe_q[0] ) + ( VCC ) + ( GND );
JD2L3 = CARRY(JD2L3_adder_eqn);


--JD2_counter_comb_bita1 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita1
JD2_counter_comb_bita1_adder_eqn = ( GND ) + ( JD2_safe_q[1] ) + ( JD2L3 );
JD2_counter_comb_bita1 = SUM(JD2_counter_comb_bita1_adder_eqn);

--JD2L7 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita1~COUT
JD2L7_adder_eqn = ( GND ) + ( JD2_safe_q[1] ) + ( JD2L3 );
JD2L7 = CARRY(JD2L7_adder_eqn);


--JD2_counter_comb_bita2 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita2
JD2_counter_comb_bita2_adder_eqn = ( GND ) + ( JD2_safe_q[2] ) + ( JD2L7 );
JD2_counter_comb_bita2 = SUM(JD2_counter_comb_bita2_adder_eqn);

--JD2L11 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita2~COUT
JD2L11_adder_eqn = ( GND ) + ( JD2_safe_q[2] ) + ( JD2L7 );
JD2L11 = CARRY(JD2L11_adder_eqn);


--JD2_counter_comb_bita3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita3
JD2_counter_comb_bita3_adder_eqn = ( GND ) + ( JD2_safe_q[3] ) + ( JD2L11 );
JD2_counter_comb_bita3 = SUM(JD2_counter_comb_bita3_adder_eqn);

--JD2L51 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita3~COUT
JD2L51_adder_eqn = ( GND ) + ( JD2_safe_q[3] ) + ( JD2L11 );
JD2L51 = CARRY(JD2L51_adder_eqn);


--JD2_counter_comb_bita4 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita4
JD2_counter_comb_bita4_adder_eqn = ( GND ) + ( JD2_safe_q[4] ) + ( JD2L51 );
JD2_counter_comb_bita4 = SUM(JD2_counter_comb_bita4_adder_eqn);

--JD2L91 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita4~COUT
JD2L91_adder_eqn = ( GND ) + ( JD2_safe_q[4] ) + ( JD2L51 );
JD2L91 = CARRY(JD2L91_adder_eqn);


--JD2_counter_comb_bita5 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita5
JD2_counter_comb_bita5_adder_eqn = ( GND ) + ( JD2_safe_q[5] ) + ( JD2L91 );
JD2_counter_comb_bita5 = SUM(JD2_counter_comb_bita5_adder_eqn);


--JD1_counter_comb_bita0 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita0
JD1_counter_comb_bita0_adder_eqn = ( JD1_safe_q[0] ) + ( VCC ) + ( GND );
JD1_counter_comb_bita0 = SUM(JD1_counter_comb_bita0_adder_eqn);

--JD1L3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita0~COUT
JD1L3_adder_eqn = ( JD1_safe_q[0] ) + ( VCC ) + ( GND );
JD1L3 = CARRY(JD1L3_adder_eqn);


--JD1_counter_comb_bita1 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita1
JD1_counter_comb_bita1_adder_eqn = ( GND ) + ( JD1_safe_q[1] ) + ( JD1L3 );
JD1_counter_comb_bita1 = SUM(JD1_counter_comb_bita1_adder_eqn);

--JD1L7 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita1~COUT
JD1L7_adder_eqn = ( GND ) + ( JD1_safe_q[1] ) + ( JD1L3 );
JD1L7 = CARRY(JD1L7_adder_eqn);


--JD1_counter_comb_bita2 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita2
JD1_counter_comb_bita2_adder_eqn = ( GND ) + ( JD1_safe_q[2] ) + ( JD1L7 );
JD1_counter_comb_bita2 = SUM(JD1_counter_comb_bita2_adder_eqn);

--JD1L11 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita2~COUT
JD1L11_adder_eqn = ( GND ) + ( JD1_safe_q[2] ) + ( JD1L7 );
JD1L11 = CARRY(JD1L11_adder_eqn);


--JD1_counter_comb_bita3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita3
JD1_counter_comb_bita3_adder_eqn = ( GND ) + ( JD1_safe_q[3] ) + ( JD1L11 );
JD1_counter_comb_bita3 = SUM(JD1_counter_comb_bita3_adder_eqn);

--JD1L51 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita3~COUT
JD1L51_adder_eqn = ( GND ) + ( JD1_safe_q[3] ) + ( JD1L11 );
JD1L51 = CARRY(JD1L51_adder_eqn);


--JD1_counter_comb_bita4 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita4
JD1_counter_comb_bita4_adder_eqn = ( GND ) + ( JD1_safe_q[4] ) + ( JD1L51 );
JD1_counter_comb_bita4 = SUM(JD1_counter_comb_bita4_adder_eqn);

--JD1L91 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita4~COUT
JD1L91_adder_eqn = ( GND ) + ( JD1_safe_q[4] ) + ( JD1L51 );
JD1L91 = CARRY(JD1L91_adder_eqn);


--JD1_counter_comb_bita5 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita5
JD1_counter_comb_bita5_adder_eqn = ( GND ) + ( JD1_safe_q[5] ) + ( JD1L91 );
JD1_counter_comb_bita5 = SUM(JD1_counter_comb_bita5_adder_eqn);


--SD1_do_start_rx is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|do_start_rx
SD1_do_start_rx = DFFEAS(SD1L14, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--SD1L69 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~30
SD1L69 = SD1_do_start_rx # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4];


--SD1_baud_clk_en is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_clk_en
SD1_baud_clk_en = DFFEAS(SD1L34, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--SD1L601 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]~186
SD1L601 = SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] & SD1_baud_clk_en # SD1_do_start_rx;


--SD1L39 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~31
SD1L39 = SD1_do_start_rx # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1];


--SD1L99 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~32
SD1L99 = SD1_do_start_rx # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7];


--SD1L59 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~33
SD1L59 = SD1_do_start_rx # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3];


--SD1_sync_rxd is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|sync_rxd
SD1_sync_rxd = DFFEAS(SD1_d1_source_rxd, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--SD1L201 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~34
SD1L201 = SD1_sync_rxd # SD1_do_start_rx;


--SD1L79 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~35
SD1L79 = SD1_do_start_rx # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5];


--SD1L001 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~36
SD1L001 = SD1_do_start_rx # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8];


--SD1L89 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~37
SD1L89 = SD1_do_start_rx # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6];


--SD1L101 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~38
SD1L101 = SD1_do_start_rx # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9];


--SD1L49 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~39
SD1L49 = SD1_do_start_rx # SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2];


--PC1_sr[5] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[5]
PC1_sr[5] = AMPP_FUNCTION(A1L5, PC1L931, PC1_sr[6], !D1L2, PC1L7, PC1L311);


--R1L57 is std_2s60:inst|jtag_uart:the_jtag_uart|fifo_wr~33
R1L57 = !H1_M_alu_result[2] & !J1L662 & !GD2_b_full;


--PC1_sr[12] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[12]
PC1_sr[12] = AMPP_FUNCTION(A1L5, PC1L041, !D1L2, PC1L98, PC1L311);


--AD1_td_shift[5] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5]
AD1_td_shift[5] = AMPP_FUNCTION(A1L5, AD1L07, !D1L2, AD1L35, AD1L73);


--FB1L091 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|force_reload~39
FB1L091 = RD1L03 & FB1L862;


--P1L091 is std_2s60:inst|high_res_timer:the_high_res_timer|force_reload~33
P1L091 = RD1L03 & P1L072;


--DC1_break_readreg[24] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[24]
DC1_break_readreg[24] = AMPP_FUNCTION(VD1__clk0, PC1L34Q, !D1L2, DC1L12, DC1L02);


--PC1L721 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~989
PC1L721 = AMPP_FUNCTION(!NC1_MonDReg[24], !DC1_break_readreg[24], !PC1_sr[26], !PC1L78, !PC1L88);


--PC1_sr[4] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[4]
PC1_sr[4] = AMPP_FUNCTION(A1L5, PC1L141, PC1_sr[5], !D1L2, PC1L7, PC1L311);


--LB1L4 is std_2s60:inst|uart1_s1_arbitrator:the_uart1_s1|uart1_s1_end_xfer~3
LB1L4 = LB1_cpu_data_master_qualified_request_uart1_s1 & !LB1_d1_reasons_to_wait;


--PC1_sr[11] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[11]
PC1_sr[11] = AMPP_FUNCTION(A1L5, PC1L241, !D1L2, PC1L98, PC1L311);


--PC1_sr[14] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[14]
PC1_sr[14] = AMPP_FUNCTION(A1L5, PC1L341, !D1L2, PC1L98, PC1L311);


--AD1_td_shift[7] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]
AD1_td_shift[7] = AMPP_FUNCTION(A1L5, AD1L17, !D1L2, AD1L73);


--PC1_sr[6] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[6]
PC1_sr[6] = AMPP_FUNCTION(A1L5, PC1L441, PC1_sr[7], !D1L2, PC1L7, PC1L311);


--PC1L821 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~990
PC1L821 = AMPP_FUNCTION(!altera_internal_jtag, !PC1L7);


--AE1L82 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~26
AE1L82 = AMPP_FUNCTION(!AE1_state[12], !AE1_state[13]);


--PC1_sr[15] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[15]
PC1_sr[15] = AMPP_FUNCTION(A1L5, PC1L56, !D1L2, PC1L311);


--AD1_td_shift[8] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]
AD1_td_shift[8] = AMPP_FUNCTION(A1L5, AD1L27, !D1L2, !AE1_state[4], AD1L73);


--PC1_sr[7] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[7]
PC1_sr[7] = AMPP_FUNCTION(A1L5, PC1L66, !D1L2, PC1L311);


--PC1_sr[16] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[16]
PC1_sr[16] = AMPP_FUNCTION(A1L5, PC1L541, !D1L2, PC1L29);


--PC1_sr[8] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[8]
PC1_sr[8] = AMPP_FUNCTION(A1L5, PC1L641, PC1_sr[9], !D1L2, PC1L7, PC1L311);


--PC1_sr[17] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[17]
PC1_sr[17] = AMPP_FUNCTION(A1L5, PC1L741, !D1L2, PC1L29);


--PC1_sr[9] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[9]
PC1_sr[9] = AMPP_FUNCTION(A1L5, PC1L841, !D1L2, PC1L98, PC1L311);


--PC1_sr[10] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[10]
PC1_sr[10] = AMPP_FUNCTION(A1L5, PC1L941, !D1L2, PC1L98, PC1L311);


--JD4_safe_q[0] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[0]
JD4_safe_q[0] = DFFEAS(JD4_counter_comb_bita0, VD1__clk0,  ,  , R1_fifo_wr,  ,  ,  ,  );


--JD4_safe_q[1] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[1]
JD4_safe_q[1] = DFFEAS(JD4_counter_comb_bita1, VD1__clk0,  ,  , R1_fifo_wr,  ,  ,  ,  );


--JD4_safe_q[2] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[2]
JD4_safe_q[2] = DFFEAS(JD4_counter_comb_bita2, VD1__clk0,  ,  , R1_fifo_wr,  ,  ,  ,  );


--JD4_safe_q[3] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[3]
JD4_safe_q[3] = DFFEAS(JD4_counter_comb_bita3, VD1__clk0,  ,  , R1_fifo_wr,  ,  ,  ,  );


--JD4_safe_q[4] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[4]
JD4_safe_q[4] = DFFEAS(JD4_counter_comb_bita4, VD1__clk0,  ,  , R1_fifo_wr,  ,  ,  ,  );


--JD4_safe_q[5] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|safe_q[5]
JD4_safe_q[5] = DFFEAS(JD4_counter_comb_bita5, VD1__clk0,  ,  , R1_fifo_wr,  ,  ,  ,  );


--JD3_safe_q[0] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[0]
JD3_safe_q[0] = DFFEAS(JD3_counter_comb_bita0, VD1__clk0,  ,  , R1_rd_wfifo,  ,  ,  ,  );


--JD3_safe_q[1] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[1]
JD3_safe_q[1] = DFFEAS(JD3_counter_comb_bita1, VD1__clk0,  ,  , R1_rd_wfifo,  ,  ,  ,  );


--JD3_safe_q[2] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[2]
JD3_safe_q[2] = DFFEAS(JD3_counter_comb_bita2, VD1__clk0,  ,  , R1_rd_wfifo,  ,  ,  ,  );


--JD3_safe_q[3] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[3]
JD3_safe_q[3] = DFFEAS(JD3_counter_comb_bita3, VD1__clk0,  ,  , R1_rd_wfifo,  ,  ,  ,  );


--JD3_safe_q[4] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[4]
JD3_safe_q[4] = DFFEAS(JD3_counter_comb_bita4, VD1__clk0,  ,  , R1_rd_wfifo,  ,  ,  ,  );


--JD3_safe_q[5] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|safe_q[5]
JD3_safe_q[5] = DFFEAS(JD3_counter_comb_bita5, VD1__clk0,  ,  , R1_rd_wfifo,  ,  ,  ,  );


--AD1_read_write is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write
AD1_read_write = AMPP_FUNCTION(A1L5, AD1L63, !D1L2, AD1L08);


--AD1_count[6] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6]
AD1_count[6] = AMPP_FUNCTION(A1L5, AD1_count[5], !D1L2, !AE1_state[4], AD1L73);


--AD1_rdata[1] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]
AD1_rdata[1] = AMPP_FUNCTION(VD1__clk0, LD2_q_b[1], E1_data_out, AD1L12);


--AD1_td_shift[4] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]
AD1_td_shift[4] = AMPP_FUNCTION(A1L5, AD1L37, !D1L2, AD1L73);


--AD1L86 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~960
AD1L86 = AMPP_FUNCTION(!AE1_state[4], !AD1L25, !AD1_count[9], !AD1_rdata[1], !AD1_td_shift[4]);


--LD2_q_b[0] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LD2_q_b[0]_PORT_A_data_in = H1_M_st_data[0];
LD2_q_b[0]_PORT_A_data_in_reg = DFFE(LD2_q_b[0]_PORT_A_data_in, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_A_address = BUS(JD4_safe_q[0], JD4_safe_q[1], JD4_safe_q[2], JD4_safe_q[3], JD4_safe_q[4], JD4_safe_q[5]);
LD2_q_b[0]_PORT_A_address_reg = DFFE(LD2_q_b[0]_PORT_A_address, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_B_address = BUS(JD3_safe_q[0], JD3_safe_q[1], JD3_safe_q[2], JD3_safe_q[3], JD3_safe_q[4], JD3_safe_q[5]);
LD2_q_b[0]_PORT_B_address_reg = DFFE(LD2_q_b[0]_PORT_B_address, LD2_q_b[0]_clock_1, , , LD2_q_b[0]_clock_enable_1);
LD2_q_b[0]_PORT_A_write_enable = VCC;
LD2_q_b[0]_PORT_A_write_enable_reg = DFFE(LD2_q_b[0]_PORT_A_write_enable, LD2_q_b[0]_clock_0, , , LD2_q_b[0]_clock_enable_0);
LD2_q_b[0]_PORT_B_read_enable = VCC;
LD2_q_b[0]_PORT_B_read_enable_reg = DFFE(LD2_q_b[0]_PORT_B_read_enable, LD2_q_b[0]_clock_1, , , LD2_q_b[0]_clock_enable_1);
LD2_q_b[0]_clock_0 = VD1__clk0;
LD2_q_b[0]_clock_1 = VD1__clk0;
LD2_q_b[0]_clock_enable_0 = R1_fifo_wr;
LD2_q_b[0]_clock_enable_1 = R1_rd_wfifo;
LD2_q_b[0]_PORT_B_data_out = MEMORY(LD2_q_b[0]_PORT_A_data_in_reg, , LD2_q_b[0]_PORT_A_address_reg, LD2_q_b[0]_PORT_B_address_reg, LD2_q_b[0]_PORT_A_write_enable_reg, LD2_q_b[0]_PORT_B_read_enable_reg, , , LD2_q_b[0]_clock_0, LD2_q_b[0]_clock_1, LD2_q_b[0]_clock_enable_0, LD2_q_b[0]_clock_enable_1, , );
LD2_q_b[0] = LD2_q_b[0]_PORT_B_data_out[0];


--PC1L02Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[1]~reg0
PC1L02Q = AMPP_FUNCTION(A1L8, PC1_sr[1], PC1L95);


--DC1_break_readreg[2] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[2]
DC1_break_readreg[2] = AMPP_FUNCTION(VD1__clk0, PC1L12Q, !D1L2, DC1L12, DC1L02);


--PC1L921 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~991
PC1L921 = AMPP_FUNCTION(!NC1_MonDReg[2], !DC1_break_readreg[2], !PC1_ir[1], !PC1_ir[0]);


--XD1L83 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~395
XD1L83 = AMPP_FUNCTION(!XD1_word_counter[4], !XD1_word_counter[3], !XD1_word_counter[1], !XD1_word_counter[0], !XD1_word_counter[2]);


--DC1_break_readreg[23] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[23]
DC1_break_readreg[23] = AMPP_FUNCTION(VD1__clk0, PC1L24Q, !D1L2, DC1L12, DC1L02);


--PC1L031 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~992
PC1L031 = AMPP_FUNCTION(!NC1_MonDReg[23], !DC1_break_readreg[23], !PC1_sr[25], !PC1L78, !PC1L88);


--AD1_jupdate is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate
AD1_jupdate = AMPP_FUNCTION(!A1L5, AD1L91, !D1L2, AD1L81);


--DC1_break_readreg[28] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[28]
DC1_break_readreg[28] = AMPP_FUNCTION(VD1__clk0, PC1L74Q, !D1L2, DC1L12, DC1L02);


--PC1L131 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~993
PC1L131 = AMPP_FUNCTION(!NC1_MonDReg[28], !DC1_break_readreg[28], !PC1_sr[30], !PC1L78, !PC1L88);


--NC1L36 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd~29
NC1L36 = AMPP_FUNCTION(!FC1_resetrequest, !PC1L551, !L1L42, !PC1L751, !NC1_MonRd);


--DC1_break_readreg[25] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[25]
DC1_break_readreg[25] = AMPP_FUNCTION(VD1__clk0, PC1L44Q, !D1L2, DC1L12, DC1L02);


--PC1L231 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~994
PC1L231 = AMPP_FUNCTION(!NC1_MonDReg[25], !DC1_break_readreg[25], !PC1_sr[27], !PC1L78, !PC1L88);


--DC1_break_readreg[26] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[26]
DC1_break_readreg[26] = AMPP_FUNCTION(VD1__clk0, PC1L54Q, !D1L2, DC1L12, DC1L02);


--PC1L331 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~995
PC1L331 = AMPP_FUNCTION(!NC1_MonDReg[26], !DC1_break_readreg[26], !PC1_sr[28], !PC1L78, !PC1L88);


--DC1_break_readreg[27] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[27]
DC1_break_readreg[27] = AMPP_FUNCTION(VD1__clk0, PC1L64Q, !D1L2, DC1L12, DC1L02);


--PC1L431 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~996
PC1L431 = AMPP_FUNCTION(!NC1_MonDReg[27], !DC1_break_readreg[27], !PC1_sr[29], !PC1L78, !PC1L88);


--DC1_break_readreg[29] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[29]
DC1_break_readreg[29] = AMPP_FUNCTION(VD1__clk0, PC1L84Q, !D1L2, DC1L12, DC1L02);


--PC1L531 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~997
PC1L531 = AMPP_FUNCTION(!NC1_MonDReg[29], !DC1_break_readreg[29], !PC1_sr[31], !PC1L78, !PC1L88);


--DC1_break_readreg[30] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[30]
DC1_break_readreg[30] = AMPP_FUNCTION(VD1__clk0, PC1L94Q, !D1L2, DC1L12, DC1L02);


--PC1L36 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|rtl~1508
PC1L36 = AMPP_FUNCTION(!PC1_ir[1], !PC1_ir[0], !PC1L06, !NC1_MonDReg[30], !PC1_sr[32], !DC1_break_readreg[30]);


--DC1_break_readreg[31] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[31]
DC1_break_readreg[31] = AMPP_FUNCTION(VD1__clk0, PC1L05Q, !D1L2, DC1L12, DC1L02);


--PC1L631 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~998
PC1L631 = AMPP_FUNCTION(!NC1_MonDReg[31], !DC1_break_readreg[31], !PC1_sr[33], !PC1L78, !PC1L88);


--FC1_resetlatch is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch
FC1_resetlatch = AMPP_FUNCTION(VD1__clk0, FC1L9, FC1L31);


--PC1L731 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~999
PC1L731 = AMPP_FUNCTION(!FC1_resetlatch, !PC1_sr[34], !PC1L78, !PC1L88);


--DC1_break_readreg[12] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[12]
DC1_break_readreg[12] = AMPP_FUNCTION(VD1__clk0, PC1L13Q, !D1L2, DC1L12, DC1L02);


--PC1L831 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1000
PC1L831 = AMPP_FUNCTION(!NC1_MonDReg[12], !DC1_break_readreg[12], !PC1_sr[14], !PC1L78, !PC1L88);


--PC1L98 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[14]~1001
PC1L98 = AMPP_FUNCTION(!PC1_ir[1], !PC1_ir[0], !PC1L7);


--AD1_rdata[4] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]
AD1_rdata[4] = AMPP_FUNCTION(VD1__clk0, LD2_q_b[4], E1_data_out, AD1L12);


--AD1L96 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~961
AD1L96 = AMPP_FUNCTION(!WD2_Q[0], !AD1_td_shift[7], !AD1_rdata[4], !AE1_state[4], !AD1_count[9]);


--SD1_delayed_unxsync_rxdxx1 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|delayed_unxsync_rxdxx1
SD1_delayed_unxsync_rxdxx1 = DFFEAS(SD1_sync_rxd, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--SD1L14 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|always5~0
SD1L14 = !SD1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] & !SD1_sync_rxd & SD1_delayed_unxsync_rxdxx1;


--SD1_baud_rate_counter[5] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[5]
SD1_baud_rate_counter[5] = DFFEAS(SD1L75, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--SD1_baud_rate_counter[1] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[1]
SD1_baud_rate_counter[1] = DFFEAS(SD1L85, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--SD1_baud_rate_counter[7] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[7]
SD1_baud_rate_counter[7] = DFFEAS(SD1L95, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--SD1_baud_rate_counter[3] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[3]
SD1_baud_rate_counter[3] = DFFEAS(SD1L06, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--SD1_baud_rate_counter[6] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[6]
SD1_baud_rate_counter[6] = DFFEAS(SD1L16, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--SD1_baud_rate_counter[4] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[4]
SD1_baud_rate_counter[4] = DFFEAS(SD1L26, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--SD1_baud_rate_counter[9] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[9]
SD1_baud_rate_counter[9] = DFFEAS(SD1L36, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--SD1_baud_rate_counter[8] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[8]
SD1_baud_rate_counter[8] = DFFEAS(SD1L46, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--SD1_baud_rate_counter[2] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[2]
SD1_baud_rate_counter[2] = DFFEAS(SD1L56, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--SD1_baud_rate_counter[0] is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[0]
SD1_baud_rate_counter[0] = DFFEAS(SD1L66, VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--SD1L65 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter_is_zero~32
SD1L65 = !SD1_baud_rate_counter[2] & !SD1_baud_rate_counter[0] & ( !SD1_baud_rate_counter[6] & !SD1_baud_rate_counter[4] & !SD1_baud_rate_counter[9] & !SD1_baud_rate_counter[8] );


--SD1_baud_rate_counter_is_zero is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter_is_zero
SD1_baud_rate_counter_is_zero = SD1L65 & ( !SD1_baud_rate_counter[5] & !SD1_baud_rate_counter[1] & !SD1_baud_rate_counter[7] & !SD1_baud_rate_counter[3] );


--SD1L34 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_clk_en~30
SD1L34 = SD1_baud_rate_counter_is_zero & (!SD1_sync_rxd $ SD1_delayed_unxsync_rxdxx1);


--SD1_d1_source_rxd is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|d1_source_rxd
SD1_d1_source_rxd = DFFEAS(RXD[1], VD1__clk0, !E1_data_out,  ,  ,  ,  ,  ,  );


--DC1_break_readreg[4] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[4]
DC1_break_readreg[4] = AMPP_FUNCTION(VD1__clk0, PC1L32Q, !D1L2, DC1L12, DC1L02);


--PC1L931 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1002
PC1L931 = AMPP_FUNCTION(!NC1_MonDReg[4], !DC1_break_readreg[4], !PC1_ir[1], !PC1_ir[0]);


--DC1_break_readreg[11] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[11]
DC1_break_readreg[11] = AMPP_FUNCTION(VD1__clk0, PC1L03Q, !D1L2, DC1L12, DC1L02);


--PC1L041 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1003
PC1L041 = AMPP_FUNCTION(!NC1_MonDReg[11], !DC1_break_readreg[11], !PC1_sr[13], !PC1L78, !PC1L88);


--AD1_rdata[3] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]
AD1_rdata[3] = AMPP_FUNCTION(VD1__clk0, LD2_q_b[3], E1_data_out, AD1L12);


--AD1L07 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~962
AD1L07 = AMPP_FUNCTION(!WD2_Q[0], !AD1_td_shift[6], !AD1_rdata[3], !AE1_state[4], !AD1_count[9]);


--DC1_break_readreg[3] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[3]
DC1_break_readreg[3] = AMPP_FUNCTION(VD1__clk0, PC1L22Q, !D1L2, DC1L12, DC1L02);


--PC1L141 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1004
PC1L141 = AMPP_FUNCTION(!NC1_MonDReg[3], !DC1_break_readreg[3], !PC1_ir[1], !PC1_ir[0]);


--DC1_break_readreg[10] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[10]
DC1_break_readreg[10] = AMPP_FUNCTION(VD1__clk0, PC1L92Q, !D1L2, DC1L12, DC1L02);


--PC1L241 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1005
PC1L241 = AMPP_FUNCTION(!NC1_MonDReg[10], !DC1_break_readreg[10], !PC1_sr[12], !PC1L78, !PC1L88);


--DC1_break_readreg[13] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[13]
DC1_break_readreg[13] = AMPP_FUNCTION(VD1__clk0, PC1L23Q, !D1L2, DC1L12, DC1L02);


--PC1L341 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1006
PC1L341 = AMPP_FUNCTION(!NC1_MonDReg[13], !DC1_break_readreg[13], !PC1_sr[15], !PC1L78, !PC1L88);


--AD1_rdata[5] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]
AD1_rdata[5] = AMPP_FUNCTION(VD1__clk0, LD2_q_b[5], E1_data_out, AD1L12);


--AD1L17 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~963
AD1L17 = AMPP_FUNCTION(!AE1_state[4], !AD1L25, !AD1_count[9], !AD1_td_shift[8], !AD1_rdata[5]);


--DC1_break_readreg[5] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[5]
DC1_break_readreg[5] = AMPP_FUNCTION(VD1__clk0, PC1L42Q, !D1L2, DC1L12, DC1L02);


--PC1L441 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1007
PC1L441 = AMPP_FUNCTION(!NC1_MonDReg[5], !DC1_break_readreg[5], !PC1_ir[1], !PC1_ir[0]);


--DC1_break_readreg[14] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[14]
DC1_break_readreg[14] = AMPP_FUNCTION(VD1__clk0, PC1L33Q, !D1L2, DC1L12, DC1L02);


--PC1L46 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|rtl~1509
PC1L46 = AMPP_FUNCTION(!PC1_ir[1], !PC1_ir[0], !NC1_MonDReg[14], !DC1_break_readreg[14]);


--PC1_DRsize.010 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize.010
PC1_DRsize.010 = AMPP_FUNCTION(A1L5, PC1L5, !D1L2, PC1_st_updateir);


--PC1L56 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|rtl~1510
PC1L56 = AMPP_FUNCTION(!altera_internal_jtag, !PC1L06, !PC1_sr[16], !PC1L46, !PC1_DRsize.010);


--AD1_rdata[6] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]
AD1_rdata[6] = AMPP_FUNCTION(VD1__clk0, LD2_q_b[6], E1_data_out, AD1L12);


--AD1L27 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~964
AD1L27 = AMPP_FUNCTION(!AD1_td_shift[9], !AD1_count[9], !AD1_rdata[6]);


--DC1_break_readreg[6] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[6]
DC1_break_readreg[6] = AMPP_FUNCTION(VD1__clk0, PC1L52Q, !D1L2, DC1L12, DC1L02);


--PC1L6 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|Select~299
PC1L6 = AMPP_FUNCTION(!NC1_MonDReg[6], !DC1_break_readreg[6], !PC1_ir[0], !PC1_ir[1]);


--PC1L66 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|rtl~1511
PC1L66 = AMPP_FUNCTION(!PC1L06, !PC1_sr[8], !PC1L6);


--DC1_break_readreg[15] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[15]
DC1_break_readreg[15] = AMPP_FUNCTION(VD1__clk0, PC1L43Q, !D1L2, DC1L12, DC1L02);


--PC1L541 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1008
PC1L541 = AMPP_FUNCTION(!NC1_MonDReg[15], !DC1_break_readreg[15], !PC1_sr[17], !PC1L78, !PC1L88);


--DC1_break_readreg[7] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[7]
DC1_break_readreg[7] = AMPP_FUNCTION(VD1__clk0, PC1L62Q, !D1L2, DC1L12, DC1L02);


--PC1L641 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1009
PC1L641 = AMPP_FUNCTION(!NC1_MonDReg[7], !DC1_break_readreg[7], !PC1_ir[1], !PC1_ir[0]);


--DC1_break_readreg[16] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[16]
DC1_break_readreg[16] = AMPP_FUNCTION(VD1__clk0, PC1L53Q, !D1L2, DC1L12, DC1L02);


--PC1L741 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1010
PC1L741 = AMPP_FUNCTION(!NC1_MonDReg[16], !DC1_break_readreg[16], !PC1_sr[18], !PC1L78, !PC1L88);


--DC1_break_readreg[8] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[8]
DC1_break_readreg[8] = AMPP_FUNCTION(VD1__clk0, PC1L72Q, !D1L2, DC1L12, DC1L02);


--PC1L841 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1011
PC1L841 = AMPP_FUNCTION(!NC1_MonDReg[8], !DC1_break_readreg[8], !PC1_sr[10], !PC1L78, !PC1L88);


--DC1_break_readreg[9] is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[9]
DC1_break_readreg[9] = AMPP_FUNCTION(VD1__clk0, PC1L82Q, !D1L2, DC1L12, DC1L02);


--PC1L941 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr~1012
PC1L941 = AMPP_FUNCTION(!NC1_MonDReg[9], !DC1_break_readreg[9], !PC1_sr[11], !PC1L78, !PC1L88);


--JD4_counter_comb_bita0 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita0
JD4_counter_comb_bita0_adder_eqn = ( JD4_safe_q[0] ) + ( VCC ) + ( GND );
JD4_counter_comb_bita0 = SUM(JD4_counter_comb_bita0_adder_eqn);

--JD4L3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita0~COUT
JD4L3_adder_eqn = ( JD4_safe_q[0] ) + ( VCC ) + ( GND );
JD4L3 = CARRY(JD4L3_adder_eqn);


--JD4_counter_comb_bita1 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita1
JD4_counter_comb_bita1_adder_eqn = ( GND ) + ( JD4_safe_q[1] ) + ( JD4L3 );
JD4_counter_comb_bita1 = SUM(JD4_counter_comb_bita1_adder_eqn);

--JD4L7 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita1~COUT
JD4L7_adder_eqn = ( GND ) + ( JD4_safe_q[1] ) + ( JD4L3 );
JD4L7 = CARRY(JD4L7_adder_eqn);


--JD4_counter_comb_bita2 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita2
JD4_counter_comb_bita2_adder_eqn = ( GND ) + ( JD4_safe_q[2] ) + ( JD4L7 );
JD4_counter_comb_bita2 = SUM(JD4_counter_comb_bita2_adder_eqn);

--JD4L11 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita2~COUT
JD4L11_adder_eqn = ( GND ) + ( JD4_safe_q[2] ) + ( JD4L7 );
JD4L11 = CARRY(JD4L11_adder_eqn);


--JD4_counter_comb_bita3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita3
JD4_counter_comb_bita3_adder_eqn = ( GND ) + ( JD4_safe_q[3] ) + ( JD4L11 );
JD4_counter_comb_bita3 = SUM(JD4_counter_comb_bita3_adder_eqn);

--JD4L51 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita3~COUT
JD4L51_adder_eqn = ( GND ) + ( JD4_safe_q[3] ) + ( JD4L11 );
JD4L51 = CARRY(JD4L51_adder_eqn);


--JD4_counter_comb_bita4 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita4
JD4_counter_comb_bita4_adder_eqn = ( GND ) + ( JD4_safe_q[4] ) + ( JD4L51 );
JD4_counter_comb_bita4 = SUM(JD4_counter_comb_bita4_adder_eqn);

--JD4L91 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita4~COUT
JD4L91_adder_eqn = ( GND ) + ( JD4_safe_q[4] ) + ( JD4L51 );
JD4L91 = CARRY(JD4L91_adder_eqn);


--JD4_counter_comb_bita5 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:wr_ptr|counter_comb_bita5
JD4_counter_comb_bita5_adder_eqn = ( GND ) + ( JD4_safe_q[5] ) + ( JD4L91 );
JD4_counter_comb_bita5 = SUM(JD4_counter_comb_bita5_adder_eqn);


--JD3_counter_comb_bita0 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita0
JD3_counter_comb_bita0_adder_eqn = ( JD3_safe_q[0] ) + ( VCC ) + ( GND );
JD3_counter_comb_bita0 = SUM(JD3_counter_comb_bita0_adder_eqn);

--JD3L3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita0~COUT
JD3L3_adder_eqn = ( JD3_safe_q[0] ) + ( VCC ) + ( GND );
JD3L3 = CARRY(JD3L3_adder_eqn);


--JD3_counter_comb_bita1 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita1
JD3_counter_comb_bita1_adder_eqn = ( GND ) + ( JD3_safe_q[1] ) + ( JD3L3 );
JD3_counter_comb_bita1 = SUM(JD3_counter_comb_bita1_adder_eqn);

--JD3L7 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita1~COUT
JD3L7_adder_eqn = ( GND ) + ( JD3_safe_q[1] ) + ( JD3L3 );
JD3L7 = CARRY(JD3L7_adder_eqn);


--JD3_counter_comb_bita2 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita2
JD3_counter_comb_bita2_adder_eqn = ( GND ) + ( JD3_safe_q[2] ) + ( JD3L7 );
JD3_counter_comb_bita2 = SUM(JD3_counter_comb_bita2_adder_eqn);

--JD3L11 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita2~COUT
JD3L11_adder_eqn = ( GND ) + ( JD3_safe_q[2] ) + ( JD3L7 );
JD3L11 = CARRY(JD3L11_adder_eqn);


--JD3_counter_comb_bita3 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita3
JD3_counter_comb_bita3_adder_eqn = ( GND ) + ( JD3_safe_q[3] ) + ( JD3L11 );
JD3_counter_comb_bita3 = SUM(JD3_counter_comb_bita3_adder_eqn);

--JD3L51 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita3~COUT
JD3L51_adder_eqn = ( GND ) + ( JD3_safe_q[3] ) + ( JD3L11 );
JD3L51 = CARRY(JD3L51_adder_eqn);


--JD3_counter_comb_bita4 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita4
JD3_counter_comb_bita4_adder_eqn = ( GND ) + ( JD3_safe_q[4] ) + ( JD3L51 );
JD3_counter_comb_bita4 = SUM(JD3_counter_comb_bita4_adder_eqn);

--JD3L91 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita4~COUT
JD3L91_adder_eqn = ( GND ) + ( JD3_safe_q[4] ) + ( JD3L51 );
JD3L91 = CARRY(JD3L91_adder_eqn);


--JD3_counter_comb_bita5 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|cntr_fm8:rd_ptr_count|counter_comb_bita5
JD3_counter_comb_bita5_adder_eqn = ( GND ) + ( JD3_safe_q[5] ) + ( JD3L91 );
JD3_counter_comb_bita5 = SUM(JD3_counter_comb_bita5_adder_eqn);


--AD1_count[5] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5]
AD1_count[5] = AMPP_FUNCTION(A1L5, AD1_count[4], !D1L2, !AE1_state[4], AD1L73);


--LD2_q_b[1] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LD2_q_b[1]_PORT_A_data_in = H1_M_st_data[1];
LD2_q_b[1]_PORT_A_data_in_reg = DFFE(LD2_q_b[1]_PORT_A_data_in, LD2_q_b[1]_clock_0, , , LD2_q_b[1]_clock_enable_0);
LD2_q_b[1]_PORT_A_address = BUS(JD4_safe_q[0], JD4_safe_q[1], JD4_safe_q[2], JD4_safe_q[3], JD4_safe_q[4], JD4_safe_q[5]);
LD2_q_b[1]_PORT_A_address_reg = DFFE(LD2_q_b[1]_PORT_A_address, LD2_q_b[1]_clock_0, , , LD2_q_b[1]_clock_enable_0);
LD2_q_b[1]_PORT_B_address = BUS(JD3_safe_q[0], JD3_safe_q[1], JD3_safe_q[2], JD3_safe_q[3], JD3_safe_q[4], JD3_safe_q[5]);
LD2_q_b[1]_PORT_B_address_reg = DFFE(LD2_q_b[1]_PORT_B_address, LD2_q_b[1]_clock_1, , , LD2_q_b[1]_clock_enable_1);
LD2_q_b[1]_PORT_A_write_enable = VCC;
LD2_q_b[1]_PORT_A_write_enable_reg = DFFE(LD2_q_b[1]_PORT_A_write_enable, LD2_q_b[1]_clock_0, , , LD2_q_b[1]_clock_enable_0);
LD2_q_b[1]_PORT_B_read_enable = VCC;
LD2_q_b[1]_PORT_B_read_enable_reg = DFFE(LD2_q_b[1]_PORT_B_read_enable, LD2_q_b[1]_clock_1, , , LD2_q_b[1]_clock_enable_1);
LD2_q_b[1]_clock_0 = VD1__clk0;
LD2_q_b[1]_clock_1 = VD1__clk0;
LD2_q_b[1]_clock_enable_0 = R1_fifo_wr;
LD2_q_b[1]_clock_enable_1 = R1_rd_wfifo;
LD2_q_b[1]_PORT_B_data_out = MEMORY(LD2_q_b[1]_PORT_A_data_in_reg, , LD2_q_b[1]_PORT_A_address_reg, LD2_q_b[1]_PORT_B_address_reg, LD2_q_b[1]_PORT_A_write_enable_reg, LD2_q_b[1]_PORT_B_read_enable_reg, , , LD2_q_b[1]_clock_0, LD2_q_b[1]_clock_1, LD2_q_b[1]_clock_enable_0, LD2_q_b[1]_clock_enable_1, , );
LD2_q_b[1] = LD2_q_b[1]_PORT_B_data_out[0];


--AD1_rdata[2] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]
AD1_rdata[2] = AMPP_FUNCTION(VD1__clk0, LD2_q_b[2], E1_data_out, AD1L12);


--AD1L37 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~965
AD1L37 = AMPP_FUNCTION(!AE1_state[4], !AD1L25, !AD1_count[9], !AD1_td_shift[5], !AD1_rdata[2]);


--PC1L12Q is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|jdo[2]~reg0
PC1L12Q = AMPP_FUNCTION(A1L8, PC1_sr[2], PC1L95);


--AD1L81 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate~0
AD1L81 = AMPP_FUNCTION(!AE1_state[8], !WD2_Q[0], !AD1L1);


--FC1L31 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch~143
FC1L31 = AMPP_FUNCTION(!E1_data_out, !PC1L651, !D1L2, !PC1L34Q);


--LD2_q_b[4] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LD2_q_b[4]_PORT_A_data_in = H1_M_st_data[4];
LD2_q_b[4]_PORT_A_data_in_reg = DFFE(LD2_q_b[4]_PORT_A_data_in, LD2_q_b[4]_clock_0, , , LD2_q_b[4]_clock_enable_0);
LD2_q_b[4]_PORT_A_address = BUS(JD4_safe_q[0], JD4_safe_q[1], JD4_safe_q[2], JD4_safe_q[3], JD4_safe_q[4], JD4_safe_q[5]);
LD2_q_b[4]_PORT_A_address_reg = DFFE(LD2_q_b[4]_PORT_A_address, LD2_q_b[4]_clock_0, , , LD2_q_b[4]_clock_enable_0);
LD2_q_b[4]_PORT_B_address = BUS(JD3_safe_q[0], JD3_safe_q[1], JD3_safe_q[2], JD3_safe_q[3], JD3_safe_q[4], JD3_safe_q[5]);
LD2_q_b[4]_PORT_B_address_reg = DFFE(LD2_q_b[4]_PORT_B_address, LD2_q_b[4]_clock_1, , , LD2_q_b[4]_clock_enable_1);
LD2_q_b[4]_PORT_A_write_enable = VCC;
LD2_q_b[4]_PORT_A_write_enable_reg = DFFE(LD2_q_b[4]_PORT_A_write_enable, LD2_q_b[4]_clock_0, , , LD2_q_b[4]_clock_enable_0);
LD2_q_b[4]_PORT_B_read_enable = VCC;
LD2_q_b[4]_PORT_B_read_enable_reg = DFFE(LD2_q_b[4]_PORT_B_read_enable, LD2_q_b[4]_clock_1, , , LD2_q_b[4]_clock_enable_1);
LD2_q_b[4]_clock_0 = VD1__clk0;
LD2_q_b[4]_clock_1 = VD1__clk0;
LD2_q_b[4]_clock_enable_0 = R1_fifo_wr;
LD2_q_b[4]_clock_enable_1 = R1_rd_wfifo;
LD2_q_b[4]_PORT_B_data_out = MEMORY(LD2_q_b[4]_PORT_A_data_in_reg, , LD2_q_b[4]_PORT_A_address_reg, LD2_q_b[4]_PORT_B_address_reg, LD2_q_b[4]_PORT_A_write_enable_reg, LD2_q_b[4]_PORT_B_read_enable_reg, , , LD2_q_b[4]_clock_0, LD2_q_b[4]_clock_1, LD2_q_b[4]_clock_enable_0, LD2_q_b[4]_clock_enable_1, , );
LD2_q_b[4] = LD2_q_b[4]_PORT_B_data_out[0];


--SD1L2 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~181
SD1L2_adder_eqn = ( SD1_baud_rate_counter[0] ) + ( VCC ) + ( GND );
SD1L2 = SUM(SD1L2_adder_eqn);

--SD1L3 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~182
SD1L3_adder_eqn = ( SD1_baud_rate_counter[0] ) + ( VCC ) + ( GND );
SD1L3 = CARRY(SD1L3_adder_eqn);


--SD1L6 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~185
SD1L6_adder_eqn = ( SD1_baud_rate_counter[1] ) + ( VCC ) + ( SD1L3 );
SD1L6 = SUM(SD1L6_adder_eqn);

--SD1L7 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~186
SD1L7_adder_eqn = ( SD1_baud_rate_counter[1] ) + ( VCC ) + ( SD1L3 );
SD1L7 = CARRY(SD1L7_adder_eqn);


--SD1L01 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~189
SD1L01_adder_eqn = ( SD1_baud_rate_counter[2] ) + ( VCC ) + ( SD1L7 );
SD1L01 = SUM(SD1L01_adder_eqn);

--SD1L11 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~190
SD1L11_adder_eqn = ( SD1_baud_rate_counter[2] ) + ( VCC ) + ( SD1L7 );
SD1L11 = CARRY(SD1L11_adder_eqn);


--SD1L41 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~193
SD1L41_adder_eqn = ( SD1_baud_rate_counter[3] ) + ( VCC ) + ( SD1L11 );
SD1L41 = SUM(SD1L41_adder_eqn);

--SD1L51 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~194
SD1L51_adder_eqn = ( SD1_baud_rate_counter[3] ) + ( VCC ) + ( SD1L11 );
SD1L51 = CARRY(SD1L51_adder_eqn);


--SD1L81 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~197
SD1L81_adder_eqn = ( SD1_baud_rate_counter[4] ) + ( VCC ) + ( SD1L51 );
SD1L81 = SUM(SD1L81_adder_eqn);

--SD1L91 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~198
SD1L91_adder_eqn = ( SD1_baud_rate_counter[4] ) + ( VCC ) + ( SD1L51 );
SD1L91 = CARRY(SD1L91_adder_eqn);


--SD1L22 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~201
SD1L22_adder_eqn = ( SD1_baud_rate_counter[5] ) + ( VCC ) + ( SD1L91 );
SD1L22 = SUM(SD1L22_adder_eqn);

--SD1L32 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~202
SD1L32_adder_eqn = ( SD1_baud_rate_counter[5] ) + ( VCC ) + ( SD1L91 );
SD1L32 = CARRY(SD1L32_adder_eqn);


--SD1L75 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter~596
SD1L75 = !SD1_sync_rxd $ !SD1_delayed_unxsync_rxdxx1 # SD1_baud_rate_counter_is_zero # SD1L22;


--SD1L85 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter~597
SD1L85 = !SD1L6 & (!SD1_sync_rxd $ !SD1_delayed_unxsync_rxdxx1) # SD1L6 & (!SD1_baud_rate_counter_is_zero # !SD1_sync_rxd $ !SD1_delayed_unxsync_rxdxx1);


--SD1L62 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~205
SD1L62_adder_eqn = ( SD1_baud_rate_counter[6] ) + ( VCC ) + ( SD1L32 );
SD1L62 = SUM(SD1L62_adder_eqn);

--SD1L72 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~206
SD1L72_adder_eqn = ( SD1_baud_rate_counter[6] ) + ( VCC ) + ( SD1L32 );
SD1L72 = CARRY(SD1L72_adder_eqn);


--SD1L03 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~209
SD1L03_adder_eqn = ( SD1_baud_rate_counter[7] ) + ( VCC ) + ( SD1L72 );
SD1L03 = SUM(SD1L03_adder_eqn);

--SD1L13 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~210
SD1L13_adder_eqn = ( SD1_baud_rate_counter[7] ) + ( VCC ) + ( SD1L72 );
SD1L13 = CARRY(SD1L13_adder_eqn);


--SD1L95 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter~598
SD1L95 = !SD1L03 & (!SD1_sync_rxd $ !SD1_delayed_unxsync_rxdxx1) # SD1L03 & (!SD1_baud_rate_counter_is_zero # !SD1_sync_rxd $ !SD1_delayed_unxsync_rxdxx1);


--SD1L06 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter~599
SD1L06 = SD1L41 & !SD1_baud_rate_counter_is_zero & (!SD1_sync_rxd $ SD1_delayed_unxsync_rxdxx1);


--SD1L16 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter~600
SD1L16 = !SD1L62 & SD1_baud_rate_counter_is_zero & (!SD1_sync_rxd $ SD1_delayed_unxsync_rxdxx1) # SD1L62 & (!SD1_sync_rxd $ SD1_delayed_unxsync_rxdxx1);


--SD1L26 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter~601
SD1L26 = !SD1L81 & (!SD1_sync_rxd $ !SD1_delayed_unxsync_rxdxx1) # SD1L81 & (!SD1_baud_rate_counter_is_zero # !SD1_sync_rxd $ !SD1_delayed_unxsync_rxdxx1);


--SD1L43 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~213
SD1L43_adder_eqn = ( SD1_baud_rate_counter[8] ) + ( VCC ) + ( SD1L13 );
SD1L43 = SUM(SD1L43_adder_eqn);

--SD1L53 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~214
SD1L53_adder_eqn = ( SD1_baud_rate_counter[8] ) + ( VCC ) + ( SD1L13 );
SD1L53 = CARRY(SD1L53_adder_eqn);


--SD1L83 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~217
SD1L83_adder_eqn = ( SD1_baud_rate_counter[9] ) + ( VCC ) + ( SD1L53 );
SD1L83 = SUM(SD1L83_adder_eqn);


--SD1L36 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter~602
SD1L36 = !SD1L83 & SD1_baud_rate_counter_is_zero & (!SD1_sync_rxd $ SD1_delayed_unxsync_rxdxx1) # SD1L83 & (!SD1_sync_rxd $ SD1_delayed_unxsync_rxdxx1);


--SD1L46 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter~603
SD1L46 = !SD1_sync_rxd $ !SD1_delayed_unxsync_rxdxx1 # SD1_baud_rate_counter_is_zero # SD1L43;


--SD1L56 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter~604
SD1L56 = !SD1L01 & SD1_baud_rate_counter_is_zero & (!SD1_sync_rxd $ SD1_delayed_unxsync_rxdxx1) # SD1L01 & (!SD1_sync_rxd $ SD1_delayed_unxsync_rxdxx1);


--SD1L66 is std_2s60:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter~605
SD1L66 = SD1L2 & !SD1_baud_rate_counter_is_zero & (!SD1_sync_rxd $ SD1_delayed_unxsync_rxdxx1);


--LD2_q_b[3] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LD2_q_b[3]_PORT_A_data_in = H1_M_st_data[3];
LD2_q_b[3]_PORT_A_data_in_reg = DFFE(LD2_q_b[3]_PORT_A_data_in, LD2_q_b[3]_clock_0, , , LD2_q_b[3]_clock_enable_0);
LD2_q_b[3]_PORT_A_address = BUS(JD4_safe_q[0], JD4_safe_q[1], JD4_safe_q[2], JD4_safe_q[3], JD4_safe_q[4], JD4_safe_q[5]);
LD2_q_b[3]_PORT_A_address_reg = DFFE(LD2_q_b[3]_PORT_A_address, LD2_q_b[3]_clock_0, , , LD2_q_b[3]_clock_enable_0);
LD2_q_b[3]_PORT_B_address = BUS(JD3_safe_q[0], JD3_safe_q[1], JD3_safe_q[2], JD3_safe_q[3], JD3_safe_q[4], JD3_safe_q[5]);
LD2_q_b[3]_PORT_B_address_reg = DFFE(LD2_q_b[3]_PORT_B_address, LD2_q_b[3]_clock_1, , , LD2_q_b[3]_clock_enable_1);
LD2_q_b[3]_PORT_A_write_enable = VCC;
LD2_q_b[3]_PORT_A_write_enable_reg = DFFE(LD2_q_b[3]_PORT_A_write_enable, LD2_q_b[3]_clock_0, , , LD2_q_b[3]_clock_enable_0);
LD2_q_b[3]_PORT_B_read_enable = VCC;
LD2_q_b[3]_PORT_B_read_enable_reg = DFFE(LD2_q_b[3]_PORT_B_read_enable, LD2_q_b[3]_clock_1, , , LD2_q_b[3]_clock_enable_1);
LD2_q_b[3]_clock_0 = VD1__clk0;
LD2_q_b[3]_clock_1 = VD1__clk0;
LD2_q_b[3]_clock_enable_0 = R1_fifo_wr;
LD2_q_b[3]_clock_enable_1 = R1_rd_wfifo;
LD2_q_b[3]_PORT_B_data_out = MEMORY(LD2_q_b[3]_PORT_A_data_in_reg, , LD2_q_b[3]_PORT_A_address_reg, LD2_q_b[3]_PORT_B_address_reg, LD2_q_b[3]_PORT_A_write_enable_reg, LD2_q_b[3]_PORT_B_read_enable_reg, , , LD2_q_b[3]_clock_0, LD2_q_b[3]_clock_1, LD2_q_b[3]_clock_enable_0, LD2_q_b[3]_clock_enable_1, , );
LD2_q_b[3] = LD2_q_b[3]_PORT_B_data_out[0];


--LD2_q_b[5] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LD2_q_b[5]_PORT_A_data_in = H1_M_st_data[5];
LD2_q_b[5]_PORT_A_data_in_reg = DFFE(LD2_q_b[5]_PORT_A_data_in, LD2_q_b[5]_clock_0, , , LD2_q_b[5]_clock_enable_0);
LD2_q_b[5]_PORT_A_address = BUS(JD4_safe_q[0], JD4_safe_q[1], JD4_safe_q[2], JD4_safe_q[3], JD4_safe_q[4], JD4_safe_q[5]);
LD2_q_b[5]_PORT_A_address_reg = DFFE(LD2_q_b[5]_PORT_A_address, LD2_q_b[5]_clock_0, , , LD2_q_b[5]_clock_enable_0);
LD2_q_b[5]_PORT_B_address = BUS(JD3_safe_q[0], JD3_safe_q[1], JD3_safe_q[2], JD3_safe_q[3], JD3_safe_q[4], JD3_safe_q[5]);
LD2_q_b[5]_PORT_B_address_reg = DFFE(LD2_q_b[5]_PORT_B_address, LD2_q_b[5]_clock_1, , , LD2_q_b[5]_clock_enable_1);
LD2_q_b[5]_PORT_A_write_enable = VCC;
LD2_q_b[5]_PORT_A_write_enable_reg = DFFE(LD2_q_b[5]_PORT_A_write_enable, LD2_q_b[5]_clock_0, , , LD2_q_b[5]_clock_enable_0);
LD2_q_b[5]_PORT_B_read_enable = VCC;
LD2_q_b[5]_PORT_B_read_enable_reg = DFFE(LD2_q_b[5]_PORT_B_read_enable, LD2_q_b[5]_clock_1, , , LD2_q_b[5]_clock_enable_1);
LD2_q_b[5]_clock_0 = VD1__clk0;
LD2_q_b[5]_clock_1 = VD1__clk0;
LD2_q_b[5]_clock_enable_0 = R1_fifo_wr;
LD2_q_b[5]_clock_enable_1 = R1_rd_wfifo;
LD2_q_b[5]_PORT_B_data_out = MEMORY(LD2_q_b[5]_PORT_A_data_in_reg, , LD2_q_b[5]_PORT_A_address_reg, LD2_q_b[5]_PORT_B_address_reg, LD2_q_b[5]_PORT_A_write_enable_reg, LD2_q_b[5]_PORT_B_read_enable_reg, , , LD2_q_b[5]_clock_0, LD2_q_b[5]_clock_1, LD2_q_b[5]_clock_enable_0, LD2_q_b[5]_clock_enable_1, , );
LD2_q_b[5] = LD2_q_b[5]_PORT_B_data_out[0];


--PC1L5 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|Decoder~28
PC1L5 = AMPP_FUNCTION(!WD1_Q[1], !WD1_Q[0]);


--LD2_q_b[6] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LD2_q_b[6]_PORT_A_data_in = H1_M_st_data[6];
LD2_q_b[6]_PORT_A_data_in_reg = DFFE(LD2_q_b[6]_PORT_A_data_in, LD2_q_b[6]_clock_0, , , LD2_q_b[6]_clock_enable_0);
LD2_q_b[6]_PORT_A_address = BUS(JD4_safe_q[0], JD4_safe_q[1], JD4_safe_q[2], JD4_safe_q[3], JD4_safe_q[4], JD4_safe_q[5]);
LD2_q_b[6]_PORT_A_address_reg = DFFE(LD2_q_b[6]_PORT_A_address, LD2_q_b[6]_clock_0, , , LD2_q_b[6]_clock_enable_0);
LD2_q_b[6]_PORT_B_address = BUS(JD3_safe_q[0], JD3_safe_q[1], JD3_safe_q[2], JD3_safe_q[3], JD3_safe_q[4], JD3_safe_q[5]);
LD2_q_b[6]_PORT_B_address_reg = DFFE(LD2_q_b[6]_PORT_B_address, LD2_q_b[6]_clock_1, , , LD2_q_b[6]_clock_enable_1);
LD2_q_b[6]_PORT_A_write_enable = VCC;
LD2_q_b[6]_PORT_A_write_enable_reg = DFFE(LD2_q_b[6]_PORT_A_write_enable, LD2_q_b[6]_clock_0, , , LD2_q_b[6]_clock_enable_0);
LD2_q_b[6]_PORT_B_read_enable = VCC;
LD2_q_b[6]_PORT_B_read_enable_reg = DFFE(LD2_q_b[6]_PORT_B_read_enable, LD2_q_b[6]_clock_1, , , LD2_q_b[6]_clock_enable_1);
LD2_q_b[6]_clock_0 = VD1__clk0;
LD2_q_b[6]_clock_1 = VD1__clk0;
LD2_q_b[6]_clock_enable_0 = R1_fifo_wr;
LD2_q_b[6]_clock_enable_1 = R1_rd_wfifo;
LD2_q_b[6]_PORT_B_data_out = MEMORY(LD2_q_b[6]_PORT_A_data_in_reg, , LD2_q_b[6]_PORT_A_address_reg, LD2_q_b[6]_PORT_B_address_reg, LD2_q_b[6]_PORT_A_write_enable_reg, LD2_q_b[6]_PORT_B_read_enable_reg, , , LD2_q_b[6]_clock_0, LD2_q_b[6]_clock_1, LD2_q_b[6]_clock_enable_0, LD2_q_b[6]_clock_enable_1, , );
LD2_q_b[6] = LD2_q_b[6]_PORT_B_data_out[0];


--AD1_count[4] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4]
AD1_count[4] = AMPP_FUNCTION(A1L5, AD1_count[3], !D1L2, !AE1_state[4], AD1L73);


--LD2_q_b[2] is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|dpram_rdp:FIFOram|altsyncram_vpc1:altsyncram2|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LD2_q_b[2]_PORT_A_data_in = H1_M_st_data[2];
LD2_q_b[2]_PORT_A_data_in_reg = DFFE(LD2_q_b[2]_PORT_A_data_in, LD2_q_b[2]_clock_0, , , LD2_q_b[2]_clock_enable_0);
LD2_q_b[2]_PORT_A_address = BUS(JD4_safe_q[0], JD4_safe_q[1], JD4_safe_q[2], JD4_safe_q[3], JD4_safe_q[4], JD4_safe_q[5]);
LD2_q_b[2]_PORT_A_address_reg = DFFE(LD2_q_b[2]_PORT_A_address, LD2_q_b[2]_clock_0, , , LD2_q_b[2]_clock_enable_0);
LD2_q_b[2]_PORT_B_address = BUS(JD3_safe_q[0], JD3_safe_q[1], JD3_safe_q[2], JD3_safe_q[3], JD3_safe_q[4], JD3_safe_q[5]);
LD2_q_b[2]_PORT_B_address_reg = DFFE(LD2_q_b[2]_PORT_B_address, LD2_q_b[2]_clock_1, , , LD2_q_b[2]_clock_enable_1);
LD2_q_b[2]_PORT_A_write_enable = VCC;
LD2_q_b[2]_PORT_A_write_enable_reg = DFFE(LD2_q_b[2]_PORT_A_write_enable, LD2_q_b[2]_clock_0, , , LD2_q_b[2]_clock_enable_0);
LD2_q_b[2]_PORT_B_read_enable = VCC;
LD2_q_b[2]_PORT_B_read_enable_reg = DFFE(LD2_q_b[2]_PORT_B_read_enable, LD2_q_b[2]_clock_1, , , LD2_q_b[2]_clock_enable_1);
LD2_q_b[2]_clock_0 = VD1__clk0;
LD2_q_b[2]_clock_1 = VD1__clk0;
LD2_q_b[2]_clock_enable_0 = R1_fifo_wr;
LD2_q_b[2]_clock_enable_1 = R1_rd_wfifo;
LD2_q_b[2]_PORT_B_data_out = MEMORY(LD2_q_b[2]_PORT_A_data_in_reg, , LD2_q_b[2]_PORT_A_address_reg, LD2_q_b[2]_PORT_B_address_reg, LD2_q_b[2]_PORT_A_write_enable_reg, LD2_q_b[2]_PORT_B_read_enable_reg, , , LD2_q_b[2]_clock_0, LD2_q_b[2]_clock_1, LD2_q_b[2]_clock_enable_0, LD2_q_b[2]_clock_enable_1, , );
LD2_q_b[2] = LD2_q_b[2]_PORT_B_data_out[0];


--AD1_count[3] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[3]
AD1_count[3] = AMPP_FUNCTION(A1L5, AD1_count[2], !D1L2, !AE1_state[4], AD1L73);


--AD1_count[2] is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[2]
AD1_count[2] = AMPP_FUNCTION(A1L5, AD1_count[1], !D1L2, !AE1_state[4], AD1L73);


--H1L64 is std_2s60:inst|cpu:the_cpu|D_ctrl_ld~27
H1L64 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2], !H1_D_iw[4]);


--H1L54 is std_2s60:inst|cpu:the_cpu|D_ctrl_ld_signed~25
H1L54 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[2]);


--H1L42 is std_2s60:inst|cpu:the_cpu|D_ctrl_br_cond~101
H1L42 = AMPP_FUNCTION(!H1_D_iw[0], !H1_D_iw[1], !H1_D_iw[4], !H1_D_iw[2], !H1_D_iw[5], !H1_D_iw[3]);


--H1L1 is std_2s60:inst|cpu:the_cpu|D_br_pred_not_taken~10
H1L1 = AMPP_FUNCTION(!H1L42, !H1_D_iw[21]);


--D1L7 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~20
D1L7 = AMPP_FUNCTION(!WD6_Q[1], !D1_OK_TO_UPDATE_IR_Q, !AE1_state[5]);


--D1L8 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~21
D1L8 = AMPP_FUNCTION(!D1_OK_TO_UPDATE_IR_Q, !AE1_state[5], !WD6_Q[0]);


--D1L52 is sld_hub:sld_hub_inst|IRF_ENABLE[2]~125
D1L52 = AMPP_FUNCTION(!WD6_Q[1], !D1_OK_TO_UPDATE_IR_Q, !AE1_state[5], !WD5_Q[0], !WD7_Q[0], !BE1_dffe1a[2]);


--D1L42 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~126
D1L42 = AMPP_FUNCTION(!D1_OK_TO_UPDATE_IR_Q, !AE1_state[5], !WD6_Q[0], !WD5_Q[0], !WD7_Q[0], !BE1_dffe1a[2]);


--D1L14 is sld_hub:sld_hub_inst|reduce_nor~61
D1L14 = AMPP_FUNCTION(!ZD1_dffs[2], !ZD1_dffs[0], !ZD1_dffs[7], !ZD1_dffs[3]);


--D1L24 is sld_hub:sld_hub_inst|reduce_nor~62
D1L24 = AMPP_FUNCTION(!ZD1_dffs[9], !ZD1_dffs[6], !ZD1_dffs[4], !D1L14);


--D1L34 is sld_hub:sld_hub_inst|reduce_nor~63
D1L34 = AMPP_FUNCTION(!ZD1_dffs[1], !ZD1_dffs[8], !ZD1_dffs[5], !D1L24);


--D1L44 is sld_hub:sld_hub_inst|reduce_nor~64
D1L44 = AMPP_FUNCTION(!ZD1_dffs[1], !ZD1_dffs[8], !ZD1_dffs[5], !D1L24);


--BB1L48 is std_2s60:inst|sdram:the_sdram|Select~6491
BB1L48 = BB1_init_done & BB1_i_cmd[2] & ( BB1_m_state.000000001 & (BB1_m_state.000000010 # BB1_m_state.001000000 # BB1_m_state.010000000) ) # !BB1_init_done & BB1_i_cmd[2] & ( !BB1_m_state.000000001 # BB1_m_state.000000010 # BB1_m_state.001000000 # BB1_m_state.010000000 ) # BB1_init_done & !BB1_i_cmd[2] & ( BB1_m_state.000000001 & (BB1_m_state.000000010 # BB1_m_state.001000000 # BB1_m_state.010000000) ) # !BB1_init_done & !BB1_i_cmd[2] & ( BB1_m_state.000000001 & (BB1_m_state.000000010 # BB1_m_state.001000000 # BB1_m_state.010000000) );


--BB1L58 is std_2s60:inst|sdram:the_sdram|Select~6492
BB1L58 = BB1_m_state.000000100 & BB1_m_next.010000000 & ( BB1_m_state.001000000 & !BB1_refresh_request ) # !BB1_m_state.000000100 & BB1_m_next.010000000 & ( !BB1_m_state.001000000 & BB1_m_state.000000001 & !BB1_m_state.010000000 # BB1_m_state.001000000 & (!BB1_refresh_request) ) # BB1_m_state.000000100 & !BB1_m_next.010000000 # !BB1_m_state.000000100 & !BB1_m_next.010000000 & ( !BB1_m_state.001000000 & BB1_m_state.000000001 & !BB1_m_state.010000000 # BB1_m_state.001000000 & (!BB1_refresh_request) );


--BB1L68 is std_2s60:inst|sdram:the_sdram|Select~6493
BB1L68 = BB1L58 & BB1_i_cmd[3] & ( !BB1_active_cs_n & (!BB1_init_done # BB1_refresh_request # BB1_m_state.000000001) ) # !BB1L58 & BB1_i_cmd[3] & ( !BB1_init_done # BB1_refresh_request # BB1_m_state.000000001 ) # BB1L58 & !BB1_i_cmd[3] & ( !BB1_active_cs_n & (BB1_init_done & BB1_refresh_request # BB1_m_state.000000001) ) # !BB1L58 & !BB1_i_cmd[3] & ( BB1_init_done & BB1_refresh_request # BB1_m_state.000000001 );


--TD1L56 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|reduce_or~39
TD1L56 = TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] # TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] # TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] # TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5];


--TD1L66 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|reduce_or~40
TD1L66 = TD1L56 # TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] # TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] # TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4];


--TD1L76 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|reduce_or~41
TD1L76 = TD1L66 # TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] # TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] # TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6];


--TD1L37 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_shift_empty~13
TD1L37 = TD1_tx_ready # TD1L76;


--TD1L26 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|do_load_shifter~37
TD1L26 = !TD1L76 & TD1_tx_ready;


--A1L911 is rtl~242
A1L911 = TD1L76 & TD1_baud_clk_en # TD1_do_load_shifter;


--AD1L22 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|r_ena~21
AD1L22 = AMPP_FUNCTION(!AD1_rvalid0, !R1_r_val, !AD1_r_ena1);


--GD2L7 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~124
GD2L7 = !KD2_safe_q[0] # KD2_safe_q[5] # KD2_safe_q[4] # KD2_safe_q[3];


--GD2L8 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~125
GD2L8 = !AD1L22 # GD2L7 # KD2_safe_q[1] # KD2_safe_q[2];


--GD2L9 is std_2s60:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_l5p:auto_generated|a_dpfifo_sbp:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~126
GD2L9 = GD2_b_non_empty & GD2L8 # R1_fifo_wr # GD2_b_full;


--R1L3 is std_2s60:inst|jtag_uart:the_jtag_uart|LessThan~372
R1L3 = KD2_safe_q[3] & (KD2_safe_q[0] # KD2_safe_q[1] # KD2_safe_q[2]);


--R1L4 is std_2s60:inst|jtag_uart:the_jtag_uart|LessThan~373
R1L4 = !GD2_b_full & !KD2_safe_q[4] & !KD2_safe_q[5] & !R1L3;


--AD1L2 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|always2~32
AD1L2 = AMPP_FUNCTION(!AD1_read_write1, !AD1_read_write2);


--AD1L44 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_ena~55
AD1L44 = AMPP_FUNCTION(!AD1L2, !AD1L54Q, !R1_t_dav, !AD1_write_stalled, !AD1_write_valid);


--AD1L64 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_pause~75
AD1L64 = AMPP_FUNCTION(!AD1L2, !R1_t_dav, !AD1_write_stalled, !AD1_write_valid, !AD1_jupdate1, !AD1_jupdate2);


--AD1L14 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid0~69
AD1L14 = AMPP_FUNCTION(!AD1L22, !AD1L2, !AD1_user_saw_rvalid, !AD1_read_req);


--H1L74 is std_2s60:inst|cpu:the_cpu|D_ctrl_mul_cell_src1_signed~99
H1L74 = AMPP_FUNCTION(!H1_D_iw[16], !H1L211, !H1_D_iw[11], !H1_D_iw[12], !H1_D_iw[13], !H1_D_iw[15], !H1_D_iw[14]);


--PC1L76 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|rtl~1512
PC1L76 = AMPP_FUNCTION(!PC1L06, !PC1_ir[0], !altera_internal_jtag, !PC1_ir[1], !PC1_DRsize.100, !H1_hbreak_enabled, !PC1_sr[36]);


--N1L422 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|time_to_write~28
N1L422 = !N1L831 & ( !N1L43 & N1L04 & H1_d_write ) # N1L831 & ( H1_d_write & (N1L04 # N1L24 # N1L251 # N1L891) );


--D1L31 is sld_hub:sld_hub_inst|hub_tdo~296
D1L31 = AMPP_FUNCTION(!WD6_Q[0], !AD1_td_shift[0], !WD8_Q[0], !WD6_Q[1], !D1_jtag_debug_mode_usr1, !D1L21, !PC1_sr[0]);


--H1L9661 is std_2s60:inst|cpu:the_cpu|av_fill_bit~15
H1L9661 = AMPP_FUNCTION(!H1_M_alu_result[1], !H1_d_readdata_d1[31], !H1_d_readdata_d1[15], !H1_d_readdata_d1[23], !H1L5271, !H1_M_ctrl_ld_signed, !H1_d_readdata_d1[7]);


--H1L33 is std_2s60:inst|cpu:the_cpu|D_ctrl_dst_data_sel_logic_result~35
H1L33 = AMPP_FUNCTION(!H1_D_iw[5], !H1_D_iw[4], !H1_D_iw[3], !H1_D_iw[2], !H1_D_iw[1], !H1_D_iw[0]);


--H1L862 is std_2s60:inst|cpu:the_cpu|D_wr_dst_reg~48
H1L862 = AMPP_FUNCTION(!H1_D_iw[5], !H1_D_iw[4], !H1_D_iw[3], !H1_D_iw[2], !H1_D_iw[1], !H1_D_iw[0]);


--H1L962 is std_2s60:inst|cpu:the_cpu|D_wr_dst_reg~49
H1L962 = AMPP_FUNCTION(!H1_D_iw[5], !H1_D_iw[4], !H1_D_iw[3], !H1_D_iw[2], !H1_D_iw[1], !H1_D_iw[0]);


--H1L32 is std_2s60:inst|cpu:the_cpu|D_ctrl_b_not_src~67
H1L32 = AMPP_FUNCTION(!H1_D_iw[3], !H1_D_iw[5], !H1_D_iw[4], !H1_D_iw[2], !H1_D_iw[1], !H1_D_iw[0]);


--K1L061 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|p1_cpu_instruction_master_latency_counter[1]~159
K1L061 = !K1L951 & ( K1_cpu_instruction_master_latency_counter[0] & (K1_cpu_instruction_master_latency_counter[1]) ) # K1L951 & ( !N1L912 # !N1L812 # !H1_ic_fill_tag[13] & !H1_ic_fill_tag[12] );


--BB1L78 is std_2s60:inst|sdram:the_sdram|Select~6494
BB1L78 = BB1L262 & BB1L523 & ( QD1L661 ) # !BB1L262 & BB1L523 & ( BB1_active_addr[0] ) # BB1L262 & !BB1L523 & ( BB1_active_addr[9] ) # !BB1L262 & !BB1L523 & ( !BB1_i_addr[11] );


--BB1L88 is std_2s60:inst|sdram:the_sdram|Select~6495
BB1L88 = BB1L262 & BB1L523 & ( QD1L761 ) # !BB1L262 & BB1L523 & ( BB1_active_addr[1] ) # BB1L262 & !BB1L523 & ( BB1_active_addr[10] ) # !BB1L262 & !BB1L523 & ( !BB1_i_addr[11] );


--BB1L98 is std_2s60:inst|sdram:the_sdram|Select~6496
BB1L98 = BB1L262 & BB1L523 & ( QD1L861 ) # !BB1L262 & BB1L523 & ( BB1_active_addr[2] ) # BB1L262 & !BB1L523 & ( BB1_active_addr[11] ) # !BB1L262 & !BB1L523 & ( !BB1_i_addr[11] );


--BB1L09 is std_2s60:inst|sdram:the_sdram|Select~6497
BB1L09 = BB1L262 & BB1L523 & ( QD1L961 ) # !BB1L262 & BB1L523 & ( BB1_active_addr[3] ) # BB1L262 & !BB1L523 & ( BB1_active_addr[12] ) # !BB1L262 & !BB1L523 & ( !BB1_i_addr[11] );


--BB1L19 is std_2s60:inst|sdram:the_sdram|Select~6498
BB1L19 = BB1L262 & BB1L523 & ( QD1L271 ) # !BB1L262 & BB1L523 & ( BB1_active_addr[6] ) # BB1L262 & !BB1L523 & ( BB1_active_addr[15] ) # !BB1L262 & !BB1L523 & ( !BB1_i_addr[11] );


--BB1L29 is std_2s60:inst|sdram:the_sdram|Select~6499
BB1L29 = BB1_active_addr[7] & BB1L523 & ( !BB1L262 # QD1L371 ) # !BB1_active_addr[7] & BB1L523 & ( QD1L371 & BB1L262 ) # BB1_active_addr[7] & !BB1L523 & ( !BB1L262 & !BB1_i_addr[11] # BB1L262 & (BB1_active_addr[16]) ) # !BB1_active_addr[7] & !BB1L523 & ( !BB1L262 & !BB1_i_addr[11] # BB1L262 & (BB1_active_addr[16]) );


--J1L7 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]~75
J1L7 = !J1_cpu_data_master_dbs_address[0];


--J1L01 is std_2s60:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]~76
J1L01 = !J1_cpu_data_master_dbs_address[1];


--QD1L921 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address~13
QD1L921 = !QD1_rd_address;


--K1L11 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]~35
K1L11 = !K1_cpu_instruction_master_dbs_address[1];


--K1L7 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[0]~36
K1L7 = !K1_cpu_instruction_master_dbs_address[0];


--TD1L46 is std_2s60:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|pre_txd~3
TD1L46 = !TD1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0];


--D1L71 is sld_hub:sld_hub_inst|hub_tdo~300
D1L71 = AMPP_FUNCTION(!D1L31);


--CB1L98 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_writenable[1]~21
CB1L98 = !CB1L88Q;


--CB1L08 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_readenable[1]~70
CB1L08 = !CB1L97Q;


--CB1L78 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_writenable[0]~22
CB1L78 = !CB1L59Q;


--CB1L87 is std_2s60:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_posted_fifo_readenable[0]~71
CB1L87 = !CB1L68Q;


--QD1L291 is std_2s60:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|wr_address~13
QD1L291 = !QD1_wr_address;


--BB1L363 is std_2s60:inst|sdram:the_sdram|refresh_counter[4]~146
BB1L363 = !BB1L871;


--BB1L173 is std_2s60:inst|sdram:the_sdram|refresh_counter[10]~149
BB1L173 = !BB1L202;


--BB1L963 is std_2s60:inst|sdram:the_sdram|refresh_counter[9]~150
BB1L963 = !BB1L891;


--H1L0021 is std_2s60:inst|cpu:the_cpu|W_wr_dst_reg~6
H1L0021 = AMPP_FUNCTION(!H1_M_wr_dst_reg);


--N1L36 is std_2s60:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~2
N1L36 = !N1L422;


--CC1L7 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[2]~18
CC1L7 = AMPP_FUNCTION(!H1_M_st_data[2]);


--FC1L9 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready~69
FC1L9 = AMPP_FUNCTION(!PC1L651);


--CC1L5 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[1]~19
CC1L5 = AMPP_FUNCTION(!H1_M_st_data[1]);


--CC1L3 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[0]~20
CC1L3 = AMPP_FUNCTION(!H1_M_st_data[0]);


--CC1L9 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[3]~21
CC1L9 = AMPP_FUNCTION(!H1_M_st_data[3]);


--PC1L451 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|st_updateir~18
PC1L451 = AMPP_FUNCTION();


--CC1L11 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[4]~22
CC1L11 = AMPP_FUNCTION(!H1_M_st_data[4]);


--CC1L31 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]~23
CC1L31 = AMPP_FUNCTION(!H1_M_st_data[6]);


--K1L41 is std_2s60:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[0]~8
K1L41 = !K1_cpu_instruction_master_dbs_rdv_counter[0];


--P1L262 is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[10]~48
P1L262 = !H1_M_st_data[10];


--P1L461 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[10]~96
P1L461 = !P1_internal_counter[10];


--FB1L461 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[10]~96
FB1L461 = !FB1_internal_counter[10];


--P1L062 is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[9]~49
P1L062 = !H1_M_st_data[9];


--P1L261 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[9]~97
P1L261 = !P1_internal_counter[9];


--FB1L261 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[9]~97
FB1L261 = !FB1_internal_counter[9];


--FB1L271 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[16]~98
FB1L271 = !FB1_internal_counter[16];


--P1L271 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[16]~98
P1L271 = !P1_internal_counter[16];


--PC1L251 is std_2s60:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|st_updatedr~5
PC1L251 = AMPP_FUNCTION();


--FB1L552 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[5]~50
FB1L552 = !H1_M_st_data[5];


--FB1L651 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[5]~99
FB1L651 = !FB1_internal_counter[5];


--P1L651 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[5]~99
P1L651 = !P1_internal_counter[5];


--P1L862 is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[15]~51
P1L862 = !H1_M_st_data[15];


--P1L071 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[15]~100
P1L071 = !P1_internal_counter[15];


--FB1L071 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[15]~100
FB1L071 = !FB1_internal_counter[15];


--P1L752 is std_2s60:inst|high_res_timer:the_high_res_timer|period_l_register[7]~52
P1L752 = !H1_M_st_data[7];


--P1L951 is std_2s60:inst|high_res_timer:the_high_res_timer|counter_snapshot[7]~101
P1L951 = !P1_internal_counter[7];


--FB1L951 is std_2s60:inst|sys_clk_timer:the_sys_clk_timer|counter_snapshot[7]~101
FB1L951 = !FB1_internal_counter[7];


--AD1L63 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write~6
AD1L63 = AMPP_FUNCTION(!AD1_read_write);


--AD1L91 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate~16
AD1L91 = AMPP_FUNCTION(!AD1_jupdate);


--~GND is ~GND
~GND = GND;


--PLD_CLOCKINPUT[1] is PLD_CLOCKINPUT[1]
--operation mode is input

PLD_CLOCKINPUT[1] = INPUT();






--PLD_CLEAR_N is PLD_CLEAR_N
--operation mode is input

PLD_CLEAR_N = INPUT();


--USER_PB[2] is USER_PB[2]
--operation mode is input

USER_PB[2] = INPUT();


--USER_PB[1] is USER_PB[1]
--operation mode is input

USER_PB[1] = INPUT();


--USER_PB[0] is USER_PB[0]
--operation mode is input

USER_PB[0] = INPUT();


--USER_PB[3] is USER_PB[3]
--operation mode is input

USER_PB[3] = INPUT();


--ENET_INTRQ[0] is ENET_INTRQ[0]
--operation mode is input

ENET_INTRQ[0] = INPUT();


--RXD[1] is RXD[1]
--operation mode is input

RXD[1] = INPUT();


--ENET_ADS_N is ENET_ADS_N
--operation mode is output

ENET_ADS_N = OUTPUT(GND);


--ENET_AEN is ENET_AEN
--operation mode is output

ENET_AEN = OUTPUT(GND);


--SDRAM_CLK is SDRAM_CLK
--operation mode is output

SDRAM_CLK = OUTPUT(VD1__clk1);


--FLASH_WP_N is FLASH_WP_N
--operation mode is output

FLASH_WP_N = OUTPUT(VCC);


--FLASH_OE_N is FLASH_OE_N
--operation mode is output

FLASH_OE_N = OUTPUT(!M1_ext_flash_bus_readn);


--FLASH_RW_N is FLASH_RW_N
--operation mode is output

FLASH_RW_N = OUTPUT(!M1_write_n_to_the_ext_flash);


--ENET_IOR_N is ENET_IOR_N
--operation mode is output

ENET_IOR_N = OUTPUT(!N1_ior_n_to_the_lan91c111);


--ENET_IOW_N is ENET_IOW_N
--operation mode is output

ENET_IOW_N = OUTPUT(!N1_iow_n_to_the_lan91c111);


--SRAM_OE_N is SRAM_OE_N
--operation mode is output

SRAM_OE_N = OUTPUT(!N1_read_n_to_the_ext_ram);


--SRAM_CS_N is SRAM_CS_N
--operation mode is output

SRAM_CS_N = OUTPUT(!N1_select_n_to_the_ext_ram);


--SRAM_WE_N is SRAM_WE_N
--operation mode is output

SRAM_WE_N = OUTPUT(!N1_write_n_to_the_ext_ram);


--SDRAM_CAS_N is SDRAM_CAS_N
--operation mode is output

SDRAM_CAS_N = OUTPUT(!BB1_m_cmd[1]);


--SDRAM_CKE is SDRAM_CKE
--operation mode is output

SDRAM_CKE = OUTPUT(VCC);


--SDRAM_CS_N is SDRAM_CS_N
--operation mode is output

SDRAM_CS_N = OUTPUT(!BB1_m_cmd[3]);


--SDRAM_RAS_N is SDRAM_RAS_N
--operation mode is output

SDRAM_RAS_N = OUTPUT(!BB1_m_cmd[2]);


--SDRAM_WE_N is SDRAM_WE_N
--operation mode is output

SDRAM_WE_N = OUTPUT(!BB1_m_cmd[0]);


--LCD_RW is LCD_RW
--operation mode is output

LCD_RW = OUTPUT(H1_M_alu_result[2]);


--LCD_RS is LCD_RS
--operation mode is output

LCD_RS = OUTPUT(H1_M_alu_result[3]);


--LCD_E is LCD_E
--operation mode is output

LCD_E = OUTPUT(T1L2);


--FLASH_CS_N is FLASH_CS_N
--operation mode is output

FLASH_CS_N = OUTPUT(!M1_select_n_to_the_ext_flash);


--Display_7_Segment[15] is Display_7_Segment[15]
--operation mode is output

Display_7_Segment[15] = OUTPUT(DB1_data_out[15]);


--Display_7_Segment[14] is Display_7_Segment[14]
--operation mode is output

Display_7_Segment[14] = OUTPUT(DB1_data_out[14]);


--Display_7_Segment[13] is Display_7_Segment[13]
--operation mode is output

Display_7_Segment[13] = OUTPUT(DB1_data_out[13]);


--Display_7_Segment[12] is Display_7_Segment[12]
--operation mode is output

Display_7_Segment[12] = OUTPUT(DB1_data_out[12]);


--Display_7_Segment[11] is Display_7_Segment[11]
--operation mode is output

Display_7_Segment[11] = OUTPUT(DB1_data_out[11]);


--Display_7_Segment[10] is Display_7_Segment[10]
--operation mode is output

Display_7_Segment[10] = OUTPUT(DB1_data_out[10]);


--Display_7_Segment[9] is Display_7_Segment[9]
--operation mode is output

Display_7_Segment[9] = OUTPUT(DB1_data_out[9]);


--Display_7_Segment[8] is Display_7_Segment[8]
--operation mode is output

Display_7_Segment[8] = OUTPUT(DB1_data_out[8]);


--Display_7_Segment[7] is Display_7_Segment[7]
--operation mode is output

Display_7_Segment[7] = OUTPUT(DB1_data_out[7]);


--Display_7_Segment[6] is Display_7_Segment[6]
--operation mode is output

Display_7_Segment[6] = OUTPUT(DB1_data_out[6]);


--Display_7_Segment[5] is Display_7_Segment[5]
--operation mode is output

Display_7_Segment[5] = OUTPUT(DB1_data_out[5]);


--Display_7_Segment[4] is Display_7_Segment[4]
--operation mode is output

Display_7_Segment[4] = OUTPUT(DB1_data_out[4]);


--Display_7_Segment[3] is Display_7_Segment[3]
--operation mode is output

Display_7_Segment[3] = OUTPUT(DB1_data_out[3]);


--Display_7_Segment[2] is Display_7_Segment[2]
--operation mode is output

Display_7_Segment[2] = OUTPUT(DB1_data_out[2]);


--Display_7_Segment[1] is Display_7_Segment[1]
--operation mode is output

Display_7_Segment[1] = OUTPUT(DB1_data_out[1]);


--Display_7_Segment[0] is Display_7_Segment[0]
--operation mode is output

Display_7_Segment[0] = OUTPUT(DB1_data_out[0]);


--ENET_BE_N[3] is ENET_BE_N[3]
--operation mode is output

ENET_BE_N[3] = OUTPUT(!N1_ext_ram_bus_byteenablen[3]);


--ENET_BE_N[2] is ENET_BE_N[2]
--operation mode is output

ENET_BE_N[2] = OUTPUT(!N1_ext_ram_bus_byteenablen[2]);


--ENET_BE_N[1] is ENET_BE_N[1]
--operation mode is output

ENET_BE_N[1] = OUTPUT(!N1_ext_ram_bus_byteenablen[1]);


--ENET_BE_N[0] is ENET_BE_N[0]
--operation mode is output

ENET_BE_N[0] = OUTPUT(!N1_ext_ram_bus_byteenablen[0]);


--FLASH_A[23] is FLASH_A[23]
--operation mode is output

FLASH_A[23] = OUTPUT(M1_ext_flash_bus_address[23]);


--FLASH_A[22] is FLASH_A[22]
--operation mode is output

FLASH_A[22] = OUTPUT(M1_ext_flash_bus_address[22]);


--FLASH_A[21] is FLASH_A[21]
--operation mode is output

FLASH_A[21] = OUTPUT(M1_ext_flash_bus_address[21]);


--FLASH_A[20] is FLASH_A[20]
--operation mode is output

FLASH_A[20] = OUTPUT(M1_ext_flash_bus_address[20]);


--FLASH_A[19] is FLASH_A[19]
--operation mode is output

FLASH_A[19] = OUTPUT(M1_ext_flash_bus_address[19]);


--FLASH_A[18] is FLASH_A[18]
--operation mode is output

FLASH_A[18] = OUTPUT(M1_ext_flash_bus_address[18]);


--FLASH_A[17] is FLASH_A[17]
--operation mode is output

FLASH_A[17] = OUTPUT(M1_ext_flash_bus_address[17]);


--FLASH_A[16] is FLASH_A[16]
--operation mode is output

FLASH_A[16] = OUTPUT(M1_ext_flash_bus_address[16]);


--FLASH_A[15] is FLASH_A[15]
--operation mode is output

FLASH_A[15] = OUTPUT(M1_ext_flash_bus_address[15]);


--FLASH_A[14] is FLASH_A[14]
--operation mode is output

FLASH_A[14] = OUTPUT(M1_ext_flash_bus_address[14]);


--FLASH_A[13] is FLASH_A[13]
--operation mode is output

FLASH_A[13] = OUTPUT(M1_ext_flash_bus_address[13]);


--FLASH_A[12] is FLASH_A[12]
--operation mode is output

FLASH_A[12] = OUTPUT(M1_ext_flash_bus_address[12]);


--FLASH_A[11] is FLASH_A[11]
--operation mode is output

FLASH_A[11] = OUTPUT(M1_ext_flash_bus_address[11]);


--FLASH_A[10] is FLASH_A[10]
--operation mode is output

FLASH_A[10] = OUTPUT(M1_ext_flash_bus_address[10]);


--FLASH_A[9] is FLASH_A[9]
--operation mode is output

FLASH_A[9] = OUTPUT(M1_ext_flash_bus_address[9]);


--FLASH_A[8] is FLASH_A[8]
--operation mode is output

FLASH_A[8] = OUTPUT(M1_ext_flash_bus_address[8]);


--FLASH_A[7] is FLASH_A[7]
--operation mode is output

FLASH_A[7] = OUTPUT(M1_ext_flash_bus_address[7]);


--FLASH_A[6] is FLASH_A[6]
--operation mode is output

FLASH_A[6] = OUTPUT(M1_ext_flash_bus_address[6]);


--FLASH_A[5] is FLASH_A[5]
--operation mode is output

FLASH_A[5] = OUTPUT(M1_ext_flash_bus_address[5]);


--FLASH_A[4] is FLASH_A[4]
--operation mode is output

FLASH_A[4] = OUTPUT(M1_ext_flash_bus_address[4]);


--FLASH_A[3] is FLASH_A[3]
--operation mode is output

FLASH_A[3] = OUTPUT(M1_ext_flash_bus_address[3]);


--FLASH_A[2] is FLASH_A[2]
--operation mode is output

FLASH_A[2] = OUTPUT(M1_ext_flash_bus_address[2]);


--FLASH_A[1] is FLASH_A[1]
--operation mode is output

FLASH_A[1] = OUTPUT(M1_ext_flash_bus_address[1]);


--FLASH_A[0] is FLASH_A[0]
--operation mode is output

FLASH_A[0] = OUTPUT(M1_ext_flash_bus_address[0]);


--LEDG[7] is LEDG[7]
--operation mode is output

LEDG[7] = OUTPUT(V1_data_out[7]);


--LEDG[6] is LEDG[6]
--operation mode is output

LEDG[6] = OUTPUT(V1_data_out[6]);


--LEDG[5] is LEDG[5]
--operation mode is output

LEDG[5] = OUTPUT(V1_data_out[5]);


--LEDG[4] is LEDG[4]
--operation mode is output

LEDG[4] = OUTPUT(V1_data_out[4]);


--LEDG[3] is LEDG[3]
--operation mode is output

LEDG[3] = OUTPUT(V1_data_out[3]);


--LEDG[2] is LEDG[2]
--operation mode is output

LEDG[2] = OUTPUT(V1_data_out[2]);


--LEDG[1] is LEDG[1]
--operation mode is output

LEDG[1] = OUTPUT(V1_data_out[1]);


--LEDG[0] is LEDG[0]
--operation mode is output

LEDG[0] = OUTPUT(V1_data_out[0]);


--SDRAM_A[11] is SDRAM_A[11]
--operation mode is output

SDRAM_A[11] = OUTPUT(BB1_m_addr[11]);


--SDRAM_A[10] is SDRAM_A[10]
--operation mode is output

SDRAM_A[10] = OUTPUT(BB1_m_addr[10]);


--SDRAM_A[9] is SDRAM_A[9]
--operation mode is output

SDRAM_A[9] = OUTPUT(BB1_m_addr[9]);


--SDRAM_A[8] is SDRAM_A[8]
--operation mode is output

SDRAM_A[8] = OUTPUT(BB1_m_addr[8]);


--SDRAM_A[7] is SDRAM_A[7]
--operation mode is output

SDRAM_A[7] = OUTPUT(BB1_m_addr[7]);


--SDRAM_A[6] is SDRAM_A[6]
--operation mode is output

SDRAM_A[6] = OUTPUT(BB1_m_addr[6]);


--SDRAM_A[5] is SDRAM_A[5]
--operation mode is output

SDRAM_A[5] = OUTPUT(BB1_m_addr[5]);


--SDRAM_A[4] is SDRAM_A[4]
--operation mode is output

SDRAM_A[4] = OUTPUT(BB1_m_addr[4]);


--SDRAM_A[3] is SDRAM_A[3]
--operation mode is output

SDRAM_A[3] = OUTPUT(BB1_m_addr[3]);


--SDRAM_A[2] is SDRAM_A[2]
--operation mode is output

SDRAM_A[2] = OUTPUT(BB1_m_addr[2]);


--SDRAM_A[1] is SDRAM_A[1]
--operation mode is output

SDRAM_A[1] = OUTPUT(BB1_m_addr[1]);


--SDRAM_A[0] is SDRAM_A[0]
--operation mode is output

SDRAM_A[0] = OUTPUT(BB1_m_addr[0]);


--SDRAM_BA[1] is SDRAM_BA[1]
--operation mode is output

SDRAM_BA[1] = OUTPUT(BB1_m_bank[1]);


--SDRAM_BA[0] is SDRAM_BA[0]
--operation mode is output

SDRAM_BA[0] = OUTPUT(BB1_m_bank[0]);


--SDRAM_DQM[3] is SDRAM_DQM[3]
--operation mode is output

SDRAM_DQM[3] = OUTPUT(BB1_m_dqm[3]);


--SDRAM_DQM[2] is SDRAM_DQM[2]
--operation mode is output

SDRAM_DQM[2] = OUTPUT(BB1_m_dqm[2]);


--SDRAM_DQM[1] is SDRAM_DQM[1]
--operation mode is output

SDRAM_DQM[1] = OUTPUT(BB1_m_dqm[1]);


--SDRAM_DQM[0] is SDRAM_DQM[0]
--operation mode is output

SDRAM_DQM[0] = OUTPUT(BB1_m_dqm[0]);


--SE_A[19] is SE_A[19]
--operation mode is output

SE_A[19] = OUTPUT(N1_ext_ram_bus_address[19]);


--SE_A[18] is SE_A[18]
--operation mode is output

SE_A[18] = OUTPUT(N1_ext_ram_bus_address[18]);


--SE_A[17] is SE_A[17]
--operation mode is output

SE_A[17] = OUTPUT(N1_ext_ram_bus_address[17]);


--SE_A[16] is SE_A[16]
--operation mode is output

SE_A[16] = OUTPUT(N1_ext_ram_bus_address[16]);


--SE_A[15] is SE_A[15]
--operation mode is output

SE_A[15] = OUTPUT(N1_ext_ram_bus_address[15]);


--SE_A[14] is SE_A[14]
--operation mode is output

SE_A[14] = OUTPUT(N1_ext_ram_bus_address[14]);


--SE_A[13] is SE_A[13]
--operation mode is output

SE_A[13] = OUTPUT(N1_ext_ram_bus_address[13]);


--SE_A[12] is SE_A[12]
--operation mode is output

SE_A[12] = OUTPUT(N1_ext_ram_bus_address[12]);


--SE_A[11] is SE_A[11]
--operation mode is output

SE_A[11] = OUTPUT(N1_ext_ram_bus_address[11]);


--SE_A[10] is SE_A[10]
--operation mode is output

SE_A[10] = OUTPUT(N1_ext_ram_bus_address[10]);


--SE_A[9] is SE_A[9]
--operation mode is output

SE_A[9] = OUTPUT(N1_ext_ram_bus_address[9]);


--SE_A[8] is SE_A[8]
--operation mode is output

SE_A[8] = OUTPUT(N1_ext_ram_bus_address[8]);


--SE_A[7] is SE_A[7]
--operation mode is output

SE_A[7] = OUTPUT(N1_ext_ram_bus_address[7]);


--SE_A[6] is SE_A[6]
--operation mode is output

SE_A[6] = OUTPUT(N1_ext_ram_bus_address[6]);


--SE_A[5] is SE_A[5]
--operation mode is output

SE_A[5] = OUTPUT(N1_ext_ram_bus_address[5]);


--SE_A[4] is SE_A[4]
--operation mode is output

SE_A[4] = OUTPUT(N1_ext_ram_bus_address[4]);


--SE_A[3] is SE_A[3]
--operation mode is output

SE_A[3] = OUTPUT(N1_ext_ram_bus_address[3]);


--SE_A[2] is SE_A[2]
--operation mode is output

SE_A[2] = OUTPUT(N1_ext_ram_bus_address[2]);


--SE_A[1] is SE_A[1]
--operation mode is output

SE_A[1] = OUTPUT(N1_ext_ram_bus_address[1]);


--SRAM_BE_N[3] is SRAM_BE_N[3]
--operation mode is output

SRAM_BE_N[3] = OUTPUT(!N1_be_n_to_the_ext_ram[3]);


--SRAM_BE_N[2] is SRAM_BE_N[2]
--operation mode is output

SRAM_BE_N[2] = OUTPUT(!N1_be_n_to_the_ext_ram[2]);


--SRAM_BE_N[1] is SRAM_BE_N[1]
--operation mode is output

SRAM_BE_N[1] = OUTPUT(!N1_be_n_to_the_ext_ram[1]);


--SRAM_BE_N[0] is SRAM_BE_N[0]
--operation mode is output

SRAM_BE_N[0] = OUTPUT(!N1_be_n_to_the_ext_ram[0]);


--TXD[1] is TXD[1]
--operation mode is output

TXD[1] = OUTPUT(!TD1_txd);



--A1L411 is PLD_RECONFIGREQ_N~0
--operation mode is bidir

A1L411 = PLD_RECONFIGREQ_N;

--PLD_RECONFIGREQ_N is PLD_RECONFIGREQ_N
--operation mode is bidir

PLD_RECONFIGREQ_N_tri_out = TRI(Z1_data_out, Z1_data_dir);
PLD_RECONFIGREQ_N = BIDIR(PLD_RECONFIGREQ_N_tri_out);


--A1L87 is FLASH_D~0
--operation mode is bidir

A1L87 = FLASH_D[7];

--FLASH_D[7] is FLASH_D[7]
--operation mode is bidir

FLASH_D[7]_tri_out = TRI(M1_d1_outgoing_ext_flash_bus_data[7], !M1_d1_in_a_write_cycle);
FLASH_D[7] = BIDIR(FLASH_D[7]_tri_out);


--A1L97 is FLASH_D~1
--operation mode is bidir

A1L97 = FLASH_D[6];

--FLASH_D[6] is FLASH_D[6]
--operation mode is bidir

FLASH_D[6]_tri_out = TRI(M1_d1_outgoing_ext_flash_bus_data[6], !M1_d1_in_a_write_cycle);
FLASH_D[6] = BIDIR(FLASH_D[6]_tri_out);


--A1L08 is FLASH_D~2
--operation mode is bidir

A1L08 = FLASH_D[5];

--FLASH_D[5] is FLASH_D[5]
--operation mode is bidir

FLASH_D[5]_tri_out = TRI(M1_d1_outgoing_ext_flash_bus_data[5], !M1_d1_in_a_write_cycle);
FLASH_D[5] = BIDIR(FLASH_D[5]_tri_out);


--A1L18 is FLASH_D~3
--operation mode is bidir

A1L18 = FLASH_D[4];

--FLASH_D[4] is FLASH_D[4]
--operation mode is bidir

FLASH_D[4]_tri_out = TRI(M1_d1_outgoing_ext_flash_bus_data[4], !M1_d1_in_a_write_cycle);
FLASH_D[4] = BIDIR(FLASH_D[4]_tri_out);


--A1L28 is FLASH_D~4
--operation mode is bidir

A1L28 = FLASH_D[3];

--FLASH_D[3] is FLASH_D[3]
--operation mode is bidir

FLASH_D[3]_tri_out = TRI(M1_d1_outgoing_ext_flash_bus_data[3], !M1_d1_in_a_write_cycle);
FLASH_D[3] = BIDIR(FLASH_D[3]_tri_out);


--A1L38 is FLASH_D~5
--operation mode is bidir

A1L38 = FLASH_D[2];

--FLASH_D[2] is FLASH_D[2]
--operation mode is bidir

FLASH_D[2]_tri_out = TRI(M1_d1_outgoing_ext_flash_bus_data[2], !M1_d1_in_a_write_cycle);
FLASH_D[2] = BIDIR(FLASH_D[2]_tri_out);


--A1L48 is FLASH_D~6
--operation mode is bidir

A1L48 = FLASH_D[1];

--FLASH_D[1] is FLASH_D[1]
--operation mode is bidir

FLASH_D[1]_tri_out = TRI(M1_d1_outgoing_ext_flash_bus_data[1], !M1_d1_in_a_write_cycle);
FLASH_D[1] = BIDIR(FLASH_D[1]_tri_out);


--A1L58 is FLASH_D~7
--operation mode is bidir

A1L58 = FLASH_D[0];

--FLASH_D[0] is FLASH_D[0]
--operation mode is bidir

FLASH_D[0]_tri_out = TRI(M1_d1_outgoing_ext_flash_bus_data[0], !M1_d1_in_a_write_cycle);
FLASH_D[0] = BIDIR(FLASH_D[0]_tri_out);


--A1L762 is SE_D~0
--operation mode is bidir

A1L762 = SE_D[31];

--SE_D[31] is SE_D[31]
--operation mode is bidir

SE_D[31]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[31], !N1_d1_in_a_write_cycle);
SE_D[31] = BIDIR(SE_D[31]_tri_out);


--A1L862 is SE_D~1
--operation mode is bidir

A1L862 = SE_D[30];

--SE_D[30] is SE_D[30]
--operation mode is bidir

SE_D[30]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[30], !N1_d1_in_a_write_cycle);
SE_D[30] = BIDIR(SE_D[30]_tri_out);


--A1L962 is SE_D~2
--operation mode is bidir

A1L962 = SE_D[29];

--SE_D[29] is SE_D[29]
--operation mode is bidir

SE_D[29]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[29], !N1_d1_in_a_write_cycle);
SE_D[29] = BIDIR(SE_D[29]_tri_out);


--A1L072 is SE_D~3
--operation mode is bidir

A1L072 = SE_D[28];

--SE_D[28] is SE_D[28]
--operation mode is bidir

SE_D[28]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[28], !N1_d1_in_a_write_cycle);
SE_D[28] = BIDIR(SE_D[28]_tri_out);


--A1L172 is SE_D~4
--operation mode is bidir

A1L172 = SE_D[27];

--SE_D[27] is SE_D[27]
--operation mode is bidir

SE_D[27]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[27], !N1_d1_in_a_write_cycle);
SE_D[27] = BIDIR(SE_D[27]_tri_out);


--A1L272 is SE_D~5
--operation mode is bidir

A1L272 = SE_D[26];

--SE_D[26] is SE_D[26]
--operation mode is bidir

SE_D[26]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[26], !N1_d1_in_a_write_cycle);
SE_D[26] = BIDIR(SE_D[26]_tri_out);


--A1L372 is SE_D~6
--operation mode is bidir

A1L372 = SE_D[25];

--SE_D[25] is SE_D[25]
--operation mode is bidir

SE_D[25]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[25], !N1_d1_in_a_write_cycle);
SE_D[25] = BIDIR(SE_D[25]_tri_out);


--A1L472 is SE_D~7
--operation mode is bidir

A1L472 = SE_D[24];

--SE_D[24] is SE_D[24]
--operation mode is bidir

SE_D[24]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[24], !N1_d1_in_a_write_cycle);
SE_D[24] = BIDIR(SE_D[24]_tri_out);


--A1L572 is SE_D~8
--operation mode is bidir

A1L572 = SE_D[23];

--SE_D[23] is SE_D[23]
--operation mode is bidir

SE_D[23]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[23], !N1_d1_in_a_write_cycle);
SE_D[23] = BIDIR(SE_D[23]_tri_out);


--A1L672 is SE_D~9
--operation mode is bidir

A1L672 = SE_D[22];

--SE_D[22] is SE_D[22]
--operation mode is bidir

SE_D[22]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[22], !N1_d1_in_a_write_cycle);
SE_D[22] = BIDIR(SE_D[22]_tri_out);


--A1L772 is SE_D~10
--operation mode is bidir

A1L772 = SE_D[21];

--SE_D[21] is SE_D[21]
--operation mode is bidir

SE_D[21]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[21], !N1_d1_in_a_write_cycle);
SE_D[21] = BIDIR(SE_D[21]_tri_out);


--A1L872 is SE_D~11
--operation mode is bidir

A1L872 = SE_D[20];

--SE_D[20] is SE_D[20]
--operation mode is bidir

SE_D[20]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[20], !N1_d1_in_a_write_cycle);
SE_D[20] = BIDIR(SE_D[20]_tri_out);


--A1L972 is SE_D~12
--operation mode is bidir

A1L972 = SE_D[19];

--SE_D[19] is SE_D[19]
--operation mode is bidir

SE_D[19]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[19], !N1_d1_in_a_write_cycle);
SE_D[19] = BIDIR(SE_D[19]_tri_out);


--A1L082 is SE_D~13
--operation mode is bidir

A1L082 = SE_D[18];

--SE_D[18] is SE_D[18]
--operation mode is bidir

SE_D[18]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[18], !N1_d1_in_a_write_cycle);
SE_D[18] = BIDIR(SE_D[18]_tri_out);


--A1L182 is SE_D~14
--operation mode is bidir

A1L182 = SE_D[17];

--SE_D[17] is SE_D[17]
--operation mode is bidir

SE_D[17]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[17], !N1_d1_in_a_write_cycle);
SE_D[17] = BIDIR(SE_D[17]_tri_out);


--A1L282 is SE_D~15
--operation mode is bidir

A1L282 = SE_D[16];

--SE_D[16] is SE_D[16]
--operation mode is bidir

SE_D[16]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[16], !N1_d1_in_a_write_cycle);
SE_D[16] = BIDIR(SE_D[16]_tri_out);


--A1L382 is SE_D~16
--operation mode is bidir

A1L382 = SE_D[15];

--SE_D[15] is SE_D[15]
--operation mode is bidir

SE_D[15]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[15], !N1_d1_in_a_write_cycle);
SE_D[15] = BIDIR(SE_D[15]_tri_out);


--A1L482 is SE_D~17
--operation mode is bidir

A1L482 = SE_D[14];

--SE_D[14] is SE_D[14]
--operation mode is bidir

SE_D[14]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[14], !N1_d1_in_a_write_cycle);
SE_D[14] = BIDIR(SE_D[14]_tri_out);


--A1L582 is SE_D~18
--operation mode is bidir

A1L582 = SE_D[13];

--SE_D[13] is SE_D[13]
--operation mode is bidir

SE_D[13]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[13], !N1_d1_in_a_write_cycle);
SE_D[13] = BIDIR(SE_D[13]_tri_out);


--A1L682 is SE_D~19
--operation mode is bidir

A1L682 = SE_D[12];

--SE_D[12] is SE_D[12]
--operation mode is bidir

SE_D[12]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[12], !N1_d1_in_a_write_cycle);
SE_D[12] = BIDIR(SE_D[12]_tri_out);


--A1L782 is SE_D~20
--operation mode is bidir

A1L782 = SE_D[11];

--SE_D[11] is SE_D[11]
--operation mode is bidir

SE_D[11]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[11], !N1_d1_in_a_write_cycle);
SE_D[11] = BIDIR(SE_D[11]_tri_out);


--A1L882 is SE_D~21
--operation mode is bidir

A1L882 = SE_D[10];

--SE_D[10] is SE_D[10]
--operation mode is bidir

SE_D[10]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[10], !N1_d1_in_a_write_cycle);
SE_D[10] = BIDIR(SE_D[10]_tri_out);


--A1L982 is SE_D~22
--operation mode is bidir

A1L982 = SE_D[9];

--SE_D[9] is SE_D[9]
--operation mode is bidir

SE_D[9]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[9], !N1_d1_in_a_write_cycle);
SE_D[9] = BIDIR(SE_D[9]_tri_out);


--A1L092 is SE_D~23
--operation mode is bidir

A1L092 = SE_D[8];

--SE_D[8] is SE_D[8]
--operation mode is bidir

SE_D[8]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[8], !N1_d1_in_a_write_cycle);
SE_D[8] = BIDIR(SE_D[8]_tri_out);


--A1L192 is SE_D~24
--operation mode is bidir

A1L192 = SE_D[7];

--SE_D[7] is SE_D[7]
--operation mode is bidir

SE_D[7]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[7], !N1_d1_in_a_write_cycle);
SE_D[7] = BIDIR(SE_D[7]_tri_out);


--A1L292 is SE_D~25
--operation mode is bidir

A1L292 = SE_D[6];

--SE_D[6] is SE_D[6]
--operation mode is bidir

SE_D[6]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[6], !N1_d1_in_a_write_cycle);
SE_D[6] = BIDIR(SE_D[6]_tri_out);


--A1L392 is SE_D~26
--operation mode is bidir

A1L392 = SE_D[5];

--SE_D[5] is SE_D[5]
--operation mode is bidir

SE_D[5]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[5], !N1_d1_in_a_write_cycle);
SE_D[5] = BIDIR(SE_D[5]_tri_out);


--A1L492 is SE_D~27
--operation mode is bidir

A1L492 = SE_D[4];

--SE_D[4] is SE_D[4]
--operation mode is bidir

SE_D[4]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[4], !N1_d1_in_a_write_cycle);
SE_D[4] = BIDIR(SE_D[4]_tri_out);


--A1L592 is SE_D~28
--operation mode is bidir

A1L592 = SE_D[3];

--SE_D[3] is SE_D[3]
--operation mode is bidir

SE_D[3]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[3], !N1_d1_in_a_write_cycle);
SE_D[3] = BIDIR(SE_D[3]_tri_out);


--A1L692 is SE_D~29
--operation mode is bidir

A1L692 = SE_D[2];

--SE_D[2] is SE_D[2]
--operation mode is bidir

SE_D[2]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[2], !N1_d1_in_a_write_cycle);
SE_D[2] = BIDIR(SE_D[2]_tri_out);


--A1L792 is SE_D~30
--operation mode is bidir

A1L792 = SE_D[1];

--SE_D[1] is SE_D[1]
--operation mode is bidir

SE_D[1]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[1], !N1_d1_in_a_write_cycle);
SE_D[1] = BIDIR(SE_D[1]_tri_out);


--A1L892 is SE_D~31
--operation mode is bidir

A1L892 = SE_D[0];

--SE_D[0] is SE_D[0]
--operation mode is bidir

SE_D[0]_tri_out = TRI(N1_d1_outgoing_ext_ram_bus_data[0], !N1_d1_in_a_write_cycle);
SE_D[0] = BIDIR(SE_D[0]_tri_out);


--T1_readdata[7] is std_2s60:inst|lcd_display:the_lcd_display|readdata[7]
--operation mode is bidir

T1_readdata[7] = LCD[7];

--LCD[7] is LCD[7]
--operation mode is bidir

LCD[7]_tri_out = TRI(H1_M_st_data[7], !H1_M_alu_result[2]);
LCD[7] = BIDIR(LCD[7]_tri_out);


--T1_readdata[6] is std_2s60:inst|lcd_display:the_lcd_display|readdata[6]
--operation mode is bidir

T1_readdata[6] = LCD[6];

--LCD[6] is LCD[6]
--operation mode is bidir

LCD[6]_tri_out = TRI(H1_M_st_data[6], !H1_M_alu_result[2]);
LCD[6] = BIDIR(LCD[6]_tri_out);


--T1_readdata[5] is std_2s60:inst|lcd_display:the_lcd_display|readdata[5]
--operation mode is bidir

T1_readdata[5] = LCD[5];

--LCD[5] is LCD[5]
--operation mode is bidir

LCD[5]_tri_out = TRI(H1_M_st_data[5], !H1_M_alu_result[2]);
LCD[5] = BIDIR(LCD[5]_tri_out);


--T1_readdata[4] is std_2s60:inst|lcd_display:the_lcd_display|readdata[4]
--operation mode is bidir

T1_readdata[4] = LCD[4];

--LCD[4] is LCD[4]
--operation mode is bidir

LCD[4]_tri_out = TRI(H1_M_st_data[4], !H1_M_alu_result[2]);
LCD[4] = BIDIR(LCD[4]_tri_out);


--T1_readdata[3] is std_2s60:inst|lcd_display:the_lcd_display|readdata[3]
--operation mode is bidir

T1_readdata[3] = LCD[3];

--LCD[3] is LCD[3]
--operation mode is bidir

LCD[3]_tri_out = TRI(H1_M_st_data[3], !H1_M_alu_result[2]);
LCD[3] = BIDIR(LCD[3]_tri_out);


--T1_readdata[2] is std_2s60:inst|lcd_display:the_lcd_display|readdata[2]
--operation mode is bidir

T1_readdata[2] = LCD[2];

--LCD[2] is LCD[2]
--operation mode is bidir

LCD[2]_tri_out = TRI(H1_M_st_data[2], !H1_M_alu_result[2]);
LCD[2] = BIDIR(LCD[2]_tri_out);


--T1_readdata[1] is std_2s60:inst|lcd_display:the_lcd_display|readdata[1]
--operation mode is bidir

T1_readdata[1] = LCD[1];

--LCD[1] is LCD[1]
--operation mode is bidir

LCD[1]_tri_out = TRI(H1_M_st_data[1], !H1_M_alu_result[2]);
LCD[1] = BIDIR(LCD[1]_tri_out);


--T1_readdata[0] is std_2s60:inst|lcd_display:the_lcd_display|readdata[0]
--operation mode is bidir

T1_readdata[0] = LCD[0];

--LCD[0] is LCD[0]
--operation mode is bidir

LCD[0]_tri_out = TRI(H1_M_st_data[0], !H1_M_alu_result[2]);
LCD[0] = BIDIR(LCD[0]_tri_out);


--A1L081 is SDRAM_DQ~0
--operation mode is bidir

A1L081 = SDRAM_DQ[31];

--SDRAM_DQ[31] is SDRAM_DQ[31]
--operation mode is bidir

SDRAM_DQ[31]_tri_out = TRI(BB1_m_data[31], BB1_oe);
SDRAM_DQ[31] = BIDIR(SDRAM_DQ[31]_tri_out);


--A1L181 is SDRAM_DQ~1
--operation mode is bidir

A1L181 = SDRAM_DQ[30];

--SDRAM_DQ[30] is SDRAM_DQ[30]
--operation mode is bidir

SDRAM_DQ[30]_tri_out = TRI(BB1_m_data[30], BB1_oe);
SDRAM_DQ[30] = BIDIR(SDRAM_DQ[30]_tri_out);


--A1L281 is SDRAM_DQ~2
--operation mode is bidir

A1L281 = SDRAM_DQ[29];

--SDRAM_DQ[29] is SDRAM_DQ[29]
--operation mode is bidir

SDRAM_DQ[29]_tri_out = TRI(BB1_m_data[29], BB1_oe);
SDRAM_DQ[29] = BIDIR(SDRAM_DQ[29]_tri_out);


--A1L381 is SDRAM_DQ~3
--operation mode is bidir

A1L381 = SDRAM_DQ[28];

--SDRAM_DQ[28] is SDRAM_DQ[28]
--operation mode is bidir

SDRAM_DQ[28]_tri_out = TRI(BB1_m_data[28], BB1_oe);
SDRAM_DQ[28] = BIDIR(SDRAM_DQ[28]_tri_out);


--A1L481 is SDRAM_DQ~4
--operation mode is bidir

A1L481 = SDRAM_DQ[27];

--SDRAM_DQ[27] is SDRAM_DQ[27]
--operation mode is bidir

SDRAM_DQ[27]_tri_out = TRI(BB1_m_data[27], BB1_oe);
SDRAM_DQ[27] = BIDIR(SDRAM_DQ[27]_tri_out);


--A1L581 is SDRAM_DQ~5
--operation mode is bidir

A1L581 = SDRAM_DQ[26];

--SDRAM_DQ[26] is SDRAM_DQ[26]
--operation mode is bidir

SDRAM_DQ[26]_tri_out = TRI(BB1_m_data[26], BB1_oe);
SDRAM_DQ[26] = BIDIR(SDRAM_DQ[26]_tri_out);


--A1L681 is SDRAM_DQ~6
--operation mode is bidir

A1L681 = SDRAM_DQ[25];

--SDRAM_DQ[25] is SDRAM_DQ[25]
--operation mode is bidir

SDRAM_DQ[25]_tri_out = TRI(BB1_m_data[25], BB1_oe);
SDRAM_DQ[25] = BIDIR(SDRAM_DQ[25]_tri_out);


--A1L781 is SDRAM_DQ~7
--operation mode is bidir

A1L781 = SDRAM_DQ[24];

--SDRAM_DQ[24] is SDRAM_DQ[24]
--operation mode is bidir

SDRAM_DQ[24]_tri_out = TRI(BB1_m_data[24], BB1_oe);
SDRAM_DQ[24] = BIDIR(SDRAM_DQ[24]_tri_out);


--A1L881 is SDRAM_DQ~8
--operation mode is bidir

A1L881 = SDRAM_DQ[23];

--SDRAM_DQ[23] is SDRAM_DQ[23]
--operation mode is bidir

SDRAM_DQ[23]_tri_out = TRI(BB1_m_data[23], BB1_oe);
SDRAM_DQ[23] = BIDIR(SDRAM_DQ[23]_tri_out);


--A1L981 is SDRAM_DQ~9
--operation mode is bidir

A1L981 = SDRAM_DQ[22];

--SDRAM_DQ[22] is SDRAM_DQ[22]
--operation mode is bidir

SDRAM_DQ[22]_tri_out = TRI(BB1_m_data[22], BB1_oe);
SDRAM_DQ[22] = BIDIR(SDRAM_DQ[22]_tri_out);


--A1L091 is SDRAM_DQ~10
--operation mode is bidir

A1L091 = SDRAM_DQ[21];

--SDRAM_DQ[21] is SDRAM_DQ[21]
--operation mode is bidir

SDRAM_DQ[21]_tri_out = TRI(BB1_m_data[21], BB1_oe);
SDRAM_DQ[21] = BIDIR(SDRAM_DQ[21]_tri_out);


--A1L191 is SDRAM_DQ~11
--operation mode is bidir

A1L191 = SDRAM_DQ[20];

--SDRAM_DQ[20] is SDRAM_DQ[20]
--operation mode is bidir

SDRAM_DQ[20]_tri_out = TRI(BB1_m_data[20], BB1_oe);
SDRAM_DQ[20] = BIDIR(SDRAM_DQ[20]_tri_out);


--A1L291 is SDRAM_DQ~12
--operation mode is bidir

A1L291 = SDRAM_DQ[19];

--SDRAM_DQ[19] is SDRAM_DQ[19]
--operation mode is bidir

SDRAM_DQ[19]_tri_out = TRI(BB1_m_data[19], BB1_oe);
SDRAM_DQ[19] = BIDIR(SDRAM_DQ[19]_tri_out);


--A1L391 is SDRAM_DQ~13
--operation mode is bidir

A1L391 = SDRAM_DQ[18];

--SDRAM_DQ[18] is SDRAM_DQ[18]
--operation mode is bidir

SDRAM_DQ[18]_tri_out = TRI(BB1_m_data[18], BB1_oe);
SDRAM_DQ[18] = BIDIR(SDRAM_DQ[18]_tri_out);


--A1L491 is SDRAM_DQ~14
--operation mode is bidir

A1L491 = SDRAM_DQ[17];

--SDRAM_DQ[17] is SDRAM_DQ[17]
--operation mode is bidir

SDRAM_DQ[17]_tri_out = TRI(BB1_m_data[17], BB1_oe);
SDRAM_DQ[17] = BIDIR(SDRAM_DQ[17]_tri_out);


--A1L591 is SDRAM_DQ~15
--operation mode is bidir

A1L591 = SDRAM_DQ[16];

--SDRAM_DQ[16] is SDRAM_DQ[16]
--operation mode is bidir

SDRAM_DQ[16]_tri_out = TRI(BB1_m_data[16], BB1_oe);
SDRAM_DQ[16] = BIDIR(SDRAM_DQ[16]_tri_out);


--A1L691 is SDRAM_DQ~16
--operation mode is bidir

A1L691 = SDRAM_DQ[15];

--SDRAM_DQ[15] is SDRAM_DQ[15]
--operation mode is bidir

SDRAM_DQ[15]_tri_out = TRI(BB1_m_data[15], BB1_oe);
SDRAM_DQ[15] = BIDIR(SDRAM_DQ[15]_tri_out);


--A1L791 is SDRAM_DQ~17
--operation mode is bidir

A1L791 = SDRAM_DQ[14];

--SDRAM_DQ[14] is SDRAM_DQ[14]
--operation mode is bidir

SDRAM_DQ[14]_tri_out = TRI(BB1_m_data[14], BB1_oe);
SDRAM_DQ[14] = BIDIR(SDRAM_DQ[14]_tri_out);


--A1L891 is SDRAM_DQ~18
--operation mode is bidir

A1L891 = SDRAM_DQ[13];

--SDRAM_DQ[13] is SDRAM_DQ[13]
--operation mode is bidir

SDRAM_DQ[13]_tri_out = TRI(BB1_m_data[13], BB1_oe);
SDRAM_DQ[13] = BIDIR(SDRAM_DQ[13]_tri_out);


--A1L991 is SDRAM_DQ~19
--operation mode is bidir

A1L991 = SDRAM_DQ[12];

--SDRAM_DQ[12] is SDRAM_DQ[12]
--operation mode is bidir

SDRAM_DQ[12]_tri_out = TRI(BB1_m_data[12], BB1_oe);
SDRAM_DQ[12] = BIDIR(SDRAM_DQ[12]_tri_out);


--A1L002 is SDRAM_DQ~20
--operation mode is bidir

A1L002 = SDRAM_DQ[11];

--SDRAM_DQ[11] is SDRAM_DQ[11]
--operation mode is bidir

SDRAM_DQ[11]_tri_out = TRI(BB1_m_data[11], BB1_oe);
SDRAM_DQ[11] = BIDIR(SDRAM_DQ[11]_tri_out);


--A1L102 is SDRAM_DQ~21
--operation mode is bidir

A1L102 = SDRAM_DQ[10];

--SDRAM_DQ[10] is SDRAM_DQ[10]
--operation mode is bidir

SDRAM_DQ[10]_tri_out = TRI(BB1_m_data[10], BB1_oe);
SDRAM_DQ[10] = BIDIR(SDRAM_DQ[10]_tri_out);


--A1L202 is SDRAM_DQ~22
--operation mode is bidir

A1L202 = SDRAM_DQ[9];

--SDRAM_DQ[9] is SDRAM_DQ[9]
--operation mode is bidir

SDRAM_DQ[9]_tri_out = TRI(BB1_m_data[9], BB1_oe);
SDRAM_DQ[9] = BIDIR(SDRAM_DQ[9]_tri_out);


--A1L302 is SDRAM_DQ~23
--operation mode is bidir

A1L302 = SDRAM_DQ[8];

--SDRAM_DQ[8] is SDRAM_DQ[8]
--operation mode is bidir

SDRAM_DQ[8]_tri_out = TRI(BB1_m_data[8], BB1_oe);
SDRAM_DQ[8] = BIDIR(SDRAM_DQ[8]_tri_out);


--A1L402 is SDRAM_DQ~24
--operation mode is bidir

A1L402 = SDRAM_DQ[7];

--SDRAM_DQ[7] is SDRAM_DQ[7]
--operation mode is bidir

SDRAM_DQ[7]_tri_out = TRI(BB1_m_data[7], BB1_oe);
SDRAM_DQ[7] = BIDIR(SDRAM_DQ[7]_tri_out);


--A1L502 is SDRAM_DQ~25
--operation mode is bidir

A1L502 = SDRAM_DQ[6];

--SDRAM_DQ[6] is SDRAM_DQ[6]
--operation mode is bidir

SDRAM_DQ[6]_tri_out = TRI(BB1_m_data[6], BB1_oe);
SDRAM_DQ[6] = BIDIR(SDRAM_DQ[6]_tri_out);


--A1L602 is SDRAM_DQ~26
--operation mode is bidir

A1L602 = SDRAM_DQ[5];

--SDRAM_DQ[5] is SDRAM_DQ[5]
--operation mode is bidir

SDRAM_DQ[5]_tri_out = TRI(BB1_m_data[5], BB1_oe);
SDRAM_DQ[5] = BIDIR(SDRAM_DQ[5]_tri_out);


--A1L702 is SDRAM_DQ~27
--operation mode is bidir

A1L702 = SDRAM_DQ[4];

--SDRAM_DQ[4] is SDRAM_DQ[4]
--operation mode is bidir

SDRAM_DQ[4]_tri_out = TRI(BB1_m_data[4], BB1_oe);
SDRAM_DQ[4] = BIDIR(SDRAM_DQ[4]_tri_out);


--A1L802 is SDRAM_DQ~28
--operation mode is bidir

A1L802 = SDRAM_DQ[3];

--SDRAM_DQ[3] is SDRAM_DQ[3]
--operation mode is bidir

SDRAM_DQ[3]_tri_out = TRI(BB1_m_data[3], BB1_oe);
SDRAM_DQ[3] = BIDIR(SDRAM_DQ[3]_tri_out);


--A1L902 is SDRAM_DQ~29
--operation mode is bidir

A1L902 = SDRAM_DQ[2];

--SDRAM_DQ[2] is SDRAM_DQ[2]
--operation mode is bidir

SDRAM_DQ[2]_tri_out = TRI(BB1_m_data[2], BB1_oe);
SDRAM_DQ[2] = BIDIR(SDRAM_DQ[2]_tri_out);


--A1L012 is SDRAM_DQ~30
--operation mode is bidir

A1L012 = SDRAM_DQ[1];

--SDRAM_DQ[1] is SDRAM_DQ[1]
--operation mode is bidir

SDRAM_DQ[1]_tri_out = TRI(BB1_m_data[1], BB1_oe);
SDRAM_DQ[1] = BIDIR(SDRAM_DQ[1]_tri_out);


--A1L112 is SDRAM_DQ~31
--operation mode is bidir

A1L112 = SDRAM_DQ[0];

--SDRAM_DQ[0] is SDRAM_DQ[0]
--operation mode is bidir

SDRAM_DQ[0]_tri_out = TRI(BB1_m_data[0], BB1_oe);
SDRAM_DQ[0] = BIDIR(SDRAM_DQ[0]_tri_out);


--AD1L41 is std_2s60:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]~110
AD1L41 = AMPP_FUNCTION(!AD1_count[9]);


