// Seed: 3431373596
module module_0 (
    input  uwire id_0,
    output wor   id_1,
    output wor   id_2#(.id_6(1), .id_7(1 && id_7), .id_8(1)),
    output uwire id_3,
    output uwire id_4
);
  tri id_9 = (1'b0);
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    input  wand  id_2,
    input  tri0  id_3,
    output tri1  id_4
);
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.type_10 = 0;
  wire id_6;
  wand id_7 = id_0;
endmodule
