{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1695559175887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695559175888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 24 20:39:35 2023 " "Processing started: Sun Sep 24 20:39:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695559175888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1695559175888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NCO_quartus -c NCO_quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off NCO_quartus -c NCO_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1695559175888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1695559176112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/pll_mclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/pll_mclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_MCLK " "Found entity 1: pll_MCLK" {  } { { "../hdlsrc/pll_MCLK.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_MCLK.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559176142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/auout_cs4334.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/auout_cs4334.v" { { "Info" "ISGN_ENTITY_NAME" "1 auout_cs4334 " "Found entity 1: auout_cs4334" {  } { { "../hdlsrc/auout_cs4334.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/auout_cs4334.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559176144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/fir/hdlsrc/fir/fir.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/fir/hdlsrc/fir/fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "../../FIR/hdlsrc/FIR/FIR.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/FIR/hdlsrc/FIR/FIR.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559176145 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../hdlsrc/mux.v " "Entity \"mux\" obtained from \"../hdlsrc/mux.v\" instead of from Quartus II megafunction library" {  } { { "../hdlsrc/mux.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1695559176147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../hdlsrc/mux.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559176147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/rtl_module.v 9 9 " "Found 9 design units, including 9 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/rtl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_interface " "Found entity 1: ADC_interface" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176149 ""} { "Info" "ISGN_ENTITY_NAME" "2 DAC_interface " "Found entity 2: DAC_interface" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176149 ""} { "Info" "ISGN_ENTITY_NAME" "3 bus_LSB_staff_zero " "Found entity 3: bus_LSB_staff_zero" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176149 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_reg_SIPO " "Found entity 4: shift_reg_SIPO" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176149 ""} { "Info" "ISGN_ENTITY_NAME" "5 cnt_sync " "Found entity 5: cnt_sync" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176149 ""} { "Info" "ISGN_ENTITY_NAME" "6 cnt_incr " "Found entity 6: cnt_incr" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176149 ""} { "Info" "ISGN_ENTITY_NAME" "7 cnt_en_0to9 " "Found entity 7: cnt_en_0to9" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176149 ""} { "Info" "ISGN_ENTITY_NAME" "8 cnt_0to9 " "Found entity 8: cnt_0to9" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176149 ""} { "Info" "ISGN_ENTITY_NAME" "9 dec_2to4 " "Found entity 9: dec_2to4" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559176149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/pll_dac_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/pll_dac_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_DAC_ADC " "Found entity 1: pll_DAC_ADC" {  } { { "../hdlsrc/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559176152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/fre_sel.v 3 3 " "Found 3 design units, including 3 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/fre_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 fre_sel " "Found entity 1: fre_sel" {  } { { "../hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/fre_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176155 ""} { "Info" "ISGN_ENTITY_NAME" "2 fre_sel_32b " "Found entity 2: fre_sel_32b" {  } { { "../hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/fre_sel.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176155 ""} { "Info" "ISGN_ENTITY_NAME" "3 fre_sel_audio " "Found entity 3: fre_sel_audio" {  } { { "../hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/fre_sel.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559176155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/fre_div.v 2 2 " "Found 2 design units, including 2 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/fre_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_even " "Found entity 1: clk_div_even" {  } { { "../hdlsrc/fre_div.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/fre_div.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176156 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_odd_div " "Found entity 2: clk_odd_div" {  } { { "../hdlsrc/fre_div.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/fre_div.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559176156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/filtercoef.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/filtercoef.v" { { "Info" "ISGN_ENTITY_NAME" "1 FilterCoef " "Found entity 1: FilterCoef" {  } { { "../hdlsrc/NCO/FilterCoef.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterCoef.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559176158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/filtertapsystolicpreaddwvlin.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/filtertapsystolicpreaddwvlin.v" { { "Info" "ISGN_ENTITY_NAME" "1 FilterTapSystolicPreAddWvlIn " "Found entity 1: FilterTapSystolicPreAddWvlIn" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559176160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/subfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/subfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 subFilter " "Found entity 1: subFilter" {  } { { "../hdlsrc/NCO/subFilter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/subFilter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559176163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Filter " "Found entity 1: Filter" {  } { { "../hdlsrc/NCO/Filter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/Filter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559176165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/discrete_fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/discrete_fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Discrete_FIR_Filter " "Found entity 1: Discrete_FIR_Filter" {  } { { "../hdlsrc/NCO/Discrete_FIR_Filter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/Discrete_FIR_Filter.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559176166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/dithergen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/dithergen.v" { { "Info" "ISGN_ENTITY_NAME" "1 DitherGen " "Found entity 1: DitherGen" {  } { { "../hdlsrc/NCO/DitherGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/DitherGen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559176168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/lookuptablegen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/lookuptablegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 LookUpTableGen " "Found entity 1: LookUpTableGen" {  } { { "../hdlsrc/NCO/LookUpTableGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/LookUpTableGen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559176172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/waveformgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/waveformgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 WaveformGen " "Found entity 1: WaveformGen" {  } { { "../hdlsrc/NCO/WaveformGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/WaveformGen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559176173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/nco_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/nco_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_block " "Found entity 1: NCO_block" {  } { { "../hdlsrc/NCO/NCO_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/NCO_block.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559176176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Subsystem " "Found entity 1: Subsystem" {  } { { "../hdlsrc/NCO/Subsystem.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/Subsystem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559176177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_32 " "Found entity 1: NCO_32" {  } { { "../hdlsrc/NCO/NCO.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/NCO.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559176179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_quartus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nco_quartus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_quartus " "Found entity 1: NCO_quartus" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559176181 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NCO_quartus " "Elaborating entity \"NCO_quartus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1695559176258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_DAC_ADC pll_DAC_ADC:inst2 " "Elaborating entity \"pll_DAC_ADC\" for hierarchy \"pll_DAC_ADC:inst2\"" {  } { { "NCO_quartus.bdf" "inst2" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 264 1088 1224 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_DAC_ADC:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_DAC_ADC:inst2\|altpll:altpll_component\"" {  } { { "../hdlsrc/pll_DAC_ADC.v" "altpll_component" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_DAC_ADC:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_DAC_ADC:inst2\|altpll:altpll_component\"" {  } { { "../hdlsrc/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_DAC_ADC:inst2\|altpll:altpll_component " "Instantiated megafunction \"pll_DAC_ADC:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_DAC_ADC " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_DAC_ADC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Fast " "Parameter \"pll_type\" = \"Fast\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176295 ""}  } { { "../hdlsrc/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559176295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_dac_adc_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_dac_adc_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_DAC_ADC_altpll " "Found entity 1: pll_DAC_ADC_altpll" {  } { { "db/pll_dac_adc_altpll.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/pll_dac_adc_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559176348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_DAC_ADC_altpll pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated " "Elaborating entity \"pll_DAC_ADC_altpll\" for hierarchy \"pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/app_download/quartus_13/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auout_cs4334 auout_cs4334:inst9 " "Elaborating entity \"auout_cs4334\" for hierarchy \"auout_cs4334:inst9\"" {  } { { "NCO_quartus.bdf" "inst9" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176351 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SCLK_H2L_W auout_cs4334.v(77) " "Verilog HDL or VHDL warning at auout_cs4334.v(77): object \"SCLK_H2L_W\" assigned a value but never read" {  } { { "../hdlsrc/auout_cs4334.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/auout_cs4334.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1695559176353 "|NCO_quartus|auout_cs4334:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_32 NCO_32:inst " "Elaborating entity \"NCO_32\" for hierarchy \"NCO_32:inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subsystem NCO_32:inst\|Subsystem:u_Sub " "Elaborating entity \"Subsystem\" for hierarchy \"NCO_32:inst\|Subsystem:u_Sub\"" {  } { { "../hdlsrc/NCO/NCO.v" "u_Sub" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/NCO.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_block NCO_32:inst\|Subsystem:u_Sub\|NCO_block:u_NCO " "Elaborating entity \"NCO_block\" for hierarchy \"NCO_32:inst\|Subsystem:u_Sub\|NCO_block:u_NCO\"" {  } { { "../hdlsrc/NCO/Subsystem.v" "u_NCO" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/Subsystem.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DitherGen NCO_32:inst\|Subsystem:u_Sub\|NCO_block:u_NCO\|DitherGen:u_dither_inst " "Elaborating entity \"DitherGen\" for hierarchy \"NCO_32:inst\|Subsystem:u_Sub\|NCO_block:u_NCO\|DitherGen:u_dither_inst\"" {  } { { "../hdlsrc/NCO/NCO_block.v" "u_dither_inst" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/NCO_block.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WaveformGen NCO_32:inst\|Subsystem:u_Sub\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst " "Elaborating entity \"WaveformGen\" for hierarchy \"NCO_32:inst\|Subsystem:u_Sub\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\"" {  } { { "../hdlsrc/NCO/NCO_block.v" "u_Wave_inst" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/NCO_block.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LookUpTableGen NCO_32:inst\|Subsystem:u_Sub\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst " "Elaborating entity \"LookUpTableGen\" for hierarchy \"NCO_32:inst\|Subsystem:u_Sub\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\"" {  } { { "../hdlsrc/NCO/WaveformGen.v" "u_SineWave_inst" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/WaveformGen.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Discrete_FIR_Filter NCO_32:inst\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter " "Elaborating entity \"Discrete_FIR_Filter\" for hierarchy \"NCO_32:inst\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\"" {  } { { "../hdlsrc/NCO/Subsystem.v" "u_Discrete_FIR_Filter" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/Subsystem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Filter NCO_32:inst\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank " "Elaborating entity \"Filter\" for hierarchy \"NCO_32:inst\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\"" {  } { { "../hdlsrc/NCO/Discrete_FIR_Filter.v" "u_FilterBank" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/Discrete_FIR_Filter.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FilterCoef NCO_32:inst\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|FilterCoef:u_CoefTable_1 " "Elaborating entity \"FilterCoef\" for hierarchy \"NCO_32:inst\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|FilterCoef:u_CoefTable_1\"" {  } { { "../hdlsrc/NCO/Filter.v" "u_CoefTable_1" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/Filter.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subFilter NCO_32:inst\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re " "Elaborating entity \"subFilter\" for hierarchy \"NCO_32:inst\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\"" {  } { { "../hdlsrc/NCO/Filter.v" "u_subFilter_1_re" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/Filter.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FilterTapSystolicPreAddWvlIn NCO_32:inst\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1 " "Elaborating entity \"FilterTapSystolicPreAddWvlIn\" for hierarchy \"NCO_32:inst\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1\"" {  } { { "../hdlsrc/NCO/subFilter.v" "u_FilterTap_1" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/subFilter.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_sync cnt_sync:inst5 " "Elaborating entity \"cnt_sync\" for hierarchy \"cnt_sync:inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_MCLK pll_MCLK:inst1 " "Elaborating entity \"pll_MCLK\" for hierarchy \"pll_MCLK:inst1\"" {  } { { "NCO_quartus.bdf" "inst1" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 488 624 568 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_MCLK:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_MCLK:inst1\|altpll:altpll_component\"" {  } { { "../hdlsrc/pll_MCLK.v" "altpll_component" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_MCLK.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_MCLK:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_MCLK:inst1\|altpll:altpll_component\"" {  } { { "../hdlsrc/pll_MCLK.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_MCLK.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_MCLK:inst1\|altpll:altpll_component " "Instantiated megafunction \"pll_MCLK:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1536 " "Parameter \"clk0_multiply_by\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_MCLK " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_MCLK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Fast " "Parameter \"pll_type\" = \"Fast\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176444 ""}  } { { "../hdlsrc/pll_MCLK.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_MCLK.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559176444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_mclk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_mclk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_MCLK_altpll " "Found entity 1: pll_MCLK_altpll" {  } { { "db/pll_mclk_altpll.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/pll_mclk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559176493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559176493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_MCLK_altpll pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated " "Elaborating entity \"pll_MCLK_altpll\" for hierarchy \"pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/app_download/quartus_13/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fre_sel_audio fre_sel_audio:inst14 " "Elaborating entity \"fre_sel_audio\" for hierarchy \"fre_sel_audio:inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_interface DAC_interface:inst12 " "Elaborating entity \"DAC_interface\" for hierarchy \"DAC_interface:inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559176575 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|Mux14_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|Mux14_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1695559200321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1695559200321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1695559200321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1695559200321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1695559200321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1695559200321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE NCO_quartus.NCO_quartus0.rtl.mif " "Parameter INIT_FILE set to NCO_quartus.NCO_quartus0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1695559200321 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|sine_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|sine_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1695559200321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1695559200321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1695559200321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200321 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1695559200321 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "40 " "Inferred 40 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_40\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_40\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_39\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_39\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_38\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_38\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_37\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_37\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_36\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_36\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_35\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_35\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_34\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_34\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_33\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_33\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_32\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_32\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_31\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_31\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_30\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_30\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_29\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_29\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_28\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_28\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_27\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_27\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_26\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_26\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_25\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_25\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_24\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_24\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_23\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_23\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_22\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_22\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_21\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_21\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_20\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_20\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_19\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_19\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_18\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_18\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_17\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_17\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_16\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_15\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_15\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_14\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_13\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_13\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_12\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_12\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_11\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_11\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_10\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_10\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_9\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_9\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_8\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_8\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_7\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_6\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_5\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_4\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_3\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_2\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1\|Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "Mult0" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200323 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1695559200323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|altsyncram:Mux14_rtl_0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|altsyncram:Mux14_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|altsyncram:Mux14_rtl_0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|altsyncram:Mux14_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 15 " "Parameter \"WIDTH_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE NCO_quartus.NCO_quartus0.rtl.mif " "Parameter \"INIT_FILE\" = \"NCO_quartus.NCO_quartus0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200369 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559200369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ni01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ni01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ni01 " "Found entity 1: altsyncram_ni01" {  } { { "db/altsyncram_ni01.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/altsyncram_ni01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559200420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559200420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|altshift_taps:sine_1_rtl_0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|altshift_taps:sine_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|altshift_taps:sine_1_rtl_0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|NCO_block:u_NCO\|altshift_taps:sine_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200445 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559200445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_65m " "Found entity 1: shift_taps_65m" {  } { { "db/shift_taps_65m.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/shift_taps_65m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559200493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559200493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rc81 " "Found entity 1: altsyncram_rc81" {  } { { "db/altsyncram_rc81.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/altsyncram_rc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559200564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559200564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unf " "Found entity 1: cntr_unf" {  } { { "db/cntr_unf.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/cntr_unf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559200615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559200615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_40\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_40\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_40\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_40\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200636 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559200636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_s4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_s4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s4t " "Found entity 1: mult_s4t" {  } { { "db/mult_s4t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_s4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559200690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559200690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_39\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_39\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_39\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_39\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200697 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559200697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_38\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_38\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_38\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_38\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200705 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559200705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_37\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_37\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_37\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_37\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200711 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559200711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_q4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q4t " "Found entity 1: mult_q4t" {  } { { "db/mult_q4t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_q4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559200768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559200768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_36\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_36\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_36\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_36\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200778 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559200778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_m4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m4t " "Found entity 1: mult_m4t" {  } { { "db/mult_m4t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_m4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559200827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559200827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_35\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_35\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_35\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_35\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200831 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559200831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_34\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_34\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_34\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_34\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200837 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559200837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o4t " "Found entity 1: mult_o4t" {  } { { "db/mult_o4t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_o4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559200887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559200887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_33\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_33\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_33\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_33\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200892 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559200892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_32\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_32\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_32\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_32\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200898 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559200898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_31\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_31\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_31\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_31\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200903 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559200903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t4t " "Found entity 1: mult_t4t" {  } { { "db/mult_t4t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_t4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559200958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559200958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_30\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_30\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559200965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_30\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_30\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559200965 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559200965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r4t " "Found entity 1: mult_r4t" {  } { { "db/mult_r4t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_r4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559201013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559201013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_29\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_29\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_29\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_29\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201019 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_28\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_28\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_28\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_28\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201027 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_27\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_27\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_27\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_27\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201033 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_26\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_26\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_26\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_26\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201040 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_25\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_25\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_25\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_25\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201048 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p4t " "Found entity 1: mult_p4t" {  } { { "db/mult_p4t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_p4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559201095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559201095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_24\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_24\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_24\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_24\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201103 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_23\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_23\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_23\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_23\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201109 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_22\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_22\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_22\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_22\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201116 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_21\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_21\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_21\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_21\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201121 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_20\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_20\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_20\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_20\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201127 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_g3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_g3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_g3t " "Found entity 1: mult_g3t" {  } { { "db/mult_g3t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_g3t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559201172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559201172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_19\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_19\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_19\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_19\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201179 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_18\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_18\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_18\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_18\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201187 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_17\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_17\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_17\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_17\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201193 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_16\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_16\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_16\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_16\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201199 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_15\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_15\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_15\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_15\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201205 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e3t " "Found entity 1: mult_e3t" {  } { { "db/mult_e3t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_e3t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559201254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559201254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_14\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_14\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_14\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_14\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201261 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_13\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_13\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_13\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_13\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201268 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_12\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_12\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_12\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_12\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201275 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_11\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_11\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_11\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_11\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201280 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c3t " "Found entity 1: mult_c3t" {  } { { "db/mult_c3t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_c3t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559201330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559201330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_10\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_10\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_10\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_10\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201336 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_9\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_9\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_9\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201343 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_8\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_8\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_8\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_8\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201350 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_7\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_7\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_7\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201357 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_6\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_6\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_6\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201362 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a3t " "Found entity 1: mult_a3t" {  } { { "db/mult_a3t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_a3t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559201409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559201409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_5\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_5\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_5\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201416 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_83t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_83t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_83t " "Found entity 1: mult_83t" {  } { { "db/mult_83t.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mult_83t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695559201462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695559201462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_4\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_4\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201467 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_3\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_3\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201474 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_2\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_2\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201482 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1\|lpm_mult:Mult0\"" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559201487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1\|lpm_mult:Mult0 " "Instantiated megafunction \"NCO_32:inst20\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695559201487 ""}  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695559201487 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 784 1368 1544 800 "LEDG\[0\]" "" } { 824 1368 1544 840 "LEDG\[1\]" "" } { 832 1752 1928 848 "LEDG\[2\]" "" } { 472 1520 1584 496 "LEDG\[1\]" "" } { 672 1520 1584 688 "LEDG\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695559202285 "|NCO_quartus|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] VCC " "Pin \"LEDG\[1\]\" is stuck at VCC" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 784 1368 1544 800 "LEDG\[0\]" "" } { 824 1368 1544 840 "LEDG\[1\]" "" } { 832 1752 1928 848 "LEDG\[2\]" "" } { 472 1520 1584 496 "LEDG\[1\]" "" } { 672 1520 1584 688 "LEDG\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695559202285 "|NCO_quartus|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] VCC " "Pin \"LEDG\[0\]\" is stuck at VCC" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 784 1368 1544 800 "LEDG\[0\]" "" } { 824 1368 1544 840 "LEDG\[1\]" "" } { 832 1752 1928 848 "LEDG\[2\]" "" } { 472 1520 1584 496 "LEDG\[1\]" "" } { 672 1520 1584 688 "LEDG\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695559202285 "|NCO_quartus|LEDG[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1695559202285 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1695559202603 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "780 " "780 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1695559203351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1695559203959 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559203959 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_dac_adc_altpll.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/pll_dac_adc_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "f:/app_download/quartus_13/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../hdlsrc/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 92 0 0 } } { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 264 1088 1224 344 "inst2" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1695559204263 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 816 480 648 832 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559204513 "|NCO_quartus|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 816 480 648 832 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559204513 "|NCO_quartus|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 816 480 648 832 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559204513 "|NCO_quartus|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 816 480 648 832 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559204513 "|NCO_quartus|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 816 480 648 832 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559204513 "|NCO_quartus|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 816 480 648 832 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695559204513 "|NCO_quartus|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1695559204513 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3756 " "Implemented 3756 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1695559204514 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1695559204514 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3611 " "Implemented 3611 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1695559204514 ""} { "Info" "ICUT_CUT_TM_RAMS" "31 " "Implemented 31 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1695559204514 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1695559204514 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "80 " "Implemented 80 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1695559204514 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1695559204514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695559204578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 24 20:40:04 2023 " "Processing ended: Sun Sep 24 20:40:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695559204578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695559204578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695559204578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695559204578 ""}
