{"vcs1":{"timestamp_begin":1747903639.123615265, "rt":10.81, "ut":10.99, "st":0.61}}
{"vcselab":{"timestamp_begin":1747903650.003435223, "rt":0.38, "ut":0.27, "st":0.10}}
{"link":{"timestamp_begin":1747903650.449830270, "rt":0.41, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747903638.462907850}
{"VCS_COMP_START_TIME": 1747903638.462907850}
{"VCS_COMP_END_TIME": 1747903651.012734045}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488656}}
{"vcselab": {"peak_mem": 183884}}
