// Seed: 1194989411
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  parameter id_6 = 1;
endmodule
macromodule module_1 #(
    parameter id_5 = 32'd44
) (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  reg [1 : -1] id_4;
  task _id_5();
    input logic [-1 : -1] id_6;
    logic id_7;
    id_4 = 1 ? (("" - 1)) : id_5;
  endtask
  module_0 modCall_1 (
      id_3,
      id_7,
      id_3,
      id_2
  );
  wire [1 : id_5] id_8;
endmodule
