# Mixed-Signal Circuit Design
Documentation of the design project for Mixed-Signal Circuits

# Design of Charge Pump With Low Current Mismatch and Low Glitches

This repository contains the design documentation, theory, and implementation details of a **high-performance Charge Pump (CP)** used inside a **Phase-Locked Loop (PLL)**. The objective is to achieve **low current mismatch**, **reduced glitches**, and **stable output voltage**, suitable for modern mixed-signal and high-speed PLL systems.

---

## ðŸ“˜ Overview

A **Phase-Locked Loop (PLL)** is a closed-loop negative feedback system used to synchronize the phase of its output with a reference signal. PLLs are essential in:

- Frequency synthesizers  
- Communication systems  
- High-speed digital circuits  
- Clock generation and recovery  

The **Charge Pump** is a critical sub-block of the PLL that converts phase error signals into control voltage for the VCO (Voltage-Controlled Oscillator). Its performance directly affects **jitter**, **locking time**, **phase noise**, and **loop stability**.

---

## ðŸ”§ PLL Architecture

A typical PLL consists of:  
- **Phase-Frequency Detector (PFD)**  
- **Charge Pump (CP)**  
- **Loop Filter (LF)**  
- **Voltage-Controlled Oscillator (VCO)**  
- Optional frequency divider  

The PFD outputs **UP** and **DOWN** signals based on phase difference.  
The CP converts these signals into precise charge/discharge currents which are filtered into a smooth VCO control voltage.

---

## âš¡ Role of the Charge Pump

The Charge Pump:  
- Converts digital **UP/DOWN** pulses into analog current  
- Charges/discharges the loop filter  
- Generates a stable control voltage (*Vctrl*) for the VCO  
- Determines locking behavior, noise, and overall PLL performance

**UP pulse â†’ charge current â†’ Vctrl increases**  
**DOWN pulse â†’ discharge current â†’ Vctrl decreases**

---

# Project Design: Visual Asset and Device Calculations



## Given specifications

- `Âµn * Cox = 200 ÂµA/VÂ² = 200e-6 A/VÂ²`  
- `Âµp * Cox = 80 ÂµA/VÂ²  = 80e-6 A/VÂ²`  
- `V_ov = 0.25 V`  
- `W_n = 120 nm`  
- `W_p = 480 nm`  
- `L   = 45 nm`

---

## 1) Width-to-length ratios

- `(W/L)_n = 120 / 45 = 2.6666667`  
- `(W/L)_p = 480 / 45 = 10.6666667`

---

## 2) Saturation current formula (square-law approximation)

We use the simplified (long-channel) saturation expression:
### NMOS arithmetic (step-by-step)

1. `V_ov^2 = (0.25)^2 = 0.0625`  
2. `Âµn C_ox * (W/L)_n = 200e-6 * 2.6666667 = 5.3333334e-4 A/VÂ²`  
3. multiply by `V_ov^2`: `5.3333334e-4 * 0.0625 = 3.333333375e-5 A`  
4. apply 1/2:  
   `I_D_n = 0.5 * 3.333333375e-5 = 1.6666666875e-5 A â‰ˆ 16.67 ÂµA`

### PMOS arithmetic (step-by-step)

1. `Âµp C_ox * (W/L)_p = 80e-6 * 10.6666667 = 8.53333336e-4 A/VÂ²`  
2. multiply by `V_ov^2`: `8.53333336e-4 * 0.0625 = 5.33333335e-5 A`  
3. apply 1/2:  
   `I_D_p = 0.5 * 5.33333335e-5 = 2.666666675e-5 A â‰ˆ 26.67 ÂµA`

---

## 3) Small-signal approximate `R_on`

Use the linearized approximation around the operating point:


### NMOS

- Denominator: `200e-6 * 2.6666667 * 0.25 = 1.33333335e-4 A/V`  
- `R_on,n â‰ˆ 1 / 1.33333335e-4 â‰ˆ 7_500 Î©` (â‰ˆ 7.5 kÎ©)

### PMOS

- Denominator: `80e-6 * 10.6666667 * 0.25 = 2.13333334e-4 A/V`  
- `R_on,p â‰ˆ 1 / 2.13333334e-4 â‰ˆ 4_687.5 Î©` (â‰ˆ 4.6875 kÎ©)

---

## 4) Final numeric summary

- `I_D,n â‰ˆ 16.67 ÂµA`  
- `I_D,p â‰ˆ 26.67 ÂµA`  
- `R_on,n â‰ˆ 7.5 kÎ©`  
- `R_on,p â‰ˆ 4.6875 kÎ©`

---

## Notes & assumptions

- These calculations use the long-channel square-law style formulas â€” good for hand estimates. In modern deep-submicron processes the real device behavior differs (velocity saturation, mobility reduction, channel-length modulation, body effect, etc.). For production-accurate numbers, run SPICE with the foundry compact model.  
- Units: A, V, Î© unless noted.  
- All arithmetic displayed explicitly for clarity.

---



## Simulation Waveforms

### **Transient Response**
![Transient Response](./op.jpg)

---

## Cadence Schematic â€” Testbench View
![Charge Pump Testbench](./cp_test.png)

---

## Cadence Schematic â€” Charge Pump Circuit
![Charge Pump Schematic](./cp.png)


---


## ðŸ“Š Performance Summary

From simulated behavior based on the documented architecture:

- **Technology:** 45 nm CMOS  
- **Supply Voltage:** 1.1 V  
- **Output Swing:** ~0 to 1.08 V  
- **Current Mismatch:** < 0.3%  
- **Stable output with minimal ripple**  
- **Reduced glitch and noise sensitivity**

These characteristics satisfy the stringent requirements of modern high-speed PLLs.

---

## Applications of the Charge Pump

A charge pump that provides low current-mismatch and stable charge transfer is useful in many mixed-signal and power-management contexts. Typical applications include:

- **On-chip voltage generation (boost/negative rails):** Generate higher (e.g., 2Ã—/3Ã—) or negative supply voltages from a single supply for gate drivers, EEPROM/Flash programming, or bias networks.

- **Non-volatile memory programming:** Provide the high programming and erase voltages required by flash and EEPROM without an external DC-DC converter.

- **LCD / OLED driver supplies:** Produce the voltages needed for display gate drivers and contrast biasing in small-panel displays.

- **Bias generation for analog blocks:** Create stable internal bias rails (substrate, well, reference biases) for op-amps, comparators, and ADCs where matching and low mismatch matter.

- **Level shifters and gate drivers:** Drive transistors whose gates require voltages beyond the core supply (e.g., high-side/low-side drivers in power stages).

- **On-chip DC-DC conversion for ultra-low-power systems:** Replace an external regulator in energy-harvesting or sensor nodes where area and quiescent current are critical.

- **PLL/VCO tuning and supply:** Provide local supply or bias voltages for RF blocks, phase-locked loops, and voltage-controlled oscillators.

- **Charge redistribution and sampling circuits:** Improve accuracy of switched-capacitor circuits by supplying matched, low-mismatch charge to sampling capacitors.

- **Battery-powered devices and portable electronics:** Small-area, efficient charge pumps help extend battery life by avoiding large off-chip converters.

- **Test and calibration circuits:** Provide known, repeatable voltages for on-chip calibration, test-mode programming, and factory trim operations.


### Notes

- The usefulness of a charge pump depends on its efficiency, output ripple, current-matching, and the target process. For deep-submicron technologies, consider effects such as switching loss, leakage, and charge injection when integrating a charge pump.

- For production designs, validate with SPICE and characterise across process, voltage, and temperature (PVT) corners.

---


## References

[1] W. Rhee, â€œDesign of high-performance CMOS charge pumps in phase locked loops,â€ Proc. Int. Symp. Circuits Syst., vol. 2, pp. 545â€“548, 1999.

[2] J.-S. Lee and M.-S. Keel, â€œCharge pump with perfect current matching characteristics in phase-locked loops,â€ Electron. Lett., vol. 36, pp. 1907â€“1908, 2000.

[3] P. Acco, M. P. Kennedy, C. Mria, B. Morley, and B. Frigyik, "Behavioral modeling of charge pump phase locked loops," Proc. IEEE/ISCAS, pp. 375â€“378, Orlando, FL, May 1999.

[4] H. Rategh, H. Samavati, T. Lee, â€œA CMOS frequency synthesizer with an injection locked frequency divider for a 52 GHz wireless LAN receiver,â€ IEEE J. Solid-State Circuits, vol. 35, pp. 780â€“787, 2000.

[5] R. A. Baki, M. N. ElGamal, â€œA new CMOS charge pump for low voltage high speed PLL applications,â€ Proc. 2003 Int. Symp. Circuits and Systems (ISCASâ€™03), vol. 1, pp. I-2657â€“I-2660, 2003.

[6] J. S. Lee, M. S. Keel, S. I. Lim, â€œCharge pump with perfect current matching characteristics in phase locked loops,â€ Electronics Letters, vol. 36, pp. 1907â€“1908, 2000.

[7] J. A. Starzyk, Ying-Wei Jan, Fengjing Qiu, â€œA DCâ€“DC charge pump design based on voltage doublers,â€ IEEE Trans. Circuits Syst. I, vol. 48(3), pp. 350â€“359, 2001.

[8] P. K. Hanumolu, M. Brownlee, K. Mayaram, and U.-K. Moon, "Analysis of charge pump phase locked loops," IEEE Trans. Circuits Syst., vol. 51, no. 9, pp. 1665â€“1674, Sept. 2004.

[9] Shanfeng Cheng, Jose Silva-Martinez, Aydin Ilker Karsilayan, â€œDesign and Analysis of an Ultrahigh-Speed Glitch-Free Fully Differential Charge Pump With Minimum Output Current Variation and Accurate Matching,â€ IEEE Trans. Circuits Syst., vol. 53(9), pp. 843â€“847, 2006.

[10] N. D. Dalt and C. Sandner, â€œA Subpicosecond Jitter PLL for Clock Generation in 0.12 Î¼m Digital CMOS,â€ IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1275â€“1278, July 2003.

[11] J. F. Parker and D. Weinlader, â€œA 15 mW 3.125 GHz PLL for serial backplane transceivers in 0.13 Î¼m CMOS,â€ Proc. Int. Solid-State Circuits Conf., pp. 412â€“413, 2005.

[12] B. Terlemez and J. P. Uyemura, â€œThe design of a differential CMOS charge pump for high performance phase-locked loops,â€ Proc. Int. Symp. Circuits Syst., vol. 4, pp. IVâ€“561â€“564, 2004.

[13] E. Juarez-Hernandez and A. Diaz-Sanchez, â€œA novel CMOS charge pump circuit with positive feedback for PLL applications,â€ Proc. Int. Conf. Electron., Circuits Systems, vol. 1, pp. 349â€“352, 2001.

[14] R. C. H. Beek and C. S. Vaucher, â€œA 2.5â€“10 GHz clock multiplier unit with 0.22-ps RMS jitter in standard 0.18 Î¼m CMOS,â€ IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1862â€“1872, 2004.

[15] T. S. Cheung and B. C. Lee, â€œA 1.8â€“3.2 GHz fully differential GaAs MESFET PLL,â€ IEEE J. Solid-State Circuits, vol. 36, no. 4, pp. 605â€“601, 2001.

[16] B. Razavi, *Design of Analog CMOS Integrated Circuits.* New York: McGraw-Hill, ch. 15, pp. 550â€“556, 2001.
