$date
	Tue Oct 18 23:58:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 32 ! result [31:0] $end
$var reg 32 " A [31:0] $end
$var reg 32 # B [31:0] $end
$var reg 1 $ CLK $end
$var reg 1 % RST $end
$var reg 1 & alt $end
$var reg 3 ' op [2:0] $end
$scope module uut $end
$var wire 32 ( A [31:0] $end
$var wire 32 ) B [31:0] $end
$var wire 1 & alt $end
$var wire 3 * op [2:0] $end
$var reg 32 + result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 +
b0 *
b1 )
b10 (
b0 '
0&
0%
0$
b1 #
b10 "
b11 !
$end
#3
1%
#5
1$
#8
0%
#10
b1 !
b1 +
0$
1&
#15
1$
#20
b0 !
b0 +
0$
0&
b10 '
b10 *
b0 #
b0 )
b1 "
b1 (
#25
1$
#30
b1 !
b1 +
0$
b1 #
b1 )
b0 "
b0 (
#35
1$
#40
b10101010101010101010101010101010 !
b10101010101010101010101010101010 +
0$
b111 '
b111 *
b10101010101010101010101010101010 #
b10101010101010101010101010101010 )
b11111111111111111111111111111111 "
b11111111111111111111111111111111 (
#45
1$
#50
b11111111111111110000000000000000 !
b11111111111111110000000000000000 +
0$
b110 '
b110 *
b1010101010101010000000000000000 #
b1010101010101010000000000000000 )
b10101010101010100000000000000000 "
b10101010101010100000000000000000 (
#55
1$
#60
0$
b100 '
b100 *
b1010101010101011111111100000000 #
b1010101010101011111111100000000 )
b10101010101010101111111100000000 "
b10101010101010101111111100000000 (
#65
1$
#70
b11111111111111111111000000000000 !
b11111111111111111111000000000000 +
0$
b1 '
b1 *
b1100 #
b1100 )
b11111111111111111111111111111111 "
b11111111111111111111111111111111 (
#75
1$
#80
b11111111111111111111 !
b11111111111111111111 +
0$
b101 '
b101 *
#85
1$
#90
0$
