
*** Running vivado
    with args -log regfile.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source regfile.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source regfile.tcl -notrace
Command: synth_design -top regfile -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25774 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1401.574 ; gain = 85.805 ; free physical = 10204 ; free virtual = 22219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'regfile' [/nfs/home/a/ac_pate/COEN316/lab2/lab2_vivado/lab2_vivado.srcs/sources_1/imports/lab2/regfile_board.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'regfile' (1#1) [/nfs/home/a/ac_pate/COEN316/lab2/lab2_vivado/lab2_vivado.srcs/sources_1/imports/lab2/regfile_board.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1446.215 ; gain = 130.445 ; free physical = 10204 ; free virtual = 22221
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1446.215 ; gain = 130.445 ; free physical = 10204 ; free virtual = 22221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1446.215 ; gain = 130.445 ; free physical = 10204 ; free virtual = 22221
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/home/a/ac_pate/COEN316/lab2/lab2_vivado/lab2_vivado.srcs/constrs_1/imports/lab2/regfile.xdc]
Finished Parsing XDC File [/nfs/home/a/ac_pate/COEN316/lab2/lab2_vivado/lab2_vivado.srcs/constrs_1/imports/lab2/regfile.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/home/a/ac_pate/COEN316/lab2/lab2_vivado/lab2_vivado.srcs/constrs_1/imports/lab2/regfile.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/regfile_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/regfile_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1835.492 ; gain = 0.000 ; free physical = 9932 ; free virtual = 21947
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1835.492 ; gain = 519.723 ; free physical = 10018 ; free virtual = 22033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1835.492 ; gain = 519.723 ; free physical = 10018 ; free virtual = 22033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1835.492 ; gain = 519.723 ; free physical = 10020 ; free virtual = 22035
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "array_reg_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[31]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 1835.492 ; gain = 519.723 ; free physical = 10011 ; free virtual = 22026
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][31]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][30]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][29]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][28]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][27]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][26]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][25]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][24]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][23]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][22]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][21]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][20]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][19]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][18]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][17]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][16]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][15]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][14]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][13]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][12]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][11]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][10]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][9]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][8]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][7]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][6]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][5]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][4]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][31]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][30]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][29]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][28]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][27]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][26]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][25]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][24]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][23]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][22]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][21]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][20]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][19]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][18]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][17]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][16]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][15]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][14]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][13]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][12]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][11]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][10]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][9]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][8]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][7]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][6]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][5]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[1][4]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][31]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][30]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][29]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][28]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][27]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][26]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][25]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][24]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][23]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][22]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][21]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][20]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][19]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][18]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][17]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][16]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][15]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][14]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][13]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][12]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][11]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][10]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][9]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][8]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][7]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][6]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][5]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[2][4]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[3][31]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[3][30]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[3][29]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[3][28]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[3][27]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[3][26]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[3][25]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[3][24]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[3][23]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[3][22]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[3][21]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[3][20]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[3][19]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[3][18]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[3][17]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[3][16]) is unused and will be removed from module regfile.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 1835.492 ; gain = 519.723 ; free physical = 9977 ; free virtual = 21994
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:50 . Memory (MB): peak = 1835.492 ; gain = 519.723 ; free physical = 9874 ; free virtual = 21891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:50 . Memory (MB): peak = 1835.492 ; gain = 519.723 ; free physical = 9874 ; free virtual = 21891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:50 . Memory (MB): peak = 1835.492 ; gain = 519.723 ; free physical = 9873 ; free virtual = 21890
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:50 . Memory (MB): peak = 1835.492 ; gain = 519.723 ; free physical = 9873 ; free virtual = 21890
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:50 . Memory (MB): peak = 1835.492 ; gain = 519.723 ; free physical = 9872 ; free virtual = 21890
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:50 . Memory (MB): peak = 1835.492 ; gain = 519.723 ; free physical = 9872 ; free virtual = 21889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:50 . Memory (MB): peak = 1835.492 ; gain = 519.723 ; free physical = 9872 ; free virtual = 21889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:50 . Memory (MB): peak = 1835.492 ; gain = 519.723 ; free physical = 9872 ; free virtual = 21889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:50 . Memory (MB): peak = 1835.492 ; gain = 519.723 ; free physical = 9872 ; free virtual = 21889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT6  |   104|
|3     |MUXF7 |    32|
|4     |FDCE  |   128|
|5     |IBUF  |    22|
|6     |OBUF  |     8|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   295|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:50 . Memory (MB): peak = 1835.492 ; gain = 519.723 ; free physical = 9872 ; free virtual = 21889
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 896 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1835.492 ; gain = 130.445 ; free physical = 9926 ; free virtual = 21943
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:50 . Memory (MB): peak = 1835.492 ; gain = 519.723 ; free physical = 9936 ; free virtual = 21953
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:52 . Memory (MB): peak = 1835.492 ; gain = 532.371 ; free physical = 9922 ; free virtual = 21939
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/nfs/home/a/ac_pate/COEN316/lab2/lab2_vivado/lab2_vivado.runs/synth_1/regfile.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file regfile_utilization_synth.rpt -pb regfile_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1835.492 ; gain = 0.000 ; free physical = 9922 ; free virtual = 21939
INFO: [Common 17-206] Exiting Vivado at Tue Feb 18 10:01:53 2025...
