
===========================================================================
 report_clock_skew
============================================================================
Clock clk0
Latency      CRPR       Skew
cby_1__1_.mem_right_ipin_12.sky130_fd_sc_hd__dfrtp_1_0_/CLK ^
   0.82
grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK ^
   0.42      0.00       0.40

Clock prog_clk
Latency      CRPR       Skew
cby_1__1_.mem_right_ipin_12.sky130_fd_sc_hd__dfrtp_1_3_/CLK ^
   0.82
cby_1__1_.mem_right_ipin_13.sky130_fd_sc_hd__dfrtp_1_0_/CLK ^
   0.68     -0.03       0.11

