$version Generated by VerilatedVcd $end
$timescale 1ns $end
 $scope module $rootio $end
 $upscope $end
 $scope module LUT2_tb $end
  $var wire 1 # O $end
  $var wire 1 $ I0 $end
  $var wire 1 % I1 $end
  $scope module LUT_INST $end
   $var wire 4 ' INIT [3:0] $end
   $var wire 1 $ I0 $end
   $var wire 1 % I1 $end
   $var wire 1 # O $end
   $var wire 2 & s [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
b00 &
b1000 '
#5
1$
b01 &
#10
0$
1%
b10 &
#15
1#
1$
b11 &
#20
