<stg><name>dense_wrapper<ap_ufixed<4, 0, 4, 0, 0>, ap_fixed<14, 7, 5, 3, 0>, config11></name>


<trans_list>

<trans id="205" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_23_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str34)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
hls_label_23_begin:1  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %hls_label_23_begin ], [ false, %ReuseLoop ], [ true, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:1  %data_0_V_read39_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_0_V_read39_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_0_V_read39_rewind"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:2  %data_1_V_read40_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_1_V_read40_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_1_V_read40_rewind"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:3  %data_2_V_read41_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_2_V_read41_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_2_V_read41_rewind"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:4  %data_3_V_read42_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_3_V_read42_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_3_V_read42_rewind"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:5  %data_4_V_read43_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_4_V_read43_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_4_V_read43_rewind"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:6  %data_5_V_read44_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_5_V_read44_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_5_V_read44_rewind"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:7  %data_6_V_read45_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_6_V_read45_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_6_V_read45_rewind"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:8  %data_7_V_read46_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_7_V_read46_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_7_V_read46_rewind"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:9  %data_8_V_read47_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_8_V_read47_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_8_V_read47_rewind"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:10  %data_9_V_read48_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_9_V_read48_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_9_V_read48_rewind"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:11  %data_10_V_read49_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_10_V_read49_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_10_V_read49_rewind"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:12  %data_11_V_read50_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_11_V_read50_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_11_V_read50_rewind"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:13  %data_12_V_read51_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_12_V_read51_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_12_V_read51_rewind"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:14  %data_13_V_read52_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_13_V_read52_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_13_V_read52_rewind"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:15  %data_14_V_read53_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_14_V_read53_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_14_V_read53_rewind"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:16  %data_15_V_read54_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_15_V_read54_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_15_V_read54_rewind"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:17  %data_16_V_read55_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_16_V_read55_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_16_V_read55_rewind"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:18  %data_17_V_read56_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_17_V_read56_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_17_V_read56_rewind"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:19  %data_18_V_read57_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_18_V_read57_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_18_V_read57_rewind"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:20  %data_19_V_read58_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_19_V_read58_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_19_V_read58_rewind"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:21  %data_20_V_read59_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_20_V_read59_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_20_V_read59_rewind"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:22  %data_21_V_read60_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_21_V_read60_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_21_V_read60_rewind"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:23  %data_22_V_read61_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_22_V_read61_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_22_V_read61_rewind"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:24  %data_23_V_read62_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_23_V_read62_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_23_V_read62_rewind"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:25  %data_24_V_read63_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_24_V_read63_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_24_V_read63_rewind"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:26  %data_25_V_read64_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_25_V_read64_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_25_V_read64_rewind"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:27  %data_26_V_read65_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_26_V_read65_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_26_V_read65_rewind"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:28  %data_27_V_read66_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_27_V_read66_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_27_V_read66_rewind"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:29  %data_28_V_read67_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_28_V_read67_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_28_V_read67_rewind"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:30  %data_29_V_read68_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_29_V_read68_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_29_V_read68_rewind"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:31  %data_30_V_read69_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_30_V_read69_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_30_V_read69_rewind"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:32  %data_31_V_read70_rewind = phi i4 [ undef, %hls_label_23_begin ], [ %data_31_V_read70_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_31_V_read70_rewind"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:33  %w_index38 = phi i6 [ 0, %hls_label_23_begin ], [ %w_index, %ReuseLoop ], [ 0, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="w_index38"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:34  %in_index_0_i37 = phi i32 [ 0, %hls_label_23_begin ], [ %select_ln154, %ReuseLoop ], [ 0, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="in_index_0_i37"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:45  br i1 %do_init, label %hls_label_23_end, label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:0  %data_31_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_31_V_read)

]]></Node>
<StgValue><ssdm name="data_31_V_read_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:1  %data_30_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_30_V_read)

]]></Node>
<StgValue><ssdm name="data_30_V_read_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:2  %data_29_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_29_V_read)

]]></Node>
<StgValue><ssdm name="data_29_V_read_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:3  %data_28_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_28_V_read)

]]></Node>
<StgValue><ssdm name="data_28_V_read_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:4  %data_27_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_27_V_read)

]]></Node>
<StgValue><ssdm name="data_27_V_read_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:5  %data_26_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_26_V_read)

]]></Node>
<StgValue><ssdm name="data_26_V_read_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:6  %data_25_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_25_V_read)

]]></Node>
<StgValue><ssdm name="data_25_V_read_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:7  %data_24_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_24_V_read)

]]></Node>
<StgValue><ssdm name="data_24_V_read_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:8  %data_23_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_23_V_read)

]]></Node>
<StgValue><ssdm name="data_23_V_read_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:9  %data_22_V_read61 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_22_V_read)

]]></Node>
<StgValue><ssdm name="data_22_V_read61"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:10  %data_21_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_21_V_read)

]]></Node>
<StgValue><ssdm name="data_21_V_read_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:11  %data_20_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_20_V_read)

]]></Node>
<StgValue><ssdm name="data_20_V_read_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:12  %data_19_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_19_V_read)

]]></Node>
<StgValue><ssdm name="data_19_V_read_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:13  %data_18_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_18_V_read)

]]></Node>
<StgValue><ssdm name="data_18_V_read_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:14  %data_17_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_17_V_read)

]]></Node>
<StgValue><ssdm name="data_17_V_read_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:15  %data_16_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_16_V_read)

]]></Node>
<StgValue><ssdm name="data_16_V_read_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:16  %data_15_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_15_V_read)

]]></Node>
<StgValue><ssdm name="data_15_V_read_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:17  %data_14_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_14_V_read)

]]></Node>
<StgValue><ssdm name="data_14_V_read_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:18  %data_13_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_13_V_read)

]]></Node>
<StgValue><ssdm name="data_13_V_read_2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:19  %data_12_V_read51 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_12_V_read)

]]></Node>
<StgValue><ssdm name="data_12_V_read51"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:20  %data_11_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_11_V_read)

]]></Node>
<StgValue><ssdm name="data_11_V_read_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:21  %data_10_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_10_V_read)

]]></Node>
<StgValue><ssdm name="data_10_V_read_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:22  %data_9_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:23  %data_8_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:24  %data_7_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:25  %data_6_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:26  %data_5_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:27  %data_4_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:28  %data_3_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:29  %data_2_V_read41 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read41"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:30  %data_1_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_23_end:31  %data_0_V_read_2 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_23_end:32  call void (...)* @_ssdm_op_SpecMemCore([64 x i20]* @w11_V, [1 x i8]* @p_str12, [12 x i8]* @p_str35, [1 x i8]* @p_str12, i32 -1, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_23_end:33  %empty_335 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str34, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
hls_label_23_end:34  br label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:0  %data_0_V_read39_phi = phi i4 [ %data_0_V_read_2, %hls_label_23_end ], [ %data_0_V_read39_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_0_V_read39_phi"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:1  %data_1_V_read40_phi = phi i4 [ %data_1_V_read_2, %hls_label_23_end ], [ %data_1_V_read40_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_1_V_read40_phi"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:2  %data_2_V_read41_phi = phi i4 [ %data_2_V_read41, %hls_label_23_end ], [ %data_2_V_read41_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_2_V_read41_phi"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:3  %data_3_V_read42_phi = phi i4 [ %data_3_V_read_2, %hls_label_23_end ], [ %data_3_V_read42_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_3_V_read42_phi"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:4  %data_4_V_read43_phi = phi i4 [ %data_4_V_read_2, %hls_label_23_end ], [ %data_4_V_read43_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_4_V_read43_phi"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:5  %data_5_V_read44_phi = phi i4 [ %data_5_V_read_2, %hls_label_23_end ], [ %data_5_V_read44_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_5_V_read44_phi"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:6  %data_6_V_read45_phi = phi i4 [ %data_6_V_read_2, %hls_label_23_end ], [ %data_6_V_read45_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_6_V_read45_phi"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:7  %data_7_V_read46_phi = phi i4 [ %data_7_V_read_2, %hls_label_23_end ], [ %data_7_V_read46_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_7_V_read46_phi"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:8  %data_8_V_read47_phi = phi i4 [ %data_8_V_read_2, %hls_label_23_end ], [ %data_8_V_read47_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_8_V_read47_phi"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:9  %data_9_V_read48_phi = phi i4 [ %data_9_V_read_2, %hls_label_23_end ], [ %data_9_V_read48_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_9_V_read48_phi"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:10  %data_10_V_read49_phi = phi i4 [ %data_10_V_read_2, %hls_label_23_end ], [ %data_10_V_read49_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_10_V_read49_phi"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:11  %data_11_V_read50_phi = phi i4 [ %data_11_V_read_2, %hls_label_23_end ], [ %data_11_V_read50_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_11_V_read50_phi"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:12  %data_12_V_read51_phi = phi i4 [ %data_12_V_read51, %hls_label_23_end ], [ %data_12_V_read51_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_12_V_read51_phi"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:13  %data_13_V_read52_phi = phi i4 [ %data_13_V_read_2, %hls_label_23_end ], [ %data_13_V_read52_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_13_V_read52_phi"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:14  %data_14_V_read53_phi = phi i4 [ %data_14_V_read_2, %hls_label_23_end ], [ %data_14_V_read53_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_14_V_read53_phi"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:15  %data_15_V_read54_phi = phi i4 [ %data_15_V_read_2, %hls_label_23_end ], [ %data_15_V_read54_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_15_V_read54_phi"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:16  %data_16_V_read55_phi = phi i4 [ %data_16_V_read_2, %hls_label_23_end ], [ %data_16_V_read55_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_16_V_read55_phi"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:17  %data_17_V_read56_phi = phi i4 [ %data_17_V_read_2, %hls_label_23_end ], [ %data_17_V_read56_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_17_V_read56_phi"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:18  %data_18_V_read57_phi = phi i4 [ %data_18_V_read_2, %hls_label_23_end ], [ %data_18_V_read57_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_18_V_read57_phi"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:19  %data_19_V_read58_phi = phi i4 [ %data_19_V_read_2, %hls_label_23_end ], [ %data_19_V_read58_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_19_V_read58_phi"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:20  %data_20_V_read59_phi = phi i4 [ %data_20_V_read_2, %hls_label_23_end ], [ %data_20_V_read59_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_20_V_read59_phi"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:21  %data_21_V_read60_phi = phi i4 [ %data_21_V_read_2, %hls_label_23_end ], [ %data_21_V_read60_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_21_V_read60_phi"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:22  %data_22_V_read61_phi = phi i4 [ %data_22_V_read61, %hls_label_23_end ], [ %data_22_V_read61_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_22_V_read61_phi"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:23  %data_23_V_read62_phi = phi i4 [ %data_23_V_read_2, %hls_label_23_end ], [ %data_23_V_read62_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_23_V_read62_phi"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:24  %data_24_V_read63_phi = phi i4 [ %data_24_V_read_2, %hls_label_23_end ], [ %data_24_V_read63_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_24_V_read63_phi"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:25  %data_25_V_read64_phi = phi i4 [ %data_25_V_read_2, %hls_label_23_end ], [ %data_25_V_read64_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_25_V_read64_phi"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:26  %data_26_V_read65_phi = phi i4 [ %data_26_V_read_2, %hls_label_23_end ], [ %data_26_V_read65_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_26_V_read65_phi"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:27  %data_27_V_read66_phi = phi i4 [ %data_27_V_read_2, %hls_label_23_end ], [ %data_27_V_read66_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_27_V_read66_phi"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:28  %data_28_V_read67_phi = phi i4 [ %data_28_V_read_2, %hls_label_23_end ], [ %data_28_V_read67_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_28_V_read67_phi"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:29  %data_29_V_read68_phi = phi i4 [ %data_29_V_read_2, %hls_label_23_end ], [ %data_29_V_read68_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_29_V_read68_phi"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:30  %data_30_V_read69_phi = phi i4 [ %data_30_V_read_2, %hls_label_23_end ], [ %data_30_V_read69_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_30_V_read69_phi"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop:31  %data_31_V_read70_phi = phi i4 [ %data_31_V_read_2, %hls_label_23_end ], [ %data_31_V_read70_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_31_V_read70_phi"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="6">
<![CDATA[
ReuseLoop:35  %zext_ln139 = zext i6 %w_index38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop:36  %outidx_addr = getelementptr [64 x i1]* @outidx, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="outidx_addr"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="6">
<![CDATA[
ReuseLoop:37  %out_index = load i1* %outidx_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop:40  %w11_V_addr = getelementptr [64 x i20]* @w11_V, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="w11_V_addr"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="20" op_0_bw="6">
<![CDATA[
ReuseLoop:41  %w11_V_load = load i20* %w11_V_addr, align 4

]]></Node>
<StgValue><ssdm name="w11_V_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:83  %in_index = add nsw i32 1, %in_index_0_i37

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:84  %tmp_430 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %in_index, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
ReuseLoop:85  %icmp_ln154 = icmp sgt i27 %tmp_430, 0

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReuseLoop:88  %w_index = add i6 1, %w_index38

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReuseLoop:89  %icmp_ln135 = icmp eq i6 %w_index38, -1

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop:91  br i1 %icmp_ln135, label %.preheader.i.0, label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.0:11  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="123" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="6">
<![CDATA[
ReuseLoop:37  %out_index = load i1* %outidx_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="32">
<![CDATA[
ReuseLoop:38  %trunc_ln145 = trunc i32 %in_index_0_i37 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4" op_14_bw="4" op_15_bw="4" op_16_bw="4" op_17_bw="4" op_18_bw="4" op_19_bw="4" op_20_bw="4" op_21_bw="4" op_22_bw="4" op_23_bw="4" op_24_bw="4" op_25_bw="4" op_26_bw="4" op_27_bw="4" op_28_bw="4" op_29_bw="4" op_30_bw="4" op_31_bw="4" op_32_bw="4" op_33_bw="5">
<![CDATA[
ReuseLoop:39  %tmp_523 = call i4 @_ssdm_op_Mux.ap_auto.32i4.i5(i4 %data_0_V_read39_phi, i4 %data_1_V_read40_phi, i4 %data_2_V_read41_phi, i4 %data_3_V_read42_phi, i4 %data_4_V_read43_phi, i4 %data_5_V_read44_phi, i4 %data_6_V_read45_phi, i4 %data_7_V_read46_phi, i4 %data_8_V_read47_phi, i4 %data_9_V_read48_phi, i4 %data_10_V_read49_phi, i4 %data_11_V_read50_phi, i4 %data_12_V_read51_phi, i4 %data_13_V_read52_phi, i4 %data_14_V_read53_phi, i4 %data_15_V_read54_phi, i4 %data_16_V_read55_phi, i4 %data_17_V_read56_phi, i4 %data_18_V_read57_phi, i4 %data_19_V_read58_phi, i4 %data_20_V_read59_phi, i4 %data_21_V_read60_phi, i4 %data_22_V_read61_phi, i4 %data_23_V_read62_phi, i4 %data_24_V_read63_phi, i4 %data_25_V_read64_phi, i4 %data_26_V_read65_phi, i4 %data_27_V_read66_phi, i4 %data_28_V_read67_phi, i4 %data_29_V_read68_phi, i4 %data_30_V_read69_phi, i4 %data_31_V_read70_phi, i5 %trunc_ln145)

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="20" op_0_bw="6">
<![CDATA[
ReuseLoop:41  %w11_V_load = load i20* %w11_V_addr, align 4

]]></Node>
<StgValue><ssdm name="w11_V_load"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="20">
<![CDATA[
ReuseLoop:42  %trunc_ln145_1 = trunc i20 %w11_V_load to i4

]]></Node>
<StgValue><ssdm name="trunc_ln145_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="4">
<![CDATA[
ReuseLoop:43  %zext_ln1116 = zext i4 %tmp_523 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="4">
<![CDATA[
ReuseLoop:44  %sext_ln1118 = sext i4 %trunc_ln145_1 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop:45  %mul_ln1118 = mul i8 %zext_ln1116, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="4" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:51  %tmp_524 = call i4 @_ssdm_op_PartSelect.i4.i20.i32.i32(i20 %w11_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="4">
<![CDATA[
ReuseLoop:52  %sext_ln1118_1 = sext i4 %tmp_524 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop:53  %mul_ln1118_521 = mul i8 %zext_ln1116, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_521"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="4" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:59  %tmp_525 = call i4 @_ssdm_op_PartSelect.i4.i20.i32.i32(i20 %w11_V_load, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="4">
<![CDATA[
ReuseLoop:60  %sext_ln1118_2 = sext i4 %tmp_525 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop:61  %mul_ln1118_522 = mul i8 %zext_ln1116, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_522"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="4" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:67  %tmp_526 = call i4 @_ssdm_op_PartSelect.i4.i20.i32.i32(i20 %w11_V_load, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="4">
<![CDATA[
ReuseLoop:68  %sext_ln1118_3 = sext i4 %tmp_526 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop:69  %mul_ln1118_523 = mul i8 %zext_ln1116, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_523"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="4" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:75  %tmp_527 = call i4 @_ssdm_op_PartSelect.i4.i20.i32.i32(i20 %w11_V_load, i32 16, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="4">
<![CDATA[
ReuseLoop:76  %sext_ln1118_4 = sext i4 %tmp_527 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop:77  %mul_ln1118_524 = mul i8 %zext_ln1116, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_524"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReuseLoop:86  %select_ln154 = select i1 %icmp_ln154, i32 0, i32 %in_index

]]></Node>
<StgValue><ssdm name="select_ln154"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="144" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop:45  %mul_ln1118 = mul i8 %zext_ln1116, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop:53  %mul_ln1118_521 = mul i8 %zext_ln1116, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_521"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop:61  %mul_ln1118_522 = mul i8 %zext_ln1116, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_522"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop:69  %mul_ln1118_523 = mul i8 %zext_ln1116, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_523"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop:77  %mul_ln1118_524 = mul i8 %zext_ln1116, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_524"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0">
<![CDATA[
rewind_header:35  %res_9_V_write_assign36 = phi i14 [ 32, %hls_label_23_begin ], [ %acc_9_V_2, %ReuseLoop ], [ 32, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_9_V_write_assign36"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0">
<![CDATA[
rewind_header:36  %res_8_V_write_assign34 = phi i14 [ 0, %hls_label_23_begin ], [ %acc_9_V_1, %ReuseLoop ], [ 0, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_8_V_write_assign34"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0">
<![CDATA[
rewind_header:37  %res_7_V_write_assign32 = phi i14 [ 0, %hls_label_23_begin ], [ %acc_7_V_2, %ReuseLoop ], [ 0, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_7_V_write_assign32"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0">
<![CDATA[
rewind_header:38  %res_6_V_write_assign30 = phi i14 [ -32, %hls_label_23_begin ], [ %acc_7_V_1, %ReuseLoop ], [ -32, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_6_V_write_assign30"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0">
<![CDATA[
rewind_header:39  %res_5_V_write_assign28 = phi i14 [ 0, %hls_label_23_begin ], [ %acc_5_V_2, %ReuseLoop ], [ 0, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_5_V_write_assign28"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0">
<![CDATA[
rewind_header:40  %res_4_V_write_assign26 = phi i14 [ -16, %hls_label_23_begin ], [ %acc_5_V_1, %ReuseLoop ], [ -16, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_4_V_write_assign26"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0">
<![CDATA[
rewind_header:41  %res_3_V_write_assign24 = phi i14 [ 32, %hls_label_23_begin ], [ %acc_3_V_2, %ReuseLoop ], [ 32, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_3_V_write_assign24"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0">
<![CDATA[
rewind_header:42  %res_2_V_write_assign22 = phi i14 [ 0, %hls_label_23_begin ], [ %acc_3_V_1, %ReuseLoop ], [ 0, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_2_V_write_assign22"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0">
<![CDATA[
rewind_header:43  %res_1_V_write_assign20 = phi i14 [ -32, %hls_label_23_begin ], [ %acc_1_V_2, %ReuseLoop ], [ -32, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_1_V_write_assign20"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0">
<![CDATA[
rewind_header:44  %res_0_V_write_assign18 = phi i14 [ 16, %hls_label_23_begin ], [ %acc_1_V_1, %ReuseLoop ], [ 16, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign18"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop:32  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str38) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln135"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:33  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str38)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop:34  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln136"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop:45  %mul_ln1118 = mul i8 %zext_ln1116, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:46  %select_ln1265 = select i1 %out_index, i14 %res_1_V_write_assign20, i14 %res_0_V_write_assign18

]]></Node>
<StgValue><ssdm name="select_ln1265"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="8">
<![CDATA[
ReuseLoop:47  %sext_ln703 = sext i8 %mul_ln1118 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ReuseLoop:48  %acc_0_V = add i14 %sext_ln703, %select_ln1265

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:49  %acc_1_V_1 = select i1 %out_index, i14 %res_0_V_write_assign18, i14 %acc_0_V

]]></Node>
<StgValue><ssdm name="acc_1_V_1"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:50  %acc_1_V_2 = select i1 %out_index, i14 %acc_0_V, i14 %res_1_V_write_assign20

]]></Node>
<StgValue><ssdm name="acc_1_V_2"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop:53  %mul_ln1118_521 = mul i8 %zext_ln1116, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_521"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:54  %select_ln1265_1 = select i1 %out_index, i14 %res_3_V_write_assign24, i14 %res_2_V_write_assign22

]]></Node>
<StgValue><ssdm name="select_ln1265_1"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="8">
<![CDATA[
ReuseLoop:55  %sext_ln703_522 = sext i8 %mul_ln1118_521 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_522"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ReuseLoop:56  %acc_2_V = add i14 %sext_ln703_522, %select_ln1265_1

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:57  %acc_3_V_1 = select i1 %out_index, i14 %res_2_V_write_assign22, i14 %acc_2_V

]]></Node>
<StgValue><ssdm name="acc_3_V_1"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:58  %acc_3_V_2 = select i1 %out_index, i14 %acc_2_V, i14 %res_3_V_write_assign24

]]></Node>
<StgValue><ssdm name="acc_3_V_2"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop:61  %mul_ln1118_522 = mul i8 %zext_ln1116, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_522"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:62  %select_ln1265_2 = select i1 %out_index, i14 %res_5_V_write_assign28, i14 %res_4_V_write_assign26

]]></Node>
<StgValue><ssdm name="select_ln1265_2"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="8">
<![CDATA[
ReuseLoop:63  %sext_ln703_523 = sext i8 %mul_ln1118_522 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_523"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ReuseLoop:64  %acc_4_V = add i14 %sext_ln703_523, %select_ln1265_2

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:65  %acc_5_V_1 = select i1 %out_index, i14 %res_4_V_write_assign26, i14 %acc_4_V

]]></Node>
<StgValue><ssdm name="acc_5_V_1"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:66  %acc_5_V_2 = select i1 %out_index, i14 %acc_4_V, i14 %res_5_V_write_assign28

]]></Node>
<StgValue><ssdm name="acc_5_V_2"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop:69  %mul_ln1118_523 = mul i8 %zext_ln1116, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_523"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:70  %select_ln1265_3 = select i1 %out_index, i14 %res_7_V_write_assign32, i14 %res_6_V_write_assign30

]]></Node>
<StgValue><ssdm name="select_ln1265_3"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="8">
<![CDATA[
ReuseLoop:71  %sext_ln703_524 = sext i8 %mul_ln1118_523 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_524"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ReuseLoop:72  %acc_6_V = add i14 %sext_ln703_524, %select_ln1265_3

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:73  %acc_7_V_1 = select i1 %out_index, i14 %res_6_V_write_assign30, i14 %acc_6_V

]]></Node>
<StgValue><ssdm name="acc_7_V_1"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:74  %acc_7_V_2 = select i1 %out_index, i14 %acc_6_V, i14 %res_7_V_write_assign32

]]></Node>
<StgValue><ssdm name="acc_7_V_2"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop:77  %mul_ln1118_524 = mul i8 %zext_ln1116, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_524"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:78  %select_ln1265_4 = select i1 %out_index, i14 %res_9_V_write_assign36, i14 %res_8_V_write_assign34

]]></Node>
<StgValue><ssdm name="select_ln1265_4"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="14" op_0_bw="8">
<![CDATA[
ReuseLoop:79  %sext_ln703_525 = sext i8 %mul_ln1118_524 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_525"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ReuseLoop:80  %acc_8_V = add i14 %sext_ln703_525, %select_ln1265_4

]]></Node>
<StgValue><ssdm name="acc_8_V"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:81  %acc_9_V_1 = select i1 %out_index, i14 %res_8_V_write_assign34, i14 %acc_8_V

]]></Node>
<StgValue><ssdm name="acc_9_V_1"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:82  %acc_9_V_2 = select i1 %out_index, i14 %acc_8_V, i14 %res_9_V_write_assign36

]]></Node>
<StgValue><ssdm name="acc_9_V_2"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop:87  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str38, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop:90  %empty_334 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="140" op_0_bw="140" op_1_bw="14">
<![CDATA[
.preheader.i.0:0  %mrv = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } undef, i14 %acc_1_V_1, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="140" op_0_bw="140" op_1_bw="14">
<![CDATA[
.preheader.i.0:1  %mrv_1 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv, i14 %acc_1_V_2, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="140" op_0_bw="140" op_1_bw="14">
<![CDATA[
.preheader.i.0:2  %mrv_2 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_1, i14 %acc_3_V_1, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="140" op_0_bw="140" op_1_bw="14">
<![CDATA[
.preheader.i.0:3  %mrv_3 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_2, i14 %acc_3_V_2, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="140" op_0_bw="140" op_1_bw="14">
<![CDATA[
.preheader.i.0:4  %mrv_4 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_3, i14 %acc_5_V_1, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="140" op_0_bw="140" op_1_bw="14">
<![CDATA[
.preheader.i.0:5  %mrv_5 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_4, i14 %acc_5_V_2, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="140" op_0_bw="140" op_1_bw="14">
<![CDATA[
.preheader.i.0:6  %mrv_6 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_5, i14 %acc_7_V_1, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="140" op_0_bw="140" op_1_bw="14">
<![CDATA[
.preheader.i.0:7  %mrv_7 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_6, i14 %acc_7_V_2, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="140" op_0_bw="140" op_1_bw="14">
<![CDATA[
.preheader.i.0:8  %mrv_8 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_7, i14 %acc_9_V_1, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="140" op_0_bw="140" op_1_bw="14">
<![CDATA[
.preheader.i.0:9  %mrv_9 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_8, i14 %acc_9_V_2, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="140">
<![CDATA[
.preheader.i.0:10  call void (...)* @_ssdm_op_Return({ i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_9)

]]></Node>
<StgValue><ssdm name="return_ln21"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
