<stg><name>digitrec</name>


<trans_list>

<trans id="447" from="1" to="2">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="2" to="3">
<condition id="66">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="2" to="5">
<condition id="90">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="3" to="4">
<condition id="68">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="3" to="2">
<condition id="88">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="4" to="3">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="5" to="6">
<condition id="92">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="5" to="23">
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="6" to="7">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="7" to="8">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="8" to="9">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="9" to="10">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="10" to="11">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="11" to="12">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="12" to="13">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="13" to="14">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="14" to="15">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="15" to="16">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="16" to="17">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="17" to="18">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="18" to="19">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="19" to="20">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="20" to="21">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="21" to="22">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="22" to="5">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="23" to="24">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="24" to="25">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="25" to="26">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="26" to="27">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="6" op_0_bw="32">
<![CDATA[
:0  %knn_set_0_0_0_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_0_0_0_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="32">
<![CDATA[
:1  %knn_set_0_0_1_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_0_0_1_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
:2  %knn_set_0_0_2_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_0_0_2_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32">
<![CDATA[
:3  %knn_set_0_0_3_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_0_0_3_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="32">
<![CDATA[
:4  %knn_set_0_1_0_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_0_1_0_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="32">
<![CDATA[
:5  %knn_set_0_1_1_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_0_1_1_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="32">
<![CDATA[
:6  %knn_set_0_1_2_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_0_1_2_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="32">
<![CDATA[
:7  %knn_set_0_1_3_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_0_1_3_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="32">
<![CDATA[
:8  %knn_set_0_2_0_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_0_2_0_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="32">
<![CDATA[
:9  %knn_set_0_2_1_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_0_2_1_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="32">
<![CDATA[
:10  %knn_set_0_2_2_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_0_2_2_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="32">
<![CDATA[
:11  %knn_set_0_2_3_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_0_2_3_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="32">
<![CDATA[
:12  %knn_set_1_0_0_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_1_0_0_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="32">
<![CDATA[
:13  %knn_set_1_0_1_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_1_0_1_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="32">
<![CDATA[
:14  %knn_set_1_0_2_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_1_0_2_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="32">
<![CDATA[
:15  %knn_set_1_1_0_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_1_1_0_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="32">
<![CDATA[
:16  %knn_set_1_1_1_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_1_1_1_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="32">
<![CDATA[
:17  %knn_set_1_1_2_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_1_1_2_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="32">
<![CDATA[
:18  %knn_set_1_2_0_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_1_2_0_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="32">
<![CDATA[
:19  %knn_set_1_2_1_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_1_2_1_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="32">
<![CDATA[
:20  %knn_set_1_2_2_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_1_2_2_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="32">
<![CDATA[
:21  %knn_set_2_0_0_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_2_0_0_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="32">
<![CDATA[
:22  %knn_set_2_0_1_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_2_0_1_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="32">
<![CDATA[
:23  %knn_set_2_0_2_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_2_0_2_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="32">
<![CDATA[
:24  %knn_set_2_1_0_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_2_1_0_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32">
<![CDATA[
:25  %knn_set_2_1_1_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_2_1_1_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="32">
<![CDATA[
:26  %knn_set_2_1_2_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_2_1_2_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="32">
<![CDATA[
:27  %knn_set_2_2_0_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_2_2_0_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="32">
<![CDATA[
:28  %knn_set_2_2_1_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_2_2_1_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32">
<![CDATA[
:29  %knn_set_2_2_2_V = alloca i6

]]></Node>
<StgValue><ssdm name="knn_set_2_2_2_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecBitsMap(i4 0), !map !63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="49">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecBitsMap(i49 %input_V), !map !69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @digitrec_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
:33  %input_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %input_V)

]]></Node>
<StgValue><ssdm name="input_V_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:34  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %3 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %phi_mul = phi i8 [ 0, %0 ], [ %next_mul, %3 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2  %phi_urem = phi i4 [ 0, %0 ], [ %idx_urem, %3 ]

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6">
<![CDATA[
:3  %knn_set_0_0_0_V_l = load i6* %knn_set_0_0_0_V

]]></Node>
<StgValue><ssdm name="knn_set_0_0_0_V_l"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6">
<![CDATA[
:4  %knn_set_0_0_1_V_l = load i6* %knn_set_0_0_1_V

]]></Node>
<StgValue><ssdm name="knn_set_0_0_1_V_l"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6">
<![CDATA[
:5  %knn_set_0_0_2_V_l = load i6* %knn_set_0_0_2_V

]]></Node>
<StgValue><ssdm name="knn_set_0_0_2_V_l"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6">
<![CDATA[
:6  %knn_set_0_0_3_V_l = load i6* %knn_set_0_0_3_V

]]></Node>
<StgValue><ssdm name="knn_set_0_0_3_V_l"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6">
<![CDATA[
:7  %knn_set_0_1_0_V_l = load i6* %knn_set_0_1_0_V

]]></Node>
<StgValue><ssdm name="knn_set_0_1_0_V_l"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6">
<![CDATA[
:8  %knn_set_0_1_1_V_l = load i6* %knn_set_0_1_1_V

]]></Node>
<StgValue><ssdm name="knn_set_0_1_1_V_l"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6">
<![CDATA[
:9  %knn_set_0_1_2_V_l = load i6* %knn_set_0_1_2_V

]]></Node>
<StgValue><ssdm name="knn_set_0_1_2_V_l"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6">
<![CDATA[
:10  %knn_set_0_1_3_V_l = load i6* %knn_set_0_1_3_V

]]></Node>
<StgValue><ssdm name="knn_set_0_1_3_V_l"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6">
<![CDATA[
:11  %knn_set_0_2_0_V_l = load i6* %knn_set_0_2_0_V

]]></Node>
<StgValue><ssdm name="knn_set_0_2_0_V_l"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6">
<![CDATA[
:12  %knn_set_0_2_1_V_l = load i6* %knn_set_0_2_1_V

]]></Node>
<StgValue><ssdm name="knn_set_0_2_1_V_l"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6">
<![CDATA[
:13  %knn_set_0_2_2_V_l = load i6* %knn_set_0_2_2_V

]]></Node>
<StgValue><ssdm name="knn_set_0_2_2_V_l"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6">
<![CDATA[
:14  %knn_set_0_2_3_V_l = load i6* %knn_set_0_2_3_V

]]></Node>
<StgValue><ssdm name="knn_set_0_2_3_V_l"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6">
<![CDATA[
:15  %knn_set_1_0_0_V_l = load i6* %knn_set_1_0_0_V

]]></Node>
<StgValue><ssdm name="knn_set_1_0_0_V_l"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6">
<![CDATA[
:16  %knn_set_1_0_1_V_l = load i6* %knn_set_1_0_1_V

]]></Node>
<StgValue><ssdm name="knn_set_1_0_1_V_l"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6">
<![CDATA[
:17  %knn_set_1_0_2_V_l = load i6* %knn_set_1_0_2_V

]]></Node>
<StgValue><ssdm name="knn_set_1_0_2_V_l"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6">
<![CDATA[
:18  %knn_set_1_1_0_V_l = load i6* %knn_set_1_1_0_V

]]></Node>
<StgValue><ssdm name="knn_set_1_1_0_V_l"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6">
<![CDATA[
:19  %knn_set_1_1_1_V_l = load i6* %knn_set_1_1_1_V

]]></Node>
<StgValue><ssdm name="knn_set_1_1_1_V_l"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6">
<![CDATA[
:20  %knn_set_1_1_2_V_l = load i6* %knn_set_1_1_2_V

]]></Node>
<StgValue><ssdm name="knn_set_1_1_2_V_l"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6">
<![CDATA[
:21  %knn_set_1_2_0_V_l = load i6* %knn_set_1_2_0_V

]]></Node>
<StgValue><ssdm name="knn_set_1_2_0_V_l"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6">
<![CDATA[
:22  %knn_set_1_2_1_V_l = load i6* %knn_set_1_2_1_V

]]></Node>
<StgValue><ssdm name="knn_set_1_2_1_V_l"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6">
<![CDATA[
:23  %knn_set_1_2_2_V_l = load i6* %knn_set_1_2_2_V

]]></Node>
<StgValue><ssdm name="knn_set_1_2_2_V_l"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6">
<![CDATA[
:24  %knn_set_2_0_0_V_l = load i6* %knn_set_2_0_0_V

]]></Node>
<StgValue><ssdm name="knn_set_2_0_0_V_l"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6">
<![CDATA[
:25  %knn_set_2_0_1_V_l = load i6* %knn_set_2_0_1_V

]]></Node>
<StgValue><ssdm name="knn_set_2_0_1_V_l"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6">
<![CDATA[
:26  %knn_set_2_0_2_V_l = load i6* %knn_set_2_0_2_V

]]></Node>
<StgValue><ssdm name="knn_set_2_0_2_V_l"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6">
<![CDATA[
:27  %knn_set_2_1_0_V_l = load i6* %knn_set_2_1_0_V

]]></Node>
<StgValue><ssdm name="knn_set_2_1_0_V_l"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6">
<![CDATA[
:28  %knn_set_2_1_1_V_l = load i6* %knn_set_2_1_1_V

]]></Node>
<StgValue><ssdm name="knn_set_2_1_1_V_l"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6">
<![CDATA[
:29  %knn_set_2_1_2_V_l = load i6* %knn_set_2_1_2_V

]]></Node>
<StgValue><ssdm name="knn_set_2_1_2_V_l"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6">
<![CDATA[
:30  %knn_set_2_2_0_V_l = load i6* %knn_set_2_2_0_V

]]></Node>
<StgValue><ssdm name="knn_set_2_2_0_V_l"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6">
<![CDATA[
:31  %knn_set_2_2_1_V_l = load i6* %knn_set_2_2_1_V

]]></Node>
<StgValue><ssdm name="knn_set_2_2_1_V_l"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6">
<![CDATA[
:32  %knn_set_2_2_2_V_l = load i6* %knn_set_2_2_2_V

]]></Node>
<StgValue><ssdm name="knn_set_2_2_2_V_l"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:33  %next_mul = add i8 %phi_mul, 22

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:34  %exitcond1 = icmp eq i4 %i, -6

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:35  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  %i_1 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:37  br i1 %exitcond1, label %.preheader.preheader, label %.preheader17.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="4">
<![CDATA[
.preheader17.preheader:0  %tmp = trunc i4 %phi_urem to i3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader17.preheader:1  %newIndex_t = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %phi_mul, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="newIndex_t"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.preheader:2  br label %.preheader17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader17:0  %k = phi i2 [ 0, %.preheader17.preheader ], [ %k_1, %.preheader17.backedge ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader17:1  %exitcond3 = icmp eq i2 %k, -1

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader17:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader17:3  %k_1 = add i2 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader17:4  br i1 %exitcond3, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
:0  switch i3 %tmp, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch1:0  switch i2 %k, label %branch8 [
    i2 0, label %branch6
    i2 1, label %branch7
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="6">
<![CDATA[
branch7:0  %knn_set_1_1_0_V_l_1 = load i6* %knn_set_1_1_0_V

]]></Node>
<StgValue><ssdm name="knn_set_1_1_0_V_l_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6">
<![CDATA[
branch7:1  %knn_set_1_1_1_V_l_1 = load i6* %knn_set_1_1_1_V

]]></Node>
<StgValue><ssdm name="knn_set_1_1_1_V_l_1"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="6">
<![CDATA[
branch7:2  %knn_set_1_1_2_V_l_1 = load i6* %knn_set_1_1_2_V

]]></Node>
<StgValue><ssdm name="knn_set_1_1_2_V_l_1"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch7:3  %knn_set_1_1_0_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_1_1_0_V_l_1, i6 %knn_set_1_1_0_V_l_1, i6 %knn_set_1_1_0_V_l_1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_1_1_0_V_5"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch7:4  %knn_set_1_1_1_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_1_1_1_V_l_1, i6 -14, i6 %knn_set_1_1_1_V_l_1, i6 %knn_set_1_1_1_V_l_1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_1_1_1_V_5"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch7:5  %knn_set_1_1_2_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_1_1_2_V_l_1, i6 %knn_set_1_1_2_V_l_1, i6 -14, i6 -14, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_1_1_2_V_5"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch7:6  store i6 %knn_set_1_1_2_V_5, i6* %knn_set_1_1_2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch7:7  store i6 %knn_set_1_1_1_V_5, i6* %knn_set_1_1_1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch7:8  store i6 %knn_set_1_1_0_V_5, i6* %knn_set_1_1_0_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
branch7:9  br label %.preheader17.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="6">
<![CDATA[
branch6:0  %knn_set_1_0_0_V_l_1 = load i6* %knn_set_1_0_0_V

]]></Node>
<StgValue><ssdm name="knn_set_1_0_0_V_l_1"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6">
<![CDATA[
branch6:1  %knn_set_1_0_1_V_l_1 = load i6* %knn_set_1_0_1_V

]]></Node>
<StgValue><ssdm name="knn_set_1_0_1_V_l_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6">
<![CDATA[
branch6:2  %knn_set_1_0_2_V_l_1 = load i6* %knn_set_1_0_2_V

]]></Node>
<StgValue><ssdm name="knn_set_1_0_2_V_l_1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch6:3  %knn_set_1_0_0_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_1_0_0_V_l_1, i6 %knn_set_1_0_0_V_l_1, i6 %knn_set_1_0_0_V_l_1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_1_0_0_V_5"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch6:4  %knn_set_1_0_1_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_1_0_1_V_l_1, i6 -14, i6 %knn_set_1_0_1_V_l_1, i6 %knn_set_1_0_1_V_l_1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_1_0_1_V_5"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch6:5  %knn_set_1_0_2_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_1_0_2_V_l_1, i6 %knn_set_1_0_2_V_l_1, i6 -14, i6 -14, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_1_0_2_V_5"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch6:6  store i6 %knn_set_1_0_2_V_5, i6* %knn_set_1_0_2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch6:7  store i6 %knn_set_1_0_1_V_5, i6* %knn_set_1_0_1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch6:8  store i6 %knn_set_1_0_0_V_5, i6* %knn_set_1_0_0_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
branch6:9  br label %.preheader17.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="6">
<![CDATA[
branch8:0  %knn_set_1_2_0_V_l_1 = load i6* %knn_set_1_2_0_V

]]></Node>
<StgValue><ssdm name="knn_set_1_2_0_V_l_1"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="6">
<![CDATA[
branch8:1  %knn_set_1_2_1_V_l_1 = load i6* %knn_set_1_2_1_V

]]></Node>
<StgValue><ssdm name="knn_set_1_2_1_V_l_1"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="6">
<![CDATA[
branch8:2  %knn_set_1_2_2_V_l_1 = load i6* %knn_set_1_2_2_V

]]></Node>
<StgValue><ssdm name="knn_set_1_2_2_V_l_1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch8:3  %knn_set_1_2_0_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_1_2_0_V_l_1, i6 %knn_set_1_2_0_V_l_1, i6 %knn_set_1_2_0_V_l_1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_1_2_0_V_5"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch8:4  %knn_set_1_2_1_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_1_2_1_V_l_1, i6 -14, i6 %knn_set_1_2_1_V_l_1, i6 %knn_set_1_2_1_V_l_1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_1_2_1_V_5"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch8:5  %knn_set_1_2_2_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_1_2_2_V_l_1, i6 %knn_set_1_2_2_V_l_1, i6 -14, i6 -14, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_1_2_2_V_5"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch8:6  store i6 %knn_set_1_2_2_V_5, i6* %knn_set_1_2_2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch8:7  store i6 %knn_set_1_2_1_V_5, i6* %knn_set_1_2_1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch8:8  store i6 %knn_set_1_2_0_V_5, i6* %knn_set_1_2_0_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch8:9  br label %.preheader17.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch0:0  switch i2 %k, label %branch5 [
    i2 0, label %branch3
    i2 1, label %branch4
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="6">
<![CDATA[
branch4:0  %knn_set_0_1_0_V_l_1 = load i6* %knn_set_0_1_0_V

]]></Node>
<StgValue><ssdm name="knn_set_0_1_0_V_l_1"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="6">
<![CDATA[
branch4:1  %knn_set_0_1_1_V_l_1 = load i6* %knn_set_0_1_1_V

]]></Node>
<StgValue><ssdm name="knn_set_0_1_1_V_l_1"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="6">
<![CDATA[
branch4:2  %knn_set_0_1_2_V_l_1 = load i6* %knn_set_0_1_2_V

]]></Node>
<StgValue><ssdm name="knn_set_0_1_2_V_l_1"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="6">
<![CDATA[
branch4:3  %knn_set_0_1_3_V_l_1 = load i6* %knn_set_0_1_3_V

]]></Node>
<StgValue><ssdm name="knn_set_0_1_3_V_l_1"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch4:4  %knn_set_0_1_0_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_0_1_0_V_l_1, i6 %knn_set_0_1_0_V_l_1, i6 %knn_set_0_1_0_V_l_1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_0_1_0_V_5"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch4:5  %knn_set_0_1_1_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_0_1_1_V_l_1, i6 -14, i6 %knn_set_0_1_1_V_l_1, i6 %knn_set_0_1_1_V_l_1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_0_1_1_V_5"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch4:6  %knn_set_0_1_2_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_0_1_2_V_l_1, i6 %knn_set_0_1_2_V_l_1, i6 -14, i6 %knn_set_0_1_2_V_l_1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_0_1_2_V_5"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch4:7  %knn_set_0_1_3_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_0_1_3_V_l_1, i6 %knn_set_0_1_3_V_l_1, i6 %knn_set_0_1_3_V_l_1, i6 -14, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_0_1_3_V_5"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch4:8  store i6 %knn_set_0_1_3_V_5, i6* %knn_set_0_1_3_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch4:9  store i6 %knn_set_0_1_2_V_5, i6* %knn_set_0_1_2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch4:10  store i6 %knn_set_0_1_1_V_5, i6* %knn_set_0_1_1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch4:11  store i6 %knn_set_0_1_0_V_5, i6* %knn_set_0_1_0_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
branch4:12  br label %.preheader17.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6">
<![CDATA[
branch3:0  %knn_set_0_0_0_V_l_1 = load i6* %knn_set_0_0_0_V

]]></Node>
<StgValue><ssdm name="knn_set_0_0_0_V_l_1"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6">
<![CDATA[
branch3:1  %knn_set_0_0_1_V_l_1 = load i6* %knn_set_0_0_1_V

]]></Node>
<StgValue><ssdm name="knn_set_0_0_1_V_l_1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="6">
<![CDATA[
branch3:2  %knn_set_0_0_2_V_l_1 = load i6* %knn_set_0_0_2_V

]]></Node>
<StgValue><ssdm name="knn_set_0_0_2_V_l_1"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="6">
<![CDATA[
branch3:3  %knn_set_0_0_3_V_l_1 = load i6* %knn_set_0_0_3_V

]]></Node>
<StgValue><ssdm name="knn_set_0_0_3_V_l_1"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch3:4  %knn_set_0_0_0_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_0_0_0_V_l_1, i6 %knn_set_0_0_0_V_l_1, i6 %knn_set_0_0_0_V_l_1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_0_0_0_V_5"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch3:5  %knn_set_0_0_1_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_0_0_1_V_l_1, i6 -14, i6 %knn_set_0_0_1_V_l_1, i6 %knn_set_0_0_1_V_l_1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_0_0_1_V_5"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch3:6  %knn_set_0_0_2_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_0_0_2_V_l_1, i6 %knn_set_0_0_2_V_l_1, i6 -14, i6 %knn_set_0_0_2_V_l_1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_0_0_2_V_5"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch3:7  %knn_set_0_0_3_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_0_0_3_V_l_1, i6 %knn_set_0_0_3_V_l_1, i6 %knn_set_0_0_3_V_l_1, i6 -14, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_0_0_3_V_5"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch3:8  store i6 %knn_set_0_0_3_V_5, i6* %knn_set_0_0_3_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch3:9  store i6 %knn_set_0_0_2_V_5, i6* %knn_set_0_0_2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch3:10  store i6 %knn_set_0_0_1_V_5, i6* %knn_set_0_0_1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch3:11  store i6 %knn_set_0_0_0_V_5, i6* %knn_set_0_0_0_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch3:12  br label %.preheader17.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="6">
<![CDATA[
branch5:0  %knn_set_0_2_0_V_l_1 = load i6* %knn_set_0_2_0_V

]]></Node>
<StgValue><ssdm name="knn_set_0_2_0_V_l_1"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="6">
<![CDATA[
branch5:1  %knn_set_0_2_1_V_l_1 = load i6* %knn_set_0_2_1_V

]]></Node>
<StgValue><ssdm name="knn_set_0_2_1_V_l_1"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="6">
<![CDATA[
branch5:2  %knn_set_0_2_2_V_l_1 = load i6* %knn_set_0_2_2_V

]]></Node>
<StgValue><ssdm name="knn_set_0_2_2_V_l_1"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="6">
<![CDATA[
branch5:3  %knn_set_0_2_3_V_l_1 = load i6* %knn_set_0_2_3_V

]]></Node>
<StgValue><ssdm name="knn_set_0_2_3_V_l_1"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch5:4  %knn_set_0_2_0_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_0_2_0_V_l_1, i6 %knn_set_0_2_0_V_l_1, i6 %knn_set_0_2_0_V_l_1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_0_2_0_V_5"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch5:5  %knn_set_0_2_1_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_0_2_1_V_l_1, i6 -14, i6 %knn_set_0_2_1_V_l_1, i6 %knn_set_0_2_1_V_l_1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_0_2_1_V_5"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch5:6  %knn_set_0_2_2_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_0_2_2_V_l_1, i6 %knn_set_0_2_2_V_l_1, i6 -14, i6 %knn_set_0_2_2_V_l_1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_0_2_2_V_5"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch5:7  %knn_set_0_2_3_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_0_2_3_V_l_1, i6 %knn_set_0_2_3_V_l_1, i6 %knn_set_0_2_3_V_l_1, i6 -14, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_0_2_3_V_5"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch5:8  store i6 %knn_set_0_2_3_V_5, i6* %knn_set_0_2_3_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch5:9  store i6 %knn_set_0_2_2_V_5, i6* %knn_set_0_2_2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch5:10  store i6 %knn_set_0_2_1_V_5, i6* %knn_set_0_2_1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch5:11  store i6 %knn_set_0_2_0_V_5, i6* %knn_set_0_2_0_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
branch5:12  br label %.preheader17.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch2:0  switch i2 %k, label %branch11 [
    i2 0, label %branch9
    i2 1, label %branch10
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="6">
<![CDATA[
branch10:0  %knn_set_2_1_0_V_l_1 = load i6* %knn_set_2_1_0_V

]]></Node>
<StgValue><ssdm name="knn_set_2_1_0_V_l_1"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="6">
<![CDATA[
branch10:1  %knn_set_2_1_1_V_l_1 = load i6* %knn_set_2_1_1_V

]]></Node>
<StgValue><ssdm name="knn_set_2_1_1_V_l_1"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="6">
<![CDATA[
branch10:2  %knn_set_2_1_2_V_l_1 = load i6* %knn_set_2_1_2_V

]]></Node>
<StgValue><ssdm name="knn_set_2_1_2_V_l_1"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch10:3  %knn_set_2_1_0_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_2_1_0_V_l_1, i6 %knn_set_2_1_0_V_l_1, i6 %knn_set_2_1_0_V_l_1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_2_1_0_V_5"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch10:4  %knn_set_2_1_1_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_2_1_1_V_l_1, i6 -14, i6 %knn_set_2_1_1_V_l_1, i6 %knn_set_2_1_1_V_l_1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_2_1_1_V_5"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch10:5  %knn_set_2_1_2_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_2_1_2_V_l_1, i6 %knn_set_2_1_2_V_l_1, i6 -14, i6 -14, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_2_1_2_V_5"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch10:6  store i6 %knn_set_2_1_2_V_5, i6* %knn_set_2_1_2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch10:7  store i6 %knn_set_2_1_1_V_5, i6* %knn_set_2_1_1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch10:8  store i6 %knn_set_2_1_0_V_5, i6* %knn_set_2_1_0_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch10:9  br label %.preheader17.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="6">
<![CDATA[
branch9:0  %knn_set_2_0_0_V_l_1 = load i6* %knn_set_2_0_0_V

]]></Node>
<StgValue><ssdm name="knn_set_2_0_0_V_l_1"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="6">
<![CDATA[
branch9:1  %knn_set_2_0_1_V_l_1 = load i6* %knn_set_2_0_1_V

]]></Node>
<StgValue><ssdm name="knn_set_2_0_1_V_l_1"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="6">
<![CDATA[
branch9:2  %knn_set_2_0_2_V_l_1 = load i6* %knn_set_2_0_2_V

]]></Node>
<StgValue><ssdm name="knn_set_2_0_2_V_l_1"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch9:3  %knn_set_2_0_0_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_2_0_0_V_l_1, i6 %knn_set_2_0_0_V_l_1, i6 %knn_set_2_0_0_V_l_1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_2_0_0_V_5"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch9:4  %knn_set_2_0_1_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_2_0_1_V_l_1, i6 -14, i6 %knn_set_2_0_1_V_l_1, i6 %knn_set_2_0_1_V_l_1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_2_0_1_V_5"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch9:5  %knn_set_2_0_2_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_2_0_2_V_l_1, i6 %knn_set_2_0_2_V_l_1, i6 -14, i6 -14, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_2_0_2_V_5"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch9:6  store i6 %knn_set_2_0_2_V_5, i6* %knn_set_2_0_2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch9:7  store i6 %knn_set_2_0_1_V_5, i6* %knn_set_2_0_1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch9:8  store i6 %knn_set_2_0_0_V_5, i6* %knn_set_2_0_0_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch9:9  br label %.preheader17.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="6">
<![CDATA[
branch11:0  %knn_set_2_2_0_V_l_1 = load i6* %knn_set_2_2_0_V

]]></Node>
<StgValue><ssdm name="knn_set_2_2_0_V_l_1"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="6">
<![CDATA[
branch11:1  %knn_set_2_2_1_V_l_1 = load i6* %knn_set_2_2_1_V

]]></Node>
<StgValue><ssdm name="knn_set_2_2_1_V_l_1"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="6">
<![CDATA[
branch11:2  %knn_set_2_2_2_V_l_1 = load i6* %knn_set_2_2_2_V

]]></Node>
<StgValue><ssdm name="knn_set_2_2_2_V_l_1"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch11:3  %knn_set_2_2_0_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_2_2_0_V_l_1, i6 %knn_set_2_2_0_V_l_1, i6 %knn_set_2_2_0_V_l_1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_2_2_0_V_5"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch11:4  %knn_set_2_2_1_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_2_2_1_V_l_1, i6 -14, i6 %knn_set_2_2_1_V_l_1, i6 %knn_set_2_2_1_V_l_1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_2_2_1_V_5"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="2">
<![CDATA[
branch11:5  %knn_set_2_2_2_V_5 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_2_2_2_V_l_1, i6 %knn_set_2_2_2_V_l_1, i6 -14, i6 -14, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="knn_set_2_2_2_V_5"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch11:6  store i6 %knn_set_2_2_2_V_5, i6* %knn_set_2_2_2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch11:7  store i6 %knn_set_2_2_1_V_5, i6* %knn_set_2_2_1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch11:8  store i6 %knn_set_2_2_0_V_5, i6* %knn_set_2_2_0_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="k" val="!0"/>
<literal name="k" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch11:9  br label %.preheader17.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %next_urem = add i4 %phi_urem, 1

]]></Node>
<StgValue><ssdm name="next_urem"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp_106 = icmp ult i4 %next_urem, 3

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:2  %idx_urem = select i1 %tmp_106, i4 %next_urem, i4 0

]]></Node>
<StgValue><ssdm name="idx_urem"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.backedge:0  br label %.preheader17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:0  %knn_set_2_2_2_V_3 = phi i6 [ %knn_set_2_2_2_V_4, %4 ], [ %knn_set_2_2_2_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_2_2_2_V_3"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:1  %knn_set_2_2_1_V_3 = phi i6 [ %knn_set_2_2_1_V_4, %4 ], [ %knn_set_2_2_1_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_2_2_1_V_3"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:2  %knn_set_2_2_0_V_3 = phi i6 [ %knn_set_2_2_0_V_4, %4 ], [ %knn_set_2_2_0_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_2_2_0_V_3"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:3  %knn_set_2_1_2_V_3 = phi i6 [ %knn_set_2_1_2_V_4, %4 ], [ %knn_set_2_1_2_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_2_1_2_V_3"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:4  %knn_set_2_1_1_V_3 = phi i6 [ %knn_set_2_1_1_V_4, %4 ], [ %knn_set_2_1_1_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_2_1_1_V_3"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:5  %knn_set_2_1_0_V_3 = phi i6 [ %knn_set_2_1_0_V_4, %4 ], [ %knn_set_2_1_0_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_2_1_0_V_3"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:6  %knn_set_2_0_2_V_3 = phi i6 [ %knn_set_2_0_2_V_4, %4 ], [ %knn_set_2_0_2_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_2_0_2_V_3"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:7  %knn_set_2_0_1_V_3 = phi i6 [ %knn_set_2_0_1_V_4, %4 ], [ %knn_set_2_0_1_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_2_0_1_V_3"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:8  %knn_set_2_0_0_V_3 = phi i6 [ %knn_set_2_0_0_V_4, %4 ], [ %knn_set_2_0_0_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_2_0_0_V_3"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:9  %knn_set_1_2_2_V_3 = phi i6 [ %knn_set_1_2_2_V_4, %4 ], [ %knn_set_1_2_2_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_1_2_2_V_3"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:10  %knn_set_1_2_1_V_3 = phi i6 [ %knn_set_1_2_1_V_4, %4 ], [ %knn_set_1_2_1_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_1_2_1_V_3"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:11  %knn_set_1_2_0_V_3 = phi i6 [ %knn_set_1_2_0_V_4, %4 ], [ %knn_set_1_2_0_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_1_2_0_V_3"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:12  %knn_set_1_1_2_V_3 = phi i6 [ %knn_set_1_1_2_V_4, %4 ], [ %knn_set_1_1_2_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_1_1_2_V_3"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:13  %knn_set_1_1_1_V_3 = phi i6 [ %knn_set_1_1_1_V_4, %4 ], [ %knn_set_1_1_1_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_1_1_1_V_3"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:14  %knn_set_1_1_0_V_3 = phi i6 [ %knn_set_1_1_0_V_4, %4 ], [ %knn_set_1_1_0_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_1_1_0_V_3"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:15  %knn_set_1_0_2_V_3 = phi i6 [ %knn_set_1_0_2_V_4, %4 ], [ %knn_set_1_0_2_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_1_0_2_V_3"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:16  %knn_set_1_0_1_V_3 = phi i6 [ %knn_set_1_0_1_V_4, %4 ], [ %knn_set_1_0_1_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_1_0_1_V_3"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:17  %knn_set_1_0_0_V_3 = phi i6 [ %knn_set_1_0_0_V_4, %4 ], [ %knn_set_1_0_0_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_1_0_0_V_3"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:18  %knn_set_0_2_3_V_3 = phi i6 [ %knn_set_0_2_3_V_6, %4 ], [ %knn_set_0_2_3_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_0_2_3_V_3"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:19  %knn_set_0_2_2_V_3 = phi i6 [ %knn_set_0_2_2_V_6, %4 ], [ %knn_set_0_2_2_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_0_2_2_V_3"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:20  %knn_set_0_2_1_V_3 = phi i6 [ %knn_set_0_2_1_V_6, %4 ], [ %knn_set_0_2_1_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_0_2_1_V_3"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:21  %knn_set_0_2_0_V_3 = phi i6 [ %knn_set_0_2_0_V_6, %4 ], [ %knn_set_0_2_0_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_0_2_0_V_3"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:22  %knn_set_0_1_3_V_3 = phi i6 [ %knn_set_0_1_3_V_6, %4 ], [ %knn_set_0_1_3_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_0_1_3_V_3"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:23  %knn_set_0_1_2_V_3 = phi i6 [ %knn_set_0_1_2_V_6, %4 ], [ %knn_set_0_1_2_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_0_1_2_V_3"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:24  %knn_set_0_1_1_V_3 = phi i6 [ %knn_set_0_1_1_V_6, %4 ], [ %knn_set_0_1_1_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_0_1_1_V_3"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:25  %knn_set_0_1_0_V_3 = phi i6 [ %knn_set_0_1_0_V_6, %4 ], [ %knn_set_0_1_0_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_0_1_0_V_3"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:26  %knn_set_0_0_3_V_3 = phi i6 [ %knn_set_0_0_3_V_6, %4 ], [ %knn_set_0_0_3_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_0_0_3_V_3"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:27  %knn_set_0_0_2_V_3 = phi i6 [ %knn_set_0_0_2_V_6, %4 ], [ %knn_set_0_0_2_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_0_0_2_V_3"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:28  %knn_set_0_0_1_V_3 = phi i6 [ %knn_set_0_0_1_V_6, %4 ], [ %knn_set_0_0_1_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_0_0_1_V_3"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:29  %knn_set_0_0_0_V_3 = phi i6 [ %knn_set_0_0_0_V_6, %4 ], [ %knn_set_0_0_0_V_l, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="knn_set_0_0_0_V_3"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader:30  %i4 = phi i11 [ %i_2, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="11">
<![CDATA[
.preheader:31  %i4_cast1 = zext i11 %i4 to i15

]]></Node>
<StgValue><ssdm name="i4_cast1"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="11">
<![CDATA[
.preheader:32  %i4_cast2 = zext i11 %i4 to i14

]]></Node>
<StgValue><ssdm name="i4_cast2"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="11">
<![CDATA[
.preheader:33  %i4_cast225_cast1 = zext i11 %i4 to i12

]]></Node>
<StgValue><ssdm name="i4_cast225_cast1"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="11">
<![CDATA[
.preheader:34  %i4_cast225_cast = zext i11 %i4 to i13

]]></Node>
<StgValue><ssdm name="i4_cast225_cast"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:35  %exitcond2 = icmp eq i11 %i4, -248

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:36  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1800, i64 1800, i64 1800)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:37  %i_2 = add i11 %i4, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:38  br i1 %exitcond2, label %5, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="11">
<![CDATA[
:1  %tmp_4 = zext i11 %i4 to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %training_data_V_addr = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="training_data_V_addr"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="48" op_0_bw="15">
<![CDATA[
:3  %training_data_V_load = load i48* %training_data_V_addr, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_load"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:17  %tmp_3_1 = add i12 %i4_cast225_cast1, 1800

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="12">
<![CDATA[
:18  %tmp_4_1 = zext i12 %tmp_3_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %training_data_V_addr_1 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_4_1

]]></Node>
<StgValue><ssdm name="training_data_V_addr_1"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="48" op_0_bw="15">
<![CDATA[
:20  %training_data_V_load_1 = load i48* %training_data_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_load_1"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:31  %tmp_3_2 = add i13 %i4_cast225_cast, 3600

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="13">
<![CDATA[
:32  %tmp_4_2 = zext i13 %tmp_3_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %training_data_V_addr_2 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_4_2

]]></Node>
<StgValue><ssdm name="training_data_V_addr_2"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="48" op_0_bw="15">
<![CDATA[
:34  %training_data_V_load_2 = load i48* %training_data_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_load_2"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="6" op_16_bw="6" op_17_bw="6" op_18_bw="6" op_19_bw="6" op_20_bw="6" op_21_bw="6" op_22_bw="6" op_23_bw="6" op_24_bw="6" op_25_bw="6" op_26_bw="6" op_27_bw="6" op_28_bw="6" op_29_bw="6" op_30_bw="6">
<![CDATA[
:0  %agg_result_V_s = call fastcc i4 @knn_vote(i6 %knn_set_0_0_0_V_3, i6 %knn_set_0_0_1_V_3, i6 %knn_set_0_0_2_V_3, i6 %knn_set_0_0_3_V_3, i6 %knn_set_0_1_0_V_3, i6 %knn_set_0_1_1_V_3, i6 %knn_set_0_1_2_V_3, i6 %knn_set_0_1_3_V_3, i6 %knn_set_0_2_0_V_3, i6 %knn_set_0_2_1_V_3, i6 %knn_set_0_2_2_V_3, i6 %knn_set_0_2_3_V_3, i6 %knn_set_1_0_0_V_3, i6 %knn_set_1_0_1_V_3, i6 %knn_set_1_0_2_V_3, i6 %knn_set_1_1_0_V_3, i6 %knn_set_1_1_1_V_3, i6 %knn_set_1_1_2_V_3, i6 %knn_set_1_2_0_V_3, i6 %knn_set_1_2_1_V_3, i6 %knn_set_1_2_2_V_3, i6 %knn_set_2_0_0_V_3, i6 %knn_set_2_0_1_V_3, i6 %knn_set_2_0_2_V_3, i6 %knn_set_2_1_0_V_3, i6 %knn_set_2_1_1_V_3, i6 %knn_set_2_1_2_V_3, i6 %knn_set_2_2_0_V_3, i6 %knn_set_2_2_1_V_3, i6 %knn_set_2_2_2_V_3)

]]></Node>
<StgValue><ssdm name="agg_result_V_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="269" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="48" op_0_bw="15">
<![CDATA[
:3  %training_data_V_load = load i48* %training_data_V_addr, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_load"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="48" op_0_bw="15">
<![CDATA[
:20  %training_data_V_load_1 = load i48* %training_data_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_load_1"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="48" op_0_bw="15">
<![CDATA[
:34  %training_data_V_load_2 = load i48* %training_data_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="272" st_id="7" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="72" op_0_bw="72" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="4">
<![CDATA[
:4  %call_ret1 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %training_data_V_load, i6 %knn_set_0_0_0_V_3, i6 %knn_set_0_0_1_V_3, i6 %knn_set_0_0_2_V_3, i6 %knn_set_0_0_3_V_3, i6 %knn_set_0_1_0_V_3, i6 %knn_set_0_1_1_V_3, i6 %knn_set_0_1_2_V_3, i6 %knn_set_0_1_3_V_3, i6 %knn_set_0_2_0_V_3, i6 %knn_set_0_2_1_V_3, i6 %knn_set_0_2_2_V_3, i6 %knn_set_0_2_3_V_3, i4 0)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="54" op_0_bw="54" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="4">
<![CDATA[
:21  %call_ret = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn.1(i49 %input_V_read, i48 %training_data_V_load_1, i6 %knn_set_1_0_0_V_3, i6 %knn_set_1_0_1_V_3, i6 %knn_set_1_0_2_V_3, i6 %knn_set_1_1_0_V_3, i6 %knn_set_1_1_1_V_3, i6 %knn_set_1_1_2_V_3, i6 %knn_set_1_2_0_V_3, i6 %knn_set_1_2_1_V_3, i6 %knn_set_1_2_2_V_3, i4 0)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="54" op_0_bw="54" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="4">
<![CDATA[
:35  %call_ret2 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn.1(i49 %input_V_read, i48 %training_data_V_load_2, i6 %knn_set_2_0_0_V_3, i6 %knn_set_2_0_1_V_3, i6 %knn_set_2_0_2_V_3, i6 %knn_set_2_1_0_V_3, i6 %knn_set_2_1_1_V_3, i6 %knn_set_2_1_2_V_3, i6 %knn_set_2_2_0_V_3, i6 %knn_set_2_2_1_V_3, i6 %knn_set_2_2_2_V_3, i4 0)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:62  %tmp_3_4 = add i14 %i4_cast2, 7200

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="14">
<![CDATA[
:63  %tmp_4_4 = zext i14 %tmp_3_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %training_data_V_addr_4 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_4_4

]]></Node>
<StgValue><ssdm name="training_data_V_addr_4"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="48" op_0_bw="15">
<![CDATA[
:65  %training_data_V_load_4 = load i48* %training_data_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_load_4"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:76  %tmp_3_5 = add i14 %i4_cast2, -7384

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="14">
<![CDATA[
:77  %tmp_4_5 = zext i14 %tmp_3_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %training_data_V_addr_5 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_4_5

]]></Node>
<StgValue><ssdm name="training_data_V_addr_5"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="48" op_0_bw="15">
<![CDATA[
:79  %training_data_V_load_5 = load i48* %training_data_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_load_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="283" st_id="8" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="72" op_0_bw="72" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="4">
<![CDATA[
:4  %call_ret1 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %training_data_V_load, i6 %knn_set_0_0_0_V_3, i6 %knn_set_0_0_1_V_3, i6 %knn_set_0_0_2_V_3, i6 %knn_set_0_0_3_V_3, i6 %knn_set_0_1_0_V_3, i6 %knn_set_0_1_1_V_3, i6 %knn_set_0_1_2_V_3, i6 %knn_set_0_1_3_V_3, i6 %knn_set_0_2_0_V_3, i6 %knn_set_0_2_1_V_3, i6 %knn_set_0_2_2_V_3, i6 %knn_set_0_2_3_V_3, i4 0)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="54" op_0_bw="54" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="4">
<![CDATA[
:21  %call_ret = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn.1(i49 %input_V_read, i48 %training_data_V_load_1, i6 %knn_set_1_0_0_V_3, i6 %knn_set_1_0_1_V_3, i6 %knn_set_1_0_2_V_3, i6 %knn_set_1_1_0_V_3, i6 %knn_set_1_1_1_V_3, i6 %knn_set_1_1_2_V_3, i6 %knn_set_1_2_0_V_3, i6 %knn_set_1_2_1_V_3, i6 %knn_set_1_2_2_V_3, i4 0)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="6" op_0_bw="54">
<![CDATA[
:22  %knn_set_1_0_0_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="knn_set_1_0_0_V_1"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="6" op_0_bw="54">
<![CDATA[
:23  %knn_set_1_0_1_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="knn_set_1_0_1_V_1"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="6" op_0_bw="54">
<![CDATA[
:24  %knn_set_1_0_2_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="knn_set_1_0_2_V_1"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="54">
<![CDATA[
:25  %knn_set_1_1_0_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="knn_set_1_1_0_V_1"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="54">
<![CDATA[
:26  %knn_set_1_1_1_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="knn_set_1_1_1_V_1"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="54">
<![CDATA[
:27  %knn_set_1_1_2_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="knn_set_1_1_2_V_1"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="54">
<![CDATA[
:28  %knn_set_1_2_0_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="knn_set_1_2_0_V_1"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="54">
<![CDATA[
:29  %knn_set_1_2_1_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="knn_set_1_2_1_V_1"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="54">
<![CDATA[
:30  %knn_set_1_2_2_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 8

]]></Node>
<StgValue><ssdm name="knn_set_1_2_2_V_1"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="54" op_0_bw="54" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="4">
<![CDATA[
:35  %call_ret2 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn.1(i49 %input_V_read, i48 %training_data_V_load_2, i6 %knn_set_2_0_0_V_3, i6 %knn_set_2_0_1_V_3, i6 %knn_set_2_0_2_V_3, i6 %knn_set_2_1_0_V_3, i6 %knn_set_2_1_1_V_3, i6 %knn_set_2_1_2_V_3, i6 %knn_set_2_2_0_V_3, i6 %knn_set_2_2_1_V_3, i6 %knn_set_2_2_2_V_3, i4 0)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="54">
<![CDATA[
:36  %knn_set_2_0_0_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret2, 0

]]></Node>
<StgValue><ssdm name="knn_set_2_0_0_V_1"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="54">
<![CDATA[
:37  %knn_set_2_0_1_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret2, 1

]]></Node>
<StgValue><ssdm name="knn_set_2_0_1_V_1"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="54">
<![CDATA[
:38  %knn_set_2_0_2_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret2, 2

]]></Node>
<StgValue><ssdm name="knn_set_2_0_2_V_1"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="54">
<![CDATA[
:39  %knn_set_2_1_0_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret2, 3

]]></Node>
<StgValue><ssdm name="knn_set_2_1_0_V_1"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="54">
<![CDATA[
:40  %knn_set_2_1_1_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret2, 4

]]></Node>
<StgValue><ssdm name="knn_set_2_1_1_V_1"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="54">
<![CDATA[
:41  %knn_set_2_1_2_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret2, 5

]]></Node>
<StgValue><ssdm name="knn_set_2_1_2_V_1"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="6" op_0_bw="54">
<![CDATA[
:42  %knn_set_2_2_0_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret2, 6

]]></Node>
<StgValue><ssdm name="knn_set_2_2_0_V_1"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="54">
<![CDATA[
:43  %knn_set_2_2_1_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret2, 7

]]></Node>
<StgValue><ssdm name="knn_set_2_2_1_V_1"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="54">
<![CDATA[
:44  %knn_set_2_2_2_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret2, 8

]]></Node>
<StgValue><ssdm name="knn_set_2_2_2_V_1"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="48" op_0_bw="15">
<![CDATA[
:65  %training_data_V_load_4 = load i48* %training_data_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_load_4"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="48" op_0_bw="15">
<![CDATA[
:79  %training_data_V_load_5 = load i48* %training_data_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_load_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="306" st_id="9" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="72" op_0_bw="72" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="4">
<![CDATA[
:4  %call_ret1 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %training_data_V_load, i6 %knn_set_0_0_0_V_3, i6 %knn_set_0_0_1_V_3, i6 %knn_set_0_0_2_V_3, i6 %knn_set_0_0_3_V_3, i6 %knn_set_0_1_0_V_3, i6 %knn_set_0_1_1_V_3, i6 %knn_set_0_1_2_V_3, i6 %knn_set_0_1_3_V_3, i6 %knn_set_0_2_0_V_3, i6 %knn_set_0_2_1_V_3, i6 %knn_set_0_2_2_V_3, i6 %knn_set_0_2_3_V_3, i4 0)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:45  %tmp_3_3 = add i13 %i4_cast225_cast, -2792

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="13">
<![CDATA[
:46  %tmp_4_3 = zext i13 %tmp_3_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %training_data_V_addr_3 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_4_3

]]></Node>
<StgValue><ssdm name="training_data_V_addr_3"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="48" op_0_bw="15">
<![CDATA[
:48  %training_data_V_load_3 = load i48* %training_data_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_load_3"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="54" op_0_bw="54" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="4">
<![CDATA[
:66  %call_ret4 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn.1(i49 %input_V_read, i48 %training_data_V_load_4, i6 %knn_set_1_0_0_V_1, i6 %knn_set_1_0_1_V_1, i6 %knn_set_1_0_2_V_1, i6 %knn_set_1_1_0_V_1, i6 %knn_set_1_1_1_V_1, i6 %knn_set_1_1_2_V_1, i6 %knn_set_1_2_0_V_1, i6 %knn_set_1_2_1_V_1, i6 %knn_set_1_2_2_V_1, i4 1)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="54" op_0_bw="54" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="4">
<![CDATA[
:80  %call_ret5 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn.1(i49 %input_V_read, i48 %training_data_V_load_5, i6 %knn_set_2_0_0_V_1, i6 %knn_set_2_0_1_V_1, i6 %knn_set_2_0_2_V_1, i6 %knn_set_2_1_0_V_1, i6 %knn_set_2_1_1_V_1, i6 %knn_set_2_1_2_V_1, i6 %knn_set_2_2_0_V_1, i6 %knn_set_2_2_1_V_1, i6 %knn_set_2_2_2_V_1, i4 1)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:107  %tmp_3_7 = add i13 %i4_cast225_cast, -3784

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="14" op_0_bw="13">
<![CDATA[
:108  %tmp_3_7_cast = sext i13 %tmp_3_7 to i14

]]></Node>
<StgValue><ssdm name="tmp_3_7_cast"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="14">
<![CDATA[
:109  %tmp_4_7 = zext i14 %tmp_3_7_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %training_data_V_addr_7 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_4_7

]]></Node>
<StgValue><ssdm name="training_data_V_addr_7"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="48" op_0_bw="15">
<![CDATA[
:111  %training_data_V_load_7 = load i48* %training_data_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_load_7"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:122  %tmp_3_8 = add i12 %i4_cast225_cast1, -1984

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="12">
<![CDATA[
:123  %tmp_3_8_cast = sext i12 %tmp_3_8 to i14

]]></Node>
<StgValue><ssdm name="tmp_3_8_cast"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="14">
<![CDATA[
:124  %tmp_4_8 = zext i14 %tmp_3_8_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %training_data_V_addr_8 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_4_8

]]></Node>
<StgValue><ssdm name="training_data_V_addr_8"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="48" op_0_bw="15">
<![CDATA[
:126  %training_data_V_load_8 = load i48* %training_data_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="323" st_id="10" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="72" op_0_bw="72" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="4">
<![CDATA[
:4  %call_ret1 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %training_data_V_load, i6 %knn_set_0_0_0_V_3, i6 %knn_set_0_0_1_V_3, i6 %knn_set_0_0_2_V_3, i6 %knn_set_0_0_3_V_3, i6 %knn_set_0_1_0_V_3, i6 %knn_set_0_1_1_V_3, i6 %knn_set_0_1_2_V_3, i6 %knn_set_0_1_3_V_3, i6 %knn_set_0_2_0_V_3, i6 %knn_set_0_2_1_V_3, i6 %knn_set_0_2_2_V_3, i6 %knn_set_0_2_3_V_3, i4 0)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="72">
<![CDATA[
:5  %knn_set_0_0_0_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="knn_set_0_0_0_V_1"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="72">
<![CDATA[
:6  %knn_set_0_0_1_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="knn_set_0_0_1_V_1"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="72">
<![CDATA[
:7  %knn_set_0_0_2_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret1, 2

]]></Node>
<StgValue><ssdm name="knn_set_0_0_2_V_1"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="72">
<![CDATA[
:8  %knn_set_0_0_3_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret1, 3

]]></Node>
<StgValue><ssdm name="knn_set_0_0_3_V_1"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="72">
<![CDATA[
:9  %knn_set_0_1_0_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret1, 4

]]></Node>
<StgValue><ssdm name="knn_set_0_1_0_V_1"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="72">
<![CDATA[
:10  %knn_set_0_1_1_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret1, 5

]]></Node>
<StgValue><ssdm name="knn_set_0_1_1_V_1"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="72">
<![CDATA[
:11  %knn_set_0_1_2_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret1, 6

]]></Node>
<StgValue><ssdm name="knn_set_0_1_2_V_1"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="6" op_0_bw="72">
<![CDATA[
:12  %knn_set_0_1_3_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret1, 7

]]></Node>
<StgValue><ssdm name="knn_set_0_1_3_V_1"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="72">
<![CDATA[
:13  %knn_set_0_2_0_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret1, 8

]]></Node>
<StgValue><ssdm name="knn_set_0_2_0_V_1"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="72">
<![CDATA[
:14  %knn_set_0_2_1_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret1, 9

]]></Node>
<StgValue><ssdm name="knn_set_0_2_1_V_1"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="72">
<![CDATA[
:15  %knn_set_0_2_2_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret1, 10

]]></Node>
<StgValue><ssdm name="knn_set_0_2_2_V_1"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="72">
<![CDATA[
:16  %knn_set_0_2_3_V_1 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret1, 11

]]></Node>
<StgValue><ssdm name="knn_set_0_2_3_V_1"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="48" op_0_bw="15">
<![CDATA[
:48  %training_data_V_load_3 = load i48* %training_data_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_load_3"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="54" op_0_bw="54" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="4">
<![CDATA[
:66  %call_ret4 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn.1(i49 %input_V_read, i48 %training_data_V_load_4, i6 %knn_set_1_0_0_V_1, i6 %knn_set_1_0_1_V_1, i6 %knn_set_1_0_2_V_1, i6 %knn_set_1_1_0_V_1, i6 %knn_set_1_1_1_V_1, i6 %knn_set_1_1_2_V_1, i6 %knn_set_1_2_0_V_1, i6 %knn_set_1_2_1_V_1, i6 %knn_set_1_2_2_V_1, i4 1)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="54">
<![CDATA[
:67  %knn_set_1_0_0_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret4, 0

]]></Node>
<StgValue><ssdm name="knn_set_1_0_0_V_2"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="54">
<![CDATA[
:68  %knn_set_1_0_1_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret4, 1

]]></Node>
<StgValue><ssdm name="knn_set_1_0_1_V_2"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="54">
<![CDATA[
:69  %knn_set_1_0_2_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret4, 2

]]></Node>
<StgValue><ssdm name="knn_set_1_0_2_V_2"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="54">
<![CDATA[
:70  %knn_set_1_1_0_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret4, 3

]]></Node>
<StgValue><ssdm name="knn_set_1_1_0_V_2"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="6" op_0_bw="54">
<![CDATA[
:71  %knn_set_1_1_1_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret4, 4

]]></Node>
<StgValue><ssdm name="knn_set_1_1_1_V_2"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="6" op_0_bw="54">
<![CDATA[
:72  %knn_set_1_1_2_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret4, 5

]]></Node>
<StgValue><ssdm name="knn_set_1_1_2_V_2"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="6" op_0_bw="54">
<![CDATA[
:73  %knn_set_1_2_0_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret4, 6

]]></Node>
<StgValue><ssdm name="knn_set_1_2_0_V_2"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="54">
<![CDATA[
:74  %knn_set_1_2_1_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret4, 7

]]></Node>
<StgValue><ssdm name="knn_set_1_2_1_V_2"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="6" op_0_bw="54">
<![CDATA[
:75  %knn_set_1_2_2_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret4, 8

]]></Node>
<StgValue><ssdm name="knn_set_1_2_2_V_2"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="54" op_0_bw="54" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="4">
<![CDATA[
:80  %call_ret5 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn.1(i49 %input_V_read, i48 %training_data_V_load_5, i6 %knn_set_2_0_0_V_1, i6 %knn_set_2_0_1_V_1, i6 %knn_set_2_0_2_V_1, i6 %knn_set_2_1_0_V_1, i6 %knn_set_2_1_1_V_1, i6 %knn_set_2_1_2_V_1, i6 %knn_set_2_2_0_V_1, i6 %knn_set_2_2_1_V_1, i6 %knn_set_2_2_2_V_1, i4 1)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="54">
<![CDATA[
:81  %knn_set_2_0_0_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret5, 0

]]></Node>
<StgValue><ssdm name="knn_set_2_0_0_V_2"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="6" op_0_bw="54">
<![CDATA[
:82  %knn_set_2_0_1_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret5, 1

]]></Node>
<StgValue><ssdm name="knn_set_2_0_1_V_2"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="54">
<![CDATA[
:83  %knn_set_2_0_2_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret5, 2

]]></Node>
<StgValue><ssdm name="knn_set_2_0_2_V_2"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="6" op_0_bw="54">
<![CDATA[
:84  %knn_set_2_1_0_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret5, 3

]]></Node>
<StgValue><ssdm name="knn_set_2_1_0_V_2"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="6" op_0_bw="54">
<![CDATA[
:85  %knn_set_2_1_1_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret5, 4

]]></Node>
<StgValue><ssdm name="knn_set_2_1_1_V_2"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="54">
<![CDATA[
:86  %knn_set_2_1_2_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret5, 5

]]></Node>
<StgValue><ssdm name="knn_set_2_1_2_V_2"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="6" op_0_bw="54">
<![CDATA[
:87  %knn_set_2_2_0_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret5, 6

]]></Node>
<StgValue><ssdm name="knn_set_2_2_0_V_2"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="54">
<![CDATA[
:88  %knn_set_2_2_1_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret5, 7

]]></Node>
<StgValue><ssdm name="knn_set_2_2_1_V_2"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="54">
<![CDATA[
:89  %knn_set_2_2_2_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret5, 8

]]></Node>
<StgValue><ssdm name="knn_set_2_2_2_V_2"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="48" op_0_bw="15">
<![CDATA[
:111  %training_data_V_load_7 = load i48* %training_data_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_load_7"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="48" op_0_bw="15">
<![CDATA[
:126  %training_data_V_load_8 = load i48* %training_data_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_load_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="359" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="72" op_0_bw="72" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="4">
<![CDATA[
:49  %call_ret3 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %training_data_V_load_3, i6 %knn_set_0_0_0_V_1, i6 %knn_set_0_0_1_V_1, i6 %knn_set_0_0_2_V_1, i6 %knn_set_0_0_3_V_1, i6 %knn_set_0_1_0_V_1, i6 %knn_set_0_1_1_V_1, i6 %knn_set_0_1_2_V_1, i6 %knn_set_0_1_3_V_1, i6 %knn_set_0_2_0_V_1, i6 %knn_set_0_2_1_V_1, i6 %knn_set_0_2_2_V_1, i6 %knn_set_0_2_3_V_1, i4 1)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="54" op_0_bw="54" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="4">
<![CDATA[
:112  %call_ret7 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn.1(i49 %input_V_read, i48 %training_data_V_load_7, i6 %knn_set_1_0_0_V_2, i6 %knn_set_1_0_1_V_2, i6 %knn_set_1_0_2_V_2, i6 %knn_set_1_1_0_V_2, i6 %knn_set_1_1_1_V_2, i6 %knn_set_1_1_2_V_2, i6 %knn_set_1_2_0_V_2, i6 %knn_set_1_2_1_V_2, i6 %knn_set_1_2_2_V_2, i4 2)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="54" op_0_bw="54" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="4">
<![CDATA[
:127  %call_ret8 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn.1(i49 %input_V_read, i48 %training_data_V_load_8, i6 %knn_set_2_0_0_V_2, i6 %knn_set_2_0_1_V_2, i6 %knn_set_2_0_2_V_2, i6 %knn_set_2_1_0_V_2, i6 %knn_set_2_1_1_V_2, i6 %knn_set_2_1_2_V_2, i6 %knn_set_2_2_0_V_2, i6 %knn_set_2_2_1_V_2, i6 %knn_set_2_2_2_V_2, i4 2)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="362" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="72" op_0_bw="72" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="4">
<![CDATA[
:49  %call_ret3 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %training_data_V_load_3, i6 %knn_set_0_0_0_V_1, i6 %knn_set_0_0_1_V_1, i6 %knn_set_0_0_2_V_1, i6 %knn_set_0_0_3_V_1, i6 %knn_set_0_1_0_V_1, i6 %knn_set_0_1_1_V_1, i6 %knn_set_0_1_2_V_1, i6 %knn_set_0_1_3_V_1, i6 %knn_set_0_2_0_V_1, i6 %knn_set_0_2_1_V_1, i6 %knn_set_0_2_2_V_1, i6 %knn_set_0_2_3_V_1, i4 1)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="54" op_0_bw="54" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="4">
<![CDATA[
:112  %call_ret7 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn.1(i49 %input_V_read, i48 %training_data_V_load_7, i6 %knn_set_1_0_0_V_2, i6 %knn_set_1_0_1_V_2, i6 %knn_set_1_0_2_V_2, i6 %knn_set_1_1_0_V_2, i6 %knn_set_1_1_1_V_2, i6 %knn_set_1_1_2_V_2, i6 %knn_set_1_2_0_V_2, i6 %knn_set_1_2_1_V_2, i6 %knn_set_1_2_2_V_2, i4 2)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="54">
<![CDATA[
:113  %knn_set_1_0_0_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret7, 0

]]></Node>
<StgValue><ssdm name="knn_set_1_0_0_V_4"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="6" op_0_bw="54">
<![CDATA[
:114  %knn_set_1_0_1_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret7, 1

]]></Node>
<StgValue><ssdm name="knn_set_1_0_1_V_4"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="54">
<![CDATA[
:115  %knn_set_1_0_2_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret7, 2

]]></Node>
<StgValue><ssdm name="knn_set_1_0_2_V_4"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="54">
<![CDATA[
:116  %knn_set_1_1_0_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret7, 3

]]></Node>
<StgValue><ssdm name="knn_set_1_1_0_V_4"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="6" op_0_bw="54">
<![CDATA[
:117  %knn_set_1_1_1_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret7, 4

]]></Node>
<StgValue><ssdm name="knn_set_1_1_1_V_4"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="6" op_0_bw="54">
<![CDATA[
:118  %knn_set_1_1_2_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret7, 5

]]></Node>
<StgValue><ssdm name="knn_set_1_1_2_V_4"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="54">
<![CDATA[
:119  %knn_set_1_2_0_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret7, 6

]]></Node>
<StgValue><ssdm name="knn_set_1_2_0_V_4"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="54">
<![CDATA[
:120  %knn_set_1_2_1_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret7, 7

]]></Node>
<StgValue><ssdm name="knn_set_1_2_1_V_4"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="6" op_0_bw="54">
<![CDATA[
:121  %knn_set_1_2_2_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret7, 8

]]></Node>
<StgValue><ssdm name="knn_set_1_2_2_V_4"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="54" op_0_bw="54" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="4">
<![CDATA[
:127  %call_ret8 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn.1(i49 %input_V_read, i48 %training_data_V_load_8, i6 %knn_set_2_0_0_V_2, i6 %knn_set_2_0_1_V_2, i6 %knn_set_2_0_2_V_2, i6 %knn_set_2_1_0_V_2, i6 %knn_set_2_1_1_V_2, i6 %knn_set_2_1_2_V_2, i6 %knn_set_2_2_0_V_2, i6 %knn_set_2_2_1_V_2, i6 %knn_set_2_2_2_V_2, i4 2)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="54">
<![CDATA[
:128  %knn_set_2_0_0_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret8, 0

]]></Node>
<StgValue><ssdm name="knn_set_2_0_0_V_4"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="6" op_0_bw="54">
<![CDATA[
:129  %knn_set_2_0_1_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret8, 1

]]></Node>
<StgValue><ssdm name="knn_set_2_0_1_V_4"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="6" op_0_bw="54">
<![CDATA[
:130  %knn_set_2_0_2_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret8, 2

]]></Node>
<StgValue><ssdm name="knn_set_2_0_2_V_4"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="54">
<![CDATA[
:131  %knn_set_2_1_0_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret8, 3

]]></Node>
<StgValue><ssdm name="knn_set_2_1_0_V_4"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="54">
<![CDATA[
:132  %knn_set_2_1_1_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret8, 4

]]></Node>
<StgValue><ssdm name="knn_set_2_1_1_V_4"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="54">
<![CDATA[
:133  %knn_set_2_1_2_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret8, 5

]]></Node>
<StgValue><ssdm name="knn_set_2_1_2_V_4"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="54">
<![CDATA[
:134  %knn_set_2_2_0_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret8, 6

]]></Node>
<StgValue><ssdm name="knn_set_2_2_0_V_4"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="6" op_0_bw="54">
<![CDATA[
:135  %knn_set_2_2_1_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret8, 7

]]></Node>
<StgValue><ssdm name="knn_set_2_2_1_V_4"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="54">
<![CDATA[
:136  %knn_set_2_2_2_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret8, 8

]]></Node>
<StgValue><ssdm name="knn_set_2_2_2_V_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="383" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="72" op_0_bw="72" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="4">
<![CDATA[
:49  %call_ret3 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %training_data_V_load_3, i6 %knn_set_0_0_0_V_1, i6 %knn_set_0_0_1_V_1, i6 %knn_set_0_0_2_V_1, i6 %knn_set_0_0_3_V_1, i6 %knn_set_0_1_0_V_1, i6 %knn_set_0_1_1_V_1, i6 %knn_set_0_1_2_V_1, i6 %knn_set_0_1_3_V_1, i6 %knn_set_0_2_0_V_1, i6 %knn_set_0_2_1_V_1, i6 %knn_set_0_2_2_V_1, i6 %knn_set_0_2_3_V_1, i4 1)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:90  %tmp_3_6 = add i14 %i4_cast2, -5584

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="14">
<![CDATA[
:91  %tmp_4_6 = zext i14 %tmp_3_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="386" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %training_data_V_addr_6 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_4_6

]]></Node>
<StgValue><ssdm name="training_data_V_addr_6"/></StgValue>
</operation>

<operation id="387" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="48" op_0_bw="15">
<![CDATA[
:93  %training_data_V_load_6 = load i48* %training_data_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_load_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="388" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="72" op_0_bw="72" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="4">
<![CDATA[
:49  %call_ret3 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %training_data_V_load_3, i6 %knn_set_0_0_0_V_1, i6 %knn_set_0_0_1_V_1, i6 %knn_set_0_0_2_V_1, i6 %knn_set_0_0_3_V_1, i6 %knn_set_0_1_0_V_1, i6 %knn_set_0_1_1_V_1, i6 %knn_set_0_1_2_V_1, i6 %knn_set_0_1_3_V_1, i6 %knn_set_0_2_0_V_1, i6 %knn_set_0_2_1_V_1, i6 %knn_set_0_2_2_V_1, i6 %knn_set_0_2_3_V_1, i4 1)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="6" op_0_bw="72">
<![CDATA[
:50  %knn_set_0_0_0_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret3, 0

]]></Node>
<StgValue><ssdm name="knn_set_0_0_0_V_2"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="72">
<![CDATA[
:51  %knn_set_0_0_1_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret3, 1

]]></Node>
<StgValue><ssdm name="knn_set_0_0_1_V_2"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="72">
<![CDATA[
:52  %knn_set_0_0_2_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret3, 2

]]></Node>
<StgValue><ssdm name="knn_set_0_0_2_V_2"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="72">
<![CDATA[
:53  %knn_set_0_0_3_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret3, 3

]]></Node>
<StgValue><ssdm name="knn_set_0_0_3_V_2"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="72">
<![CDATA[
:54  %knn_set_0_1_0_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret3, 4

]]></Node>
<StgValue><ssdm name="knn_set_0_1_0_V_2"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="72">
<![CDATA[
:55  %knn_set_0_1_1_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret3, 5

]]></Node>
<StgValue><ssdm name="knn_set_0_1_1_V_2"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="72">
<![CDATA[
:56  %knn_set_0_1_2_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret3, 6

]]></Node>
<StgValue><ssdm name="knn_set_0_1_2_V_2"/></StgValue>
</operation>

<operation id="396" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="72">
<![CDATA[
:57  %knn_set_0_1_3_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret3, 7

]]></Node>
<StgValue><ssdm name="knn_set_0_1_3_V_2"/></StgValue>
</operation>

<operation id="397" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="72">
<![CDATA[
:58  %knn_set_0_2_0_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret3, 8

]]></Node>
<StgValue><ssdm name="knn_set_0_2_0_V_2"/></StgValue>
</operation>

<operation id="398" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="72">
<![CDATA[
:59  %knn_set_0_2_1_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret3, 9

]]></Node>
<StgValue><ssdm name="knn_set_0_2_1_V_2"/></StgValue>
</operation>

<operation id="399" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="72">
<![CDATA[
:60  %knn_set_0_2_2_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret3, 10

]]></Node>
<StgValue><ssdm name="knn_set_0_2_2_V_2"/></StgValue>
</operation>

<operation id="400" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="72">
<![CDATA[
:61  %knn_set_0_2_3_V_2 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret3, 11

]]></Node>
<StgValue><ssdm name="knn_set_0_2_3_V_2"/></StgValue>
</operation>

<operation id="401" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="48" op_0_bw="15">
<![CDATA[
:93  %training_data_V_load_6 = load i48* %training_data_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_load_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="402" st_id="15" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="72" op_0_bw="72" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="4">
<![CDATA[
:94  %call_ret6 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %training_data_V_load_6, i6 %knn_set_0_0_0_V_2, i6 %knn_set_0_0_1_V_2, i6 %knn_set_0_0_2_V_2, i6 %knn_set_0_0_3_V_2, i6 %knn_set_0_1_0_V_2, i6 %knn_set_0_1_1_V_2, i6 %knn_set_0_1_2_V_2, i6 %knn_set_0_1_3_V_2, i6 %knn_set_0_2_0_V_2, i6 %knn_set_0_2_1_V_2, i6 %knn_set_0_2_2_V_2, i6 %knn_set_0_2_3_V_2, i4 2)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="403" st_id="16" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="72" op_0_bw="72" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="4">
<![CDATA[
:94  %call_ret6 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %training_data_V_load_6, i6 %knn_set_0_0_0_V_2, i6 %knn_set_0_0_1_V_2, i6 %knn_set_0_0_2_V_2, i6 %knn_set_0_0_3_V_2, i6 %knn_set_0_1_0_V_2, i6 %knn_set_0_1_1_V_2, i6 %knn_set_0_1_2_V_2, i6 %knn_set_0_1_3_V_2, i6 %knn_set_0_2_0_V_2, i6 %knn_set_0_2_1_V_2, i6 %knn_set_0_2_2_V_2, i6 %knn_set_0_2_3_V_2, i4 2)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="404" st_id="17" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="72" op_0_bw="72" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="4">
<![CDATA[
:94  %call_ret6 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %training_data_V_load_6, i6 %knn_set_0_0_0_V_2, i6 %knn_set_0_0_1_V_2, i6 %knn_set_0_0_2_V_2, i6 %knn_set_0_0_3_V_2, i6 %knn_set_0_1_0_V_2, i6 %knn_set_0_1_1_V_2, i6 %knn_set_0_1_2_V_2, i6 %knn_set_0_1_3_V_2, i6 %knn_set_0_2_0_V_2, i6 %knn_set_0_2_1_V_2, i6 %knn_set_0_2_2_V_2, i6 %knn_set_0_2_3_V_2, i4 2)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:137  %tmp_3_9 = add i15 %i4_cast1, 16200

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="15">
<![CDATA[
:138  %tmp_4_9 = zext i15 %tmp_3_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_4_9"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %training_data_V_addr_9 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_4_9

]]></Node>
<StgValue><ssdm name="training_data_V_addr_9"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="48" op_0_bw="15">
<![CDATA[
:140  %training_data_V_load_9 = load i48* %training_data_V_addr_9, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_load_9"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="409" st_id="18" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="72" op_0_bw="72" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="4">
<![CDATA[
:94  %call_ret6 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %training_data_V_load_6, i6 %knn_set_0_0_0_V_2, i6 %knn_set_0_0_1_V_2, i6 %knn_set_0_0_2_V_2, i6 %knn_set_0_0_3_V_2, i6 %knn_set_0_1_0_V_2, i6 %knn_set_0_1_1_V_2, i6 %knn_set_0_1_2_V_2, i6 %knn_set_0_1_3_V_2, i6 %knn_set_0_2_0_V_2, i6 %knn_set_0_2_1_V_2, i6 %knn_set_0_2_2_V_2, i6 %knn_set_0_2_3_V_2, i4 2)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="410" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="72">
<![CDATA[
:95  %knn_set_0_0_0_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret6, 0

]]></Node>
<StgValue><ssdm name="knn_set_0_0_0_V_4"/></StgValue>
</operation>

<operation id="411" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="6" op_0_bw="72">
<![CDATA[
:96  %knn_set_0_0_1_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret6, 1

]]></Node>
<StgValue><ssdm name="knn_set_0_0_1_V_4"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="72">
<![CDATA[
:97  %knn_set_0_0_2_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret6, 2

]]></Node>
<StgValue><ssdm name="knn_set_0_0_2_V_4"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="6" op_0_bw="72">
<![CDATA[
:98  %knn_set_0_0_3_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret6, 3

]]></Node>
<StgValue><ssdm name="knn_set_0_0_3_V_4"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="6" op_0_bw="72">
<![CDATA[
:99  %knn_set_0_1_0_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret6, 4

]]></Node>
<StgValue><ssdm name="knn_set_0_1_0_V_4"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="6" op_0_bw="72">
<![CDATA[
:100  %knn_set_0_1_1_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret6, 5

]]></Node>
<StgValue><ssdm name="knn_set_0_1_1_V_4"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="72">
<![CDATA[
:101  %knn_set_0_1_2_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret6, 6

]]></Node>
<StgValue><ssdm name="knn_set_0_1_2_V_4"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="6" op_0_bw="72">
<![CDATA[
:102  %knn_set_0_1_3_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret6, 7

]]></Node>
<StgValue><ssdm name="knn_set_0_1_3_V_4"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="6" op_0_bw="72">
<![CDATA[
:103  %knn_set_0_2_0_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret6, 8

]]></Node>
<StgValue><ssdm name="knn_set_0_2_0_V_4"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="72">
<![CDATA[
:104  %knn_set_0_2_1_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret6, 9

]]></Node>
<StgValue><ssdm name="knn_set_0_2_1_V_4"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="72">
<![CDATA[
:105  %knn_set_0_2_2_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret6, 10

]]></Node>
<StgValue><ssdm name="knn_set_0_2_2_V_4"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="6" op_0_bw="72">
<![CDATA[
:106  %knn_set_0_2_3_V_4 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret6, 11

]]></Node>
<StgValue><ssdm name="knn_set_0_2_3_V_4"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="48" op_0_bw="15">
<![CDATA[
:140  %training_data_V_load_9 = load i48* %training_data_V_addr_9, align 8

]]></Node>
<StgValue><ssdm name="training_data_V_load_9"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="423" st_id="19" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="72" op_0_bw="72" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="4">
<![CDATA[
:141  %call_ret9 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %training_data_V_load_9, i6 %knn_set_0_0_0_V_4, i6 %knn_set_0_0_1_V_4, i6 %knn_set_0_0_2_V_4, i6 %knn_set_0_0_3_V_4, i6 %knn_set_0_1_0_V_4, i6 %knn_set_0_1_1_V_4, i6 %knn_set_0_1_2_V_4, i6 %knn_set_0_1_3_V_4, i6 %knn_set_0_2_0_V_4, i6 %knn_set_0_2_1_V_4, i6 %knn_set_0_2_2_V_4, i6 %knn_set_0_2_3_V_4, i4 3)

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="424" st_id="20" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="72" op_0_bw="72" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="4">
<![CDATA[
:141  %call_ret9 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %training_data_V_load_9, i6 %knn_set_0_0_0_V_4, i6 %knn_set_0_0_1_V_4, i6 %knn_set_0_0_2_V_4, i6 %knn_set_0_0_3_V_4, i6 %knn_set_0_1_0_V_4, i6 %knn_set_0_1_1_V_4, i6 %knn_set_0_1_2_V_4, i6 %knn_set_0_1_3_V_4, i6 %knn_set_0_2_0_V_4, i6 %knn_set_0_2_1_V_4, i6 %knn_set_0_2_2_V_4, i6 %knn_set_0_2_3_V_4, i4 3)

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="425" st_id="21" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="72" op_0_bw="72" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="4">
<![CDATA[
:141  %call_ret9 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %training_data_V_load_9, i6 %knn_set_0_0_0_V_4, i6 %knn_set_0_0_1_V_4, i6 %knn_set_0_0_2_V_4, i6 %knn_set_0_0_3_V_4, i6 %knn_set_0_1_0_V_4, i6 %knn_set_0_1_1_V_4, i6 %knn_set_0_1_2_V_4, i6 %knn_set_0_1_3_V_4, i6 %knn_set_0_2_0_V_4, i6 %knn_set_0_2_1_V_4, i6 %knn_set_0_2_2_V_4, i6 %knn_set_0_2_3_V_4, i4 3)

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="426" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="22" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="72" op_0_bw="72" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="4">
<![CDATA[
:141  %call_ret9 = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } @update_knn(i49 %input_V_read, i48 %training_data_V_load_9, i6 %knn_set_0_0_0_V_4, i6 %knn_set_0_0_1_V_4, i6 %knn_set_0_0_2_V_4, i6 %knn_set_0_0_3_V_4, i6 %knn_set_0_1_0_V_4, i6 %knn_set_0_1_1_V_4, i6 %knn_set_0_1_2_V_4, i6 %knn_set_0_1_3_V_4, i6 %knn_set_0_2_0_V_4, i6 %knn_set_0_2_1_V_4, i6 %knn_set_0_2_2_V_4, i6 %knn_set_0_2_3_V_4, i4 3)

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="6" op_0_bw="72">
<![CDATA[
:142  %knn_set_0_0_0_V_6 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret9, 0

]]></Node>
<StgValue><ssdm name="knn_set_0_0_0_V_6"/></StgValue>
</operation>

<operation id="429" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="6" op_0_bw="72">
<![CDATA[
:143  %knn_set_0_0_1_V_6 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret9, 1

]]></Node>
<StgValue><ssdm name="knn_set_0_0_1_V_6"/></StgValue>
</operation>

<operation id="430" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="6" op_0_bw="72">
<![CDATA[
:144  %knn_set_0_0_2_V_6 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret9, 2

]]></Node>
<StgValue><ssdm name="knn_set_0_0_2_V_6"/></StgValue>
</operation>

<operation id="431" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="6" op_0_bw="72">
<![CDATA[
:145  %knn_set_0_0_3_V_6 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret9, 3

]]></Node>
<StgValue><ssdm name="knn_set_0_0_3_V_6"/></StgValue>
</operation>

<operation id="432" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="6" op_0_bw="72">
<![CDATA[
:146  %knn_set_0_1_0_V_6 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret9, 4

]]></Node>
<StgValue><ssdm name="knn_set_0_1_0_V_6"/></StgValue>
</operation>

<operation id="433" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="72">
<![CDATA[
:147  %knn_set_0_1_1_V_6 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret9, 5

]]></Node>
<StgValue><ssdm name="knn_set_0_1_1_V_6"/></StgValue>
</operation>

<operation id="434" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="6" op_0_bw="72">
<![CDATA[
:148  %knn_set_0_1_2_V_6 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret9, 6

]]></Node>
<StgValue><ssdm name="knn_set_0_1_2_V_6"/></StgValue>
</operation>

<operation id="435" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="72">
<![CDATA[
:149  %knn_set_0_1_3_V_6 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret9, 7

]]></Node>
<StgValue><ssdm name="knn_set_0_1_3_V_6"/></StgValue>
</operation>

<operation id="436" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="72">
<![CDATA[
:150  %knn_set_0_2_0_V_6 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret9, 8

]]></Node>
<StgValue><ssdm name="knn_set_0_2_0_V_6"/></StgValue>
</operation>

<operation id="437" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="72">
<![CDATA[
:151  %knn_set_0_2_1_V_6 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret9, 9

]]></Node>
<StgValue><ssdm name="knn_set_0_2_1_V_6"/></StgValue>
</operation>

<operation id="438" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="72">
<![CDATA[
:152  %knn_set_0_2_2_V_6 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret9, 10

]]></Node>
<StgValue><ssdm name="knn_set_0_2_2_V_6"/></StgValue>
</operation>

<operation id="439" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="6" op_0_bw="72">
<![CDATA[
:153  %knn_set_0_2_3_V_6 = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret9, 11

]]></Node>
<StgValue><ssdm name="knn_set_0_2_3_V_6"/></StgValue>
</operation>

<operation id="440" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
:154  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="441" st_id="23" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="6" op_16_bw="6" op_17_bw="6" op_18_bw="6" op_19_bw="6" op_20_bw="6" op_21_bw="6" op_22_bw="6" op_23_bw="6" op_24_bw="6" op_25_bw="6" op_26_bw="6" op_27_bw="6" op_28_bw="6" op_29_bw="6" op_30_bw="6">
<![CDATA[
:0  %agg_result_V_s = call fastcc i4 @knn_vote(i6 %knn_set_0_0_0_V_3, i6 %knn_set_0_0_1_V_3, i6 %knn_set_0_0_2_V_3, i6 %knn_set_0_0_3_V_3, i6 %knn_set_0_1_0_V_3, i6 %knn_set_0_1_1_V_3, i6 %knn_set_0_1_2_V_3, i6 %knn_set_0_1_3_V_3, i6 %knn_set_0_2_0_V_3, i6 %knn_set_0_2_1_V_3, i6 %knn_set_0_2_2_V_3, i6 %knn_set_0_2_3_V_3, i6 %knn_set_1_0_0_V_3, i6 %knn_set_1_0_1_V_3, i6 %knn_set_1_0_2_V_3, i6 %knn_set_1_1_0_V_3, i6 %knn_set_1_1_1_V_3, i6 %knn_set_1_1_2_V_3, i6 %knn_set_1_2_0_V_3, i6 %knn_set_1_2_1_V_3, i6 %knn_set_1_2_2_V_3, i6 %knn_set_2_0_0_V_3, i6 %knn_set_2_0_1_V_3, i6 %knn_set_2_0_2_V_3, i6 %knn_set_2_1_0_V_3, i6 %knn_set_2_1_1_V_3, i6 %knn_set_2_1_2_V_3, i6 %knn_set_2_2_0_V_3, i6 %knn_set_2_2_1_V_3, i6 %knn_set_2_2_2_V_3)

]]></Node>
<StgValue><ssdm name="agg_result_V_s"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="442" st_id="24" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="6" op_16_bw="6" op_17_bw="6" op_18_bw="6" op_19_bw="6" op_20_bw="6" op_21_bw="6" op_22_bw="6" op_23_bw="6" op_24_bw="6" op_25_bw="6" op_26_bw="6" op_27_bw="6" op_28_bw="6" op_29_bw="6" op_30_bw="6">
<![CDATA[
:0  %agg_result_V_s = call fastcc i4 @knn_vote(i6 %knn_set_0_0_0_V_3, i6 %knn_set_0_0_1_V_3, i6 %knn_set_0_0_2_V_3, i6 %knn_set_0_0_3_V_3, i6 %knn_set_0_1_0_V_3, i6 %knn_set_0_1_1_V_3, i6 %knn_set_0_1_2_V_3, i6 %knn_set_0_1_3_V_3, i6 %knn_set_0_2_0_V_3, i6 %knn_set_0_2_1_V_3, i6 %knn_set_0_2_2_V_3, i6 %knn_set_0_2_3_V_3, i6 %knn_set_1_0_0_V_3, i6 %knn_set_1_0_1_V_3, i6 %knn_set_1_0_2_V_3, i6 %knn_set_1_1_0_V_3, i6 %knn_set_1_1_1_V_3, i6 %knn_set_1_1_2_V_3, i6 %knn_set_1_2_0_V_3, i6 %knn_set_1_2_1_V_3, i6 %knn_set_1_2_2_V_3, i6 %knn_set_2_0_0_V_3, i6 %knn_set_2_0_1_V_3, i6 %knn_set_2_0_2_V_3, i6 %knn_set_2_1_0_V_3, i6 %knn_set_2_1_1_V_3, i6 %knn_set_2_1_2_V_3, i6 %knn_set_2_2_0_V_3, i6 %knn_set_2_2_1_V_3, i6 %knn_set_2_2_2_V_3)

]]></Node>
<StgValue><ssdm name="agg_result_V_s"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="443" st_id="25" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="6" op_16_bw="6" op_17_bw="6" op_18_bw="6" op_19_bw="6" op_20_bw="6" op_21_bw="6" op_22_bw="6" op_23_bw="6" op_24_bw="6" op_25_bw="6" op_26_bw="6" op_27_bw="6" op_28_bw="6" op_29_bw="6" op_30_bw="6">
<![CDATA[
:0  %agg_result_V_s = call fastcc i4 @knn_vote(i6 %knn_set_0_0_0_V_3, i6 %knn_set_0_0_1_V_3, i6 %knn_set_0_0_2_V_3, i6 %knn_set_0_0_3_V_3, i6 %knn_set_0_1_0_V_3, i6 %knn_set_0_1_1_V_3, i6 %knn_set_0_1_2_V_3, i6 %knn_set_0_1_3_V_3, i6 %knn_set_0_2_0_V_3, i6 %knn_set_0_2_1_V_3, i6 %knn_set_0_2_2_V_3, i6 %knn_set_0_2_3_V_3, i6 %knn_set_1_0_0_V_3, i6 %knn_set_1_0_1_V_3, i6 %knn_set_1_0_2_V_3, i6 %knn_set_1_1_0_V_3, i6 %knn_set_1_1_1_V_3, i6 %knn_set_1_1_2_V_3, i6 %knn_set_1_2_0_V_3, i6 %knn_set_1_2_1_V_3, i6 %knn_set_1_2_2_V_3, i6 %knn_set_2_0_0_V_3, i6 %knn_set_2_0_1_V_3, i6 %knn_set_2_0_2_V_3, i6 %knn_set_2_1_0_V_3, i6 %knn_set_2_1_1_V_3, i6 %knn_set_2_1_2_V_3, i6 %knn_set_2_2_0_V_3, i6 %knn_set_2_2_1_V_3, i6 %knn_set_2_2_2_V_3)

]]></Node>
<StgValue><ssdm name="agg_result_V_s"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="444" st_id="26" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="6" op_16_bw="6" op_17_bw="6" op_18_bw="6" op_19_bw="6" op_20_bw="6" op_21_bw="6" op_22_bw="6" op_23_bw="6" op_24_bw="6" op_25_bw="6" op_26_bw="6" op_27_bw="6" op_28_bw="6" op_29_bw="6" op_30_bw="6">
<![CDATA[
:0  %agg_result_V_s = call fastcc i4 @knn_vote(i6 %knn_set_0_0_0_V_3, i6 %knn_set_0_0_1_V_3, i6 %knn_set_0_0_2_V_3, i6 %knn_set_0_0_3_V_3, i6 %knn_set_0_1_0_V_3, i6 %knn_set_0_1_1_V_3, i6 %knn_set_0_1_2_V_3, i6 %knn_set_0_1_3_V_3, i6 %knn_set_0_2_0_V_3, i6 %knn_set_0_2_1_V_3, i6 %knn_set_0_2_2_V_3, i6 %knn_set_0_2_3_V_3, i6 %knn_set_1_0_0_V_3, i6 %knn_set_1_0_1_V_3, i6 %knn_set_1_0_2_V_3, i6 %knn_set_1_1_0_V_3, i6 %knn_set_1_1_1_V_3, i6 %knn_set_1_1_2_V_3, i6 %knn_set_1_2_0_V_3, i6 %knn_set_1_2_1_V_3, i6 %knn_set_1_2_2_V_3, i6 %knn_set_2_0_0_V_3, i6 %knn_set_2_0_1_V_3, i6 %knn_set_2_0_2_V_3, i6 %knn_set_2_1_0_V_3, i6 %knn_set_2_1_1_V_3, i6 %knn_set_2_1_2_V_3, i6 %knn_set_2_2_0_V_3, i6 %knn_set_2_2_1_V_3, i6 %knn_set_2_2_2_V_3)

]]></Node>
<StgValue><ssdm name="agg_result_V_s"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="445" st_id="27" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="6" op_16_bw="6" op_17_bw="6" op_18_bw="6" op_19_bw="6" op_20_bw="6" op_21_bw="6" op_22_bw="6" op_23_bw="6" op_24_bw="6" op_25_bw="6" op_26_bw="6" op_27_bw="6" op_28_bw="6" op_29_bw="6" op_30_bw="6">
<![CDATA[
:0  %agg_result_V_s = call fastcc i4 @knn_vote(i6 %knn_set_0_0_0_V_3, i6 %knn_set_0_0_1_V_3, i6 %knn_set_0_0_2_V_3, i6 %knn_set_0_0_3_V_3, i6 %knn_set_0_1_0_V_3, i6 %knn_set_0_1_1_V_3, i6 %knn_set_0_1_2_V_3, i6 %knn_set_0_1_3_V_3, i6 %knn_set_0_2_0_V_3, i6 %knn_set_0_2_1_V_3, i6 %knn_set_0_2_2_V_3, i6 %knn_set_0_2_3_V_3, i6 %knn_set_1_0_0_V_3, i6 %knn_set_1_0_1_V_3, i6 %knn_set_1_0_2_V_3, i6 %knn_set_1_1_0_V_3, i6 %knn_set_1_1_1_V_3, i6 %knn_set_1_1_2_V_3, i6 %knn_set_1_2_0_V_3, i6 %knn_set_1_2_1_V_3, i6 %knn_set_1_2_2_V_3, i6 %knn_set_2_0_0_V_3, i6 %knn_set_2_0_1_V_3, i6 %knn_set_2_0_2_V_3, i6 %knn_set_2_1_0_V_3, i6 %knn_set_2_1_1_V_3, i6 %knn_set_2_1_2_V_3, i6 %knn_set_2_2_0_V_3, i6 %knn_set_2_2_1_V_3, i6 %knn_set_2_2_2_V_3)

]]></Node>
<StgValue><ssdm name="agg_result_V_s"/></StgValue>
</operation>

<operation id="446" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="4">
<![CDATA[
:1  ret i4 %agg_result_V_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
