WARNNING: Your ate_flow_label '2022_12_01_04_56_02' of run env is different from compile env '2023_02_01_04_56_03'
############################################
Log file for command:
j2h.tn -verilog -rtl -tn_port /tmp/atesim_rupingx_1675672301_5500 -jtag_bypass -test SYS -verilog -rtl -no_autosync_check -skip_ip_port_check all -skip_ATE_padctl_init -low_1687_opt -dump_fsdb -fuse_valid_force -skip_ate_tree_label_check -no_auto_dry -max_tag_length 5000 -noAtePinMap -jtag_freq 500
(INFO:ATE_105) j2h.tn -verilog -rtl -tn_port /tmp/atesim_rupingx_1675672301_5500 -jtag_bypass -test SYS -verilog -rtl -no_autosync_check -skip_ip_port_check all -skip_ATE_padctl_init -low_1687_opt -dump_fsdb -fuse_valid_force -skip_ate_tree_label_check -no_auto_dry -max_tag_length 5000 -noAtePinMap -jtag_freq 500
############################################

(INFO:AFU_033) rename is used in namespace '::' - rename ::exit ::VerifReporting::_orig_exit.
(INFO:AFU_033) rename is used in namespace '::' - rename ::VerifReporting::verif_exit ::exit.
(INFO:AFU_033) rename is used in namespace '::' - rename ::VerifReporting::log_results_new ::VerifReporting::log_results.
(INFO:AFU_033) rename is used in namespace '::' - rename ::VerifReporting::check_test_new ::VerifReporting::check_test.
Environment Variables
=====================
TN_MACH_TYPE    : x86_64
TCL_SHELL       : <NOT SET>
TCL_LIBRARY     : /home/nvtools/latest/nvtools/lib_rel7/tcl
CHIP_ROOT       : <NOT SET>
NVTOOLS_ROOT    : <NOT SET>
NVDEV           : /home/nvtools/latest
TN_NVDEV        : <NOT SET>
TN_NVDEV_LIB    : <NOT SET>
TN_NVDEV_LIB_SO : <NOT SET>
TN_LIBPATH      : <NOT SET>
TN_NVDEV_ATE_API: /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api

TCL Variables
=============
CHIP_ROOT       : 
NVTOOLS_ROOT    : /home/nvtools/latest
TNLIB_ROOT      : /home/nvtools/latest
TNLIB_SO_ROOT   : /home/nvtools/latest

Run Time Info
=====================
Hostname: rno3-sim-i05-069.nvidia.com
Start time: 2023_02_06_00h_31m_45s
Run dir: /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/jtagtest
(INFO:ATEFLOW_417) Environment variable 'TN_NVDEV_ATE_API': /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01_ate_api; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_417
(INFO:ATEFLOW_420) Environment variable 'TN_ATE_IP_AUTO_SYNC_TOT' is not set.; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_420
(INFO:ATEFLOW_432) Environment variable 'ATE_SCRIPTS_PATH': '/home/ate/ate_flow/releases/engr/2023/02/02_04_56_03'; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_432
Executed by command: "j2h.tn -verilog -rtl -tn_port /tmp/atesim_rupingx_1675672301_5500 -vcs_log /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/verilog/../jtagtest/j2h.0206-00-31_nodump.vcs.log -jtag_bypass -test SYS -verilog -rtl -compile_log /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/verilog/atesim_64_rtl_revG1.6_RTL_66534686_20230129_compile.log -no_autosync_check -skip_ip_port_check all -debug -skip_ATE_padctl_init -low_1687_opt -dump_fsdb -fuse_valid_force -skip_ate_tree_label_check -no_auto_dry -max_tag_length 5000 -noAtePinMap -jtag_freq 500 -regress_session ATESIM_RTL_66534686_20230129 -regress_batch stand_alone_sim"

NVDEV: /home/nvtools/latest
INFO: reading test config file ..//jtag//test_config/test_config.yml
JET_subDate: 20230204
(INFO:AFU_033) rename is used in namespace '::' - rename set_tck_multiple _set_tck_multiple.
(INFO:AFU_033) rename is used in namespace '::' - rename set_tap_frequency _set_tap_frequency.
(ERR_NONCRITICAL:ATEFLOW_424) Reference scripts md5 for new_create_tb.tn not recorded; Source: pinClock; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_424
(ERR_NONCRITICAL:ATEFLOW_424) Reference scripts md5 for ate_flow.msg not recorded; Source: pinClock; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_424
(ERR_NONCRITICAL:ATEFLOW_424) Reference scripts md5 for ate_flow_utils.tn not recorded; Source: pinClock; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_424
(INFO:ATE_105) NFS Write Speed is: 460
(INFO:ATE_105) NFS Read Speed is: 404
(WARN:ATE_157) IP_SPEC/IP_INFO cannot be found in project spec file.
*** Default packages:
  - clock_init_tasks 3.0
  - AteCustomUtils 1.0
  - ram_access 4.0
  - DomainsPMUtil 1.0
  - AteStilTemplate 1.0
  - jtagtest_tasks 1.1
*** Found following packages from test config:
   - jtag_tasks 1.1  added to package list
   - j2h 5.0  added to package list
   - jtagtest_tasks 2.0  replaces jtagtest_tasks 1.1
   - AteCustomUtils 1.0  replaces AteCustomUtils 1.0
   - AteChipctlUtils 1.0  added to package list
package require -exact clock_init_tasks 3.0
(INFO:AFU_033) rename is used in namespace '::struct::graph' - rename ::struct::graph_tcl ::struct::graph.
(INFO:AFU_033) rename is used in namespace '::struct::stack' - rename ::struct::stack_tcl ::struct::stack.
(INFO:ATEFLOW_410) package require -exact clock_init_tasks 3.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package clock_init_tasks 3.0 is loaded from <NVDEV>/nvtools/tnlib/clock_init_tasks_ampere.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact AteCustomUtils 1.0
(INFO:ATEFLOW_410) package require -exact AteCustomUtils 1.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package AteCustomUtils 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/AteCustomUtils.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact ram_access 4.0
(INFO:ATEFLOW_410) package require -exact ram_access 4.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package ram_access 4.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/ram_access_socf.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact DomainsPMUtil 1.0
(INFO:ATEFLOW_410) package require -exact DomainsPMUtil 1.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package DomainsPMUtil 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/DomainsPMUtil_socf.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact AteStilTemplate 1.0
(INFO:ATEFLOW_410) package require -exact AteStilTemplate 1.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package AteStilTemplate 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/AteStilTemplate.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact jtagtest_tasks 2.0
(INFO:ATEFLOW_410) package require -exact jtagtest_tasks 2.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package jtagtest_tasks 2.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/jtagtest_tasks_prgm_2.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact jtag_tasks 1.1
(INFO:ATEFLOW_410) package require -exact jtag_tasks 1.1; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package jtag_tasks 1.1 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/jtag_tasks_prgm.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact j2h 5.0
(INFO:ATEFLOW_410) package require -exact j2h 5.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package j2h 5.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/j2h_test_prgm.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact AteChipctlUtils 1.0
(INFO:ATEFLOW_410) package require -exact AteChipctlUtils 1.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package AteChipctlUtils 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/AteChipctlUtils.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411

Enter ::ATE::j2h::SYS testAPI
RPX: skip_init 1
RPX: skip_init 2
====================================
=     Debug Blocks Information     =
====================================
1. AutoBroadcast Display PrgmConfig auto broadcast related info.
2. BsPatterns   Display all BSDL pattern objects debug info.
3. Cerberus     Display perperties used by Cerberus.
4. Core         Display jtag output method debug info.
5. CycleInfo    Display PrgmConfig waitRti/wait_cycles/wait_absolute/move_to_state cycle information.
6. DCLevel      Display dc level related info.
7. PatternGen   Display pattern generation debug info.
8. PrgmConfig   Display PrgmConfig debug info.
9. ScanDebug    Display scan debug related info.
10. TagInfo      Display PrgmConfig waitRti/wait_cycles/wait_absolute/move_to_state tag information.
11. VERSE        Display VERSE debug info.
12. DelayTDOStrobe Display delay TDO strobing debug info.
13. JtagHeader   Display header reading debug info.
INFO: clock_duty is 0.5
INFO: phaseId is 0
(WARN:ATEFLOW_303) Cannot find the default_IOCM_modes array in ../jtag///custom_IOCM_spec_rtl.tn. Please add the default_IOCM_modes if needed.; Source: pinClock; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_303
INFO: Apply IOCM mode '' in this test run.
(INFO:ATEFLOW_436) The set NVDEV has no known issues; Source: NVDEV; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_435
(INFO:ATE_105) Design ID:
CL: 66534686
date: 20230129
location:
- //hw/nvmobile_sr01/... //sr01_hw_pd_revG1.6_inter_cl66534686/hw/nvmobile_sr01/... /home/scratch.sr01_dft_readonly/hw/sr01_hw_pd_revG1.6_inter_cl66534686/hw/nvmobile_sr01/...
- -//hw/nvmobile_sr01/net/... //sr01_hw_pd_revG1.6_inter_cl66534686/hw/nvmobile_sr01/net/... /home/scratch.sr01_dft_readonly/hw/sr01_hw_pd_revG1.6_inter_cl66534686/hw/nvmobile_sr01/net/...
- -//hw/nvmobile_sr01/timing/... //sr01_hw_pd_revG1.6_inter_cl66534686/hw/nvmobile_sr01/timing/... /home/scratch.sr01_dft_readonly/hw/sr01_hw_pd_revG1.6_inter_cl66534686/hw/nvmobile_sr01/timing/...
- //hw/nvmobile_sr01/syn/... //sr01_hw_pd_revG1.6_inter_cl66534686/hw/nvmobile_sr01/syn/... /home/scratch.sr01_dft_readonly/hw/sr01_hw_pd_revG1.6_inter_cl66534686/hw/nvmobile_sr01/syn/...
INFO: Use unix socket for tn_shell/vcs connection


INFO: start of argument conflict check
INFO: pass argument conflict check

Test APIs definitions are found in /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01_ate_api/nvtools/tnlib/ATE
(WARN:ATE_104) TN_NVDEV_ATE_API is recommended to be defined in one of the nvtools or test API nvtools releases for simulation logging and STIL generation
 /home/nvtools/engr or /home/nvtools/release, etc.
INFO: package not specified in command line, default package "package_mid" is used
(WARN:MSG_007) Disabling regular expression [.*] for message default::PKB_014 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_282 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::MSG_006 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_159 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_161 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_163 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_176 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_178 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_197 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_140 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_171 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_074 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_014 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_166 disables all messages of this type. Convert it to a msg_set_suppression call instead.
INFO: reading package "package_mid" XML file chip_mid_pkg_rtl.xml ...
(INFO:PKB_003) Reading package : ./../jtag/chip_mid_pkg_rtl.xml
(INFO:PKB_005) Reading die : ./../jtag/chip_die_rtl.xml
(INFO:PKB_005) Entering partition : EROT_AON : ./../jtag/EROT_AON_rtl.xml : LL X 272790 Y 2.66688e+06 UR X 272790 Y 2.66688e+06
(INFO:PKB_001) Opening PROPS file "/home/libs/srlit1_layout/20221109/analog/nvidia/syn.A01/nvidia_analog_tsmc16ffb_cust_mixvt_std.props" for read
(INFO:PKB_001) Opening PROPS file "/home/libs/srlit1_layout/20221109/rams/fuse/syn.A01/fuse_rams_tsmc16ffb_cust_mixvt_std.props" for read
(INFO:PKB_005) Entering partition : GPIOA : ./../jtag/GPIOA_rtl.xml : LL X 0 Y 0 UR X 0 Y 0
(INFO:PKB_001) Opening PROPS file "/home/libs/srlit1_layout/20221109/pads/nvidia/syn.A01/nvidia_pads_tsmc16ffb_cust_mixvt_std.props" for read
(INFO:PKB_005) Entering partition : GPIOB : ./../jtag/GPIOB_rtl.xml : LL X 272790 Y 184320 UR X 272790 Y 184320
(INFO:PKB_005) Reading scan signals file ./../jtag/chip_scan_sigs_rtl.xml
(INFO:PKB_008) Creating substrate netlist for package "sr01"

::pkgtool::load_test_info_yml - Loading test info from ../jtag/chip_test_info_rtl.yml...
::pkgtool::load_test_info_yml - Listing all scantypes found in test_info_yml 
cell: u_sra_sys0\/u_NV_FUSE_wrapper\/u_NV_FUSE_macro_wrap\/u_fuse_macro_0, pin: VQPS, ScanTypes: FUSE_SRC
cell: u_sra_sys0\/u_NV_FUSE_wrapper\/u_NV_FUSE_macro_wrap\/u_fuse_macro_1, pin: VQPS, ScanTypes: FUSE_SRC
cell: syspll, pin: PLLAGND, ScanTypes: -
cell: syspll, pin: PLLAVDD1V8, ScanTypes: -
cell: u_sra_sys0\/u_NV_FUSE_wrapper\/u_NV_FUSE_macro_wrap\/u_fuse_macro_2, pin: VQPS, ScanTypes: FUSE_SRC
cell: u_sra_sys0\/u_NV_FUSE_wrapper\/u_NV_FUSE_macro_wrap\/u_fuse_macro_3, pin: VQPS, ScanTypes: FUSE_SRC
cell: ap1_boot_ctrl_0_n_gp12_pad, pin: IO, ScanTypes: -
cell: ap1_boot_ctrl_1_n_gp13_pad, pin: IO, ScanTypes: -
cell: erot_req_ap1_n_gp14_pad, pin: IO, ScanTypes: -
cell: erot_gnt_ap1_n_gp15_pad, pin: IO, ScanTypes: -
cell: ap1_fw_intr_n_gp16_pad, pin: IO, ScanTypes: -
cell: ap1_mux_ctrl_n_gp17_pad, pin: IO, ScanTypes: -
cell: ap1_pgood_gp18_pad, pin: IO, ScanTypes: -
cell: ap1_reset_n_gp19_pad, pin: IO, ScanTypes: -
cell: ap1_reset_ind_n_gp20_pad, pin: IO, ScanTypes: -
cell: ap1_reset_mon_n_gp21_pad, pin: IO, ScanTypes: -
cell: ap1_qspi_clk_pad, pin: IO, ScanTypes: SCAN_REFCLK=ssn_bus_clk
cell: ap1_qspi_cs0_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap1_qspi_cs1_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap1_qspi_erot_cs_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap1_qspi_io0_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap1_qspi_io1_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap1_qspi_io2_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap1_qspi_io3_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi1_clk_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi1_cs0_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi1_cs1_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi1_io0_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi1_io1_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi1_io2_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi1_io3_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap1_i3c_scl_pad, pin: IO, ScanTypes: -
cell: ap1_i3c_sda_pad, pin: IO, ScanTypes: -
cell: erot_error_n_pad, pin: IO, ScanTypes: -
cell: erot_led_gp23_pad, pin: IO, ScanTypes: -
cell: ap1_spi_pwr_kill_gp22_pad, pin: IO, ScanTypes: -
cell: uart_rx_pad, pin: IO, ScanTypes: -
cell: uart_tx_pad, pin: IO, ScanTypes: -
cell: erot_oob_dspi_clk_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_oob_dspi_cs_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_oob_dspi_intr_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_oob_dspi_io0_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_oob_dspi_io1_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_recovery_n_pad, pin: IO, ScanTypes: -
cell: erot_oob_i3c_scl_pad, pin: IO, ScanTypes: -
cell: erot_oob_i3c_sda_pad, pin: IO, ScanTypes: -
cell: misc_i2c_scl_gp24_pad, pin: IO, ScanTypes: -
cell: misc_i2c_sda_gp25_pad, pin: IO, ScanTypes: -
cell: erot_vdd_good_pad, pin: IO, ScanTypes: RESET#
cell: obs0_gp26_pad, pin: IO, ScanTypes: -
cell: obs1_gp27_pad, pin: IO, ScanTypes: -
cell: jtag_tdo_pad, pin: IO, ScanTypes: NOTEST
cell: ap0_boot_ctrl_0_n_gp01_pad, pin: IO, ScanTypes: -
cell: ap0_boot_ctrl_1_n_gp02_pad, pin: IO, ScanTypes: -
cell: erot_req_ap0_n_gp03_pad, pin: IO, ScanTypes: -
cell: erot_gnt_ap0_n_gp04_pad, pin: IO, ScanTypes: -
cell: ap0_fw_intr_n_gp05_pad, pin: IO, ScanTypes: -
cell: ap0_mux_ctrl_n_gp06_pad, pin: IO, ScanTypes: -
cell: ap0_pgood_gp07_pad, pin: IO, ScanTypes: -
cell: ap0_reset_n_gp08_pad, pin: IO, ScanTypes: -
cell: ap0_reset_ind_n_gp09_pad, pin: IO, ScanTypes: -
cell: ap0_reset_mon_n_gp10_pad, pin: IO, ScanTypes: -
cell: ap0_qspi_clk_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_qspi_cs0_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_qspi_cs1_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_qspi_erot_cs_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_qspi_io0_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_qspi_io1_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_qspi_io2_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_qspi_io3_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi0_clk_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi0_cs0_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi0_cs1_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi0_io0_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi0_io1_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi0_io2_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi0_io3_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_i3c_scl_pad, pin: IO, ScanTypes: -
cell: ap0_i3c_sda_pad, pin: IO, ScanTypes: -
cell: erot_reset_n_pad, pin: IO, ScanTypes: RESET#
cell: jtag_tck_pad, pin: IO, ScanTypes: NOTEST
cell: jtag_trst__pad, pin: IO, ScanTypes: RESET#
cell: jtag_tms_pad, pin: IO, ScanTypes: NOTEST
cell: jtag_tdi_pad, pin: IO, ScanTypes: NOTEST
cell: nvjtag_sel_pad, pin: IO, ScanTypes: JTAG_EN
cell: ap0_spi_pwr_kill_gp11_pad, pin: IO, ScanTypes: -
cell: mitigation0_pad, pin: IO, ScanTypes: -
cell: boot_qspi_clk_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: boot_qspi_io0_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: boot_qspi_io1_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: boot_qspi_io2_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: boot_qspi_io3_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: boot_qspi_cs_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: therm_pad, pin: DMINUS, ScanTypes: -
cell: therm_pad, pin: DPLUS, ScanTypes: -
cell: fuse_en_pad, pin: IO, ScanTypes: -
cell: mram_wp_n_pad, pin: IO, ScanTypes: -
cell: tsense_vref_dbg_pad, pin: IO_TS_VREF, ScanTypes: -
cell: xtal_clk_dft_pad, pin: IO, ScanTypes: REFCLK
::pkgtool::load_test_info_yml - Finished listing all scantypes 
Running with package "mid" defined in jtag/sr01_pkginfo_rtl.tn ...
(INFO:ATE_105) procedure 'ate_load_package' execute time is: 1 secs
(INFO:ATE_105) procedure 'ate_load_nvrail' execute time is: 1 secs
(INFO:VEC_384) Reading header file: ./../jtag/jtagreg_rtl/header_sr01.yaml
(INFO:VEC_384) Reading header file: ./../jtag/jtagreg_rtl/header_SRA_SYS0.yaml
(INFO:VEC_384) Reading header file: ./../jtag/jtagreg_rtl/header_testmaster_SRA_SYS0.yaml
(INFO:VEC_384) Reading header file: ./../jtag/jtagreg_rtl/header_SRA_SYS0_clstr.yaml
(INFO:VEC_384A) Reading JRD file: ./../jtag/jtagreg_rtl/SRA_SYS0_clstr/CLUSTER_SIB.jrd
(INFO:VEC_384) Reading header file: ./../jtag/jtagreg_rtl/header_SRA_TOP0.yaml
(INFO:VEC_384) Reading header file: ./../jtag/jtagreg_rtl/header_SRA_TOP0_clstr.yaml
(INFO:VEC_384A) Reading JRD file: ./../jtag/jtagreg_rtl/SRA_TOP0_clstr/CLUSTER_SIB.jrd
(INFO:VEC_384A) Reading JRD file: ./../jtag/jtagreg_rtl/testmaster_SRA_SYS0/TEST_MASTER_IR.jrd
(INFO:VEC_309) Allow multiple registers to be mapped to the same instruction code in instruction map file ./../jtag/jtagreg_rtl/instruction_map.yaml .
(INFO:VEC_384A) Reading JRD file: ./../jtag/jtagreg_rtl/SRA_SYS0_clstr/IR.jrd
(INFO:VEC_309) Allow multiple registers to be mapped to the same instruction code in instruction map file ./../jtag/jtagreg_rtl/SRA_SYS0_instruction_map.yaml .
(INFO:VEC_384A) Reading JRD file: ./../jtag/jtagreg_rtl/SRA_TOP0_clstr/IR.jrd
(INFO:VEC_309) Allow multiple registers to be mapped to the same instruction code in instruction map file ./../jtag/jtagreg_rtl/SRA_TOP0_instruction_map.yaml .
INFO: set property 'apply_jtag_reg_reset_value' to 1
(INFO:ATE_105) procedure 'ate_load_jtagConfig' execute time is: 1 secs
Start to validate the arguments in VerifReporting...
DFTTRACKER Server is online
Querying verifPlan from DFTTRACKER Server...
Found sr01 a01 verifPlan.
INFO: stand alone simulation with session ATESIM_RTL_66534686_20230129 and btach stand_alone_sim created
(INFO:VEC_699A) Connected to unix socket("tn_msg_set_suppression VEC_699B NO_SUPPRESS" to show server/port name)
INFO: jtag_freq is set to 500 Mhz
Mon Feb 06 00:32:47 2023 : VmSize 688 mB VmRSS 257 mB CPU 0h00m03s Elapsed 0h01m06s
INFO: JET connection happened at: ****************************************************************

INFO: loading prgmConfig
(INFO:ATEFLOW_322) The current jtag architecture is I1687; Source: pinClock; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_322
INFO: add_WSC_cycle high level programming property is force_enable
INFO: loading prgmConfig with standard dft modes programming file ./../jtag/dft_modes_prgm_rtl/sr01_dft_modes_programming_standard_rtl.yaml
INFO: loading prgmConfig with user defined dft modes programming file ./../jtag/dft_modes_prgm_rtl/sr01_dft_modes_programming_custom_rtl.yaml
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = ON.
(INFO:ATE_105) procedure 'ate_load_prgmConfig' execute time is: 1 secs
WARNING: No IP_SPEC from project spec file is found. ::ATE::AteFlowUtils::get_ip_insts will dump for all controllers.
ip_insts = u_sra_sys0 u_sra_top0 {u_sra_top0 SRA_TOP0_1500_wrapper} {u_sra_sys0 testmaster} {u_sra_sys0 SRA_SYS0_1500_wrapper} {u_sra_sys0 testmaster testmaster_cli_inst} {u_sra_sys0 SRA_SYS0_1500_wrapper sras0fsp0_cli_inst} {u_sra_sys0 SRA_SYS0_1500_wrapper CLUSTER_SIB} {u_sra_top0 SRA_TOP0_1500_wrapper srapad0gpioa_cli_inst} {u_sra_sys0 SRA_SYS0_1500_wrapper sras0fsp1_cli_inst} {u_sra_top0 SRA_TOP0_1500_wrapper srapad0gpiob_cli_inst} {u_sra_sys0 SRA_SYS0_1500_wrapper sras0misc0_cli_inst} {u_sra_top0 SRA_TOP0_1500_wrapper CLUSTER_SIB} {u_sra_sys0 SRA_SYS0_1500_wrapper sras0misc1_cli_inst}
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_top0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_top0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0.testmaster
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0.sras0fsp0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_top0.srapad0gpioa
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0.sras0fsp1
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_top0.srapad0gpiob
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0.sras0misc0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_top0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0.sras0misc1
INFO: processing local ATE minitmc config file: ../jtag/ATE_minitmc_config_rtl.yml
(INFO:ATE_105) procedure 'ate_load_padConfig' execute time is: 1 secs
*** Now update testConfig with user inputs
  Copying CLOCK_CONFIG to CURRENT_TEST map
  Copying INIT_SEQUENCES to CURRENT_TEST map
  Copying PACKAGES to CURRENT_TEST map
*** Check for extra overrides in test config file...

Enter ::ATE::j2h::SYS testAPI
RPX: skip_init 1
RPX: skip_init 2
debug_level=NORMAL
(INFO:ACV_100) [ACV general] ACV context: design_type='rtl'
(INFO:ACV_100) [ACV general] ACV context: clock_mode='jtag_bypass'
(INFO:ACV_100) [ACV general] ACV context: sub_clock_modes=''
(INFO:ACV_100) [ACV general] Reading in spec data for ip_type '__TOP__' from './../jtag/sr01_spec_rtl.yml'
(INFO:ACV_100) [ACV general] pkginfo_file='./../jtag/sr01_pkginfo_rtl.tn'
(INFO:ACV_110) [ACV always-on] init_clock_programming_config_r initializing acvConfig for design top "__TOP__"
(INFO:ACV_100) [ACV general] clock_programming_config file is './../jtag/clock_programming_config_rtl.yml'
(INFO:ACV_100) [ACV general] clock_inst_config file is './../jtag/clock_inst_config_rtl.yml'
(INFO:ACV_100) [ACV general] clock_module_config file is './../jtag/clock_module_config_rtl.yml'
(INFO:ACV_100) [ACV general] Expected ACV files './../jtag/clock_programming_config_rtl.yml, ./../jtag/clock_inst_config_rtl.yml, ./../jtag/clock_module_config_rtl.yml' exist.
(INFO:ACV_100) [ACV general] Loading from ./../jtag/clock_programming_config_rtl.yml
(WARN:ACV_101) [ACV general] ./../jtag/clock_programming_config_rtl.yml does not contain a map under clock_programming_config/jtag_bypass
(INFO:ACV_180) [ACV cross-scope] Disabled ACV cross scope
(INFO:ACV_100) [ACV general] Loading ACV inst info from ./../jtag/clock_inst_config_rtl.yml (scope=__TOP__)
(INFO:ACV_100) [ACV general] Loading ACV module info from from ./../jtag/clock_module_config_rtl.yml (scope=__TOP__)
(INFO:ACV_110) [ACV always-on] Calling config_apply_sub_clock_mode
(WARN:ACV_101) [ACV general] -pll_mode_override is currently not supported by your test_config.yml file
(INFO:ACV_100) [ACV general] 
(INFO:ACV_100) [ACV general] ================================================================================
(INFO:ACV_100) [ACV general] Processing ACV inst='1'b0', domain='1'b0', module='_SOURCE_', type='source'
(INFO:ACV_110) [ACV always-on] Processing ACV instance '1'b0'
(INFO:ACV_110) [ACV always-on] Successfully processed ACV instance '1'b0' (domain=1'b0, module=_SOURCE_).
(INFO:ACV_100) [ACV general] 
(INFO:ACV_100) [ACV general] ================================================================================
(INFO:ACV_100) [ACV general] Processing ACV inst='1'b1', domain='1'b1', module='_SOURCE_', type='source'
(INFO:ACV_110) [ACV always-on] Processing ACV instance '1'b1'
(INFO:ACV_110) [ACV always-on] Successfully processed ACV instance '1'b1' (domain=1'b1, module=_SOURCE_).
(INFO:ACV_100) [ACV general] 
(INFO:ACV_100) [ACV general] ================================================================================
(INFO:ACV_100) [ACV general] Processing ACV inst='clks_dummy_domain', domain='clks_dummy_domain', module='_SOURCE_', type='source'
(INFO:ACV_110) [ACV always-on] Processing ACV instance 'clks_dummy_domain'
(INFO:ACV_110) [ACV always-on] Successfully processed ACV instance 'clks_dummy_domain' (domain=clks_dummy_domain, module=_SOURCE_).
INFO: ACV run time stat (process_inst total): 00h:00m:00s:08ms
(INFO:ACV_210) [PASS acv_init] ACV domain='1'b0' (inst='1'b0', type='source') passed ACV init.
(INFO:ACV_210) [PASS acv_init] ACV domain='1'b1' (inst='1'b1', type='source') passed ACV init.
(INFO:ACV_210) [PASS acv_init] ACV domain='clks_dummy_domain' (inst='clks_dummy_domain', type='source') passed ACV init.

(INFO:ACV_190) [ACV acv_init] Printing finalized clock programming config report (summary table) for design "__TOP__"
Domain             Module    Type    clock_in_source  clock_in_freq  divisor  target_clock_out_freq  clock_out_freq  clock_out_tolerance  clock_out_error
-----------------  --------  ------  ---------------  -------------  -------  ---------------------  --------------  -------------------  ---------------
1'b0               _SOURCE_  source                                           0.0                    0.0             0.0 (NA %)           0.0 (NA %)     
1'b1               _SOURCE_  source                                           0.0                    0.0             0.0 (NA %)           0.0 (NA %)     
clks_dummy_domain  _SOURCE_  source                                           100.0                  100.0           10.0 (10.0 %)        0.0 (0.0 %)    

(INFO:ACV_190) [ACV acv_init] Printing simplified clock programming report (summary tables) for design "__TOP__"

INFO: ACV run time stat (process_acv): 00h:00m:00s:28ms
INFO: ACV run time stat (process_acv_recursive): 00h:00m:00s:28ms

(INFO:ACV_120) [ACV report] ===== BEGIN ACV data dump for design scope='__TOP__', inst=clks_dummy_domain, domain=clks_dummy_domain =====
clock_domain: clks_dummy_domain
clock_inst: clks_dummy_domain
index: 3
is_active: 0
is_endpoint: 1
is_essential: 1
is_processed: 1
is_startpoint: 1
module: _SOURCE_
parameters:
  clock_out_freq: 100
  clock_out_tolerance: 10
  source_freq: 100
  target_clock_out_freq: 100
type: source
(INFO:ACV_120) [ACV report] ===== END ACV data dump for design scope='__TOP__', inst=clks_dummy_domain, domain=clks_dummy_domain =======
INFO: ACV run time stat (init_clock_programming): 00h:00m:00s:39ms
(INFO:ACV_110) [ACV always-on] init_clock_programming_config_r successfully initialized acvConfig for design module "__TOP__"

*** Done updating testConfig object
INFO: $testConfig object content:
ATE_FLOW_CONTROL:
  ATE_PADCTL_YML: ../jtag/ATE_padctl_rtl.yml
CLOCK_MODES:
  TBD: []
  bypass:
  - BYPASS_MODE_SERDESCLOCK
  - BYPASS_MODE_TESTCLOCK
  - p0
  - serdes
  - mbist
  - ram_access_req
  - STA_BYPASS_MODE_SERDESCLOCK
  - STA_INTEST_SSNCLOCK
  jtag_bypass:
  - jtag_mode
  none:
  - BYPASS_MODE_SERDESCLOCK
  - BYPASS_MODE_TESTCLOCK
  - none
  - GDDR5_5G
  - GDDR5_4G
  - SDDR4_1p4G
  - SDDR4_1p6G
  pll:
  - FTM_BYPASS_MODE_SERDESCLOCK
  - FTM_BYPASS_MODE_TESTCLOCK
  - FTM_BYPASS_MODE_TESTCLOCK_1X
  - FTM_BYPASS_MODE_TESTCLOCK_2X
  - TAM_EXTEST_FTM_SERDES
  - nafll_Ftm
  - ISM_CPM
  - p0
  - ist
  - BYPASS_MODE_ISTCLOCK
  - pll_htol
  - vco_spec_maxp
  - vco_spec_minm
  - p8
  - p5
  - HBM2E
  - hbm100
  - hbm1600
  - hbm400
  - GDDR6_3p5G
  - GDDR5_4G
  - GDDR5_4p5G
  - GDDR6_5G
  - GDDR6_5p25G
  - GDDR6_1G
  - GDDR6_p5G
  - GDDR6_5p5G
  - GDDR6_6G
  - GDDR6_6p5G
  - GDDR6_7G
  - GDDR6_8G
  - GDDR6_9G
  - SDDR4_p75G
  - SDDR4_p81G
  - GDDR6_2G
  - GDDR6_p75G
  - GDDR6_p405G
  - GDDR6_2G
  - GDDR6_2p25G
  - FB_HTOL_60M
  - FB_HTOL_40M
  - FB_HTOL_p2G
  - cml
  - eng_1
  - eng_2
  - pexGen2
  - fbClk1333
  - pexGen3
  - pexGen4
  - pexGen5
  - fbClk1066
  - pexGen1
  - jtag_goodn
  - dfd
  - scandebug
  - isd_mode
  - ftm_clip
  - stop_on_evnt
  - check_clock_stop
  - force_pmm_event
  - cg_enable
  - skip_padcal
  - pcie_scan_debug
  - ack_check
  - tmds_225
  - tmds_162
  - tmds_342
  - lvds_135
  - lvds_162
  - dclk_297
  - dclk_162
  - dclk_270
  - dclk_diff_297
  - dclk_diff_162
  - dclk_diff_270
  - pclk_297
  - pclk_342
  - pclk_diff_297
  - pclk_diff_342
  - dclk_diff_297_lvds_135
  - sequential
  - mbist
  - slow
  - nvlink_iobist
  - nvlink_50g
  - nvlink_28p125g
  - nvlink_25p78125g
  - nvlink_25g
  - nvlink_32g
  - nvlink_40g
  - nvlink_pam4_53g
  - nvlink_pam4_100g
  - nvlink_8g
  - nvlink_16g
  - c2c_40g
  - P0
  - ram_access_req
  - ist_clk
  - sppll_100
  - vpll_170
  - vpll_85
  - vpll_125
  - vpll_250
  - vpll_340
  - vpll_300
  - sppll_100
  - setup_tags
  - setup_lfa
  - custom_setup_reset
  - custom_setup_clock
  - custom_setup_chipctl
  - setup_top_constraints
CURRENT_TEST:
  CLOCK_CONFIG:
    jtag_bypass: []
    pll:
    - p0
  CURRENT_SUBTEST:
    TESTAPI_PROPS:
      dc_level_ctrl:
        flag_strict_jtag_setting: 0
        sel_dc_level_mode: flow_control
      execution_ctrl:
        ATE_padctl_init_behavior: flow_control
        chiplet_flow_certified: 0
        default_tck_multiple: 1
        description: Please add description through test API property
        dft_mode: ''
        global_eot_behavior: flow_control
        global_init_behavior: skip_init
        htol_pad_init_mode: htol
        ieee_1149_compliance: none
        ip_flow_certified: 0
        nv_jtag_mode_certified: 0
        pattern_auditor: 0
        preamble_behavior: flow_control
        primary_93kPort: ''
        subtest_eot_behavior: flow_control
        subtest_init_behavior: flow_control
        test_eot_behavior: flow_control
        test_features: secSHA2 noUphyPD J2H
        test_init_behavior: flow_control
        test_type: ''
        tier: 2
      test_mode_ctrl:
        sel_test_mode: mode_UNSET
      timing_ctrl:
        sel_timing_block: ''
    TESTSCRIPT_DEFINED_ARGS:
      ATE_config: ''
      IOCM: ''
      LB_config: ''
      LwATE_tot: ''
      ate_shell_debug: ''
      ate_shell_mode: ''
      check_FTC_config: ''
      check_vector_length: ''
      chiplet: 0
      chiplet_name: ''
      clock_duty: 0.5
      common_mode: ''
      compile_log: ''
      create_custom_port_pattern: ''
      custom_ioctl_mode: ''
      cycle_estimate: ''
      daemon_options: ''
      debug_level: ''
      debug_tag_config: ''
      default_tck_multiple: 01
      dft_mode: ''
      dfttracker_config: ''
      direct_force_mode: USER_CONTROL
      disable_vec_runlog: 0
      dry_run_mode: 0
      dump_FTC_config: ''
      dump_ate_pad_config: 0
      dump_evcd: 0
      dump_fsdb: 1
      dump_hier_reg_fstate: ''
      dump_reg_fstate: ''
      dump_shift_dr_mask: 0
      dump_stil_setup: 0
      dump_stil_setup_filename: ''
      dump_used_test_config: 0
      dump_verse_sequence: ''
      dvs: 0
      enable_custom_tb: 0
      enable_fail_log_gen: 0
      end_label: ''
      err_limit: 10000
      fail_log_config: ''
      fault_sim: 0
      flat: 0
      gen_clock_monitor_report: ''
      gen_debug_pattern: 0
      gen_parallel_load_vec: 0
      init_only: 0
      invoke_ATE: ''
      io_intf: ''
      ip_port_check_severity: ERROR
      jtag_bypass: 1
      jtag_freq: 500
      list_clocks: 0
      loose_func_level: 1
      max_tag_length: 5000
      min_repeat_cnt: ''
      noAtePinMap: 1
      no_auto_dry: 1
      no_autosync_check: 1
      no_compact_stil: 0
      no_dclevel: 0
      no_dotting: 0
      no_init: 0
      nvjtag: 0
      pack_log_name: ''
      parallel_load: user_control
      phaseId: 0
      pkg: ''
      pli_timeout: 86400
      pll: 0
      prog_pwrdwn_htol: 0
      recordFailedTags: ''
      recordSocket: ''
      remove_vec_tag: 0
      report_cycle_estimate: 0
      rtl: 1
      run_shmoo: ''
      save_and_continue: 0
      save_and_stop: 0
      save_sim_image: ''
      save_vcs: ''
      shell: ''
      single_controller_per_shift: 0
      skip_ATE_padctl_init: 1
      skip_USS: 0
      skip_acv_calculation: 0
      skip_ate_tree_label_check: 1
      skip_ateshell_pin_check: 0
      skip_branch_release_check: 0
      skip_clk_monitor_checker: 0
      skip_ip_clock_check: all
      skip_ip_port_check: all
      spec_info: ''
      spec_name: ''
      spf_always_display_signals: ''
      spf_enable_loop: 0
      spf_macro_name: test_setup
      spf_mask_signals: ''
      spf_output_compares: 0
      split_uhcdps: 1
      start_label: ''
      stil_trial: 0
      stub_mode: ''
      sub_clock_mode: ''
      sub_mode: ''
      test: SYS
      test_type: ''
      timing_constraints: ''
      tn_port: /tmp/atesim_rupingx_1675672301_5500
      use_custom_clock_def: ''
      use_local_family_atelib: 0
      use_local_std_atelib: 0
      use_tester_timing: 0
      v93k: 0
      vcs_log: ''
      vec: 0
      vec_file: ''
      vec_type: Agilent
      verbose: 0
      verilog: 1
      x_factor: 1
      x_mode_padding_cycle: ''
    name: SYS
    occ_mode: 0
    sub_modes: ''
  INIT_SEQUENCES:
    DEFAULT:
    - main_init
    - ::ATE::AteFlowUtils::verse_exec
  PACKAGES:
  - jtag_tasks 1.1
  - j2h 5.0
  - jtagtest_tasks 2.0
  - AteCustomUtils 1.0
  - AteChipctlUtils 1.0
  clock_mode: jtag_bypass
  design_scope: FULLCHIP
  design_type: rtl
  die_obj: (Die*)0x2571940
  dry_run_mode: 0
  fuse_name: ''
  name: jtagtest.j2h
  nv_jtag_mode: 0
  package_obj: (Package*)0x24f9180
  purpose: verilog
  relative_path:
    ate2jtag: jtag/
    jtag2ate: ../
    test2jtag: ../jtag/
  resume_mode: 0
  save_vcs: 0
  save_vcs_file: ''
  selected_ate_config: ''
  selected_package: package_mid
  vec_type: Agilent
  vector_file: j2h_SYS_rtl_jtag_bypass
CUSTOM_IOCTL_MODE:
  ATE_FUNC:
    DC_LEVEL:
    - Pex_pad: ATE_FUNC
    - Nvhs0_pad: ATE_FUNC
    PAD_PROGRAM:
    - Pex_pad: ATE_PWRDWN
    - Nvhs0_pad: ATE_PWRDWN
  FB_HTOL:
    DC_LEVEL:
    - Fb*wdqs*pad: ATE_FUNC
    - Fb*cmd*pad: ATE_FUNC
    - fb_cal*pad: ATE_FUNC
    - Fb*_cdbctrl_pad: ATE_FUNC
    PAD_PROGRAM:
    - Fb*wdqs*pad: ATE_HTOL
    - Fb*cmd*pad: ATE_HTOL
    - fb_cal*pad: ATE_HTOL
    - Fb*_cdbctrl_pad: ATE_HTOL
  FB_VM1P2:
    DC_LEVEL:
    - Fb*wdqs*pad: ATE_FUNC
    - Fb*cmd*pad: ATE_FUNC
    - fb_cal*pad: ATE_FUNC
    - Fb*_cdbctrl_pad: ATE_FUNC
    PAD_PROGRAM:
    - Fb*wdqs*pad: ATE_PWRDWN
    - Fb*cmd*pad: ATE_PWRDWN
    - fb_cal*pad: ATE_PWRDWN
    - Fb*_cdbctrl_pad: ATE_PWRDWN
  FB_VM1P5:
    DC_LEVEL:
    - Fb*wdqs*pad: ATE_FUNC
    - Fb*cmd*pad: ATE_FUNC
    - fb_cal*pad: ATE_FUNC
    - Fb*_cdbctrl_pad: ATE_FUNC
    PAD_PROGRAM:
    - Fb*wdqs*pad: ATE_PWRDWN
    - Fb*cmd*pad: ATE_PWRDWN
    - fb_cal*pad: ATE_PWRDWN
    - Fb*_cdbctrl_pad: ATE_PWRDWN
  FB_VM1P35:
    DC_LEVEL:
    - Fb*wdqs*pad: ATE_FUNC
    - Fb*cmd*pad: ATE_FUNC
    - fb_cal*pad: ATE_FUNC
    - Fb*_cdbctrl_pad: ATE_FUNC
    PAD_PROGRAM:
    - Fb*wdqs*pad: ATE_PWRDWN
    - Fb*cmd*pad: ATE_PWRDWN
    - fb_cal*pad: ATE_PWRDWN
    - Fb*_cdbctrl_pad: ATE_PWRDWN
DEFAULT_IOCTL_MODES:
  DEFAULT:
    ATE_BOUNDARY:
    - hbm*_pad: OPHBM2E
    - Nvhs0_pad: OPUPHY
    - Gpio_6_pad: OPGPIO_VM1P2
    - Gpio_7_pad: OPGPIO_VM1P2
    - Gpio_8_pad: OPGPIO_VM1P2
    - Gpio_9_pad: OPGPIO_VM1P2
    - Gpio_10_pad: OPGPIO_VM1P2
    - Gpio_11_pad: OPGPIO_VM1P2
    - Gpio_12_pad: OPGPIO_VM1P2
    - Gpio_13_pad: OPGPIO_VM1P2
    - Gpio_14_pad: OPGPIO_VM1P2
    - fuse_en_pad: OPGPIO_VM1P2
    - Gpio_0_pad: OPGPIO_VM1P2
    - Gpio_1_pad: OPGPIO_VM1P2
    - Gpio_2_pad: OPGPIO_VM1P2
    - Gpio_3_pad: OPGPIO_VM1P2
    - Gpio_4_pad: OPGPIO_VM1P2
    - Gpio_5_pad: OPGPIO_VM1P2
    - Rom_si_pad: OPGPIO_VM1P2
    - Rom_so_pad: OPGPIO_VM1P2
    - rom_cs__pad: OPGPIO_VM1P2
    - rom_sclk_pad: OPGPIO_VM1P2
    - strap_0_pad: OPGPIO_VM1P2
    - strap_2_pad: OPGPIO_VM1P2
    - strap_3_pad: OPGPIO_VM1P2
    - strap_4_pad: OPGPIO_VM1P2
    - strap_5_pad: OPGPIO_VM1P2
    - xtaloutbuff_pad: OPGPIO_VM1P2
    - I2cc_scl_pad: OPGPIO
    - I2cc_sda_pad: OPGPIO
    - I2cs_scl_pad: OPGPIO
    - I2cs_sda_pad: OPGPIO
    - overt_pad: OPGPIO
    ATE_FUNC:
    - hbm*_pad: OPHBM2E
    - Nvhs0_pad: OPUPHY
    - Gpio_6_pad: OPGPIO_VM1P2
    - Gpio_7_pad: OPGPIO_VM1P2
    - Gpio_8_pad: OPGPIO_VM1P2
    - Gpio_9_pad: OPGPIO_VM1P2
    - Gpio_10_pad: OPGPIO_VM1P2
    - Gpio_11_pad: OPGPIO_VM1P2
    - Gpio_12_pad: OPGPIO_VM1P2
    - Gpio_13_pad: OPGPIO_VM1P2
    - Gpio_14_pad: OPGPIO_VM1P2
    - fuse_en_pad: OPGPIO_VM1P2
    - Gpio_0_pad: OPGPIO_VM1P2
    - Gpio_1_pad: OPGPIO_VM1P2
    - Gpio_2_pad: OPGPIO_VM1P2
    - Gpio_3_pad: OPGPIO_VM1P2
    - Gpio_4_pad: OPGPIO_VM1P2
    - Gpio_5_pad: OPGPIO_VM1P2
    - Rom_si_pad: OPGPIO_VM1P2
    - Rom_so_pad: OPGPIO_VM1P2
    - rom_cs__pad: OPGPIO_VM1P2
    - rom_sclk_pad: OPGPIO_VM1P2
    - strap_0_pad: OPGPIO_VM1P2
    - strap_2_pad: OPGPIO_VM1P2
    - strap_3_pad: OPGPIO_VM1P2
    - strap_4_pad: OPGPIO_VM1P2
    - strap_5_pad: OPGPIO_VM1P2
    - xtaloutbuff_pad: OPGPIO_VM1P2
    - I2cc_scl_pad: OPGPIO
    - I2cc_sda_pad: OPGPIO
    - I2cs_scl_pad: OPGPIO
    - I2cs_sda_pad: OPGPIO
    - overt_pad: OPGPIO
    ATE_HTOL:
    - hbm*_pad: OPHBM2E
    ATE_PWRDWN:
    - hbm*_pad: OPHBM2E
    ATE_TM:
    - hbm*_pad: OPHBM2E
    - Nvhs0_pad: OPUPHY
    - Gpio_6_pad: OPGPIO_VM1P2
    - Gpio_7_pad: OPGPIO_VM1P2
    - Gpio_8_pad: OPGPIO_VM1P2
    - Gpio_9_pad: OPGPIO_VM1P2
    - Gpio_10_pad: OPGPIO_VM1P2
    - Gpio_11_pad: OPGPIO_VM1P2
    - Gpio_12_pad: OPGPIO_VM1P2
    - Gpio_13_pad: OPGPIO_VM1P2
    - Gpio_14_pad: OPGPIO_VM1P2
    - fuse_en_pad: OPGPIO_VM1P2
    - Gpio_0_pad: OPGPIO_VM1P2
    - Gpio_1_pad: OPGPIO_VM1P2
    - Gpio_2_pad: OPGPIO_VM1P2
    - Gpio_3_pad: OPGPIO_VM1P2
    - Gpio_4_pad: OPGPIO_VM1P2
    - Gpio_5_pad: OPGPIO_VM1P2
    - Rom_si_pad: OPGPIO_VM1P2
    - Rom_so_pad: OPGPIO_VM1P2
    - rom_cs__pad: OPGPIO_VM1P2
    - rom_sclk_pad: OPGPIO_VM1P2
    - strap_0_pad: OPGPIO_VM1P2
    - strap_2_pad: OPGPIO_VM1P2
    - strap_3_pad: OPGPIO_VM1P2
    - strap_4_pad: OPGPIO_VM1P2
    - strap_5_pad: OPGPIO_VM1P2
    - xtaloutbuff_pad: OPGPIO_VM1P2
    - I2cc_scl_pad: OPGPIO
    - I2cc_sda_pad: OPGPIO
    - I2cs_scl_pad: OPGPIO
    - I2cs_sda_pad: OPGPIO
    - overt_pad: OPGPIO
EOT_SEQUENCES:
  TBD: []
  bypass: ''
  jtag_bypass: ''
  none: ''
  pll: ''
INIT_SEQUENCES:
  TBD: []
  bypass:
  - ::ATE::AteFlowUtils::exec_all_ip_init_wrapper
  - setup_lfa
  - main_init
  jtag_bypass:
  - ::ATE::AteFlowUtils::exec_all_ip_init_wrapper
  - main_init
  - setup_lfa
  none: ''
  pll:
  - ::ATE::AteFlowUtils::exec_all_ip_init_wrapper
  - setup_lfa
  - main_init
MISS_UPM_PADS:
- BDGPIOLTL_AFCT6M21L_VD121812NC
- SBD_TXRX_AMBR90M21L
- GPHY_TX_CMBR90M21L180P70B
- BDGPIOLTLOD_AFCT6M21L_VD121812NC
- GPHY_RX_CMBR90M21L180P70B
- HBM_U6_IOX128_A
- HBM_U6_TEST_A
- UPHYDS_PLL1DS6_H5MBM21L180P70B
- SCB_C2C_U1_AR90
- HBM_U6_IOX64_A
- PLL40G_HBM_APESD_A1M21LT6
- UPHYDS_PLL1DS12_JMBR90M21L180P70B
- PLL32G_C2C_APESD_A1R90M21LT6
- BIRSTHD_AFCT6M21L_VD121812
- NBSDMEM_TRIM_IFCR90T6M21L
- BIRST_AFCT6M21L_VD121812
- OSCI27_CFCT6M21L_VD121212
- UPHYDS_PLL1DS24_JMBR90M21L180P70B
PATH_REPL_TABLE:
- /home/nvtools/engr/2023/02/05_04_06_04
- <NVDEV>
- /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01_ate_api
- <TN_NVDEV_ATE_API>
SIM_ENV:
  VCS:
    DENALI: /home/tools/cadence/vipcat_3psi_11.30-s044-24-10-2016/tools.lnx86/denali_64bit
    GCC_PATH: /home/utils/gcc-9.3.0-binutils-2.33.1
    IES_HOME: /home/tools/cadence/INCISIV12.20.009
    KDB: 1
    ROCKETSIM_HOME: /home/tools/rocketick/rocketsim-1.2.6.026.n.017
    VCS_HOME: /home/tools/vcs/2022.06-SP1
    VERDI_HOME: /home/tools/debussy/verdi3_2022.06-SP1
SPEC_ARG:
  ml_strap:
    DBVALUE: 56'h4c0002
    PORTLIST:
    - a
    - b
    - c
    - d
    - e
    - f
    - g
    - h
    STRAPDBPORT:
    - Gpio[12]
    - Gpio[1]
    - Gpio[0]
    STRAPPIN:
    - strap[3]
    - strap[2]
    - rom_sclk
    - strap[1]
    - Rom_so
    - strap[0]
    - strap[4]
    - Rom_si
  tmds:
    ref_sor0: DP_LVDS_DUAL_2PLL_BFC170P89B
    ref_sor1: DP_SINGLE_D3FCR90170P89B
    ref_sor2: DP_SINGLE_D3FCR90170P89B
    ref_sor3: DP_DUAL_2PLL_BFC200P116B
USER_CUSTOM_ARGS:
  1500_reset: 0
  ATERM: ''
  ATERM.arg: specify the different termination value for different usb iobist patterns
  ATPG_FTM_CM0: 0
  ATPG_FTM_CM1: 0
  ATPG_FTM_CM2: 0
  BKV: 0
  BShValue: ''
  BShValue.arg: Barrelshift value for fbiobist tests in strobe mode
  DUT_sense: ''
  DUT_sense.arg: if set "DUT_sense  1", will program DUT sense programming
  EMU_mode: ''
  EMU_mode.arg: To change programming of mbist for emulation setup
  FCV_sim_only_ftm: ''
  FCV_sim_only_ftm.arg: 1 dummy programming for FCV sim only
  FCV_sim_only_mbist: ''
  FCV_sim_only_mbist.arg: 1 dummy programming for FCV mbist sim only
  FCV_sim_only_sa: ''
  FCV_sim_only_sa.arg: 1 dummy programming for FCV sim only
  HS_CUR_LVL: ''
  HS_CUR_LVL.arg: specify the different current value for different usb iobist patterns
  Jtag2AxiEn: 0
  ObsBusDebug: 0
  RPD_CFG: ''
  RPD_CFG.arg: specify the different RPD_CFG for usb2 tests.
  RPD_CTRL: ''
  RPD_CTRL.arg: specify the different pull down value for different usb iobist patterns
  RPU_CFG: ''
  RPU_CFG.arg: specify the different RPU_CFG for usb2 tests
  SQUELCH: ''
  SQUELCH.arg: specify the SQUELCH for usb2 pads
  SerdesSelfTest_Init: 0
  TESTMUXA: ''
  TESTMUXA.arg: Argument to select output voltage(pllA) on the VCM pin of the dp_dual pad
  TESTMUXB: ''
  TESTMUXB.arg: Argument to select output voltage(pllB) on the VCM pin of the dp_dual pad
  VDD_internal: ''
  VDD_internal.arg: For POD verification purporse
  VT_sim_runtime_opt_only: 0
  ac_char_split: ''
  ac_char_split.arg: fb ac char support
  adc_coarse_gain: ''
  adc_coarse_gain.arg: used to specify coarse gain value of NAFLL ADC.
  adc_coarse_offset: ''
  adc_coarse_offset.arg: used to specify coarse offset value of NAFLL ADC.
  adc_coarse_vcm: ''
  adc_coarse_vcm.arg: used to specify coarse vcm value of ISENSE ADC.
  adc_cvdd_sense: ''
  adc_cvdd_sense.arg: used to specify cvdd_sense value of NAFLL/ISENSE ADCs.
  adc_dout: ''
  adc_dout.arg: used to specify dout data of NAFLL ADC.
  adc_gain: ''
  adc_gain.arg: used to specify gain value of NAFLL ADC.
  adc_gain_error: ''
  adc_gain_error.arg: used to specify gain error value of NAFLL/ISENSE ADCs.
  adc_lsb_sel: ''
  adc_lsb_sel.arg: used to specify lsb_sel value of NAFLL ADC.
  adc_nvdd: ''
  adc_nvdd.arg: used to specify input voltage of NAFLL ADC.
  adc_offset: ''
  adc_offset.arg: used to specify offset value of NAFLL ADC.
  adc_vcm: ''
  adc_vcm.arg: used to specify vcm value of ISENSE ADC
  adc_vcm_cal: ''
  adc_vcm_cal.arg: used to specify vcm_cal value of ISENSE ADC.
  adc_vcm_error: ''
  adc_vcm_error.arg: used to specify vcm error value of ISENSE ADC.
  adc_vinm_pi: ''
  adc_vinm_pi.arg: used to specify VINM value of ISENSE ADC.
  adc_vinp_int_error: ''
  adc_vinp_int_error.arg: used to specify vinp_int value of ISENSE ADC.
  adc_vinp_pi: ''
  adc_vinp_pi.arg: used to specify VINP value of ISENSE ADC.
  adc_vref_int: ''
  adc_vref_int.arg: used to specify vref_int value of NAFLL_ADC/ISENSE ADCs.
  add_init_fbio_pwr_on: 0
  ai_dbgRun: ''
  ai_dbgRun.arg: apply debug run of analog and ism tests. Waive some critical errors for temporary.
  ai_regexp: ''
  ai_regexp.arg: regular expression used to control which components should be targeted easily for ANALOG/ISM tests.
  align_cmd: ''
  align_cmd.arg: used in fbiobist
  align_data: ''
  align_data.arg: used in fbiobist
  all_clk: 0
  all_fbp_rpg_enable: 0
  all_fll: 0
  all_gpc_rpg_enable: 0
  all_pll: 0
  all_scan_debug_chain: 0
  all_top_fs: ''
  all_top_fs.arg: 1 to program all top_fs bits to 1 (fs clamps and redundant ports). 0 to not program any TOP_FS bits. 2 to program only FS clamp bits to 1
  all_tpc_rpg_enable: 0
  assertion_off: 0
  bist_tag_debug: 0
  bypass_cdc_macro: 0
  bypass_display_plls: 0
  cap_stagger: 0
  capture_buf_1: 0
  capture_count: ''
  capture_count.arg: capture counter value in internal se mode
  cdc_prgm: 0
  cell_type: ''
  cell_type.arg: ISM_MINI ROSC_COMP VNSENSE TSOSC ROSC_BIN_METAL ROSC_BIN ALL BIN_COMP_BIN_METAL
  change_periodic_eq_time_to_100us: 0
  channel: ''
  channel.arg: channel for fb hbm iobist tests
  channel_list: ''
  channel_list.arg: channel selection for fbiobist tests
  check_procedure: ''
  check_procedure.arg: this argument is used to check procedure when "check_procedure==1"
  chipletId_iobist: ''
  chipletId_iobist.arg: This is the cluster id which needs to be provided for which chiplet you want to run the test
  chiplet_id_bit: ''
  chiplet_id_bit.arg: chiplet id bit need to set 1
  chiplet_inst: ''
  chiplet_inst.arg: with this option , ruuse will call ip proc by chiplet_inst
  chiplet_string: ''
  chiplet_string.arg: chiplet names
  clk_force: 0
  clk_mux_verif: 0
  clk_pbuf: ''
  clk_pbuf.arg: override pattern for rdqs lanes
  clock_bypass_tests_use_fixed_freq: 0
  clock_div: ''
  clock_div.arg: clock division parameter for iobist/iochar clock type tests
  comp_char: ''
  comp_char.arg: comp pad calibration for FB
  concurrent: 0
  cpm_corelation: ''
  cpm_corelation.arg: Selected between Zero MAX MIN for ISM_CPM ISM_CPM_FAIL_PATH_FREQ
  cporft: ''
  cporft.arg: select CP or FT pattern for HBM IOBIST
  cr_security: 0
  cr_unlock: 0
  ctsroot_cov: ''
  ctsroot_cov.arg: 1 to enable the toggle of the tmc2clk_ctsroot_disable_clk_gating to enhance the coverage
  data_type: ''
  data_type.arg: select data or command for fb iobist
  dbg_bus_chiplet_name: ''
  dbg_bus_chiplet_name.arg: chiplet name for which ist debug bus need to enable
  dbg_bus_group: ''
  dbg_bus_group.arg: which group of the dbg bus need to observe
  dc_test: ''
  dc_test.arg: select specific dc test for fb interface
  debug_port_prog: ''
  debug_port_prog.arg: enable ftm_debug_port programming
  debug_port_program: 0
  debug_tag: 0
  dft_switch_force_release: 0
  dft_switch_force_value: ''
  dft_switch_force_value.arg: 0 or 1 or x or z the desired value to force onto the DFT switch force-release list (default x).
  disable_bscan_sample_hold: ''
  disable_bscan_sample_hold.arg: 1 to disable bscan and sample hold programming. default is to enable
  disable_chiplet_list: ''
  disable_chiplet_list.arg: ''
  disable_dieobj: 0
  disable_fan_pwm: ''
  disable_fan_pwm.arg: 1 to disable fan pwm through minitmc programming
  disable_gate_priv_signals: 0
  disable_gpc_all_lsclamps: 0
  disable_lpc_glpc: ''
  disable_lpc_glpc.arg: 1 to disable lpc/glpc setting
  disable_pll: ''
  disable_pll.arg: list the plls name you want to disable, it will override what we have for enable_pll
  disable_rr_group: 0
  disable_skip_repair_load: 0
  disp_pat_type: ''
  disp_pat_type.arg: sim or ate
  display_manual_override: 0
  display_pads_parallel_iobist_programming: 0
  dp_cmode: 0
  dram_edge_mode: 0
  draw_acv_metrics: 0
  dump_fbp: 0
  dump_testConfig_yml: ''
  dump_testConfig_yml.arg: dump acv clock config data to specified file in yml format, and exit
  dump_top: 0
  dvfs_mode: ''
  dvfs_mode.arg: define gpcpll dvfs test mode
  edge_mode: ''
  edge_mode.arg: user define edge_mode that will be run
  emission: 0
  en_bc: 0
  en_dft_pgclamp: 0
  en_func_lsclamp: 0
  en_gpc_all_lsclamps: 0
  en_lsclamp: 0
  en_pgclamp: 0
  en_ram_assist: 0
  en_sleep_en_pgclamp: 0
  en_sram_pgclamp: 0
  enable_all_scandebug_chain: 0
  enable_atpg_EOT: 0
  enable_bscan_sample_hold: ''
  enable_bscan_sample_hold.arg: 1 to enable sample hold of A and EN for all IOs in Padlets
  enable_cal_master: 0
  enable_check_ftm_engine_func_clock: 0
  enable_chiplet_list: ''
  enable_chiplet_list.arg: list the chiplet(instance) name you don't want to bypass
  enable_ddll_training: 0
  enable_debug_bus_all: ''
  enable_debug_bus_all.arg: 1 to enable debug bus GPIO
  enable_debug_bus_obs: ''
  enable_debug_bus_obs.arg: enable debug bus for MATHS
  enable_debug_bus_pin_list: ''
  enable_debug_bus_pin_list.arg: pin list of specific Gpio pads for debug bus
  enable_debug_bus_selection: ''
  enable_debug_bus_selection.arg: 1 to enable debug bus MUX
  enable_debug_bus_thru_bcell: ''
  enable_debug_bus_thru_bcell.arg: 1 to enable debug bus through Boundary Scan Cell
  enable_dp: 0
  enable_fll: ''
  enable_fll.arg: list the flls name you want to enable
  enable_g0_0_all_lsclamps: 0
  enable_g0_0_dft_lsclamps: 0
  enable_g0_1_all_lsclamps: 0
  enable_g0_1_dft_lsclamps: 0
  enable_g0_2_all_lsclamps: 0
  enable_g0_2_dft_lsclamps: 0
  enable_g0_3_all_lsclamps: 0
  enable_g0_3_dft_lsclamps: 0
  enable_g0_4_all_lsclamps: 0
  enable_g0_4_dft_lsclamps: 0
  enable_g0_5_all_lsclamps: 0
  enable_g0_5_dft_lsclamps: 0
  enable_g0_6_all_lsclamps: 0
  enable_g0_6_dft_lsclamps: 0
  enable_g0_7_all_lsclamps: 0
  enable_g0_7_dft_lsclamps: 0
  enable_gate_priv_signals: 0
  enable_glitch_check: 0
  enable_gpc_func_lsclamps: 0
  enable_gphy: 0
  enable_ip: ''
  enable_ip.arg: list the ip which you want to check in XTR
  enable_maths_scope: 0
  enable_nafll: 0
  enable_nmeas_during_ftm: 0
  enable_nvhs_cluster_body: 0
  enable_nvl_uphy: 0
  enable_obs_clk_ftm: ''
  enable_obs_clk_ftm.arg: 1 to observe clock at port level.
  enable_obs_fast_step_wide_en: ''
  enable_obs_fast_step_wide_en.arg: 1 to observe fast_step_wide_en.
  enable_obs_scan_en_ftm: ''
  enable_obs_scan_en_ftm.arg: 1 to enable the scan observation on pad in FTM mode
  enable_obs_scan_en_sa: ''
  enable_obs_scan_en_sa.arg: 1 to enable the scan observation on pad in SA mode
  enable_onehot: 0
  enable_pex_cluster_body: 0
  enable_pex_uphy: 0
  enable_pll: ''
  enable_pll.arg: list the plls name you want to enable
  enable_pll_force: ''
  enable_pll_force.arg: used for pll force
  enable_sample_hold_flush_seq: ''
  enable_sample_hold_flush_seq.arg: 1 to enable the workaround sample & hold flush feature
  enable_sample_hold_or_bscan: ''
  enable_sample_hold_or_bscan.arg: 1 to enable sample hold feature. default is bscan
  enable_scan_debug: ''
  enable_scan_debug.arg: list of scan debug chain
  enable_scandebug_chain: 0
  enable_scandebug_chain_list: ''
  enable_scandebug_chain_list.arg: list of scan debug chain
  enable_second_fuse_load: 0
  enable_t0_level_uphy: 0
  enable_uphy_internal_scope: 0
  enable_usb_uphy: 0
  eom_kill_retrain: ''
  eom_kill_retrain.arg: args to kill retrain enable in eom sequence.
  eom_waittime: ''
  eom_waittime.arg: args to add waittime from command line in us.Min 1 jtag cycle.If arg is null, it assumes 200us
  ext: ''
  ext.arg: setting for fbiobist externalloopback tests
  extra_disable_event_list: ''
  extra_disable_event_list.arg: define fro extra_disable_event_list
  fabric_mode_value: ''
  fabric_mode_value.arg: fabric mode value to generate patterns
  fast_sim_mode: 0
  fb_chiplet: ''
  fb_chiplet.arg: for running chiplet specific instances
  fb_hbm: ''
  fb_hbm.arg: fb_hbm iobist specific custom arguments
  fom_mode: ''
  fom_mode.arg: args to program different fom_modes ARG should be in the below format. STRING.fom_mode.nblks.nerrs
  force_dp: 0
  force_fuse_idle: 0
  force_nvl_uphy: 0
  force_pex_uphy: 0
  force_pll: 0
  force_uphy: 0
  force_usb_uphy: 0
  freerunning_serdes_clock: 0
  fs_en: ''
  fs_en.arg: Floor sweep enable for fbiobist
  fs_rpg_enable: 0
  fs_top_up: ''
  fs_top_up.arg: fs top up argument
  fs_top_up_init: 0
  ftm_dummy_cycle: ''
  ftm_dummy_cycle.arg: number of anticipated ATPG pattern cycles between scan_en negedge to the first testclk capture pulse edge. Default 10
  ftm_mode: ''
  ftm_mode.arg: Default dynamic_ftm. Choose from dynamic_ftm, hybrid_occ, occ
  ftm_phase_length_override: ''
  ftm_phase_length_override.arg: specify pairs of <chiplet_inst>.<field> <value>
  ftm_phase_override: ''
  ftm_phase_override.arg: specify pairs of <chiplet_inst>.<field> <value>
  ftm_sequential: 0
  ftm_stagger_us: ''
  ftm_stagger_us.arg: FTM staggering time between each gpc in microseconds
  full_chip: 0
  fuse_reset: 0
  fuse_valid_force: 1
  gen2_wide_mode: 0
  gen_mode: ''
  gen_mode.arg: PCIE clock run in different gen modes you specify , default run gen3
  gpc_fs_sku: ''
  gpc_fs_sku.arg: enable GPC FS sku. Should be used for only TAM.
  gpc_stagger_yaml: ''
  gpc_stagger_yaml.arg: YAML for broadcast GPC partition stagger config
  gr_rpg_enable: 0
  half_fbp_reverse_rpg_enable: 0
  half_fbp_rpg_enable: 0
  half_gpc_rpg_enable: 0
  half_link_pm: 0
  half_tpc_rpg_enable: 0
  hbm_channel: ''
  hbm_channel.arg: channel for fb hbm iobist tests
  hbm_mode: ''
  hbm_mode.arg: MATHS ATE to select HBM2E or HBM3
  host_reset: 0
  host_reset_1500: 0
  hostclk_div2: 0
  htol_vauxc_1p05: ''
  htol_vauxc_1p05.arg: htol vauxc setting for fb
  hybrid_SFM: ''
  hybrid_SFM.arg: 1 trimbcast programming for single flop mode gate sims
  ignore_vco_spec: ''
  ignore_vco_spec.arg: list of PLL instance names where you want ACV to dynamically extend PLL min/max limits as necessary from their frequency targets.
  imem_file: ''
  imem_file.arg: To provide package file for imem loading
  init_body_split: ''
  init_body_split.arg: init body split for htol
  instance: ''
  instance.arg: used in fbiobist tests
  instance_list: ''
  instance_list.arg: instance setting for fbiobist tests
  interp_sweep: 0
  involve_intertest_seq: 0
  io_program_mode_sel: ''
  io_program_mode_sel.arg: used for scan io prgm select
  iobist_fsim: 0
  iobist_lanewise: ''
  iobist_lanewise.arg: Provide info on lanewise patterns for iobist
  iobist_user_args: ''
  iobist_user_args.arg: to use user args for mbist
  iodfx_over_maths: 0
  ip_list: ''
  ip_list.arg: list of IPs to be programmed
  isense_for_tu117: ''
  isense_for_tu117.arg: switch from tu117/tu117 for isense adc.
  ism_analog_ip_level: ''
  ism_analog_ip_level.arg: flag to tell it is verified in IP level for ISM and analog tests.
  ism_analog_output_gen: ''
  ism_analog_output_gen.arg: switch used to specify if generate output files or not for ISM/ANALOG tests.
  ism_parallel_load: ''
  ism_parallel_load.arg: used to specify if simulation run with parallel load feature.
  ist_lbist_1chain: 0
  ist_lbist_6chain: 0
  ist_mode: 0
  jtag2xve_reset_override: 0
  jtag_broadcast_client_iobist: ''
  jtag_broadcast_client_iobist.arg: To set broadcast mode or not
  jtag_goodn: 0
  keep_byp: 0
  l2_rpg_enable: 0
  lane: ''
  lane.arg: trim selection for fbiobist tests
  lane_list: ''
  lane_list.arg: trim selection for fbiobist tests
  leakage_pin: ''
  leakage_pin.arg: enables a specific pin per brick for leakage measurements
  link_scan_mode: ''
  link_scan_mode.arg: tell link scan mode
  loadadj_dp: ''
  loadadj_dp.arg: program LOADADJ values
  local_TP: ''
  local_TP.arg: Parsing local test plan for ISM/ANALOG tests.
  local_ftm_mode: ''
  local_ftm_mode.arg: if 1,use local_ftm
  low_1687_opt: 1
  lpc_prog_disable: 0
  mask_drv_amp_electrical_parametrs: 0
  mask_electrical_parametrs: 0
  math_j2h: 0
  maths_ate_skip_upm: 0
  maths_init: 0
  maths_scope_domain: ''
  maths_scope_domain.arg: this is to tell which clock domain for maths clock scope. usually not needed as MAS could change the selection by TAG, but in case MAS was not working, and is only for debug
  maths_specific_reset_init: 0
  maths_specific_ssn_init: 0
  mbist_flat_mode: ''
  mbist_flat_mode.arg: By default 0 for rtl verif, 1 for flat-verif and production images
  mbist_un_init: 0
  mbist_user_args: ''
  mbist_user_args.arg: to use user args for mbist
  monitor: 0
  ms_rppg_enable: 0
  ms_rppg_only_enable: 0
  nafll: 0
  nafll_as_clk_src: 0
  nv_jtag_mode: 0
  nvl_link: ''
  nvl_link.arg: nvlink instance to be enabled
  nvl_rx_clk_select: ''
  nvl_rx_clk_select.arg: select rx clk source valid options are l0_rx, l3_rx and lx_tx
  nvlink_fast_phy: ''
  nvlink_fast_phy.arg: arg to use fast phy handshakes for speedup of simulation.
  nvlink_invert_data: ''
  nvlink_invert_data.arg: arg to invert the tx data as inverted by external loopback on loadboard.
  nvlink_refsel: ''
  nvlink_refsel.arg: arg to choose refclk freq for nvlink
  nvlink_setting: ''
  nvlink_setting.arg: arg to choose nvlink programmibng setting for different patterns No value means default setting.
  nvlink_sm: ''
  nvlink_sm.arg: arg to choose statemachine OR jtagsequence for nvlink
  nvlink_use_j2h: ''
  nvlink_use_j2h.arg: arg to use j2h instead of j2pri in nvlink.
  nvlink_vref: ''
  nvlink_vref.arg: arg to choose clock /analog voltage for nvlink/pex pads.
  obs_scan_en_ip: ''
  obs_scan_en_ip.arg: choose the IP that we want to obs its internal scan_en
  off_pex_assert: 0
  offset_nafll: 0
  onehot_mode: ''
  onehot_mode.arg: user define onehot_mode that will be run
  open_loop_for_nafll: 0
  override_dump_disable: 0
  overrige_pll_freq: ''
  overrige_pll_freq.arg: override the pll freq by cmd
  pa_inst: ''
  pa_inst.arg: used in fbiobist
  pad_inst_regexp_list: ''
  pad_inst_regexp_list.arg: list of all pad instance regexp for including for a given module during padcatl verif test
  padcal_vref: 0
  patbuf_data: ''
  patbuf_data.arg: patbuf_data is used for fbiobist if not in prbs mode
  patternBuf: ''
  patternBuf.arg: specify the patternBuf data, replicate the data the number of times patternBuffer width. Use only in binary.
  pattern_gen: ''
  pattern_gen.arg: if set "pattern_gen = 1", will generate STIL pattern
  pbuf1: ''
  pbuf1.arg: used in fbiobist
  pbuf2: ''
  pbuf2.arg: used in fbiobist
  pex_chiplet_name: ''
  pex_chiplet_name.arg: chiplet_name where pex exists
  pex_clk_trim_jtag: ''
  pex_clk_trim_jtag.arg: Enables pex clock trimmer programming through jtag
  pex_config_type: ''
  pex_config_type.arg: Configuring pex electrical parameterseither jtag or j2h
  pex_debug_jtag_force: ''
  pex_debug_jtag_force.arg: Adds debug jtag_forces
  pex_eom: ''
  pex_eom.arg: enable eom RX patterns for EYE height/width readings
  pex_link: ''
  pex_link.arg: pex instance to be enabled
  pex_ltssm_lpbk_wait_time_ms: ''
  pex_ltssm_lpbk_wait_time_ms.arg: Wait cycles needed to reach pex ltssm lpbk state
  pex_num_lanes: ''
  pex_num_lanes.arg: number of lanes in pex_iobist
  pex_pad_electrical: ''
  pex_pad_electrical.arg: Enables pex pad electrical settings programing through jtag
  pex_pad_electrical_j2h: ''
  pex_pad_electrical_j2h.arg: Enables pex pad electrical settings programing through jtag
  pex_pat_type: ''
  pex_pat_type.arg: pattern generation for either ate or sim
  pex_pbuf_data: ''
  pex_pbuf_data.arg: pass pbuf data to be loaded into pattern buffer
  pex_read_back_reg: ''
  pex_read_back_reg.arg: Read back pex cfg registers
  pex_read_back_stat_reg: 0
  pex_secm: ''
  pex_secm.arg: enable TX SE-CM single ended common mode bypass patterns
  pinmux_mode: ''
  pinmux_mode.arg: select the pin mux mode
  pll_target_override: ''
  pll_target_override.arg: for ACV
  pod_Down_TH: ''
  pod_Down_TH.arg: For POD verification purporse
  pod_FF_GATE_Vmin: ''
  pod_FF_GATE_Vmin.arg: For POD verification purporse
  pod_GATE_Vmin: ''
  pod_GATE_Vmin.arg: For POD verification purporse
  pod_Up_TH: ''
  pod_Up_TH.arg: For POD verification purporse
  pod_VDD_internal: ''
  pod_VDD_internal.arg: For POD verification purporse
  pre_set_gpc_power_status: 0
  preload_image: 0
  priv_ring_constraint: 0
  program_agc: ''
  program_agc.arg: args to enable agc programming in pex/nvhs.
  program_fabric_mode: 0
  protocol_bist_ip: ''
  protocol_bist_ip.arg: 1 to enable Protocol bist IP controller test
  protocol_bist_link: ''
  protocol_bist_link.arg: 1 to enable Protocol bist Scanlink test
  protocol_bist_top: ''
  protocol_bist_top.arg: 1 to enable Protocol bist top controller test
  pullu_pulld: ''
  pullu_pulld.arg: To enable pull up and pull dn for GPIO char
  qeye_enable: 0
  qpop_depth: ''
  qpop_depth.arg: fb iobist qpop depth
  read_debug_regs: ''
  read_debug_regs.arg: args to enable reset programming.
  reduced_partition_segments: ''
  reduced_partition_segments.arg: 1 if number of segment is less than 6
  refmpll_mode: 0
  remove_power_pin: 0
  rep_chnl: ''
  rep_chnl.arg: used in fbiobist
  reset_1500: 0
  reset_from_sf: ''
  reset_from_sf.arg: reset_from_sf
  reset_override_for_x: 0
  resync_fstate: ''
  resync_fstate.arg: fstate yml file for the resync_serdes procedure
  resync_serdes: 0
  ribist_compile1_skip: 0
  ribist_compile3_skip: 0
  rpbuf: ''
  rpbuf.arg: used in fbiobist
  rsf_fstate: ''
  rsf_fstate.arg: rsf_fstate
  run_chiplet: ''
  run_chiplet.arg: args to choose which chiplet to run
  rx_sel: ''
  rx_sel.arg: fb_hbm iobist specific custom arguments
  rx_term_mode_1: ''
  rx_term_mode_1.arg: args to select 50_ohm or 100_ohm in rx_termination.
  sa_standalone_clk_config: 0
  sbchar_purpose: ''
  sbchar_purpose.arg: specify the purpose genvec or verilog of jtag override.
  scalejtag: ''
  scalejtag.arg: use this for using modifying set_tck_multiple. Implemented
  scan_freq: ''
  scan_freq.arg: FTM scan frequency (90.1 MHz default in simulation), used to calculate phase and phase_length fields
  se_assert: ''
  se_assert.arg: SE assert counter value in internal se mode
  se_deassert: ''
  se_deassert.arg: SE deassert counter value in internal se mode
  secm_register_update: ''
  secm_register_update.arg: args to enable tx_rate_ctrl register prorgamming.
  secondary_die_init: 0
  self_extra: 0
  serdes_div_ratio: ''
  serdes_div_ratio.arg: choose serdes divider value
  serdes_div_ratio_GPD_F0: ''
  serdes_div_ratio_GPD_F0.arg: choose serdes divider value
  serdes_div_ratio_GPD_G0: ''
  serdes_div_ratio_GPD_G0.arg: choose serdes divider value
  serdes_div_ratio_GPD_M0: ''
  serdes_div_ratio_GPD_M0.arg: choose serdes divider value
  serdes_div_ratio_GPD_N0: ''
  serdes_div_ratio_GPD_N0.arg: choose serdes divider value
  serdes_div_ratio_GPD_S0: ''
  serdes_div_ratio_GPD_S0.arg: choose serdes divider value
  serdes_div_ratio_GPD_X0: ''
  serdes_div_ratio_GPD_X0.arg: choose serdes divider value
  serdes_stagger: 0
  shut_drampll: 0
  shut_testclk: 0
  sim_with_upm: ''
  sim_with_upm.arg: For ISM, specify to run simulation with those settings defined in UPM file.
  simple_test: ''
  simple_test.arg: if add "-simple_test 1", we will just test several SEL values for
  skip_atpg_part: 0
  skip_bypass_cdc_macro: 0
  skip_custom_post_reset: 0
  skip_custom_release_reset: 0
  skip_custom_setup_chipctl: 0
  skip_custom_setup_clock: 0
  skip_custom_setup_pad: 0
  skip_custom_setup_pll_postreset: 0
  skip_custom_setup_pll_prereset: 0
  skip_custom_setup_postclock: 0
  skip_custom_setup_preclock: 0
  skip_custom_setup_reset: 0
  skip_custom_setup_sdiv14: 0
  skip_div_reset: 0
  skip_fuse_reset_override: 0
  skip_hbm_cluster: 0
  skip_init_chip_clock: 0
  skip_init_fbio_pwr_on: 0
  skip_io_program: 0
  skip_ism_analog_module_file: ''
  skip_ism_analog_module_file.arg: turn off importing ISM/ANALOG cell module file.
  skip_jtag_clk_async_rst_ovr: 0
  skip_mbb_cluster: 0
  skip_mbist_body: ''
  skip_mbist_body.arg: 0 run mbist body
  skip_nvhs_cluster: 0
  skip_overall_init: 0
  skip_pad_control_disab: 0
  skip_padcal: 0
  skip_pex: 0
  skip_pex_cluster: 0
  skip_pex_proc: 0
  skip_prgm_com: 0
  skip_scan_en_obs: 0
  skip_second_reset_assertion: 0
  skip_setup_lfa: 0
  skip_setup_top_constraints: 0
  skip_static_fuse_wait: 0
  skip_stub: 0
  skip_ufi_program: 0
  skip_unlock_jtag: 0
  skip_uphy_fsm_force: 0
  special_unlock_stub: 0
  stagger_enable: ''
  stagger_enable.arg: 1 to enable clock staggering
  stagger_yaml: ''
  stagger_yaml.arg: YAML for partition stagger config
  status_link_width: ''
  status_link_width.arg: 1,2,4,8
  strapValue: ''
  strapValue.arg: strapValue setting for jtagtest boundary test. If bsdl file define strap0=1, set strapValue=1, otherwise set strapValue=0
  subtest_mbist: ''
  subtest_mbist.arg: mbist test to be run for MATHS ATE
  syncptr: ''
  syncptr.arg: SYNC_PTR value for fbiobist tests
  tag_iochar_en: 0
  tag_on_all_regs: 0
  tam_forceflow: 0
  tam_ip_broadcast_fast_scanin_default_pipes: ''
  tam_ip_broadcast_fast_scanin_default_pipes.arg: Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
  tam_ip_broadcast_fast_scanin_pipes: ''
  tam_ip_broadcast_fast_scanin_pipes.arg: Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
  tam_ip_from_tam_top_fast_scanout_pipes: ''
  tam_ip_from_tam_top_fast_scanout_pipes.arg: Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
  tam_ip_tam_top_fast_scanin_pipes: ''
  tam_ip_tam_top_fast_scanin_pipes.arg: Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
  tam_ip_tam_top_fast_scanout_pipes: ''
  tam_ip_tam_top_fast_scanout_pipes.arg: Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
  tam_ip_to_tam_top_fast_scanin_pipes: ''
  tam_ip_to_tam_top_fast_scanin_pipes.arg: Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
  tam_link_fast_scanin_pipes: ''
  tam_link_fast_scanin_pipes.arg: Scan Link Fast Pipes added in RTL, and available in noscan netlist
  tam_link_fast_scanout_pipes: ''
  tam_link_fast_scanout_pipes.arg: Scan Link Fast Pipes added in RTL, and available in noscan netlist
  tam_maths_backbone: 0
  target_region: ''
  target_region.arg: to use user args for mbist
  test_trigger: 0
  tmax_init: 0
  top_reset_1500: 0
  trim: ''
  trim.arg: trim setting for fbiobist tests
  trimmer_verify: 0
  tsense: 0
  tsense_avss: ''
  tsense_avss.arg: gen tsense_avss pattern
  tsense_fuse: ''
  tsense_fuse.arg: gen tsense_post_cal pattern
  turn_off_eq_waittime: ''
  turn_off_eq_waittime.arg: arg to turn off periodic equalization before running the eom test. Default value is 200us
  tx_amp_val: ''
  tx_amp_val.arg: To parse TX_AMP value for display pads.
  tx_pu_val: ''
  tx_pu_val.arg: To parse TX_PU value for display pads.
  unbpyass_duplicate_gpc: 0
  unique_chiplet: 0
  uphy_1x_2x: ''
  uphy_1x_2x.arg: for uphy
  uphy_clk: ''
  uphy_clk.arg: uphy debug clock on UPHY TERMP pi
  uphy_clk_idle: 0
  uphy_clk_sel_func: 0
  uphy_drv_pre: ''
  uphy_drv_pre.arg: uphy's TX_DRV_PRE value
  uphy_l4_list: ''
  uphy_l4_list.arg: UPHY l4 pad list
  uphy_l8_list: ''
  uphy_l8_list.arg: UPHY l8 pad list
  uphy_l16_byp_data_list: ''
  uphy_l16_byp_data_list.arg: bypass list for the uphy iochar
  uphy_l16_list: ''
  uphy_l16_list.arg: UPHY l16 pad list
  uphy_lane: ''
  uphy_lane.arg: for uphy internal clock scope
  uphy_link: ''
  uphy_link.arg: uphy pad instance for vos/pmu read
  uphy_no_power_down: 0
  uphy_nvhs_lanes: ''
  uphy_nvhs_lanes.arg: UPHY lanes for NVHS
  uphy_partition: ''
  uphy_partition.arg: for uphy internal clock scope
  uphy_secm: ''
  uphy_secm.arg: enable TX SE-CM single ended common mode bypass patterns
  uphy_sub_lane: ''
  uphy_sub_lane.arg: for uphy internal clock scope
  use_imem_load_file: ''
  use_imem_load_file.arg: To take data and address info from package file. Otherwise by default aaaa is written on rams.
  vaux: ''
  vaux.arg: VAUXC/P and VCLAMP settings for fbiobist tests
  vddp: ''
  vddp.arg: VDDP setting for fbiobist tests
  vdect_Down_TH: ''
  vdect_Down_TH.arg: For VDECT verification purporse
  vdect_Up_TH: ''
  vdect_Up_TH.arg: For VDECT verification purporse
  vdect_enable_vdd_change: ''
  vdect_enable_vdd_change.arg: For VDECT verification purpose
  vend_id: 0
  verify_pex_ovrd: ''
  verify_pex_ovrd.arg: verified pex pll/pad ctl vals for override
  vidle_production_mode: 0
  vref_sel: ''
  vref_sel.arg: used in fbiobist
  wbr_injectX: 0
  wr_align_list: ''
  wr_align_list.arg: enables wr align override during fb iobsit iochar tests
  xtr_ip_broadcast_fast_scanin_default_pipes: ''
  xtr_ip_broadcast_fast_scanin_default_pipes.arg: Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
  xtr_ip_broadcast_fast_scanin_pipes: ''
  xtr_ip_broadcast_fast_scanin_pipes.arg: Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
  xtr_ip_control_slow_compensatory_default_pipes: ''
  xtr_ip_control_slow_compensatory_default_pipes.arg: Default slow compensatory pipes
  xtr_ip_control_slow_compensatory_pipes: ''
  xtr_ip_control_slow_compensatory_pipes.arg: Controlled using XTR_TAM_CTL/UJ_XTRControl_IDUCtrlPipeSel0, XTR_TAM_CTL/UJ_XTRControl_IDUCtrlPipeSel1
  xtr_ip_control_slow_default_pipes: ''
  xtr_ip_control_slow_default_pipes.arg: Slow Pipes added by Scan Flow between IDU partition and CODEC partitions
  xtr_ip_control_slow_pipes: ''
  xtr_ip_control_slow_pipes.arg: Slow Pipes added by Scan Flow between IDU partition and CODEC partitions
  xtr_ip_from_tam_top_fast_scanout_pipes: ''
  xtr_ip_from_tam_top_fast_scanout_pipes.arg: Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
  xtr_ip_misr_slow_pipes: ''
  xtr_ip_misr_slow_pipes.arg: Slow Pipes added by Scan Flow between partition on misr_daisy_scan_out path
  xtr_ip_tam_top_fast_scanin_pipes: ''
  xtr_ip_tam_top_fast_scanin_pipes.arg: Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
  xtr_ip_tam_top_fast_scanout_pipes: ''
  xtr_ip_tam_top_fast_scanout_pipes.arg: Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
  xtr_ip_to_tam_top_fast_scanin_pipes: ''
  xtr_ip_to_tam_top_fast_scanin_pipes.arg: Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
  xtr_link_fast_scanin_pipes: ''
  xtr_link_fast_scanin_pipes.arg: Scan Link Fast Pipes added in RTL, and available in noscan netlist
  xtr_link_fast_scanout_pipes: ''
  xtr_link_fast_scanout_pipes.arg: Scan Link Fast Pipes added in RTL, and available in noscan netlist
  xtr_proc_jtag_config_mtc_div_offset: ''
  xtr_proc_jtag_config_mtc_div_offset.arg: Offset between proc_clk_en and data being sent from MTC.
  xtr_proc_jtag_config_mtc_procClk_pipes: ''
  xtr_proc_jtag_config_mtc_procClk_pipes.arg: Number of pipe stages on proc_clk_en
  xtr_proc_jtag_config_mtc_rPipes: ''
  xtr_proc_jtag_config_mtc_rPipes.arg: Number of pipe stages from MTC to IP
  xtr_proc_jtag_config_mtc_scanin_dw: ''
  xtr_proc_jtag_config_mtc_scanin_dw.arg: Number of scanin double words (Rounded to the nearest multiple of 32).
  xtr_proc_jtag_config_mtc_scanout_dw: ''
  xtr_proc_jtag_config_mtc_scanout_dw.arg: Number of scanout double words (Rounded to the nearest mutliple of 32).
  xtr_proc_jtag_config_mtc_seFall2seRise: ''
  xtr_proc_jtag_config_mtc_seFall2seRise.arg: Number of cycles after SE Fall to SE rise (Capture)
  xtr_proc_jtag_config_mtc_seRise2shiftClkEn: ''
  xtr_proc_jtag_config_mtc_seRise2shiftClkEn.arg: Number of cycles after rising of SE to enable shift_clk_en
  xtr_proc_jtag_config_mtc_se_pipes: ''
  xtr_proc_jtag_config_mtc_se_pipes.arg: Number of pipe stages on Scan Enable
  xtr_proc_jtag_config_mtc_shiftClkEnFall2seFall: ''
  xtr_proc_jtag_config_mtc_shiftClkEnFall2seFall.arg: Number of cycles after falling of Shift_clk_en to Scan Enable=0
  xtr_proc_jtag_config_mtc_shiftClkEn_pipes: ''
  xtr_proc_jtag_config_mtc_shiftClkEn_pipes.arg: Number of pipe stages on shift_clk_en
  xtr_proc_jtag_config_mtc_wPipes: ''
  xtr_proc_jtag_config_mtc_wPipes.arg: Number of pipe stages from IP to MTC
  xtr_proc_jtag_config_mtc_wr_fifo_wr_limit: ''
  xtr_proc_jtag_config_mtc_wr_fifo_wr_limit.arg: Number of entries that can be written into MTC Write FIFO (in case a stall occurs).
  xtr_scan_in: ''
  xtr_scan_in.arg: 24, 18, 12, 6
  xtr_target_ip_list: ''
  xtr_target_ip_list.arg: list of IPs for which ufi reset should be deasserted. List the IPs whose XTR codec you want to enable here.
  xtr_ufi_selftest: 0
acv_config_key: __TOP__
(INFO:ATE_105) procedure 'ate_load_testConfig' execute time is: 1 secs
(INFO:AFU_057) In label 'DRY_RUN_INITIALIZATION' dump signature 'V0_0'
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_535) Cycle 0, set TCK multiple to 1.
Checking if custom power overrides are present from dir /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/jtagtest 
Sourcing ../jtag//custom_power_override_define.tn file
INFO: Adding pins to tn_shell with args: -addInAsIo -useNewGndFilter -onlyAddBalledPins ...
(WARN:VEC_784) pin GND appears to be a ground, but isn't defined in the die.xml voltages section
(WARN:VEC_784) pin syspll_agnd appears to be a ground, but isn't defined in the die.xml voltages section
(INFO:VEC_630A) Removing IO's not connected to balls
(INFO:VEC_630B)     removing pin ->erot_vdd0p8
(INFO:VEC_630B)     removing pin ->GND
(INFO:VEC_630B)     removing pin ->syspll_agnd
INFO: Entering ATE_padctl_initialization at cycle 0
(INFO:ATE_123) UPM status is NA
(WARN:ATE_144) UPM_SPEC map is missing in ../jtag/ATE_padctl_rtl.yml.
INFO: ATE_padctl_initialization is skipped due to command line option
INFO: Leaving ATE_padctl_initialization at cycle 0
No FUSE defined for this project
(INFO:VEC_308) Cycle 0, Pin "nvjtag_sel", WFC changes '0' -> '1'.
INFO: Current clock mode is JTAG_BYPASS
	INFO: clock ap1_qspi_clk mode BYPASS is running with default setting
	Warning: clock xtal_clk_dft mode REF is running with default setting
INFO: -noAtePinMap option specified in cmdline, skip pin table reading...
WARNING: dc level config file does not exist or is empty
INFO: By default, flow will apply custom_IOCM_spec_rtl.tn.
(INFO:VEC_308) Cycle 0, Pin "TB_IOCM_select_None_en", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_clock_mon_error", WFC changes '0' -> 'L'.
(INFO:VEC_308) Cycle 0, Pin "TB_clock_mon_error", WFC changes 'L' -> 'X'.
(INFO:VEC_564) TB_enable_fsdb_dump set_pin_property excluded_from_signature 1
(INFO:VEC_564) TB_enable_evcd_dump set_pin_property excluded_from_signature 1
(INFO:VEC_308) Cycle 0, Pin "TB_tck_freq_5", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_tck_freq_8", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_tck_freq_13", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_tck_freq_15", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_tck_freq_16", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_tck_freq_17", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_tck_freq_18", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_tck_mult_0", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_package_mid", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "jtag_trst_", WFC changes '1' -> '0'.
(INFO:AFU_033) rename is used in namespace '::struct::tree' - rename ::struct::tree_tcl ::struct::tree.
(INFO:AFU_033) rename is used in namespace '::struct::tree' - rename ::struct::tree::prune_tcl ::struct::tree::prune.
INFO: use ftm clock 'ap1_qspi_clk' with period '2000' to set reference ftm base clock
FUSE INFO : Setting kfuse fuse_size to 192 32 
INFO: dbg find fuse_name 
(INFO:ATE_168) skip_ip_port_check tn arg: all
(INFO:ATE_168) ip_port_check_severity tn arg: ERROR
(INFO:ATE_168) skip all ip fixed port check
(INFO:ATE_168) skip_ip_clock_check: all
(INFO:ATE_168) skip all ip clock port check
INFO: FSDB Dump enabled
(INFO:VEC_308) Cycle 0, Pin "TB_enable_fsdb_dump", WFC changes '0' -> '1'.
INFO: found preamble procedure "::test_preamble_procedure", executing before reset_tap call...
globalize_user_custom_arg: Info: Analyse -verilog
globalize_user_custom_arg: Info: Analyse -rtl
globalize_user_custom_arg: Info: Analyse -tn_port
globalize_user_custom_arg: Info: Analyse -jtag_bypass
globalize_user_custom_arg: Info: Analyse -test
globalize_user_custom_arg: Info: Analyse -verilog
globalize_user_custom_arg: Info: Analyse -rtl
globalize_user_custom_arg: Info: Analyse -no_autosync_check
globalize_user_custom_arg: Info: Analyse -skip_ip_port_check
globalize_user_custom_arg: Info: Analyse -skip_ATE_padctl_init
globalize_user_custom_arg: Info: Analyse -low_1687_opt
globalize_user_custom_arg: Info: Analyse -dump_fsdb
globalize_user_custom_arg: Info: Analyse -fuse_valid_force
globalize_user_custom_arg: Info: Analyse -skip_ate_tree_label_check
globalize_user_custom_arg: Info: Analyse -no_auto_dry
globalize_user_custom_arg: Info: Analyse -max_tag_length
globalize_user_custom_arg: Info: Analyse -noAtePinMap
globalize_user_custom_arg: Info: Analyse -jtag_freq
02/06/2023 00:32:48==============@cycle 0 ENTER procedure: ::test_preamble_procedure==============
test_name is: jtagtest.j2h
subtest_name is: SYS
design_type is: rtl
design_scope is: FULLCHIP
clock_mode is : jtag_bypass
sub_clock_mode is : 
init modes: ssn_extest 0 extest 0 testclk_trigger 0 ssn_intest 0 intest 0 serdesclk_trigger 0 fabric_pex 0 stuckat 0 ftm 0
sub_modes is: 
ATE_config = 
#######################INFO:PRINT MAP testConfig###########################
 ATE_FLOW_CONTROL (MAP)
	 ATE_PADCTL_YML - ../jtag/ATE_padctl_rtl.yml
 CLOCK_MODES (MAP)
	 TBD (VECTOR) - 
	 bypass (VECTOR) - BYPASS_MODE_SERDESCLOCK BYPASS_MODE_TESTCLOCK p0 serdes mbist ram_access_req STA_BYPASS_MODE_SERDESCLOCK STA_INTEST_SSNCLOCK
	 jtag_bypass (VECTOR) - jtag_mode
	 none (VECTOR) - BYPASS_MODE_SERDESCLOCK BYPASS_MODE_TESTCLOCK none GDDR5_5G GDDR5_4G SDDR4_1p4G SDDR4_1p6G
	 pll (VECTOR) - FTM_BYPASS_MODE_SERDESCLOCK FTM_BYPASS_MODE_TESTCLOCK FTM_BYPASS_MODE_TESTCLOCK_1X FTM_BYPASS_MODE_TESTCLOCK_2X TAM_EXTEST_FTM_SERDES nafll_Ftm ISM_CPM p0 ist BYPASS_MODE_ISTCLOCK pll_htol vco_spec_maxp vco_spec_minm p8 p5 HBM2E hbm100 hbm1600 hbm400 GDDR6_3p5G GDDR5_4G GDDR5_4p5G GDDR6_5G GDDR6_5p25G GDDR6_1G GDDR6_p5G GDDR6_5p5G GDDR6_6G GDDR6_6p5G GDDR6_7G GDDR6_8G GDDR6_9G SDDR4_p75G SDDR4_p81G GDDR6_2G GDDR6_p75G GDDR6_p405G GDDR6_2G GDDR6_2p25G FB_HTOL_60M FB_HTOL_40M FB_HTOL_p2G cml eng_1 eng_2 pexGen2 fbClk1333 pexGen3 pexGen4 pexGen5 fbClk1066 pexGen1 jtag_goodn dfd scandebug isd_mode ftm_clip stop_on_evnt check_clock_stop force_pmm_event cg_enable skip_padcal pcie_scan_debug ack_check tmds_225 tmds_162 tmds_342 lvds_135 lvds_162 dclk_297 dclk_162 dclk_270 dclk_diff_297 dclk_diff_162 dclk_diff_270 pclk_297 pclk_342 pclk_diff_297 pclk_diff_342 dclk_diff_297_lvds_135 sequential mbist slow nvlink_iobist nvlink_50g nvlink_28p125g nvlink_25p78125g nvlink_25g nvlink_32g nvlink_40g nvlink_pam4_53g nvlink_pam4_100g nvlink_8g nvlink_16g c2c_40g P0 ram_access_req ist_clk sppll_100 vpll_170 vpll_85 vpll_125 vpll_250 vpll_340 vpll_300 sppll_100 setup_tags setup_lfa custom_setup_reset custom_setup_clock custom_setup_chipctl setup_top_constraints
 CURRENT_TEST (MAP)
	 ATE_padctl_prerun - 0
	 CLOCK_CONFIG (MAP)
		 jtag_bypass (VECTOR) - 
		 pll (VECTOR) - p0
	 CURRENT_SUBTEST (MAP)
		 TESTAPI_PROPS (MAP)
			 dc_level_ctrl (MAP)
				 flag_strict_jtag_setting - 0
				 sel_dc_level_mode - flow_control
			 execution_ctrl (MAP)
				 ATE_padctl_init_behavior - flow_control
				 chiplet_flow_certified - 0
				 default_tck_multiple - 1
				 description - Please add description through test API property
				 dft_mode - 
				 global_eot_behavior - flow_control
				 global_init_behavior - skip_init
				 htol_pad_init_mode - htol
				 ieee_1149_compliance - none
				 ip_flow_certified - 0
				 nv_jtag_mode_certified - 0
				 pattern_auditor - 0
				 preamble_behavior - flow_control
				 primary_93kPort - 
				 subtest_eot_behavior - flow_control
				 subtest_init_behavior - flow_control
				 test_eot_behavior - flow_control
				 test_features - secSHA2 noUphyPD J2H
				 test_init_behavior - flow_control
				 test_type - 
				 tier - 2
			 test_mode_ctrl (MAP)
				 sel_test_mode - mode_UNSET
			 timing_ctrl (MAP)
				 sel_timing_block - 
		 TESTSCRIPT_DEFINED_ARGS (MAP)
			 ATE_config - 
			 IOCM - 
			 LB_config - 
			 LwATE_tot - 
			 ate_shell_debug - 
			 ate_shell_mode - 
			 check_FTC_config - 
			 check_vector_length - 
			 chiplet - 0
			 chiplet_name - 
			 clock_duty - 0.5
			 common_mode - 
			 compile_log - 
			 create_custom_port_pattern - 
			 custom_ioctl_mode - 
			 cycle_estimate - 
			 daemon_options - 
			 debug_level - 
			 debug_tag_config - 
			 default_tck_multiple - 01
			 dft_mode - 
			 dfttracker_config - 
			 direct_force_mode - USER_CONTROL
			 disable_vec_runlog - 0
			 dry_run_mode - 0
			 dump_FTC_config - 
			 dump_ate_pad_config - 0
			 dump_evcd - 0
			 dump_fsdb - 1
			 dump_hier_reg_fstate - 
			 dump_reg_fstate - 
			 dump_shift_dr_mask - 0
			 dump_stil_setup - 0
			 dump_stil_setup_filename - 
			 dump_used_test_config - 0
			 dump_verse_sequence - 
			 dvs - 0
			 enable_custom_tb - 0
			 enable_fail_log_gen - 0
			 end_label - 
			 err_limit - 10000
			 fail_log_config - 
			 fault_sim - 0
			 flat - 0
			 gen_clock_monitor_report - 
			 gen_debug_pattern - 0
			 gen_parallel_load_vec - 0
			 init_only - 0
			 invoke_ATE - 
			 io_intf - 
			 ip_port_check_severity - ERROR
			 jtag_bypass - 1
			 jtag_freq - 500
			 list_clocks - 0
			 loose_func_level - 1
			 max_tag_length - 5000
			 min_repeat_cnt - 
			 noAtePinMap - 1
			 no_auto_dry - 1
			 no_autosync_check - 1
			 no_compact_stil - 0
			 no_dclevel - 0
			 no_dotting - 0
			 no_init - 0
			 nvjtag - 0
			 pack_log_name - 
			 parallel_load - user_control
			 phaseId - 0
			 pkg - 
			 pli_timeout - 86400
			 pll - 0
			 prog_pwrdwn_htol - 0
			 recordFailedTags - 
			 recordSocket - 
			 remove_vec_tag - 0
			 report_cycle_estimate - 0
			 rtl - 1
			 run_shmoo - 
			 save_and_continue - 0
			 save_and_stop - 0
			 save_sim_image - 
			 save_vcs - 
			 shell - 
			 single_controller_per_shift - 0
			 skip_ATE_padctl_init - 1
			 skip_USS - 0
			 skip_acv_calculation - 0
			 skip_ate_tree_label_check - 1
			 skip_ateshell_pin_check - 0
			 skip_branch_release_check - 0
			 skip_clk_monitor_checker - 0
			 skip_ip_clock_check - all
			 skip_ip_port_check - all
			 spec_info - 
			 spec_name - 
			 spf_always_display_signals - 
			 spf_enable_loop - 0
			 spf_macro_name - test_setup
			 spf_mask_signals - 
			 spf_output_compares - 0
			 split_uhcdps - 1
			 start_label - 
			 stil_trial - 0
			 stub_mode - 
			 sub_clock_mode - 
			 sub_mode - 
			 test - SYS
			 test_type - 
			 timing_constraints - 
			 tn_port - /tmp/atesim_rupingx_1675672301_5500
			 use_custom_clock_def - 
			 use_local_family_atelib - 0
			 use_local_std_atelib - 0
			 use_tester_timing - 0
			 v93k - 0
			 vcs_log - 
			 vec - 0
			 vec_file - 
			 vec_type - Agilent
			 verbose - 0
			 verilog - 1
			 x_factor - 1
			 x_mode_padding_cycle - 
		 name - SYS
		 occ_mode - 0
		 sub_modes - 
	 INIT_SEQUENCES (MAP)
		 DEFAULT (VECTOR) - main_init ::ATE::AteFlowUtils::verse_exec
	 PACKAGES (VECTOR) - {jtag_tasks 1.1} {j2h 5.0} {jtagtest_tasks 2.0} {AteCustomUtils 1.0} {AteChipctlUtils 1.0}
	 clock_mode - jtag_bypass
	 design_scope - FULLCHIP
	 design_type - rtl
	 die_obj - (Die*)0x2571940
	 dry_run_mode - 0
	 fuse_name - 
	 name - jtagtest.j2h
	 nv_jtag_mode - 0
	 package_obj - (Package*)0x24f9180
	 purpose - verilog
	 relative_path (MAP)
		 ate2jtag - jtag/
		 jtag2ate - ../
		 test2jtag - ../jtag/
	 resume_mode - 0
	 save_vcs - 0
	 save_vcs_file - 
	 selected_ate_config - 
	 selected_package - package_mid
	 vec_type - Agilent
	 vector_file - j2h_SYS_rtl_jtag_bypass
 CUSTOM_IOCTL_MODE (MAP)
	 ATE_FUNC (MAP)
		 DC_LEVEL (VECTOR) - {Config MAP} {Config MAP}
		 PAD_PROGRAM (VECTOR) - {Config MAP} {Config MAP}
	 FB_HTOL (MAP)
		 DC_LEVEL (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
		 PAD_PROGRAM (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
	 FB_VM1P2 (MAP)
		 DC_LEVEL (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
		 PAD_PROGRAM (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
	 FB_VM1P5 (MAP)
		 DC_LEVEL (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
		 PAD_PROGRAM (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
	 FB_VM1P35 (MAP)
		 DC_LEVEL (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
		 PAD_PROGRAM (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
 DEFAULT_IOCTL_MODES (MAP)
	 DEFAULT (MAP)
		 ATE_BOUNDARY (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP}
		 ATE_FUNC (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP}
		 ATE_HTOL (VECTOR) - {Config MAP}
		 ATE_PWRDWN (VECTOR) - {Config MAP}
		 ATE_TM (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP}
 EOT_SEQUENCES (MAP)
	 TBD (VECTOR) - 
	 bypass - 
	 jtag_bypass - 
	 none - 
	 pll - 
 FlowReserved (MAP)
	 dummy_pin_table_mode - 0
 INIT_SEQUENCES (MAP)
	 TBD (VECTOR) - 
	 bypass (VECTOR) - ::ATE::AteFlowUtils::exec_all_ip_init_wrapper setup_lfa main_init
	 jtag_bypass (VECTOR) - ::ATE::AteFlowUtils::exec_all_ip_init_wrapper main_init setup_lfa
	 none - 
	 pll (VECTOR) - ::ATE::AteFlowUtils::exec_all_ip_init_wrapper setup_lfa main_init
 MISS_UPM_PADS (VECTOR) - BDGPIOLTL_AFCT6M21L_VD121812NC SBD_TXRX_AMBR90M21L GPHY_TX_CMBR90M21L180P70B BDGPIOLTLOD_AFCT6M21L_VD121812NC GPHY_RX_CMBR90M21L180P70B HBM_U6_IOX128_A HBM_U6_TEST_A UPHYDS_PLL1DS6_H5MBM21L180P70B SCB_C2C_U1_AR90 HBM_U6_IOX64_A PLL40G_HBM_APESD_A1M21LT6 UPHYDS_PLL1DS12_JMBR90M21L180P70B PLL32G_C2C_APESD_A1R90M21LT6 BIRSTHD_AFCT6M21L_VD121812 NBSDMEM_TRIM_IFCR90T6M21L BIRST_AFCT6M21L_VD121812 OSCI27_CFCT6M21L_VD121212 UPHYDS_PLL1DS24_JMBR90M21L180P70B
 PATH_REPL_TABLE (VECTOR) - /home/nvtools/engr/2023/02/05_04_06_04 <NVDEV> /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01_ate_api <TN_NVDEV_ATE_API>
 SIM_ENV (MAP)
	 VCS (MAP)
		 DENALI - /home/tools/cadence/vipcat_3psi_11.30-s044-24-10-2016/tools.lnx86/denali_64bit
		 GCC_PATH - /home/utils/gcc-9.3.0-binutils-2.33.1
		 IES_HOME - /home/tools/cadence/INCISIV12.20.009
		 KDB - 1
		 ROCKETSIM_HOME - /home/tools/rocketick/rocketsim-1.2.6.026.n.017
		 VCS_HOME - /home/tools/vcs/2022.06-SP1
		 VERDI_HOME - /home/tools/debussy/verdi3_2022.06-SP1
 SPEC_ARG (MAP)
	 ml_strap (MAP)
		 DBVALUE - 56'h4c0002
		 PORTLIST (VECTOR) - a b c d e f g h
		 STRAPDBPORT (VECTOR) - {Gpio[12]} {Gpio[1]} {Gpio[0]}
		 STRAPPIN (VECTOR) - {strap[3]} {strap[2]} rom_sclk {strap[1]} Rom_so {strap[0]} {strap[4]} Rom_si
	 tmds (MAP)
		 ref_sor0 - DP_LVDS_DUAL_2PLL_BFC170P89B
		 ref_sor1 - DP_SINGLE_D3FCR90170P89B
		 ref_sor2 - DP_SINGLE_D3FCR90170P89B
		 ref_sor3 - DP_DUAL_2PLL_BFC200P116B
 USER_CUSTOM_ARGS (MAP)
	 1500_reset - 0
	 ATERM - 
	 ATERM.arg - specify the different termination value for different usb iobist patterns
	 ATPG_FTM_CM0 - 0
	 ATPG_FTM_CM1 - 0
	 ATPG_FTM_CM2 - 0
	 BKV - 0
	 BShValue - 
	 BShValue.arg - Barrelshift value for fbiobist tests in strobe mode
	 DUT_sense - 
	 DUT_sense.arg - if set "DUT_sense  1", will program DUT sense programming
	 EMU_mode - 
	 EMU_mode.arg - To change programming of mbist for emulation setup
	 FCV_sim_only_ftm - 
	 FCV_sim_only_ftm.arg - 1 dummy programming for FCV sim only
	 FCV_sim_only_mbist - 
	 FCV_sim_only_mbist.arg - 1 dummy programming for FCV mbist sim only
	 FCV_sim_only_sa - 
	 FCV_sim_only_sa.arg - 1 dummy programming for FCV sim only
	 HS_CUR_LVL - 
	 HS_CUR_LVL.arg - specify the different current value for different usb iobist patterns
	 Jtag2AxiEn - 0
	 ObsBusDebug - 0
	 RPD_CFG - 
	 RPD_CFG.arg - specify the different RPD_CFG for usb2 tests.
	 RPD_CTRL - 
	 RPD_CTRL.arg - specify the different pull down value for different usb iobist patterns
	 RPU_CFG - 
	 RPU_CFG.arg - specify the different RPU_CFG for usb2 tests
	 SQUELCH - 
	 SQUELCH.arg - specify the SQUELCH for usb2 pads
	 SerdesSelfTest_Init - 0
	 TESTMUXA - 
	 TESTMUXA.arg - Argument to select output voltage(pllA) on the VCM pin of the dp_dual pad
	 TESTMUXB - 
	 TESTMUXB.arg - Argument to select output voltage(pllB) on the VCM pin of the dp_dual pad
	 VDD_internal - 
	 VDD_internal.arg - For POD verification purporse
	 VT_sim_runtime_opt_only - 0
	 ac_char_split - 
	 ac_char_split.arg - fb ac char support
	 adc_coarse_gain - 
	 adc_coarse_gain.arg - used to specify coarse gain value of NAFLL ADC.
	 adc_coarse_offset - 
	 adc_coarse_offset.arg - used to specify coarse offset value of NAFLL ADC.
	 adc_coarse_vcm - 
	 adc_coarse_vcm.arg - used to specify coarse vcm value of ISENSE ADC.
	 adc_cvdd_sense - 
	 adc_cvdd_sense.arg - used to specify cvdd_sense value of NAFLL/ISENSE ADCs.
	 adc_dout - 
	 adc_dout.arg - used to specify dout data of NAFLL ADC.
	 adc_gain - 
	 adc_gain.arg - used to specify gain value of NAFLL ADC.
	 adc_gain_error - 
	 adc_gain_error.arg - used to specify gain error value of NAFLL/ISENSE ADCs.
	 adc_lsb_sel - 
	 adc_lsb_sel.arg - used to specify lsb_sel value of NAFLL ADC.
	 adc_nvdd - 
	 adc_nvdd.arg - used to specify input voltage of NAFLL ADC.
	 adc_offset - 
	 adc_offset.arg - used to specify offset value of NAFLL ADC.
	 adc_vcm - 
	 adc_vcm.arg - used to specify vcm value of ISENSE ADC
	 adc_vcm_cal - 
	 adc_vcm_cal.arg - used to specify vcm_cal value of ISENSE ADC.
	 adc_vcm_error - 
	 adc_vcm_error.arg - used to specify vcm error value of ISENSE ADC.
	 adc_vinm_pi - 
	 adc_vinm_pi.arg - used to specify VINM value of ISENSE ADC.
	 adc_vinp_int_error - 
	 adc_vinp_int_error.arg - used to specify vinp_int value of ISENSE ADC.
	 adc_vinp_pi - 
	 adc_vinp_pi.arg - used to specify VINP value of ISENSE ADC.
	 adc_vref_int - 
	 adc_vref_int.arg - used to specify vref_int value of NAFLL_ADC/ISENSE ADCs.
	 add_init_fbio_pwr_on - 0
	 ai_dbgRun - 
	 ai_dbgRun.arg - apply debug run of analog and ism tests. Waive some critical errors for temporary.
	 ai_regexp - 
	 ai_regexp.arg - regular expression used to control which components should be targeted easily for ANALOG/ISM tests.
	 align_cmd - 
	 align_cmd.arg - used in fbiobist
	 align_data - 
	 align_data.arg - used in fbiobist
	 all_clk - 0
	 all_fbp_rpg_enable - 0
	 all_fll - 0
	 all_gpc_rpg_enable - 0
	 all_pll - 0
	 all_scan_debug_chain - 0
	 all_top_fs - 
	 all_top_fs.arg - 1 to program all top_fs bits to 1 (fs clamps and redundant ports). 0 to not program any TOP_FS bits. 2 to program only FS clamp bits to 1
	 all_tpc_rpg_enable - 0
	 assertion_off - 0
	 bist_tag_debug - 0
	 bypass_cdc_macro - 0
	 bypass_display_plls - 0
	 cap_stagger - 0
	 capture_buf_1 - 0
	 capture_count - 
	 capture_count.arg - capture counter value in internal se mode
	 cdc_prgm - 0
	 cell_type - 
	 cell_type.arg - ISM_MINI ROSC_COMP VNSENSE TSOSC ROSC_BIN_METAL ROSC_BIN ALL BIN_COMP_BIN_METAL
	 change_periodic_eq_time_to_100us - 0
	 channel - 
	 channel.arg - channel for fb hbm iobist tests
	 channel_list - 
	 channel_list.arg - channel selection for fbiobist tests
	 check_procedure - 
	 check_procedure.arg - this argument is used to check procedure when "check_procedure==1"
	 chipletId_iobist - 
	 chipletId_iobist.arg - This is the cluster id which needs to be provided for which chiplet you want to run the test
	 chiplet_id_bit - 
	 chiplet_id_bit.arg - chiplet id bit need to set 1
	 chiplet_inst - 
	 chiplet_inst.arg - with this option , ruuse will call ip proc by chiplet_inst
	 chiplet_string - 
	 chiplet_string.arg - chiplet names
	 clk_force - 0
	 clk_mux_verif - 0
	 clk_pbuf - 
	 clk_pbuf.arg - override pattern for rdqs lanes
	 clock_bypass_tests_use_fixed_freq - 0
	 clock_div - 
	 clock_div.arg - clock division parameter for iobist/iochar clock type tests
	 comp_char - 
	 comp_char.arg - comp pad calibration for FB
	 concurrent - 0
	 cpm_corelation - 
	 cpm_corelation.arg - Selected between Zero MAX MIN for ISM_CPM ISM_CPM_FAIL_PATH_FREQ
	 cporft - 
	 cporft.arg - select CP or FT pattern for HBM IOBIST
	 cr_security - 0
	 cr_unlock - 0
	 ctsroot_cov - 
	 ctsroot_cov.arg - 1 to enable the toggle of the tmc2clk_ctsroot_disable_clk_gating to enhance the coverage
	 data_type - 
	 data_type.arg - select data or command for fb iobist
	 dbg_bus_chiplet_name - 
	 dbg_bus_chiplet_name.arg - chiplet name for which ist debug bus need to enable
	 dbg_bus_group - 
	 dbg_bus_group.arg - which group of the dbg bus need to observe
	 dc_test - 
	 dc_test.arg - select specific dc test for fb interface
	 debug_port_prog - 
	 debug_port_prog.arg - enable ftm_debug_port programming
	 debug_port_program - 0
	 debug_tag - 0
	 dft_switch_force_release - 0
	 dft_switch_force_value - 
	 dft_switch_force_value.arg - 0 or 1 or x or z the desired value to force onto the DFT switch force-release list (default x).
	 disable_bscan_sample_hold - 
	 disable_bscan_sample_hold.arg - 1 to disable bscan and sample hold programming. default is to enable
	 disable_chiplet_list - 
	 disable_chiplet_list.arg - 
	 disable_dieobj - 0
	 disable_fan_pwm - 
	 disable_fan_pwm.arg - 1 to disable fan pwm through minitmc programming
	 disable_gate_priv_signals - 0
	 disable_gpc_all_lsclamps - 0
	 disable_lpc_glpc - 
	 disable_lpc_glpc.arg - 1 to disable lpc/glpc setting
	 disable_pll - 
	 disable_pll.arg - list the plls name you want to disable, it will override what we have for enable_pll
	 disable_rr_group - 0
	 disable_skip_repair_load - 0
	 disp_pat_type - 
	 disp_pat_type.arg - sim or ate
	 display_manual_override - 0
	 display_pads_parallel_iobist_programming - 0
	 dp_cmode - 0
	 dram_edge_mode - 0
	 draw_acv_metrics - 0
	 dump_fbp - 0
	 dump_testConfig_yml - 
	 dump_testConfig_yml.arg - dump acv clock config data to specified file in yml format, and exit
	 dump_top - 0
	 dvfs_mode - 
	 dvfs_mode.arg - define gpcpll dvfs test mode
	 edge_mode - 
	 edge_mode.arg - user define edge_mode that will be run
	 emission - 0
	 en_bc - 0
	 en_dft_pgclamp - 0
	 en_func_lsclamp - 0
	 en_gpc_all_lsclamps - 0
	 en_lsclamp - 0
	 en_pgclamp - 0
	 en_ram_assist - 0
	 en_sleep_en_pgclamp - 0
	 en_sram_pgclamp - 0
	 enable_all_scandebug_chain - 0
	 enable_atpg_EOT - 0
	 enable_bscan_sample_hold - 
	 enable_bscan_sample_hold.arg - 1 to enable sample hold of A and EN for all IOs in Padlets
	 enable_cal_master - 0
	 enable_check_ftm_engine_func_clock - 0
	 enable_chiplet_list - 
	 enable_chiplet_list.arg - list the chiplet(instance) name you don't want to bypass
	 enable_ddll_training - 0
	 enable_debug_bus_all - 
	 enable_debug_bus_all.arg - 1 to enable debug bus GPIO
	 enable_debug_bus_obs - 
	 enable_debug_bus_obs.arg - enable debug bus for MATHS
	 enable_debug_bus_pin_list - 
	 enable_debug_bus_pin_list.arg - pin list of specific Gpio pads for debug bus
	 enable_debug_bus_selection - 
	 enable_debug_bus_selection.arg - 1 to enable debug bus MUX
	 enable_debug_bus_thru_bcell - 
	 enable_debug_bus_thru_bcell.arg - 1 to enable debug bus through Boundary Scan Cell
	 enable_dp - 0
	 enable_fll - 
	 enable_fll.arg - list the flls name you want to enable
	 enable_g0_0_all_lsclamps - 0
	 enable_g0_0_dft_lsclamps - 0
	 enable_g0_1_all_lsclamps - 0
	 enable_g0_1_dft_lsclamps - 0
	 enable_g0_2_all_lsclamps - 0
	 enable_g0_2_dft_lsclamps - 0
	 enable_g0_3_all_lsclamps - 0
	 enable_g0_3_dft_lsclamps - 0
	 enable_g0_4_all_lsclamps - 0
	 enable_g0_4_dft_lsclamps - 0
	 enable_g0_5_all_lsclamps - 0
	 enable_g0_5_dft_lsclamps - 0
	 enable_g0_6_all_lsclamps - 0
	 enable_g0_6_dft_lsclamps - 0
	 enable_g0_7_all_lsclamps - 0
	 enable_g0_7_dft_lsclamps - 0
	 enable_gate_priv_signals - 0
	 enable_glitch_check - 0
	 enable_gpc_func_lsclamps - 0
	 enable_gphy - 0
	 enable_ip - 
	 enable_ip.arg - list the ip which you want to check in XTR
	 enable_maths_scope - 0
	 enable_nafll - 0
	 enable_nmeas_during_ftm - 0
	 enable_nvhs_cluster_body - 0
	 enable_nvl_uphy - 0
	 enable_obs_clk_ftm - 
	 enable_obs_clk_ftm.arg - 1 to observe clock at port level.
	 enable_obs_fast_step_wide_en - 
	 enable_obs_fast_step_wide_en.arg - 1 to observe fast_step_wide_en.
	 enable_obs_scan_en_ftm - 
	 enable_obs_scan_en_ftm.arg - 1 to enable the scan observation on pad in FTM mode
	 enable_obs_scan_en_sa - 
	 enable_obs_scan_en_sa.arg - 1 to enable the scan observation on pad in SA mode
	 enable_onehot - 0
	 enable_pex_cluster_body - 0
	 enable_pex_uphy - 0
	 enable_pll - 
	 enable_pll.arg - list the plls name you want to enable
	 enable_pll_force - 
	 enable_pll_force.arg - used for pll force
	 enable_sample_hold_flush_seq - 
	 enable_sample_hold_flush_seq.arg - 1 to enable the workaround sample & hold flush feature
	 enable_sample_hold_or_bscan - 
	 enable_sample_hold_or_bscan.arg - 1 to enable sample hold feature. default is bscan
	 enable_scan_debug - 
	 enable_scan_debug.arg - list of scan debug chain
	 enable_scandebug_chain - 0
	 enable_scandebug_chain_list - 
	 enable_scandebug_chain_list.arg - list of scan debug chain
	 enable_second_fuse_load - 0
	 enable_t0_level_uphy - 0
	 enable_uphy_internal_scope - 0
	 enable_usb_uphy - 0
	 eom_kill_retrain - 
	 eom_kill_retrain.arg - args to kill retrain enable in eom sequence.
	 eom_waittime - 
	 eom_waittime.arg - args to add waittime from command line in us.Min 1 jtag cycle.If arg is null, it assumes 200us
	 ext - 
	 ext.arg - setting for fbiobist externalloopback tests
	 extra_disable_event_list - 
	 extra_disable_event_list.arg - define fro extra_disable_event_list
	 fabric_mode_value - 
	 fabric_mode_value.arg - fabric mode value to generate patterns
	 fast_sim_mode - 0
	 fb_chiplet - 
	 fb_chiplet.arg - for running chiplet specific instances
	 fb_hbm - 
	 fb_hbm.arg - fb_hbm iobist specific custom arguments
	 fom_mode - 
	 fom_mode.arg - args to program different fom_modes ARG should be in the below format. STRING.fom_mode.nblks.nerrs
	 force_dp - 0
	 force_fuse_idle - 0
	 force_nvl_uphy - 0
	 force_pex_uphy - 0
	 force_pll - 0
	 force_uphy - 0
	 force_usb_uphy - 0
	 freerunning_serdes_clock - 0
	 fs_en - 
	 fs_en.arg - Floor sweep enable for fbiobist
	 fs_rpg_enable - 0
	 fs_top_up - 
	 fs_top_up.arg - fs top up argument
	 fs_top_up_init - 0
	 ftm_dummy_cycle - 
	 ftm_dummy_cycle.arg - number of anticipated ATPG pattern cycles between scan_en negedge to the first testclk capture pulse edge. Default 10
	 ftm_mode - 
	 ftm_mode.arg - Default dynamic_ftm. Choose from dynamic_ftm, hybrid_occ, occ
	 ftm_phase_length_override - 
	 ftm_phase_length_override.arg - specify pairs of <chiplet_inst>.<field> <value>
	 ftm_phase_override - 
	 ftm_phase_override.arg - specify pairs of <chiplet_inst>.<field> <value>
	 ftm_sequential - 0
	 ftm_stagger_us - 
	 ftm_stagger_us.arg - FTM staggering time between each gpc in microseconds
	 full_chip - 0
	 fuse_reset - 0
	 fuse_valid_force - 1
	 gen2_wide_mode - 0
	 gen_mode - 
	 gen_mode.arg - PCIE clock run in different gen modes you specify , default run gen3
	 gpc_fs_sku - 
	 gpc_fs_sku.arg - enable GPC FS sku. Should be used for only TAM.
	 gpc_stagger_yaml - 
	 gpc_stagger_yaml.arg - YAML for broadcast GPC partition stagger config
	 gr_rpg_enable - 0
	 half_fbp_reverse_rpg_enable - 0
	 half_fbp_rpg_enable - 0
	 half_gpc_rpg_enable - 0
	 half_link_pm - 0
	 half_tpc_rpg_enable - 0
	 hbm_channel - 
	 hbm_channel.arg - channel for fb hbm iobist tests
	 hbm_mode - 
	 hbm_mode.arg - MATHS ATE to select HBM2E or HBM3
	 host_reset - 0
	 host_reset_1500 - 0
	 hostclk_div2 - 0
	 htol_vauxc_1p05 - 
	 htol_vauxc_1p05.arg - htol vauxc setting for fb
	 hybrid_SFM - 
	 hybrid_SFM.arg - 1 trimbcast programming for single flop mode gate sims
	 ignore_vco_spec - 
	 ignore_vco_spec.arg - list of PLL instance names where you want ACV to dynamically extend PLL min/max limits as necessary from their frequency targets.
	 imem_file - 
	 imem_file.arg - To provide package file for imem loading
	 init_body_split - 
	 init_body_split.arg - init body split for htol
	 instance - 
	 instance.arg - used in fbiobist tests
	 instance_list - 
	 instance_list.arg - instance setting for fbiobist tests
	 interp_sweep - 0
	 involve_intertest_seq - 0
	 io_program_mode_sel - 
	 io_program_mode_sel.arg - used for scan io prgm select
	 iobist_fsim - 0
	 iobist_lanewise - 
	 iobist_lanewise.arg - Provide info on lanewise patterns for iobist
	 iobist_user_args - 
	 iobist_user_args.arg - to use user args for mbist
	 iodfx_over_maths - 0
	 ip_list - 
	 ip_list.arg - list of IPs to be programmed
	 isense_for_tu117 - 
	 isense_for_tu117.arg - switch from tu117/tu117 for isense adc.
	 ism_analog_ip_level - 
	 ism_analog_ip_level.arg - flag to tell it is verified in IP level for ISM and analog tests.
	 ism_analog_output_gen - 
	 ism_analog_output_gen.arg - switch used to specify if generate output files or not for ISM/ANALOG tests.
	 ism_parallel_load - 
	 ism_parallel_load.arg - used to specify if simulation run with parallel load feature.
	 ist_lbist_1chain - 0
	 ist_lbist_6chain - 0
	 ist_mode - 0
	 jtag2xve_reset_override - 0
	 jtag_broadcast_client_iobist - 
	 jtag_broadcast_client_iobist.arg - To set broadcast mode or not
	 jtag_goodn - 0
	 keep_byp - 0
	 l2_rpg_enable - 0
	 lane - 
	 lane.arg - trim selection for fbiobist tests
	 lane_list - 
	 lane_list.arg - trim selection for fbiobist tests
	 leakage_pin - 
	 leakage_pin.arg - enables a specific pin per brick for leakage measurements
	 link_scan_mode - 
	 link_scan_mode.arg - tell link scan mode
	 loadadj_dp - 
	 loadadj_dp.arg - program LOADADJ values
	 local_TP - 
	 local_TP.arg - Parsing local test plan for ISM/ANALOG tests.
	 local_ftm_mode - 
	 local_ftm_mode.arg - if 1,use local_ftm
	 low_1687_opt - 1
	 lpc_prog_disable - 0
	 mask_drv_amp_electrical_parametrs - 0
	 mask_electrical_parametrs - 0
	 math_j2h - 0
	 maths_ate_skip_upm - 0
	 maths_init - 0
	 maths_scope_domain - 
	 maths_scope_domain.arg - this is to tell which clock domain for maths clock scope. usually not needed as MAS could change the selection by TAG, but in case MAS was not working, and is only for debug
	 maths_specific_reset_init - 0
	 maths_specific_ssn_init - 0
	 mbist_flat_mode - 
	 mbist_flat_mode.arg - By default 0 for rtl verif, 1 for flat-verif and production images
	 mbist_un_init - 0
	 mbist_user_args - 
	 mbist_user_args.arg - to use user args for mbist
	 monitor - 0
	 ms_rppg_enable - 0
	 ms_rppg_only_enable - 0
	 nafll - 0
	 nafll_as_clk_src - 0
	 nv_jtag_mode - 0
	 nvl_link - 
	 nvl_link.arg - nvlink instance to be enabled
	 nvl_rx_clk_select - 
	 nvl_rx_clk_select.arg - select rx clk source valid options are l0_rx, l3_rx and lx_tx
	 nvlink_fast_phy - 
	 nvlink_fast_phy.arg - arg to use fast phy handshakes for speedup of simulation.
	 nvlink_invert_data - 
	 nvlink_invert_data.arg - arg to invert the tx data as inverted by external loopback on loadboard.
	 nvlink_refsel - 
	 nvlink_refsel.arg - arg to choose refclk freq for nvlink
	 nvlink_setting - 
	 nvlink_setting.arg - arg to choose nvlink programmibng setting for different patterns No value means default setting.
	 nvlink_sm - 
	 nvlink_sm.arg - arg to choose statemachine OR jtagsequence for nvlink
	 nvlink_use_j2h - 
	 nvlink_use_j2h.arg - arg to use j2h instead of j2pri in nvlink.
	 nvlink_vref - 
	 nvlink_vref.arg - arg to choose clock /analog voltage for nvlink/pex pads.
	 obs_scan_en_ip - 
	 obs_scan_en_ip.arg - choose the IP that we want to obs its internal scan_en
	 off_pex_assert - 0
	 offset_nafll - 0
	 onehot_mode - 
	 onehot_mode.arg - user define onehot_mode that will be run
	 open_loop_for_nafll - 0
	 override_dump_disable - 0
	 overrige_pll_freq - 
	 overrige_pll_freq.arg - override the pll freq by cmd
	 pa_inst - 
	 pa_inst.arg - used in fbiobist
	 pad_inst_regexp_list - 
	 pad_inst_regexp_list.arg - list of all pad instance regexp for including for a given module during padcatl verif test
	 padcal_vref - 0
	 patbuf_data - 
	 patbuf_data.arg - patbuf_data is used for fbiobist if not in prbs mode
	 patternBuf - 
	 patternBuf.arg - specify the patternBuf data, replicate the data the number of times patternBuffer width. Use only in binary.
	 pattern_gen - 
	 pattern_gen.arg - if set "pattern_gen = 1", will generate STIL pattern
	 pbuf1 - 
	 pbuf1.arg - used in fbiobist
	 pbuf2 - 
	 pbuf2.arg - used in fbiobist
	 pex_chiplet_name - 
	 pex_chiplet_name.arg - chiplet_name where pex exists
	 pex_clk_trim_jtag - 
	 pex_clk_trim_jtag.arg - Enables pex clock trimmer programming through jtag
	 pex_config_type - 
	 pex_config_type.arg - Configuring pex electrical parameterseither jtag or j2h
	 pex_debug_jtag_force - 
	 pex_debug_jtag_force.arg - Adds debug jtag_forces
	 pex_eom - 
	 pex_eom.arg - enable eom RX patterns for EYE height/width readings
	 pex_link - 
	 pex_link.arg - pex instance to be enabled
	 pex_ltssm_lpbk_wait_time_ms - 
	 pex_ltssm_lpbk_wait_time_ms.arg - Wait cycles needed to reach pex ltssm lpbk state
	 pex_num_lanes - 
	 pex_num_lanes.arg - number of lanes in pex_iobist
	 pex_pad_electrical - 
	 pex_pad_electrical.arg - Enables pex pad electrical settings programing through jtag
	 pex_pad_electrical_j2h - 
	 pex_pad_electrical_j2h.arg - Enables pex pad electrical settings programing through jtag
	 pex_pat_type - 
	 pex_pat_type.arg - pattern generation for either ate or sim
	 pex_pbuf_data - 
	 pex_pbuf_data.arg - pass pbuf data to be loaded into pattern buffer
	 pex_read_back_reg - 
	 pex_read_back_reg.arg - Read back pex cfg registers
	 pex_read_back_stat_reg - 0
	 pex_secm - 
	 pex_secm.arg - enable TX SE-CM single ended common mode bypass patterns
	 pinmux_mode - 
	 pinmux_mode.arg - select the pin mux mode
	 pll_target_override - 
	 pll_target_override.arg - for ACV
	 pod_Down_TH - 
	 pod_Down_TH.arg - For POD verification purporse
	 pod_FF_GATE_Vmin - 
	 pod_FF_GATE_Vmin.arg - For POD verification purporse
	 pod_GATE_Vmin - 
	 pod_GATE_Vmin.arg - For POD verification purporse
	 pod_Up_TH - 
	 pod_Up_TH.arg - For POD verification purporse
	 pod_VDD_internal - 
	 pod_VDD_internal.arg - For POD verification purporse
	 pre_set_gpc_power_status - 0
	 preload_image - 0
	 priv_ring_constraint - 0
	 program_agc - 
	 program_agc.arg - args to enable agc programming in pex/nvhs.
	 program_fabric_mode - 0
	 protocol_bist_ip - 
	 protocol_bist_ip.arg - 1 to enable Protocol bist IP controller test
	 protocol_bist_link - 
	 protocol_bist_link.arg - 1 to enable Protocol bist Scanlink test
	 protocol_bist_top - 
	 protocol_bist_top.arg - 1 to enable Protocol bist top controller test
	 pullu_pulld - 
	 pullu_pulld.arg - To enable pull up and pull dn for GPIO char
	 qeye_enable - 0
	 qpop_depth - 
	 qpop_depth.arg - fb iobist qpop depth
	 read_debug_regs - 
	 read_debug_regs.arg - args to enable reset programming.
	 reduced_partition_segments - 
	 reduced_partition_segments.arg - 1 if number of segment is less than 6
	 refmpll_mode - 0
	 remove_power_pin - 0
	 rep_chnl - 
	 rep_chnl.arg - used in fbiobist
	 reset_1500 - 0
	 reset_from_sf - 
	 reset_from_sf.arg - reset_from_sf
	 reset_override_for_x - 0
	 resync_fstate - 
	 resync_fstate.arg - fstate yml file for the resync_serdes procedure
	 resync_serdes - 0
	 ribist_compile1_skip - 0
	 ribist_compile3_skip - 0
	 rpbuf - 
	 rpbuf.arg - used in fbiobist
	 rsf_fstate - 
	 rsf_fstate.arg - rsf_fstate
	 run_chiplet - 
	 run_chiplet.arg - args to choose which chiplet to run
	 rx_sel - 
	 rx_sel.arg - fb_hbm iobist specific custom arguments
	 rx_term_mode_1 - 
	 rx_term_mode_1.arg - args to select 50_ohm or 100_ohm in rx_termination.
	 sa_standalone_clk_config - 0
	 sbchar_purpose - 
	 sbchar_purpose.arg - specify the purpose genvec or verilog of jtag override.
	 scalejtag - 
	 scalejtag.arg - use this for using modifying set_tck_multiple. Implemented
	 scan_freq - 
	 scan_freq.arg - FTM scan frequency (90.1 MHz default in simulation), used to calculate phase and phase_length fields
	 se_assert - 
	 se_assert.arg - SE assert counter value in internal se mode
	 se_deassert - 
	 se_deassert.arg - SE deassert counter value in internal se mode
	 secm_register_update - 
	 secm_register_update.arg - args to enable tx_rate_ctrl register prorgamming.
	 secondary_die_init - 0
	 self_extra - 0
	 serdes_div_ratio - 
	 serdes_div_ratio.arg - choose serdes divider value
	 serdes_div_ratio_GPD_F0 - 
	 serdes_div_ratio_GPD_F0.arg - choose serdes divider value
	 serdes_div_ratio_GPD_G0 - 
	 serdes_div_ratio_GPD_G0.arg - choose serdes divider value
	 serdes_div_ratio_GPD_M0 - 
	 serdes_div_ratio_GPD_M0.arg - choose serdes divider value
	 serdes_div_ratio_GPD_N0 - 
	 serdes_div_ratio_GPD_N0.arg - choose serdes divider value
	 serdes_div_ratio_GPD_S0 - 
	 serdes_div_ratio_GPD_S0.arg - choose serdes divider value
	 serdes_div_ratio_GPD_X0 - 
	 serdes_div_ratio_GPD_X0.arg - choose serdes divider value
	 serdes_stagger - 0
	 shut_drampll - 0
	 shut_testclk - 0
	 sim_with_upm - 
	 sim_with_upm.arg - For ISM, specify to run simulation with those settings defined in UPM file.
	 simple_test - 
	 simple_test.arg - if add "-simple_test 1", we will just test several SEL values for
	 skip_atpg_part - 0
	 skip_bypass_cdc_macro - 0
	 skip_custom_post_reset - 0
	 skip_custom_release_reset - 0
	 skip_custom_setup_chipctl - 0
	 skip_custom_setup_clock - 0
	 skip_custom_setup_pad - 0
	 skip_custom_setup_pll_postreset - 0
	 skip_custom_setup_pll_prereset - 0
	 skip_custom_setup_postclock - 0
	 skip_custom_setup_preclock - 0
	 skip_custom_setup_reset - 0
	 skip_custom_setup_sdiv14 - 0
	 skip_div_reset - 0
	 skip_fuse_reset_override - 0
	 skip_hbm_cluster - 0
	 skip_init_chip_clock - 0
	 skip_init_fbio_pwr_on - 0
	 skip_io_program - 0
	 skip_ism_analog_module_file - 
	 skip_ism_analog_module_file.arg - turn off importing ISM/ANALOG cell module file.
	 skip_jtag_clk_async_rst_ovr - 0
	 skip_mbb_cluster - 0
	 skip_mbist_body - 
	 skip_mbist_body.arg - 0 run mbist body
	 skip_nvhs_cluster - 0
	 skip_overall_init - 0
	 skip_pad_control_disab - 0
	 skip_padcal - 0
	 skip_pex - 0
	 skip_pex_cluster - 0
	 skip_pex_proc - 0
	 skip_prgm_com - 0
	 skip_scan_en_obs - 0
	 skip_second_reset_assertion - 0
	 skip_setup_lfa - 0
	 skip_setup_top_constraints - 0
	 skip_static_fuse_wait - 0
	 skip_stub - 0
	 skip_ufi_program - 0
	 skip_unlock_jtag - 0
	 skip_uphy_fsm_force - 0
	 special_unlock_stub - 0
	 stagger_enable - 
	 stagger_enable.arg - 1 to enable clock staggering
	 stagger_yaml - 
	 stagger_yaml.arg - YAML for partition stagger config
	 status_link_width - 
	 status_link_width.arg - 1,2,4,8
	 strapValue - 
	 strapValue.arg - strapValue setting for jtagtest boundary test. If bsdl file define strap0=1, set strapValue=1, otherwise set strapValue=0
	 subtest_mbist - 
	 subtest_mbist.arg - mbist test to be run for MATHS ATE
	 syncptr - 
	 syncptr.arg - SYNC_PTR value for fbiobist tests
	 tag_iochar_en - 0
	 tag_on_all_regs - 0
	 tam_forceflow - 0
	 tam_ip_broadcast_fast_scanin_default_pipes - 
	 tam_ip_broadcast_fast_scanin_default_pipes.arg - Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
	 tam_ip_broadcast_fast_scanin_pipes - 
	 tam_ip_broadcast_fast_scanin_pipes.arg - Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
	 tam_ip_from_tam_top_fast_scanout_pipes - 
	 tam_ip_from_tam_top_fast_scanout_pipes.arg - Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
	 tam_ip_tam_top_fast_scanin_pipes - 
	 tam_ip_tam_top_fast_scanin_pipes.arg - Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
	 tam_ip_tam_top_fast_scanout_pipes - 
	 tam_ip_tam_top_fast_scanout_pipes.arg - Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
	 tam_ip_to_tam_top_fast_scanin_pipes - 
	 tam_ip_to_tam_top_fast_scanin_pipes.arg - Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
	 tam_link_fast_scanin_pipes - 
	 tam_link_fast_scanin_pipes.arg - Scan Link Fast Pipes added in RTL, and available in noscan netlist
	 tam_link_fast_scanout_pipes - 
	 tam_link_fast_scanout_pipes.arg - Scan Link Fast Pipes added in RTL, and available in noscan netlist
	 tam_maths_backbone - 0
	 target_region - 
	 target_region.arg - to use user args for mbist
	 test_trigger - 0
	 tmax_init - 0
	 top_reset_1500 - 0
	 trim - 
	 trim.arg - trim setting for fbiobist tests
	 trimmer_verify - 0
	 tsense - 0
	 tsense_avss - 
	 tsense_avss.arg - gen tsense_avss pattern
	 tsense_fuse - 
	 tsense_fuse.arg - gen tsense_post_cal pattern
	 turn_off_eq_waittime - 
	 turn_off_eq_waittime.arg - arg to turn off periodic equalization before running the eom test. Default value is 200us
	 tx_amp_val - 
	 tx_amp_val.arg - To parse TX_AMP value for display pads.
	 tx_pu_val - 
	 tx_pu_val.arg - To parse TX_PU value for display pads.
	 unbpyass_duplicate_gpc - 0
	 unique_chiplet - 0
	 uphy_1x_2x - 
	 uphy_1x_2x.arg - for uphy
	 uphy_clk - 
	 uphy_clk.arg - uphy debug clock on UPHY TERMP pi
	 uphy_clk_idle - 0
	 uphy_clk_sel_func - 0
	 uphy_drv_pre - 
	 uphy_drv_pre.arg - uphy's TX_DRV_PRE value
	 uphy_l4_list - 
	 uphy_l4_list.arg - UPHY l4 pad list
	 uphy_l8_list - 
	 uphy_l8_list.arg - UPHY l8 pad list
	 uphy_l16_byp_data_list - 
	 uphy_l16_byp_data_list.arg - bypass list for the uphy iochar
	 uphy_l16_list - 
	 uphy_l16_list.arg - UPHY l16 pad list
	 uphy_lane - 
	 uphy_lane.arg - for uphy internal clock scope
	 uphy_link - 
	 uphy_link.arg - uphy pad instance for vos/pmu read
	 uphy_no_power_down - 0
	 uphy_nvhs_lanes - 
	 uphy_nvhs_lanes.arg - UPHY lanes for NVHS
	 uphy_partition - 
	 uphy_partition.arg - for uphy internal clock scope
	 uphy_secm - 
	 uphy_secm.arg - enable TX SE-CM single ended common mode bypass patterns
	 uphy_sub_lane - 
	 uphy_sub_lane.arg - for uphy internal clock scope
	 use_imem_load_file - 
	 use_imem_load_file.arg - To take data and address info from package file. Otherwise by default aaaa is written on rams.
	 vaux - 
	 vaux.arg - VAUXC/P and VCLAMP settings for fbiobist tests
	 vddp - 
	 vddp.arg - VDDP setting for fbiobist tests
	 vdect_Down_TH - 
	 vdect_Down_TH.arg - For VDECT verification purporse
	 vdect_Up_TH - 
	 vdect_Up_TH.arg - For VDECT verification purporse
	 vdect_enable_vdd_change - 
	 vdect_enable_vdd_change.arg - For VDECT verification purpose
	 vend_id - 0
	 verify_pex_ovrd - 
	 verify_pex_ovrd.arg - verified pex pll/pad ctl vals for override
	 vidle_production_mode - 0
	 vref_sel - 
	 vref_sel.arg - used in fbiobist
	 wbr_injectX - 0
	 wr_align_list - 
	 wr_align_list.arg - enables wr align override during fb iobsit iochar tests
	 xtr_ip_broadcast_fast_scanin_default_pipes - 
	 xtr_ip_broadcast_fast_scanin_default_pipes.arg - Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
	 xtr_ip_broadcast_fast_scanin_pipes - 
	 xtr_ip_broadcast_fast_scanin_pipes.arg - Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
	 xtr_ip_control_slow_compensatory_default_pipes - 
	 xtr_ip_control_slow_compensatory_default_pipes.arg - Default slow compensatory pipes
	 xtr_ip_control_slow_compensatory_pipes - 
	 xtr_ip_control_slow_compensatory_pipes.arg - Controlled using XTR_TAM_CTL/UJ_XTRControl_IDUCtrlPipeSel0, XTR_TAM_CTL/UJ_XTRControl_IDUCtrlPipeSel1
	 xtr_ip_control_slow_default_pipes - 
	 xtr_ip_control_slow_default_pipes.arg - Slow Pipes added by Scan Flow between IDU partition and CODEC partitions
	 xtr_ip_control_slow_pipes - 
	 xtr_ip_control_slow_pipes.arg - Slow Pipes added by Scan Flow between IDU partition and CODEC partitions
	 xtr_ip_from_tam_top_fast_scanout_pipes - 
	 xtr_ip_from_tam_top_fast_scanout_pipes.arg - Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
	 xtr_ip_misr_slow_pipes - 
	 xtr_ip_misr_slow_pipes.arg - Slow Pipes added by Scan Flow between partition on misr_daisy_scan_out path
	 xtr_ip_tam_top_fast_scanin_pipes - 
	 xtr_ip_tam_top_fast_scanin_pipes.arg - Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
	 xtr_ip_tam_top_fast_scanout_pipes - 
	 xtr_ip_tam_top_fast_scanout_pipes.arg - Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
	 xtr_ip_to_tam_top_fast_scanin_pipes - 
	 xtr_ip_to_tam_top_fast_scanin_pipes.arg - Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
	 xtr_link_fast_scanin_pipes - 
	 xtr_link_fast_scanin_pipes.arg - Scan Link Fast Pipes added in RTL, and available in noscan netlist
	 xtr_link_fast_scanout_pipes - 
	 xtr_link_fast_scanout_pipes.arg - Scan Link Fast Pipes added in RTL, and available in noscan netlist
	 xtr_proc_jtag_config_mtc_div_offset - 
	 xtr_proc_jtag_config_mtc_div_offset.arg - Offset between proc_clk_en and data being sent from MTC.
	 xtr_proc_jtag_config_mtc_procClk_pipes - 
	 xtr_proc_jtag_config_mtc_procClk_pipes.arg - Number of pipe stages on proc_clk_en
	 xtr_proc_jtag_config_mtc_rPipes - 
	 xtr_proc_jtag_config_mtc_rPipes.arg - Number of pipe stages from MTC to IP
	 xtr_proc_jtag_config_mtc_scanin_dw - 
	 xtr_proc_jtag_config_mtc_scanin_dw.arg - Number of scanin double words (Rounded to the nearest multiple of 32).
	 xtr_proc_jtag_config_mtc_scanout_dw - 
	 xtr_proc_jtag_config_mtc_scanout_dw.arg - Number of scanout double words (Rounded to the nearest mutliple of 32).
	 xtr_proc_jtag_config_mtc_seFall2seRise - 
	 xtr_proc_jtag_config_mtc_seFall2seRise.arg - Number of cycles after SE Fall to SE rise (Capture)
	 xtr_proc_jtag_config_mtc_seRise2shiftClkEn - 
	 xtr_proc_jtag_config_mtc_seRise2shiftClkEn.arg - Number of cycles after rising of SE to enable shift_clk_en
	 xtr_proc_jtag_config_mtc_se_pipes - 
	 xtr_proc_jtag_config_mtc_se_pipes.arg - Number of pipe stages on Scan Enable
	 xtr_proc_jtag_config_mtc_shiftClkEnFall2seFall - 
	 xtr_proc_jtag_config_mtc_shiftClkEnFall2seFall.arg - Number of cycles after falling of Shift_clk_en to Scan Enable=0
	 xtr_proc_jtag_config_mtc_shiftClkEn_pipes - 
	 xtr_proc_jtag_config_mtc_shiftClkEn_pipes.arg - Number of pipe stages on shift_clk_en
	 xtr_proc_jtag_config_mtc_wPipes - 
	 xtr_proc_jtag_config_mtc_wPipes.arg - Number of pipe stages from IP to MTC
	 xtr_proc_jtag_config_mtc_wr_fifo_wr_limit - 
	 xtr_proc_jtag_config_mtc_wr_fifo_wr_limit.arg - Number of entries that can be written into MTC Write FIFO (in case a stall occurs).
	 xtr_scan_in - 
	 xtr_scan_in.arg - 24, 18, 12, 6
	 xtr_target_ip_list - 
	 xtr_target_ip_list.arg - list of IPs for which ufi reset should be deasserted. List the IPs whose XTR codec you want to enable here.
	 xtr_ufi_selftest - 0
 acv_config_key - __TOP__
#############################PRINT END####################################
INFO: Call API to set property for JET on i1687 design
test_name is: jtagtest.j2h
INFO: set_property i1687_astar_optimization_level Low (Suggested added in Bug 3544628 to avoid long dryrun time, detail usage in Bug 3505332)
INFO: Reset pins are : erot_vdd_good erot_reset_n jtag_trst_
NFO: Assert chip reset pin: erot_vdd_good...
(INFO:VEC_308) Cycle 0, Pin "erot_vdd_good", WFC changes '1' -> '0'.
NFO: Assert chip reset pin: erot_reset_n...
(INFO:VEC_308) Cycle 0, Pin "erot_reset_n", WFC changes '1' -> '0'.
NFO: Assert chip reset pin: jtag_trst_...
INFO : gh100 pkid is 593
INFO: force fuse sense done , so we won't need to wait for fuse loading
02/06/2023 00:32:48==============@cycle 0 ENTER procedure: ::ATE::AteChipctlUtils::get_power_pin_from_die==============
INFO: power pins {syspll_agnd syspll_avdd fuse_src vddp_misc1_int mram_vreg_ext vddp_ap0_int GND vddp_ap1_int vclamp_ap0_int vclamp_ap1_int mram_vddio erot_vdd0p8 vddp_misc0_int vddp_vrefro_int mram_test_ana1 mram_test_ana2 mram_test_ana3}
02/06/2023 00:32:48==============@cycle 0 LEAVE procedure: ::ATE::AteChipctlUtils::get_power_pin_from_die==============
INFO: The current run dir is : /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/jtagtest
INFO: The current chip_ctl.tn version is : //ate/sr01/a01/jtag/chip_ctl.tn#2 - /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/jtag/chip_ctl.tn
(INFO:VEC_308) Cycle 0, Pin "fuse_en", WFC changes '0' -> '1'.
API_INFO: Setting $ACTIVE_REG_LIST to following: total 0 registers
02/06/2023 00:32:48==============@cycle 0 LEAVE procedure: ::test_preamble_procedure==============
(INFO:VEC_548) begin of reset_tap
TB_IOCM_select_None_en
TB_IOCM_select_htol_en
TB_clock_byp_mon_active
TB_clock_glitch_mon_active
TB_clock_mon_active
TB_clock_mon_error
TB_clock_mon_heartBeat_active
TB_clock_mon_mode_0
TB_clock_mon_mode_1
TB_clock_mon_mode_2
TB_clock_pll_mon_active
TB_clock_scandebug_stage1
TB_clock_scandebug_stage2
TB_clock_scandebug_stage3
TB_enable_custom_tb
TB_enable_evcd_dump
TB_enable_fsdb_dump
TB_package_d
TB_package_mid
TB_save_vcs_session
TB_sd_partition_aware_enable
TB_sd_sim_final_chk
TB_tck_freq_0
TB_tck_freq_1
TB_tck_freq_10
TB_tck_freq_11
TB_tck_freq_12
TB_tck_freq_13
TB_tck_freq_14
TB_tck_freq_15
TB_tck_freq_16
TB_tck_freq_17
TB_tck_freq_18
TB_tck_freq_19
TB_tck_freq_2
TB_tck_freq_20
TB_tck_freq_3
TB_tck_freq_4
TB_tck_freq_5
TB_tck_freq_6
TB_tck_freq_7
TB_tck_freq_8
TB_tck_freq_9
TB_tck_mult_0
TB_tck_mult_1
TB_tck_mult_2
TB_tck_mult_3
TB_tck_mult_4
ap0_boot_ctrl_0_n_gp01
ap0_boot_ctrl_1_n_gp02
ap0_fw_intr_n_gp05
ap0_i3c_scl
ap0_i3c_sda
ap0_mux_ctrl_n_gp06
ap0_pgood_gp07
ap0_qspi_clk
ap0_qspi_cs0_n
ap0_qspi_cs1_n
ap0_qspi_erot_cs_n
ap0_qspi_io0
ap0_qspi_io1
ap0_qspi_io2
ap0_qspi_io3
ap0_reset_ind_n_gp09
ap0_reset_mon_n_gp10
ap0_reset_n_gp08
ap0_spi_pwr_kill_gp11
ap1_boot_ctrl_0_n_gp12
ap1_boot_ctrl_1_n_gp13
ap1_fw_intr_n_gp16
ap1_i3c_scl
ap1_i3c_sda
ap1_mux_ctrl_n_gp17
ap1_pgood_gp18
ap1_qspi_clk
ap1_qspi_cs0_n
ap1_qspi_cs1_n
ap1_qspi_erot_cs_n
ap1_qspi_io0
ap1_qspi_io1
ap1_qspi_io2
ap1_qspi_io3
ap1_reset_ind_n_gp20
ap1_reset_mon_n_gp21
ap1_reset_n_gp19
ap1_spi_pwr_kill_gp22
boot_qspi_clk
boot_qspi_cs_n
boot_qspi_io0
boot_qspi_io1
boot_qspi_io2
boot_qspi_io3
erot_error_n
erot_gnt_ap0_n_gp04
erot_gnt_ap1_n_gp15
erot_led_gp23
erot_oob_dspi_clk
erot_oob_dspi_cs_n
erot_oob_dspi_intr_n
erot_oob_dspi_io0
erot_oob_dspi_io1
erot_oob_i3c_scl
erot_oob_i3c_sda
erot_qspi0_clk
erot_qspi0_cs0_n
erot_qspi0_cs1_n
erot_qspi0_io0
erot_qspi0_io1
erot_qspi0_io2
erot_qspi0_io3
erot_qspi1_clk
erot_qspi1_cs0_n
erot_qspi1_cs1_n
erot_qspi1_io0
erot_qspi1_io1
erot_qspi1_io2
erot_qspi1_io3
erot_recovery_n
erot_req_ap0_n_gp03
erot_req_ap1_n_gp14
erot_reset_n
erot_vdd1p8_1
erot_vdd_good
fuse_en
fuse_src
jtag_tck
jtag_tdi
jtag_tdo
jtag_tms
jtag_trst_
misc_i2c_scl_gp24
misc_i2c_sda_gp25
mram_vddio
mram_vreg_ext
mram_wp_n
nvjtag_sel
obs0_gp26
obs1_gp27
tsense_vref_dbg
uart_rx
uart_tx
vclamp_ap0_int
vclamp_ap1_int
vddp_ap0_int
vddp_ap1_int
vddp_misc0_int
vddp_misc1_int
vddp_vrefro_int
xtal_clk_dft
<end_header>
(INFO:VEC_313) TN->PLI: force tb.ftm_mode 0 0 0
(INFO:VEC_313) TN->PLI: force tb.htol_mode 0 0 0
(INFO:VEC_313) TN->PLI: s3_ucli_cmd force tb.ftm_ref_clk 1, 0 1000ps -repeat 2000ps
(INFO:VEC_313) TN->PLI: force tb.TB_fuse_valid_force 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.syspll_agnd 0 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.syspll_avdd 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.fuse_src 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.vddp_misc1_int 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.mram_vreg_ext 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.vddp_ap0_int 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.GND 0 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.vddp_ap1_int 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.vclamp_ap0_int 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.vclamp_ap1_int 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.mram_vddio 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.erot_vdd0p8 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.vddp_misc0_int 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.vddp_vrefro_int 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.mram_test_ana1 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.mram_test_ana2 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.mram_test_ana3 1 0 0
(INFO:VEC_590) Jtag 1149 compliance mode is on
    cycle 13  shift_ir 10 018
        shift_ir_binary 0000011000
(INFO:VEC_301) Cycle 18 ChainIndex=0 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 18 ChainIndex=0 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 19 ChainIndex=1 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 20 ChainIndex=2 Programming value 8'h05 --> 8'h06 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/TEST_MASTER_CTRL
    cycle 30  shift_dr 19 00000
        expected XXXXXXXXXXXXXXXXXXX
        shift_dr_binary 0000000000000000000
        shift_dr_mask U111111111111111111
(INFO:VEC_301) Cycle 33 ChainIndex=0 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/TEST_MASTER_CTRL"
(INFO:VEC_569A) Cycle 33 ChainIndex=0 Retaining value 1'h0 --> 1'h0 for field="host_sel"
(INFO:VEC_569A) Cycle 34 ChainIndex=1 Retaining value 1'h0 --> 1'h0 for field="mtc_sel"
(INFO:VEC_569A) Cycle 35 ChainIndex=2 Retaining value 1'h0 --> 1'h0 for field="host_active"
(INFO:VEC_569A) Cycle 36 ChainIndex=3 Retaining value 1'h0 --> 1'h0 for field="mtc_active"
(INFO:VEC_569A) Cycle 37 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="host_active_error"
(INFO:VEC_569A) Cycle 38 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="nvjtag_sel_soft_dis"
(INFO:VEC_569A) Cycle 39 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="clear_host_fuse_active_error"
(INFO:VEC_569A) Cycle 40 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="non_bypass_wsc_pipeline"
(INFO:VEC_569A) Cycle 41 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="force_nvjtag_tdo"
(INFO:VEC_569A) Cycle 42 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="jtag_req"
(INFO:VEC_569A) Cycle 43 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="ist_sel"
(INFO:VEC_569A) Cycle 44 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="isfi_sel"
(INFO:VEC_569A) Cycle 45 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="ist_active"
(INFO:VEC_569A) Cycle 46 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="isfi_active"
(INFO:VEC_569A) Cycle 47 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="ist_active_error"
(INFO:VEC_569A) Cycle 48 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="isfi_active_error"
(INFO:VEC_569A) Cycle 49 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="allow_insystem_mode"
(INFO:VEC_569A) Cycle 50 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="tap_ir_path_select"
(INFO:VEC_300A) Cycle 51 ChainIndex=18 Programming value 1'h1 --> 1'h0 for field="jtag_compliance_en"
(INFO:VEC_590) Jtag 1149 compliance mode is off
(INFO:VEC_549) end of reset_tap
INFO: test api force skip all init

INFO: executing Global INIT Sequence ...
(INFO:AFU_057) In label 'INIT_BEGIN' dump signature 'V0_34100'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:132.000ns test_cycle:66 tck_cycle:66
(INFO:VEC_378) Cycle Info: wait_cycles (start@54, end@119) = 66 cycles. Accumulated 66 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@120, end@120) = 1 cycles. Accumulated 67 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
(INFO:AFU_057) In label 'GLOBAL_INIT_END' dump signature 'V0_32806'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:238.000ns test_cycle:119 tck_cycle:119
(INFO:VEC_378) Cycle Info: wait_cycles (start@121, end@239) = 119 cycles. Accumulated 186 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@240, end@240) = 1 cycles. Accumulated 187 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.

INFO: executing Test INIT Sequence ...
(INFO:ATE_110) 02/06/2023 00:33:01 starting test specific init sequence 'main_init' @cycle 241
02/06/2023 00:33:01==============@cycle 241 ENTER procedure: ::main_init==============
02/06/2023 00:33:01==============@cycle 241 ENTER procedure: ::ATE::AteChipctlUtils::chipctl_main_init==============
test_name is: jtagtest.j2h
test_group is: jtagtest
sub_test_group is: j2h
clock_mode is : jtag_bypass
INFO: read /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/overall_init.yml
(INFO:VEC_352) VERSE: define_event: Got event "ANCHOR_event__pre_prgm_before_pll".
(INFO:VEC_352) VERSE: define_event: Got event "ANCHOR_event__post_prgm_after_all".
INFO: check reuse key for atelib, custom__fullchip_chipctl_setup.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/custom/custom__fullchip_chipctl_setup.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "fullchip_custom_event".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/custom/custom__fullchip_chipctl_setup.atelib".
INFO: check reuse key for atelib, custom__ip_chipctl_setup.atelib
INFO: not found reuse keyword, skip atelib: custom__ip_chipctl_setup.atelib
INFO: check reuse key for atelib, std__DFT_AO_REGS_setup.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__DFT_AO_REGS_setup.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "common_DFT_AO_REG_test_mode_clamp".
(INFO:VEC_352) VERSE: define_event: Got event "common_DFT_AO_REG_enableDFTmode_async".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__DFT_AO_REGS_setup.atelib".
INFO: event list,common_DFT_AO_REG_test_mode_clamp common_DFT_AO_REG_enableDFTmode_async
INFO: check reuse key for atelib, std__IST_DBG_CONFIG_setup.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__IST_DBG_CONFIG_setup.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "IST_DBG_CONFIG_setup".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__IST_DBG_CONFIG_setup.atelib".
INFO: event list,IST_DBG_CONFIG_setup
INFO: check reuse key for atelib, std__assert_chip_reset.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__assert_chip_reset.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "assert_reset".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__assert_chip_reset.atelib".
INFO: event list,assert_reset
INFO: check reuse key for atelib, std__bypass_cluster.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__bypass_cluster.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "bypass_cluster".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__bypass_cluster.atelib".
INFO: event list,bypass_cluster
INFO: check reuse key for atelib, std__clock_logic_common_override.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__clock_logic_common_override.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "clock_logic_common_override".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__clock_logic_common_override.atelib".
INFO: event list,clock_logic_common_override
INFO: check reuse key for atelib, std__clock_seq.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__clock_seq.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "Step_1_disable_clock_gating".
(INFO:VEC_352) VERSE: define_event: Got event "Step_2_cdc_reset_override".
(INFO:VEC_352) VERSE: define_event: Got event "Step_3_enable_ssn_bus_clk_by_jtag".
(INFO:VEC_352) VERSE: define_event: Got event "Step_4_bypass_divider_after_ftmsm".
(INFO:VEC_352) VERSE: define_event: Got event "Step_5_ssn_bus_clk_config".
(INFO:VEC_352) VERSE: define_event: Got event "Step_6_disable_ssn_bus_clk_by_jtag".
(INFO:VEC_352) VERSE: define_event: Got event "Step_7_clk_pccm_ctl_program".
(INFO:VEC_352) VERSE: define_event: Got event "Step_8_program_before_ftmsm".
(INFO:VEC_352) VERSE: define_event: Got event "Step_9_clk_ctl_program".
(INFO:VEC_352) VERSE: define_event: Got event "Step_10_program_hbmpll_clkout_mux2nd".
(INFO:VEC_352) VERSE: define_event: Got event "Step_11_program_ftm_sel_clk".
(INFO:VEC_352) VERSE: define_event: Got event "Step_12_release_xtr_part_reset".
(INFO:VEC_352) VERSE: define_event: Got event "Step_13_general_programming_for_lbist_test".
(INFO:VEC_352) VERSE: define_event: Got event "Step_14_assert_test_mode".
(INFO:VEC_352) VERSE: define_event: Got event "Step_15_xclk_ftm_ate_override".
(INFO:VEC_352) VERSE: define_event: Got event "Step_16_ftmsm_setting_for_mbist".
(INFO:VEC_352) VERSE: define_event: Got event "Step_17_switch_to_jtag_reg_clk_for_mbist".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__clock_seq.atelib".
INFO: event list,Step_1_disable_clock_gating Step_2_cdc_reset_override Step_3_enable_ssn_bus_clk_by_jtag Step_4_bypass_divider_after_ftmsm Step_5_ssn_bus_clk_config Step_6_disable_ssn_bus_clk_by_jtag Step_7_clk_pccm_ctl_program Step_8_program_before_ftmsm Step_9_clk_ctl_program Step_10_program_hbmpll_clkout_mux2nd Step_11_program_ftm_sel_clk Step_12_release_xtr_part_reset Step_13_general_programming_for_lbist_test Step_14_assert_test_mode Step_15_xclk_ftm_ate_override Step_16_ftmsm_setting_for_mbist Step_17_switch_to_jtag_reg_clk_for_mbist
INFO: check reuse key for atelib, std__clock_trimmer_setup.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__clock_trimmer_setup.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "bypass_clock_trimmer_1".
(INFO:VEC_352) VERSE: define_event: Got event "bypass_clock_trimmer_0".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__clock_trimmer_setup.atelib".
INFO: event list,bypass_clock_trimmer_1 bypass_clock_trimmer_0
INFO: check reuse key for atelib, std__common_ssn_init.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__common_ssn_init.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "ssn_common_init/Step_1_ssn_scan_clk_config".
(INFO:VEC_352) VERSE: define_event: Got event "ssn_common_init/Step_2_ssn_control_setup".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__common_ssn_init.atelib".
INFO: event list,Step_1_ssn_scan_clk_config Step_2_ssn_control_setup
INFO: check reuse key for atelib, std__deassert_chip_reset.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__deassert_chip_reset.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "deassert_reset".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__deassert_chip_reset.atelib".
INFO: event list,deassert_reset
INFO: check reuse key for atelib, std__dft_switch_setup.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__dft_switch_setup.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "dft_switch_setup/dft_switch_setup_Step1".
(INFO:VEC_352) VERSE: define_event: Got event "dft_switch_setup/dft_switch_setup_Step2".
(INFO:VEC_352) VERSE: define_event: Got event "dft_switch_setup/dft_switch_setup_Step3".
(INFO:VEC_352) VERSE: define_event: Got event "dft_switch_setup/dft_switch_setup_Step4".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__dft_switch_setup.atelib".
INFO: event list,dft_switch_setup_Step1 dft_switch_setup_Step2 dft_switch_setup_Step3 dft_switch_setup_Step4
INFO: check reuse key for atelib, std__disable_POD_SCPM.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__disable_POD_SCPM.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "disable_POD_SCPM".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__disable_POD_SCPM.atelib".
INFO: event list,disable_POD_SCPM
INFO: check reuse key for atelib, std__disable_clock_gating.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__disable_clock_gating.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "disable_clock_gating_ATPG_CTL".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__disable_clock_gating.atelib".
INFO: event list,disable_clock_gating_ATPG_CTL
INFO: check reuse key for atelib, std__dummy_ATE_padctl_initialization.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__dummy_ATE_padctl_initialization.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "ATE_padctl_initialization/ATE_padctl_initialization_dummy".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__dummy_ATE_padctl_initialization.atelib".
INFO: check reuse key for atelib, std__enable_cluster_body.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__enable_cluster_body.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "enable_cluster_body".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__enable_cluster_body.atelib".
INFO: check reuse key for atelib, std__force_release_dft_switch.atelib
INFO: check reuse key for atelib, std__fuse_setup.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__fuse_setup.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "fuse_wait".
(INFO:VEC_352) VERSE: define_event: Got event "check_fuse_valid".
(INFO:VEC_352) VERSE: define_event: Got event "fuse_reset_override_val".
(INFO:VEC_352) VERSE: define_event: Got event "fuse_reset_override_mask".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__fuse_setup.atelib".
INFO: event list,fuse_wait check_fuse_valid fuse_reset_override_val fuse_reset_override_mask
INFO: check reuse key for atelib, std__fuseless_fuse_jtag_override.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__fuseless_fuse_jtag_override.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "fuseless_fuse_jtag_override".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__fuseless_fuse_jtag_override.atelib".
INFO: event list,fuseless_fuse_jtag_override
INFO: check reuse key for atelib, std__gate_priv_signals.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__gate_priv_signals.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "gate_priv_signals".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__gate_priv_signals.atelib".
INFO: check reuse key for atelib, std__io_upm_custom_program.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__io_upm_custom_program.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "io_upm_custom_program".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__io_upm_custom_program.atelib".
INFO: event list,io_upm_custom_program
INFO: check reuse key for atelib, std__jtag_global_fuse_mask.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__jtag_global_fuse_mask.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "fuse_jtag_global_fuse_mask".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__jtag_global_fuse_mask.atelib".
INFO: event list,fuse_jtag_global_fuse_mask
INFO: check reuse key for atelib, std__math_ist_ssn_init.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__math_ist_ssn_init.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "Step_1_ssn_maths_ist_config".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__math_ist_ssn_init.atelib".
INFO: check reuse key for atelib, std__nonsecure_programming.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__nonsecure_programming.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "nonsecure_programming".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__nonsecure_programming.atelib".
INFO: event list,nonsecure_programming
INFO: check reuse key for atelib, std__nontestmaster_unlock_jtag.atelib
INFO: not found reuse keyword, skip atelib: std__nontestmaster_unlock_jtag.atelib
INFO: check reuse key for atelib, std__pad_control_disable.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__pad_control_disable.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "pad_control_disable".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__pad_control_disable.atelib".
INFO: event list,pad_control_disable
INFO: check reuse key for atelib, std__pin_based_ssn_init.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__pin_based_ssn_init.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "Step_1_ssn_pin_based_config".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__pin_based_ssn_init.atelib".
INFO: event list,Step_1_ssn_pin_based_config
INFO: check reuse key for atelib, std__progm_power_lsclamp.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__progm_power_lsclamp.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "progm_power_lsclamp/lsclamp_mask_programming_non_gpc".
(INFO:VEC_352) VERSE: define_event: Got event "progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__progm_power_lsclamp.atelib".
INFO: event list,lsclamp_mask_programming_non_gpc lsclamp_val_deassert_programming_non_gpc
INFO: check reuse key for atelib, std__progm_power_pgclamp.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__progm_power_pgclamp.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "progm_power_pgclamp/setup_sram_sleep_en_mask".
(INFO:VEC_352) VERSE: define_event: Got event "progm_power_pgclamp/lpc_mbist_programming".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__progm_power_pgclamp.atelib".
INFO: event list,setup_sram_sleep_en_mask lpc_mbist_programming
INFO: check reuse key for atelib, std__second_fuse_setup.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__second_fuse_setup.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "jtag_fuse_reset_override_mask_second".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__second_fuse_setup.atelib".
INFO: event list,jtag_fuse_reset_override_mask_second
INFO: check reuse key for atelib, std__set_group.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__set_group.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "maths_backbone_program/set_maths_backbone".
(INFO:VEC_352) VERSE: define_event: Got event "maths_backbone_program/set_backbone_group".
(INFO:VEC_352) VERSE: define_event: Got event "maths_backbone_program/bypass_maths_backbone".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__set_group.atelib".
INFO: check reuse key for atelib, std__set_pattern_block.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__set_pattern_block.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "maths_end_pattern_block".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__set_pattern_block.atelib".
INFO: check reuse key for atelib, std__toggle_gpu_func_reset_init.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__toggle_gpu_func_reset_init.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "assert_functional_reset_init".
(INFO:VEC_352) VERSE: define_event: Got event "deassert_functional_reset_init".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__toggle_gpu_func_reset_init.atelib".
INFO: event list,assert_functional_reset_init deassert_functional_reset_init
INFO: check reuse key for atelib, std__unlock_jtag.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__unlock_jtag.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "unlock_jtag".
(INFO:VEC_352) VERSE: define_event: Got event "check_unlock".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__unlock_jtag.atelib".
INFO: event list,unlock_jtag check_unlock
INFO: check reuse key for atelib, std__uphy_chain_program.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__uphy_chain_program.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "uphy_mgmt_clk_override".
(INFO:VEC_352) VERSE: define_event: Got event "uphy_reg_program".
(INFO:VEC_352) VERSE: define_event: Got event "override_uphy_upm_clamp_en".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__uphy_chain_program.atelib".
INFO: event list,uphy_mgmt_clk_override uphy_reg_program override_uphy_upm_clamp_en
INFO: Disable event Step_.*_ftmsm_setting_for_mbist
INFO: Disable event Step_.*_switch_to_jtag_reg_clk_for_mbist
INFO: set fullchip constraint
INFO: set_constraint assert_reset -> nonsecure_programming -> deassert_reset -> fuse_wait -> check_fuse_valid -> bypass_cluster -> unlock_jtag -> maths_backbone_program/.* -> progm_power_lsclamp/.* -> check_unlock -> gate_priv_signals -> fuseless_fuse_jtag_override -> fuse_jtag_global_fuse_mask -> disable_POD_SCPM -> fuse_reset_override_val -> fuse_reset_override_mask -> progm_power_pgclamp/.* -> assert_functional_reset_init -> IST_DBG_CONFIG_setup -> clock_logic_common_override -> pad_control_disable -> ATE_padctl_initialization/.* -> io_upm_custom_program -> Step_.*_disable_clock_gating -> disable_clock_gating_ATPG_CTL -> bypass_clock_trimmer_1 -> Step_.*_cdc_reset_override -> bypass_clock_trimmer_0 -> common_DFT_AO_REG_test_mode_clamp -> common_DFT_AO_REG_enableDFTmode_async
INFO: set_constraint bypass_clock_trimmer_0 -> deassert_functional_reset_init -> jtag_fuse_reset_override_mask_second -> dft_switch_setup/dft_switch_setup_Step2
INFO: set_constraint uphy_mgmt_clk_override -> uphy_reg_program -> override_uphy_upm_clamp_en -> deassert_functional_reset_init
INFO: set_constraint deassert_functional_reset_init -> Step_.*_enable_ssn_bus_clk_by_jtag
INFO: set_constraint ssn_common_init/.* -> Step_1_ssn_pin_based_config -> Step_1_ssn_maths_ist_config -> enable_cluster_body -> maths_end_pattern_block
INFO: set_constraint dft_switch_setup/dft_switch_setup_Step1 -> deassert_functional_reset_init -> dft_switch_setup/dft_switch_setup_Step2
INFO: set _BEFORE_OTHERS_ assert_reset
(INFO:VEC_499) VERSE: define_group: Group "_BEFORE_OTHERS_" is defined.
INFO: set _BEFORE_OTHERS_ assert_functional_reset_init
INFO: set _BEFORE_OTHERS_ Step_.*_disable_clock_gating
INFO: set _BEFORE_OTHERS_ Step_.*_cdc_reset_override
INFO: set _BEFORE_OTHERS_ nonsecure_programming
INFO: set _BEFORE_OTHERS_ gate_priv_signals
INFO: set _BEFORE_OTHERS_ deassert_reset
INFO: set _BEFORE_OTHERS_ fuse_wait
INFO: set _BEFORE_OTHERS_ check_fuse_valid
INFO: set _BEFORE_OTHERS_ unlock_jtag
INFO: set _BEFORE_OTHERS_ check_unlock
INFO: set _BEFORE_OTHERS_ fuseless_fuse_jtag_override
INFO: set _BEFORE_OTHERS_ fuse_jtag_global_fuse_mask
INFO: set _BEFORE_OTHERS_ fuse_reset_override_val
INFO: set _BEFORE_OTHERS_ fuse_reset_override_mask
INFO: set _BEFORE_OTHERS_ clock_logic_common_override
INFO: set _BEFORE_OTHERS_ bypass_clock_trimmer_1
INFO: set _BEFORE_OTHERS_ bypass_clock_trimmer_0
INFO: set _BEFORE_OTHERS_ disable_clock_gating_ATPG_CTL
INFO: set _BEFORE_OTHERS_ common_DFT_AO_REG_test_mode_clamp
INFO: set _BEFORE_OTHERS_ common_DFT_AO_REG_enableDFTmode_async
INFO: set _BEFORE_OTHERS_ IST_DBG_CONFIG_setup
INFO: set _BEFORE_OTHERS_ bypass_cluster
INFO: set _BEFORE_OTHERS_ progm_power_lsclamp/.*
INFO: set _BEFORE_OTHERS_ disable_POD_SCPM
INFO: set _BEFORE_OTHERS_ progm_power_pgclamp/.*
INFO: set _BEFORE_OTHERS_ io_upm_custom_program
INFO: set _BEFORE_OTHERS_ pad_control_disable
INFO: set _BEFORE_OTHERS_ ATE_padctl_initialization/.*
INFO: set _BEFORE_OTHERS_ maths_backbone_program/.*
INFO: set _AFTER_OTHERS_ ssn_common_init/.*
(INFO:VEC_499) VERSE: define_group: Group "_AFTER_OTHERS_" is defined.
INFO: set _AFTER_OTHERS_ Step_1_ssn_pin_based_config
INFO: set _AFTER_OTHERS_ Step_1_ssn_maths_ist_config
INFO: set _AFTER_OTHERS_ maths_end_pattern_block
INFO: set _AFTER_OTHERS_ enable_cluster_body
INFO: read /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/jtagtest/jtagtest__init.yml
subtest_name is: SYS
clock_mode is : jtag_bypass
sub_clock_mode is : 
ATE_config is 
sub_modes is: 
INFO: check key: testgroup
INFO: check key: subtestgroup
INFO: skip key: j2h
INFO: check key: clockmode
INFO: skip key: jtag_bypass
INFO: check key: subtest
INFO: check reuse key for atelib, init_pmc_enable.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/jtagtest/init_pmc_enable.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "init_pmc_enable".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/jtagtest/init_pmc_enable.atelib".
INFO: set _AFTER_OTHERS_ init_pmc_enable
INFO: check key: submode
INFO: skip key: 
INFO: check key: subclockmode
INFO: skip key: 
02/06/2023 00:33:01==============@cycle 241 LEAVE procedure: ::ATE::AteChipctlUtils::chipctl_main_init==============
(INFO:ATE_105) procedure '::main_init' execute time is: 1 secs
(INFO:ATE_110) 02/06/2023 00:33:01 starting test specific init sequence '::ATE::AteFlowUtils::verse_exec' @cycle 241
disableEventEnd in set_disable_event_count_index: 3
(INFO:ATE_105) -cycle_estimate is not set
(INFO:AFU_061) Start_of_VERSE_EXEC_1111111111
(INFO:AFU_071) VERSE group '_AFTER_OTHERS_' has member 'ssn_common_init/Step_1_ssn_scan_clk_config ssn_common_init/Step_2_ssn_control_setup Step_1_ssn_pin_based_config Step_1_ssn_maths_ist_config maths_end_pattern_block enable_cluster_body init_pmc_enable'
(INFO:AFU_061) Property 'constraint' of group '_AFTER_OTHERS_' is ''
(INFO:AFU_061) Property 'soft_constraint' of group '_AFTER_OTHERS_' is ''
(INFO:AFU_071) VERSE group '_BEFORE_OTHERS_' has member 'assert_reset assert_functional_reset_init Step_1_disable_clock_gating Step_2_cdc_reset_override nonsecure_programming gate_priv_signals deassert_reset fuse_wait check_fuse_valid unlock_jtag check_unlock fuseless_fuse_jtag_override fuse_jtag_global_fuse_mask fuse_reset_override_val fuse_reset_override_mask clock_logic_common_override bypass_clock_trimmer_1 bypass_clock_trimmer_0 disable_clock_gating_ATPG_CTL common_DFT_AO_REG_test_mode_clamp common_DFT_AO_REG_enableDFTmode_async IST_DBG_CONFIG_setup bypass_cluster progm_power_lsclamp/lsclamp_mask_programming_non_gpc progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc disable_POD_SCPM progm_power_pgclamp/lpc_mbist_programming progm_power_pgclamp/setup_sram_sleep_en_mask io_upm_custom_program pad_control_disable ATE_padctl_initialization/ATE_padctl_initialization_dummy maths_backbone_program/bypass_maths_backbone maths_backbone_program/set_backbone_group maths_backbone_program/set_maths_backbone'
(INFO:AFU_061) Property 'constraint' of group '_BEFORE_OTHERS_' is ''
(INFO:AFU_061) Property 'soft_constraint' of group '_BEFORE_OTHERS_' is ''
(INFO:AFU_061) Property 'enable' of event 'ANCHOR_event__post_prgm_after_all' is '1'
(INFO:AFU_061) Property 'is_active' of event 'ANCHOR_event__post_prgm_after_all' is '1'
(INFO:AFU_061) Property 'wait' of event 'ANCHOR_event__post_prgm_after_all' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'ANCHOR_event__post_prgm_after_all' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'constraint' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'modes' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'support_modes' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'default_modes' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'sequential' of event 'ANCHOR_event__post_prgm_after_all' is '0'
(INFO:AFU_061) Property 'program_args' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'break_point' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'top_replica' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'enable' of event 'ANCHOR_event__pre_prgm_before_pll' is '1'
(INFO:AFU_061) Property 'is_active' of event 'ANCHOR_event__pre_prgm_before_pll' is '1'
(INFO:AFU_061) Property 'wait' of event 'ANCHOR_event__pre_prgm_before_pll' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'ANCHOR_event__pre_prgm_before_pll' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'constraint' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'modes' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'support_modes' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'default_modes' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'sequential' of event 'ANCHOR_event__pre_prgm_before_pll' is '0'
(INFO:AFU_061) Property 'program_args' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'break_point' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'top_replica' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'enable' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is '1'
(INFO:AFU_061) Property 'is_active' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is '1'
(INFO:AFU_061) Property 'wait' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'constraint' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is '{pad_control_disable -> ATE_padctl_initialization/ATE_padctl_initialization_dummy} {ATE_padctl_initialization/ATE_padctl_initialization_dummy -> io_upm_custom_program}'
(INFO:AFU_061) Property 'modes' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'support_modes' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'default_modes' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'sequential' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is '0'
(INFO:AFU_061) Property 'program_args' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'break_point' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'top_replica' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'enable' of event 'IST_DBG_CONFIG_setup' is '1'
(INFO:AFU_061) Property 'is_active' of event 'IST_DBG_CONFIG_setup' is '1'
(INFO:AFU_061) Property 'wait' of event 'IST_DBG_CONFIG_setup' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'IST_DBG_CONFIG_setup' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'constraint' of event 'IST_DBG_CONFIG_setup' is '{assert_functional_reset_init -> IST_DBG_CONFIG_setup} {IST_DBG_CONFIG_setup -> clock_logic_common_override}'
(INFO:AFU_061) Property 'modes' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'support_modes' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'default_modes' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'sequential' of event 'IST_DBG_CONFIG_setup' is '0'
(INFO:AFU_061) Property 'program_args' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'break_point' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'top_replica' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_10_program_hbmpll_clkout_mux2nd' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_10_program_hbmpll_clkout_mux2nd' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_10_program_hbmpll_clkout_mux2nd' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_10_program_hbmpll_clkout_mux2nd' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_10_program_hbmpll_clkout_mux2nd' is '{Step_9_clk_ctl_program -> Step_10_program_hbmpll_clkout_mux2nd} {Step_10_program_hbmpll_clkout_mux2nd -> Step_11_program_ftm_sel_clk}'
(INFO:AFU_061) Property 'modes' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_10_program_hbmpll_clkout_mux2nd' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_11_program_ftm_sel_clk' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_11_program_ftm_sel_clk' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_11_program_ftm_sel_clk' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_11_program_ftm_sel_clk' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_11_program_ftm_sel_clk' is '{Step_10_program_hbmpll_clkout_mux2nd -> Step_11_program_ftm_sel_clk} {Step_11_program_ftm_sel_clk -> Step_12_release_xtr_part_reset}'
(INFO:AFU_061) Property 'modes' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_11_program_ftm_sel_clk' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_12_release_xtr_part_reset' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_12_release_xtr_part_reset' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_12_release_xtr_part_reset' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_12_release_xtr_part_reset' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_12_release_xtr_part_reset' is '{Step_11_program_ftm_sel_clk -> Step_12_release_xtr_part_reset} {Step_12_release_xtr_part_reset -> Step_13_general_programming_for_lbist_test}'
(INFO:AFU_061) Property 'modes' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_12_release_xtr_part_reset' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_13_general_programming_for_lbist_test' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_13_general_programming_for_lbist_test' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_13_general_programming_for_lbist_test' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_13_general_programming_for_lbist_test' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_13_general_programming_for_lbist_test' is '{Step_12_release_xtr_part_reset -> Step_13_general_programming_for_lbist_test} {Step_13_general_programming_for_lbist_test -> Step_14_assert_test_mode}'
(INFO:AFU_061) Property 'modes' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_13_general_programming_for_lbist_test' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_14_assert_test_mode' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_14_assert_test_mode' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_14_assert_test_mode' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_14_assert_test_mode' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_14_assert_test_mode' is '{Step_13_general_programming_for_lbist_test -> Step_14_assert_test_mode} {Step_14_assert_test_mode -> Step_15_xclk_ftm_ate_override}'
(INFO:AFU_061) Property 'modes' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_14_assert_test_mode' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_15_xclk_ftm_ate_override' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_15_xclk_ftm_ate_override' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_15_xclk_ftm_ate_override' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_15_xclk_ftm_ate_override' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_15_xclk_ftm_ate_override' is '{Step_14_assert_test_mode -> Step_15_xclk_ftm_ate_override} {Step_15_xclk_ftm_ate_override -> Step_16_ftmsm_setting_for_mbist}'
(INFO:AFU_061) Property 'modes' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_15_xclk_ftm_ate_override' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_16_ftmsm_setting_for_mbist' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_16_ftmsm_setting_for_mbist' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_16_ftmsm_setting_for_mbist' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_16_ftmsm_setting_for_mbist' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_16_ftmsm_setting_for_mbist' is '{Step_15_xclk_ftm_ate_override -> Step_16_ftmsm_setting_for_mbist} {Step_16_ftmsm_setting_for_mbist -> Step_17_switch_to_jtag_reg_clk_for_mbist}'
(INFO:AFU_061) Property 'modes' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_16_ftmsm_setting_for_mbist' is '1'
(INFO:AFU_061) Property 'program_args' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is '{Step_16_ftmsm_setting_for_mbist -> Step_17_switch_to_jtag_reg_clk_for_mbist}'
(INFO:AFU_061) Property 'modes' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is '1'
(INFO:AFU_061) Property 'program_args' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_1_disable_clock_gating' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_1_disable_clock_gating' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_1_disable_clock_gating' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_1_disable_clock_gating' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_1_disable_clock_gating' is '{Step_1_disable_clock_gating -> Step_2_cdc_reset_override} {io_upm_custom_program -> Step_1_disable_clock_gating} {Step_1_disable_clock_gating -> disable_clock_gating_ATPG_CTL}'
(INFO:AFU_061) Property 'modes' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_1_disable_clock_gating' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_1_ssn_maths_ist_config' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_1_ssn_maths_ist_config' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_1_ssn_maths_ist_config' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'Step_1_ssn_maths_ist_config' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_1_ssn_maths_ist_config' is '{Step_1_ssn_pin_based_config -> Step_1_ssn_maths_ist_config} {Step_1_ssn_maths_ist_config -> enable_cluster_body}'
(INFO:AFU_061) Property 'modes' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_1_ssn_maths_ist_config' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_1_ssn_pin_based_config' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_1_ssn_pin_based_config' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_1_ssn_pin_based_config' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'Step_1_ssn_pin_based_config' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_1_ssn_pin_based_config' is '{ssn_common_init/Step_1_ssn_scan_clk_config -> Step_1_ssn_pin_based_config} {ssn_common_init/Step_2_ssn_control_setup -> Step_1_ssn_pin_based_config} {Step_1_ssn_pin_based_config -> Step_1_ssn_maths_ist_config}'
(INFO:AFU_061) Property 'modes' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_1_ssn_pin_based_config' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_2_cdc_reset_override' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_2_cdc_reset_override' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_2_cdc_reset_override' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_2_cdc_reset_override' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_2_cdc_reset_override' is '{Step_1_disable_clock_gating -> Step_2_cdc_reset_override} {Step_2_cdc_reset_override -> Step_3_enable_ssn_bus_clk_by_jtag} {bypass_clock_trimmer_1 -> Step_2_cdc_reset_override} {Step_2_cdc_reset_override -> bypass_clock_trimmer_0}'
(INFO:AFU_061) Property 'modes' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_2_cdc_reset_override' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is '{Step_2_cdc_reset_override -> Step_3_enable_ssn_bus_clk_by_jtag} {Step_3_enable_ssn_bus_clk_by_jtag -> Step_4_bypass_divider_after_ftmsm} {deassert_functional_reset_init -> Step_3_enable_ssn_bus_clk_by_jtag}'
(INFO:AFU_061) Property 'modes' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is '1'
(INFO:AFU_061) Property 'program_args' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_4_bypass_divider_after_ftmsm' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_4_bypass_divider_after_ftmsm' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_4_bypass_divider_after_ftmsm' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_4_bypass_divider_after_ftmsm' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_4_bypass_divider_after_ftmsm' is '{Step_3_enable_ssn_bus_clk_by_jtag -> Step_4_bypass_divider_after_ftmsm} {Step_4_bypass_divider_after_ftmsm -> Step_5_ssn_bus_clk_config}'
(INFO:AFU_061) Property 'modes' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_4_bypass_divider_after_ftmsm' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_5_ssn_bus_clk_config' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_5_ssn_bus_clk_config' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_5_ssn_bus_clk_config' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_5_ssn_bus_clk_config' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_5_ssn_bus_clk_config' is '{Step_4_bypass_divider_after_ftmsm -> Step_5_ssn_bus_clk_config} {Step_5_ssn_bus_clk_config -> Step_6_disable_ssn_bus_clk_by_jtag}'
(INFO:AFU_061) Property 'modes' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_5_ssn_bus_clk_config' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is '{Step_5_ssn_bus_clk_config -> Step_6_disable_ssn_bus_clk_by_jtag} {Step_6_disable_ssn_bus_clk_by_jtag -> Step_7_clk_pccm_ctl_program}'
(INFO:AFU_061) Property 'modes' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is '1'
(INFO:AFU_061) Property 'program_args' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_7_clk_pccm_ctl_program' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_7_clk_pccm_ctl_program' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_7_clk_pccm_ctl_program' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_7_clk_pccm_ctl_program' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_7_clk_pccm_ctl_program' is '{Step_6_disable_ssn_bus_clk_by_jtag -> Step_7_clk_pccm_ctl_program} {Step_7_clk_pccm_ctl_program -> Step_8_program_before_ftmsm}'
(INFO:AFU_061) Property 'modes' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_7_clk_pccm_ctl_program' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_8_program_before_ftmsm' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_8_program_before_ftmsm' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_8_program_before_ftmsm' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_8_program_before_ftmsm' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_8_program_before_ftmsm' is '{Step_7_clk_pccm_ctl_program -> Step_8_program_before_ftmsm} {Step_8_program_before_ftmsm -> Step_9_clk_ctl_program}'
(INFO:AFU_061) Property 'modes' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_8_program_before_ftmsm' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_9_clk_ctl_program' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_9_clk_ctl_program' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_9_clk_ctl_program' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_9_clk_ctl_program' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_9_clk_ctl_program' is '{Step_8_program_before_ftmsm -> Step_9_clk_ctl_program} {Step_9_clk_ctl_program -> Step_10_program_hbmpll_clkout_mux2nd}'
(INFO:AFU_061) Property 'modes' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_9_clk_ctl_program' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'enable' of event 'assert_functional_reset_init' is '1'
(INFO:AFU_061) Property 'is_active' of event 'assert_functional_reset_init' is '1'
(INFO:AFU_061) Property 'wait' of event 'assert_functional_reset_init' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'assert_functional_reset_init' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'constraint' of event 'assert_functional_reset_init' is '{assert_functional_reset_init -> deassert_functional_reset_init} {progm_power_pgclamp/lpc_mbist_programming -> assert_functional_reset_init} {progm_power_pgclamp/setup_sram_sleep_en_mask -> assert_functional_reset_init} {assert_functional_reset_init -> IST_DBG_CONFIG_setup}'
(INFO:AFU_061) Property 'modes' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'support_modes' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'default_modes' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'sequential' of event 'assert_functional_reset_init' is '1'
(INFO:AFU_061) Property 'program_args' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'break_point' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'top_replica' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'enable' of event 'assert_reset' is '1'
(INFO:AFU_061) Property 'is_active' of event 'assert_reset' is '1'
(INFO:AFU_061) Property 'wait' of event 'assert_reset' is '>=1000ps'
(INFO:AFU_061) Property 'scope' of event 'assert_reset' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'constraint' of event 'assert_reset' is '{assert_reset -> nonsecure_programming}'
(INFO:AFU_061) Property 'modes' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'support_modes' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'default_modes' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'sequential' of event 'assert_reset' is '1'
(INFO:AFU_061) Property 'program_args' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'break_point' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'top_replica' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'enable' of event 'bypass_clock_trimmer_0' is '1'
(INFO:AFU_061) Property 'is_active' of event 'bypass_clock_trimmer_0' is '1'
(INFO:AFU_061) Property 'wait' of event 'bypass_clock_trimmer_0' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'bypass_clock_trimmer_0' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'constraint' of event 'bypass_clock_trimmer_0' is '{bypass_clock_trimmer_1 -> bypass_clock_trimmer_0} {Step_2_cdc_reset_override -> bypass_clock_trimmer_0} {bypass_clock_trimmer_0 -> common_DFT_AO_REG_test_mode_clamp} {bypass_clock_trimmer_0 -> deassert_functional_reset_init}'
(INFO:AFU_061) Property 'modes' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'support_modes' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'default_modes' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'sequential' of event 'bypass_clock_trimmer_0' is '0'
(INFO:AFU_061) Property 'program_args' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'break_point' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'top_replica' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'enable' of event 'bypass_clock_trimmer_1' is '1'
(INFO:AFU_061) Property 'is_active' of event 'bypass_clock_trimmer_1' is '1'
(INFO:AFU_061) Property 'wait' of event 'bypass_clock_trimmer_1' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'bypass_clock_trimmer_1' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'constraint' of event 'bypass_clock_trimmer_1' is '{bypass_clock_trimmer_1 -> bypass_clock_trimmer_0} {disable_clock_gating_ATPG_CTL -> bypass_clock_trimmer_1} {bypass_clock_trimmer_1 -> Step_2_cdc_reset_override}'
(INFO:AFU_061) Property 'modes' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'support_modes' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'default_modes' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'sequential' of event 'bypass_clock_trimmer_1' is '0'
(INFO:AFU_061) Property 'program_args' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'break_point' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'top_replica' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'enable' of event 'bypass_cluster' is '1'
(INFO:AFU_061) Property 'is_active' of event 'bypass_cluster' is '1'
(INFO:AFU_061) Property 'wait' of event 'bypass_cluster' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'bypass_cluster' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'constraint' of event 'bypass_cluster' is '{check_fuse_valid -> bypass_cluster} {bypass_cluster -> unlock_jtag}'
(INFO:AFU_061) Property 'modes' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'support_modes' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'default_modes' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'sequential' of event 'bypass_cluster' is '0'
(INFO:AFU_061) Property 'program_args' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'break_point' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'top_replica' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'enable' of event 'check_fuse_valid' is '1'
(INFO:AFU_061) Property 'is_active' of event 'check_fuse_valid' is '1'
(INFO:AFU_061) Property 'wait' of event 'check_fuse_valid' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'check_fuse_valid' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'check_fuse_valid' is ''
(INFO:AFU_061) Property 'constraint' of event 'check_fuse_valid' is '{fuse_wait -> check_fuse_valid} {check_fuse_valid -> bypass_cluster}'
(INFO:AFU_061) Property 'modes' of event 'check_fuse_valid' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'check_fuse_valid' is ''
(INFO:AFU_061) Property 'support_modes' of event 'check_fuse_valid' is ''
(INFO:AFU_061) Property 'default_modes' of event 'check_fuse_valid' is ''
(INFO:AFU_061) Property 'sequential' of event 'check_fuse_valid' is '0'
(INFO:AFU_061) Property 'program_args' of event 'check_fuse_valid' is '-shiftIr -shiftDr'
(INFO:AFU_061) Property 'break_point' of event 'check_fuse_valid' is ''
(INFO:AFU_061) Property 'top_replica' of event 'check_fuse_valid' is ''
(INFO:AFU_061) Property 'enable' of event 'check_unlock' is '1'
(INFO:AFU_061) Property 'is_active' of event 'check_unlock' is '1'
(INFO:AFU_061) Property 'wait' of event 'check_unlock' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'check_unlock' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'constraint' of event 'check_unlock' is '{unlock_jtag -> check_unlock} {progm_power_lsclamp/lsclamp_mask_programming_non_gpc -> check_unlock} {progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc -> check_unlock} {check_unlock -> gate_priv_signals}'
(INFO:AFU_061) Property 'modes' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'support_modes' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'default_modes' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'sequential' of event 'check_unlock' is '1'
(INFO:AFU_061) Property 'program_args' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'break_point' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'top_replica' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'enable' of event 'clock_logic_common_override' is '1'
(INFO:AFU_061) Property 'is_active' of event 'clock_logic_common_override' is '1'
(INFO:AFU_061) Property 'wait' of event 'clock_logic_common_override' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'clock_logic_common_override' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'constraint' of event 'clock_logic_common_override' is '{IST_DBG_CONFIG_setup -> clock_logic_common_override} {clock_logic_common_override -> pad_control_disable}'
(INFO:AFU_061) Property 'modes' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'support_modes' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'default_modes' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'sequential' of event 'clock_logic_common_override' is '1'
(INFO:AFU_061) Property 'program_args' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'break_point' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'top_replica' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'enable' of event 'common_DFT_AO_REG_enableDFTmode_async' is '1'
(INFO:AFU_061) Property 'is_active' of event 'common_DFT_AO_REG_enableDFTmode_async' is '1'
(INFO:AFU_061) Property 'wait' of event 'common_DFT_AO_REG_enableDFTmode_async' is '>=1000ps'
(INFO:AFU_061) Property 'scope' of event 'common_DFT_AO_REG_enableDFTmode_async' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'constraint' of event 'common_DFT_AO_REG_enableDFTmode_async' is '{common_DFT_AO_REG_test_mode_clamp -> common_DFT_AO_REG_enableDFTmode_async} {common_DFT_AO_REG_test_mode_clamp -> common_DFT_AO_REG_enableDFTmode_async}'
(INFO:AFU_061) Property 'modes' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'support_modes' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'default_modes' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'sequential' of event 'common_DFT_AO_REG_enableDFTmode_async' is '0'
(INFO:AFU_061) Property 'program_args' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'break_point' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'top_replica' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'enable' of event 'common_DFT_AO_REG_test_mode_clamp' is '1'
(INFO:AFU_061) Property 'is_active' of event 'common_DFT_AO_REG_test_mode_clamp' is '1'
(INFO:AFU_061) Property 'wait' of event 'common_DFT_AO_REG_test_mode_clamp' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'common_DFT_AO_REG_test_mode_clamp' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'constraint' of event 'common_DFT_AO_REG_test_mode_clamp' is '{common_DFT_AO_REG_test_mode_clamp -> common_DFT_AO_REG_enableDFTmode_async} {bypass_clock_trimmer_0 -> common_DFT_AO_REG_test_mode_clamp} {common_DFT_AO_REG_test_mode_clamp -> common_DFT_AO_REG_enableDFTmode_async}'
(INFO:AFU_061) Property 'modes' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'support_modes' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'default_modes' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'sequential' of event 'common_DFT_AO_REG_test_mode_clamp' is '0'
(INFO:AFU_061) Property 'program_args' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'break_point' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'top_replica' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'enable' of event 'deassert_functional_reset_init' is '1'
(INFO:AFU_061) Property 'is_active' of event 'deassert_functional_reset_init' is '1'
(INFO:AFU_061) Property 'wait' of event 'deassert_functional_reset_init' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'deassert_functional_reset_init' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'constraint' of event 'deassert_functional_reset_init' is '{assert_functional_reset_init -> deassert_functional_reset_init} {bypass_clock_trimmer_0 -> deassert_functional_reset_init} {deassert_functional_reset_init -> jtag_fuse_reset_override_mask_second} {override_uphy_upm_clamp_en -> deassert_functional_reset_init} {deassert_functional_reset_init -> Step_3_enable_ssn_bus_clk_by_jtag} {dft_switch_setup/dft_switch_setup_Step1 -> deassert_functional_reset_init} {deassert_functional_reset_init -> dft_switch_setup/dft_switch_setup_Step2}'
(INFO:AFU_061) Property 'modes' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'support_modes' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'default_modes' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'sequential' of event 'deassert_functional_reset_init' is '1'
(INFO:AFU_061) Property 'program_args' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'break_point' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'top_replica' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'enable' of event 'deassert_reset' is '1'
(INFO:AFU_061) Property 'is_active' of event 'deassert_reset' is '1'
(INFO:AFU_061) Property 'wait' of event 'deassert_reset' is '>=1000ps'
(INFO:AFU_061) Property 'scope' of event 'deassert_reset' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'constraint' of event 'deassert_reset' is '{nonsecure_programming -> deassert_reset} {deassert_reset -> fuse_wait}'
(INFO:AFU_061) Property 'modes' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'support_modes' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'default_modes' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'sequential' of event 'deassert_reset' is '1'
(INFO:AFU_061) Property 'program_args' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'break_point' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'top_replica' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'enable' of event 'dft_switch_setup/dft_switch_setup_Step1' is '1'
(INFO:AFU_061) Property 'is_active' of event 'dft_switch_setup/dft_switch_setup_Step1' is '1'
(INFO:AFU_061) Property 'wait' of event 'dft_switch_setup/dft_switch_setup_Step1' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'dft_switch_setup/dft_switch_setup_Step1' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'constraint' of event 'dft_switch_setup/dft_switch_setup_Step1' is '{dft_switch_setup/dft_switch_setup_Step1 -> dft_switch_setup/dft_switch_setup_Step2} {dft_switch_setup/dft_switch_setup_Step1 -> deassert_functional_reset_init}'
(INFO:AFU_061) Property 'modes' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'support_modes' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'default_modes' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'sequential' of event 'dft_switch_setup/dft_switch_setup_Step1' is '1'
(INFO:AFU_061) Property 'program_args' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'break_point' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'top_replica' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'enable' of event 'dft_switch_setup/dft_switch_setup_Step2' is '1'
(INFO:AFU_061) Property 'is_active' of event 'dft_switch_setup/dft_switch_setup_Step2' is '1'
(INFO:AFU_061) Property 'wait' of event 'dft_switch_setup/dft_switch_setup_Step2' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'dft_switch_setup/dft_switch_setup_Step2' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'constraint' of event 'dft_switch_setup/dft_switch_setup_Step2' is '{dft_switch_setup/dft_switch_setup_Step1 -> dft_switch_setup/dft_switch_setup_Step2} {dft_switch_setup/dft_switch_setup_Step2 -> dft_switch_setup/dft_switch_setup_Step3} {jtag_fuse_reset_override_mask_second -> dft_switch_setup/dft_switch_setup_Step2} {deassert_functional_reset_init -> dft_switch_setup/dft_switch_setup_Step2}'
(INFO:AFU_061) Property 'modes' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'support_modes' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'default_modes' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'sequential' of event 'dft_switch_setup/dft_switch_setup_Step2' is '0'
(INFO:AFU_061) Property 'program_args' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'break_point' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'top_replica' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'enable' of event 'dft_switch_setup/dft_switch_setup_Step3' is '1'
(INFO:AFU_061) Property 'is_active' of event 'dft_switch_setup/dft_switch_setup_Step3' is '1'
(INFO:AFU_061) Property 'wait' of event 'dft_switch_setup/dft_switch_setup_Step3' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'dft_switch_setup/dft_switch_setup_Step3' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'constraint' of event 'dft_switch_setup/dft_switch_setup_Step3' is '{dft_switch_setup/dft_switch_setup_Step2 -> dft_switch_setup/dft_switch_setup_Step3} {dft_switch_setup/dft_switch_setup_Step3 -> dft_switch_setup/dft_switch_setup_Step4}'
(INFO:AFU_061) Property 'modes' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'support_modes' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'default_modes' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'sequential' of event 'dft_switch_setup/dft_switch_setup_Step3' is '0'
(INFO:AFU_061) Property 'program_args' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'break_point' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'top_replica' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'enable' of event 'dft_switch_setup/dft_switch_setup_Step4' is '1'
(INFO:AFU_061) Property 'is_active' of event 'dft_switch_setup/dft_switch_setup_Step4' is '1'
(INFO:AFU_061) Property 'wait' of event 'dft_switch_setup/dft_switch_setup_Step4' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'dft_switch_setup/dft_switch_setup_Step4' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'constraint' of event 'dft_switch_setup/dft_switch_setup_Step4' is '{dft_switch_setup/dft_switch_setup_Step3 -> dft_switch_setup/dft_switch_setup_Step4}'
(INFO:AFU_061) Property 'modes' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'support_modes' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'default_modes' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'sequential' of event 'dft_switch_setup/dft_switch_setup_Step4' is '0'
(INFO:AFU_061) Property 'program_args' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'break_point' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'top_replica' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'enable' of event 'disable_POD_SCPM' is '1'
(INFO:AFU_061) Property 'is_active' of event 'disable_POD_SCPM' is '1'
(INFO:AFU_061) Property 'wait' of event 'disable_POD_SCPM' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'disable_POD_SCPM' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'constraint' of event 'disable_POD_SCPM' is '{fuse_jtag_global_fuse_mask -> disable_POD_SCPM} {disable_POD_SCPM -> fuse_reset_override_val}'
(INFO:AFU_061) Property 'modes' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'support_modes' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'default_modes' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'sequential' of event 'disable_POD_SCPM' is '0'
(INFO:AFU_061) Property 'program_args' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'break_point' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'top_replica' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'enable' of event 'disable_clock_gating_ATPG_CTL' is '1'
(INFO:AFU_061) Property 'is_active' of event 'disable_clock_gating_ATPG_CTL' is '1'
(INFO:AFU_061) Property 'wait' of event 'disable_clock_gating_ATPG_CTL' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'disable_clock_gating_ATPG_CTL' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'constraint' of event 'disable_clock_gating_ATPG_CTL' is '{Step_1_disable_clock_gating -> disable_clock_gating_ATPG_CTL} {disable_clock_gating_ATPG_CTL -> bypass_clock_trimmer_1}'
(INFO:AFU_061) Property 'modes' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'support_modes' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'default_modes' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'sequential' of event 'disable_clock_gating_ATPG_CTL' is '0'
(INFO:AFU_061) Property 'program_args' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'break_point' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'top_replica' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'enable' of event 'enable_cluster_body' is '1'
(INFO:AFU_061) Property 'is_active' of event 'enable_cluster_body' is '1'
(INFO:AFU_061) Property 'wait' of event 'enable_cluster_body' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'enable_cluster_body' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'constraint' of event 'enable_cluster_body' is '{Step_1_ssn_maths_ist_config -> enable_cluster_body} {enable_cluster_body -> maths_end_pattern_block}'
(INFO:AFU_061) Property 'modes' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'support_modes' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'default_modes' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'sequential' of event 'enable_cluster_body' is '0'
(INFO:AFU_061) Property 'program_args' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'break_point' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'top_replica' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'enable' of event 'fullchip_custom_event' is '1'
(INFO:AFU_061) Property 'is_active' of event 'fullchip_custom_event' is '1'
(INFO:AFU_061) Property 'wait' of event 'fullchip_custom_event' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'fullchip_custom_event' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'constraint' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'modes' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'support_modes' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'default_modes' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'sequential' of event 'fullchip_custom_event' is '1'
(INFO:AFU_061) Property 'program_args' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'break_point' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'top_replica' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'enable' of event 'fuse_jtag_global_fuse_mask' is '1'
(INFO:AFU_061) Property 'is_active' of event 'fuse_jtag_global_fuse_mask' is '1'
(INFO:AFU_061) Property 'wait' of event 'fuse_jtag_global_fuse_mask' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'fuse_jtag_global_fuse_mask' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'constraint' of event 'fuse_jtag_global_fuse_mask' is '{fuseless_fuse_jtag_override -> fuse_jtag_global_fuse_mask} {fuse_jtag_global_fuse_mask -> disable_POD_SCPM}'
(INFO:AFU_061) Property 'modes' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'support_modes' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'default_modes' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'sequential' of event 'fuse_jtag_global_fuse_mask' is '0'
(INFO:AFU_061) Property 'program_args' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'break_point' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'top_replica' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'enable' of event 'fuse_reset_override_mask' is '1'
(INFO:AFU_061) Property 'is_active' of event 'fuse_reset_override_mask' is '1'
(INFO:AFU_061) Property 'wait' of event 'fuse_reset_override_mask' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'fuse_reset_override_mask' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'constraint' of event 'fuse_reset_override_mask' is '{fuse_reset_override_val -> fuse_reset_override_mask} {fuse_reset_override_mask -> progm_power_pgclamp/lpc_mbist_programming} {fuse_reset_override_mask -> progm_power_pgclamp/setup_sram_sleep_en_mask}'
(INFO:AFU_061) Property 'modes' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'support_modes' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'default_modes' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'sequential' of event 'fuse_reset_override_mask' is '0'
(INFO:AFU_061) Property 'program_args' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'break_point' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'top_replica' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'enable' of event 'fuse_reset_override_val' is '1'
(INFO:AFU_061) Property 'is_active' of event 'fuse_reset_override_val' is '1'
(INFO:AFU_061) Property 'wait' of event 'fuse_reset_override_val' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'fuse_reset_override_val' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'constraint' of event 'fuse_reset_override_val' is '{disable_POD_SCPM -> fuse_reset_override_val} {fuse_reset_override_val -> fuse_reset_override_mask}'
(INFO:AFU_061) Property 'modes' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'support_modes' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'default_modes' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'sequential' of event 'fuse_reset_override_val' is '0'
(INFO:AFU_061) Property 'program_args' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'break_point' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'top_replica' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'enable' of event 'fuse_wait' is '1'
(INFO:AFU_061) Property 'is_active' of event 'fuse_wait' is '1'
(INFO:AFU_061) Property 'wait' of event 'fuse_wait' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'fuse_wait' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'constraint' of event 'fuse_wait' is '{deassert_reset -> fuse_wait} {fuse_wait -> check_fuse_valid}'
(INFO:AFU_061) Property 'modes' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'support_modes' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'default_modes' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'sequential' of event 'fuse_wait' is '1'
(INFO:AFU_061) Property 'program_args' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'break_point' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'top_replica' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'enable' of event 'fuseless_fuse_jtag_override' is '1'
(INFO:AFU_061) Property 'is_active' of event 'fuseless_fuse_jtag_override' is '1'
(INFO:AFU_061) Property 'wait' of event 'fuseless_fuse_jtag_override' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'fuseless_fuse_jtag_override' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'fuseless_fuse_jtag_override' is ''
(INFO:AFU_061) Property 'constraint' of event 'fuseless_fuse_jtag_override' is '{gate_priv_signals -> fuseless_fuse_jtag_override} {fuseless_fuse_jtag_override -> fuse_jtag_global_fuse_mask}'
(INFO:AFU_061) Property 'modes' of event 'fuseless_fuse_jtag_override' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'fuseless_fuse_jtag_override' is ''
(INFO:AFU_061) Property 'support_modes' of event 'fuseless_fuse_jtag_override' is ''
(INFO:AFU_061) Property 'default_modes' of event 'fuseless_fuse_jtag_override' is ''
(INFO:AFU_061) Property 'sequential' of event 'fuseless_fuse_jtag_override' is '0'
(INFO:AFU_061) Property 'program_args' of event 'fuseless_fuse_jtag_override' is '-shiftIr -shiftDr'
(INFO:AFU_061) Property 'break_point' of event 'fuseless_fuse_jtag_override' is ''
(INFO:AFU_061) Property 'top_replica' of event 'fuseless_fuse_jtag_override' is ''
(INFO:AFU_061) Property 'enable' of event 'gate_priv_signals' is '1'
(INFO:AFU_061) Property 'is_active' of event 'gate_priv_signals' is '1'
(INFO:AFU_061) Property 'wait' of event 'gate_priv_signals' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'gate_priv_signals' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'gate_priv_signals' is ''
(INFO:AFU_061) Property 'constraint' of event 'gate_priv_signals' is '{check_unlock -> gate_priv_signals} {gate_priv_signals -> fuseless_fuse_jtag_override}'
(INFO:AFU_061) Property 'modes' of event 'gate_priv_signals' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'gate_priv_signals' is ''
(INFO:AFU_061) Property 'support_modes' of event 'gate_priv_signals' is ''
(INFO:AFU_061) Property 'default_modes' of event 'gate_priv_signals' is ''
(INFO:AFU_061) Property 'sequential' of event 'gate_priv_signals' is '0'
(INFO:AFU_061) Property 'program_args' of event 'gate_priv_signals' is '-shiftIr -shiftDr'
(INFO:AFU_061) Property 'break_point' of event 'gate_priv_signals' is ''
(INFO:AFU_061) Property 'top_replica' of event 'gate_priv_signals' is ''
(INFO:AFU_061) Property 'enable' of event 'init_pmc_enable' is '1'
(INFO:AFU_061) Property 'is_active' of event 'init_pmc_enable' is '1'
(INFO:AFU_061) Property 'wait' of event 'init_pmc_enable' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'init_pmc_enable' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'constraint' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'modes' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'support_modes' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'default_modes' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'sequential' of event 'init_pmc_enable' is '1'
(INFO:AFU_061) Property 'program_args' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'break_point' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'top_replica' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'enable' of event 'io_upm_custom_program' is '1'
(INFO:AFU_061) Property 'is_active' of event 'io_upm_custom_program' is '1'
(INFO:AFU_061) Property 'wait' of event 'io_upm_custom_program' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'io_upm_custom_program' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'constraint' of event 'io_upm_custom_program' is '{ATE_padctl_initialization/ATE_padctl_initialization_dummy -> io_upm_custom_program} {io_upm_custom_program -> Step_1_disable_clock_gating}'
(INFO:AFU_061) Property 'modes' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'support_modes' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'default_modes' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'sequential' of event 'io_upm_custom_program' is '0'
(INFO:AFU_061) Property 'program_args' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'break_point' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'top_replica' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'enable' of event 'jtag_fuse_reset_override_mask_second' is '1'
(INFO:AFU_061) Property 'is_active' of event 'jtag_fuse_reset_override_mask_second' is '1'
(INFO:AFU_061) Property 'wait' of event 'jtag_fuse_reset_override_mask_second' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'jtag_fuse_reset_override_mask_second' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'constraint' of event 'jtag_fuse_reset_override_mask_second' is '{deassert_functional_reset_init -> jtag_fuse_reset_override_mask_second} {jtag_fuse_reset_override_mask_second -> dft_switch_setup/dft_switch_setup_Step2}'
(INFO:AFU_061) Property 'modes' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'support_modes' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'default_modes' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'sequential' of event 'jtag_fuse_reset_override_mask_second' is '1'
(INFO:AFU_061) Property 'program_args' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'break_point' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'top_replica' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'enable' of event 'maths_backbone_program/bypass_maths_backbone' is '1'
(INFO:AFU_061) Property 'is_active' of event 'maths_backbone_program/bypass_maths_backbone' is '1'
(INFO:AFU_061) Property 'wait' of event 'maths_backbone_program/bypass_maths_backbone' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'maths_backbone_program/bypass_maths_backbone' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'constraint' of event 'maths_backbone_program/bypass_maths_backbone' is '{maths_backbone_program/set_backbone_group -> maths_backbone_program/bypass_maths_backbone} {unlock_jtag -> maths_backbone_program/bypass_maths_backbone} {maths_backbone_program/bypass_maths_backbone -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {maths_backbone_program/bypass_maths_backbone -> progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc}'
(INFO:AFU_061) Property 'modes' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'support_modes' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'default_modes' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'sequential' of event 'maths_backbone_program/bypass_maths_backbone' is '1'
(INFO:AFU_061) Property 'program_args' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'break_point' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'top_replica' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'enable' of event 'maths_backbone_program/set_backbone_group' is '0'
(INFO:AFU_061) Property 'is_active' of event 'maths_backbone_program/set_backbone_group' is '0'
(INFO:AFU_061) Property 'wait' of event 'maths_backbone_program/set_backbone_group' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'maths_backbone_program/set_backbone_group' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'constraint' of event 'maths_backbone_program/set_backbone_group' is '{maths_backbone_program/set_maths_backbone -> maths_backbone_program/set_backbone_group} {maths_backbone_program/set_backbone_group -> maths_backbone_program/bypass_maths_backbone} {unlock_jtag -> maths_backbone_program/set_backbone_group} {maths_backbone_program/set_backbone_group -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {maths_backbone_program/set_backbone_group -> progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc}'
(INFO:AFU_061) Property 'modes' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'support_modes' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'default_modes' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'sequential' of event 'maths_backbone_program/set_backbone_group' is '1'
(INFO:AFU_061) Property 'program_args' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'break_point' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'top_replica' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'enable' of event 'maths_backbone_program/set_maths_backbone' is '1'
(INFO:AFU_061) Property 'is_active' of event 'maths_backbone_program/set_maths_backbone' is '1'
(INFO:AFU_061) Property 'wait' of event 'maths_backbone_program/set_maths_backbone' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'maths_backbone_program/set_maths_backbone' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'constraint' of event 'maths_backbone_program/set_maths_backbone' is '{maths_backbone_program/set_maths_backbone -> maths_backbone_program/set_backbone_group} {unlock_jtag -> maths_backbone_program/set_maths_backbone} {maths_backbone_program/set_maths_backbone -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {maths_backbone_program/set_maths_backbone -> progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc}'
(INFO:AFU_061) Property 'modes' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'support_modes' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'default_modes' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'sequential' of event 'maths_backbone_program/set_maths_backbone' is '0'
(INFO:AFU_061) Property 'program_args' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'break_point' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'top_replica' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'enable' of event 'maths_end_pattern_block' is '1'
(INFO:AFU_061) Property 'is_active' of event 'maths_end_pattern_block' is '1'
(INFO:AFU_061) Property 'wait' of event 'maths_end_pattern_block' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'maths_end_pattern_block' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'constraint' of event 'maths_end_pattern_block' is '{enable_cluster_body -> maths_end_pattern_block}'
(INFO:AFU_061) Property 'modes' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'support_modes' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'default_modes' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'sequential' of event 'maths_end_pattern_block' is '0'
(INFO:AFU_061) Property 'program_args' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'break_point' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'top_replica' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'enable' of event 'nonsecure_programming' is '1'
(INFO:AFU_061) Property 'is_active' of event 'nonsecure_programming' is '1'
(INFO:AFU_061) Property 'wait' of event 'nonsecure_programming' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'nonsecure_programming' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'nonsecure_programming' is ''
(INFO:AFU_061) Property 'constraint' of event 'nonsecure_programming' is '{assert_reset -> nonsecure_programming} {nonsecure_programming -> deassert_reset}'
(INFO:AFU_061) Property 'modes' of event 'nonsecure_programming' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'nonsecure_programming' is ''
(INFO:AFU_061) Property 'support_modes' of event 'nonsecure_programming' is ''
(INFO:AFU_061) Property 'default_modes' of event 'nonsecure_programming' is ''
(INFO:AFU_061) Property 'sequential' of event 'nonsecure_programming' is '1'
(INFO:AFU_061) Property 'program_args' of event 'nonsecure_programming' is '-shiftIr -shiftDr -noCompareIrShiftOut'
(INFO:AFU_061) Property 'break_point' of event 'nonsecure_programming' is ''
(INFO:AFU_061) Property 'top_replica' of event 'nonsecure_programming' is ''
(INFO:AFU_061) Property 'enable' of event 'override_uphy_upm_clamp_en' is '1'
(INFO:AFU_061) Property 'is_active' of event 'override_uphy_upm_clamp_en' is '1'
(INFO:AFU_061) Property 'wait' of event 'override_uphy_upm_clamp_en' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'override_uphy_upm_clamp_en' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'constraint' of event 'override_uphy_upm_clamp_en' is '{uphy_reg_program -> override_uphy_upm_clamp_en} {uphy_reg_program -> override_uphy_upm_clamp_en} {override_uphy_upm_clamp_en -> deassert_functional_reset_init}'
(INFO:AFU_061) Property 'modes' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'support_modes' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'default_modes' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'sequential' of event 'override_uphy_upm_clamp_en' is '1'
(INFO:AFU_061) Property 'program_args' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'break_point' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'top_replica' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'enable' of event 'pad_control_disable' is '1'
(INFO:AFU_061) Property 'is_active' of event 'pad_control_disable' is '1'
(INFO:AFU_061) Property 'wait' of event 'pad_control_disable' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'pad_control_disable' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'constraint' of event 'pad_control_disable' is '{clock_logic_common_override -> pad_control_disable} {pad_control_disable -> ATE_padctl_initialization/ATE_padctl_initialization_dummy}'
(INFO:AFU_061) Property 'modes' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'support_modes' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'default_modes' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'sequential' of event 'pad_control_disable' is '1'
(INFO:AFU_061) Property 'program_args' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'break_point' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'top_replica' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'enable' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is '1'
(INFO:AFU_061) Property 'is_active' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is '1'
(INFO:AFU_061) Property 'wait' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'constraint' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is '{progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {maths_backbone_program/bypass_maths_backbone -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {maths_backbone_program/set_backbone_group -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {maths_backbone_program/set_maths_backbone -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {progm_power_lsclamp/lsclamp_mask_programming_non_gpc -> check_unlock}'
(INFO:AFU_061) Property 'modes' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'support_modes' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'default_modes' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'sequential' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is '1'
(INFO:AFU_061) Property 'program_args' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'break_point' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'top_replica' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'enable' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is '1'
(INFO:AFU_061) Property 'is_active' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is '1'
(INFO:AFU_061) Property 'wait' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'constraint' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is '{progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {maths_backbone_program/bypass_maths_backbone -> progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc} {maths_backbone_program/set_backbone_group -> progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc} {maths_backbone_program/set_maths_backbone -> progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc} {progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc -> check_unlock}'
(INFO:AFU_061) Property 'modes' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'support_modes' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'default_modes' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'sequential' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is '0'
(INFO:AFU_061) Property 'program_args' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'break_point' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'top_replica' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'enable' of event 'progm_power_pgclamp/lpc_mbist_programming' is '1'
(INFO:AFU_061) Property 'is_active' of event 'progm_power_pgclamp/lpc_mbist_programming' is '1'
(INFO:AFU_061) Property 'wait' of event 'progm_power_pgclamp/lpc_mbist_programming' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'progm_power_pgclamp/lpc_mbist_programming' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'constraint' of event 'progm_power_pgclamp/lpc_mbist_programming' is '{progm_power_pgclamp/setup_sram_sleep_en_mask -> progm_power_pgclamp/lpc_mbist_programming} {fuse_reset_override_mask -> progm_power_pgclamp/lpc_mbist_programming} {progm_power_pgclamp/lpc_mbist_programming -> assert_functional_reset_init}'
(INFO:AFU_061) Property 'modes' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'support_modes' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'default_modes' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'sequential' of event 'progm_power_pgclamp/lpc_mbist_programming' is '0'
(INFO:AFU_061) Property 'program_args' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'break_point' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'top_replica' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'enable' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is '1'
(INFO:AFU_061) Property 'is_active' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is '1'
(INFO:AFU_061) Property 'wait' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'constraint' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is '{progm_power_pgclamp/setup_sram_sleep_en_mask -> progm_power_pgclamp/lpc_mbist_programming} {fuse_reset_override_mask -> progm_power_pgclamp/setup_sram_sleep_en_mask} {progm_power_pgclamp/setup_sram_sleep_en_mask -> assert_functional_reset_init}'
(INFO:AFU_061) Property 'modes' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'support_modes' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'default_modes' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'sequential' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is '0'
(INFO:AFU_061) Property 'program_args' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'break_point' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'top_replica' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'enable' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is '1'
(INFO:AFU_061) Property 'is_active' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is '1'
(INFO:AFU_061) Property 'wait' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'constraint' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is '{ssn_common_init/Step_1_ssn_scan_clk_config -> ssn_common_init/Step_2_ssn_control_setup} {ssn_common_init/Step_1_ssn_scan_clk_config -> Step_1_ssn_pin_based_config}'
(INFO:AFU_061) Property 'modes' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'support_modes' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'default_modes' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'sequential' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is '0'
(INFO:AFU_061) Property 'program_args' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'break_point' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'top_replica' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'enable' of event 'ssn_common_init/Step_2_ssn_control_setup' is '1'
(INFO:AFU_061) Property 'is_active' of event 'ssn_common_init/Step_2_ssn_control_setup' is '1'
(INFO:AFU_061) Property 'wait' of event 'ssn_common_init/Step_2_ssn_control_setup' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'ssn_common_init/Step_2_ssn_control_setup' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'constraint' of event 'ssn_common_init/Step_2_ssn_control_setup' is '{ssn_common_init/Step_1_ssn_scan_clk_config -> ssn_common_init/Step_2_ssn_control_setup} {ssn_common_init/Step_2_ssn_control_setup -> Step_1_ssn_pin_based_config}'
(INFO:AFU_061) Property 'modes' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'support_modes' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'default_modes' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'sequential' of event 'ssn_common_init/Step_2_ssn_control_setup' is '0'
(INFO:AFU_061) Property 'program_args' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'break_point' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'top_replica' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'enable' of event 'unlock_jtag' is '1'
(INFO:AFU_061) Property 'is_active' of event 'unlock_jtag' is '1'
(INFO:AFU_061) Property 'wait' of event 'unlock_jtag' is '>=10000000ps'
(INFO:AFU_061) Property 'scope' of event 'unlock_jtag' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'constraint' of event 'unlock_jtag' is '{unlock_jtag -> check_unlock} {bypass_cluster -> unlock_jtag} {unlock_jtag -> maths_backbone_program/bypass_maths_backbone} {unlock_jtag -> maths_backbone_program/set_backbone_group} {unlock_jtag -> maths_backbone_program/set_maths_backbone}'
(INFO:AFU_061) Property 'modes' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'support_modes' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'default_modes' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'sequential' of event 'unlock_jtag' is '1'
(INFO:AFU_061) Property 'program_args' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'break_point' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'top_replica' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'enable' of event 'uphy_mgmt_clk_override' is '1'
(INFO:AFU_061) Property 'is_active' of event 'uphy_mgmt_clk_override' is '1'
(INFO:AFU_061) Property 'wait' of event 'uphy_mgmt_clk_override' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'uphy_mgmt_clk_override' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'constraint' of event 'uphy_mgmt_clk_override' is '{uphy_mgmt_clk_override -> uphy_reg_program} {uphy_mgmt_clk_override -> uphy_reg_program}'
(INFO:AFU_061) Property 'modes' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'support_modes' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'default_modes' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'sequential' of event 'uphy_mgmt_clk_override' is '0'
(INFO:AFU_061) Property 'program_args' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'break_point' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'top_replica' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'enable' of event 'uphy_reg_program' is '1'
(INFO:AFU_061) Property 'is_active' of event 'uphy_reg_program' is '1'
(INFO:AFU_061) Property 'wait' of event 'uphy_reg_program' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'uphy_reg_program' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'uphy_reg_program' is ''
(INFO:AFU_061) Property 'constraint' of event 'uphy_reg_program' is '{uphy_mgmt_clk_override -> uphy_reg_program} {uphy_reg_program -> override_uphy_upm_clamp_en} {uphy_mgmt_clk_override -> uphy_reg_program} {uphy_reg_program -> override_uphy_upm_clamp_en}'
(INFO:AFU_061) Property 'modes' of event 'uphy_reg_program' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'uphy_reg_program' is ''
(INFO:AFU_061) Property 'support_modes' of event 'uphy_reg_program' is ''
(INFO:AFU_061) Property 'default_modes' of event 'uphy_reg_program' is ''
(INFO:AFU_061) Property 'sequential' of event 'uphy_reg_program' is '1'
(INFO:AFU_061) Property 'program_args' of event 'uphy_reg_program' is ''
(INFO:AFU_061) Property 'break_point' of event 'uphy_reg_program' is ''
(INFO:AFU_061) Property 'top_replica' of event 'uphy_reg_program' is ''
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 0
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 241
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "assert_reset"...
INFO: Assert chip reset pin: erot_vdd_good...
INFO: Assert chip reset pin: erot_reset_n...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 0
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 1 TCK cycles at cycle 241 (assert_reset)
(INFO:VEC_554) VERSE: 1 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 0
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 242
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 1
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 242
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "nonsecure_programming"...
INFO: Program gate_priv_signals to 1, to gate X from priv logic
INFO: Now set_tag_template .*JTAG_FUSE_NONSECURE  .*gate_priv_signals to CAT3_gate_priv_signals
INFO: set jtag_skip_ram_repair to skip ram repair fuse loading
INFO: Now set_tag_template .*JTAG_FUSE_NONSECURE  .*jtag_skip_ram_repair to CAT3_fuse_jtag_skip_ram_repair
INFO: Program jtag_compliance_en to 0,  after release reset
INFO: Program non_bypass_wsc_pipeline to 1 after release reset
INFO: Now set_tag_template .*TEST_MASTER_CTRL  .*non_bypass_wsc_pipeline to CAT3_non_bypass_wsc_pipeline
INFO: Now set_tag_template .*TEST_MASTER_CTRL  .*jtag_compliance_en to CAT3_jtag_compliance_en
(INFO:VEC_613B) Programming for program group ""
    cycle 242  shift_ir 16(12____) 060____
        shift_ir_binary 000001100000____
(INFO:VEC_301) Cycle 250 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 250 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 251 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 251 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 252 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 252 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 253 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 254 ChainIndex=8 Retaining value 8'h06 --> 8'h06 for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 264. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/TEST_MASTER_CTRL
    cycle 264  shift_dr 19 00080
        expected XXXXXXXXXXXXXXXXXXX
        shift_dr_binary 0000000000010000000
        shift_dr_mask U1111111111U1111111
(INFO:VEC_301) Cycle 267 ChainIndex=0 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/TEST_MASTER_CTRL"
(INFO:VEC_569A) Cycle 267 ChainIndex=0 Retaining value 1'h0 --> 1'h0 for field="host_sel"
(INFO:VEC_569A) Cycle 268 ChainIndex=1 Retaining value 1'h0 --> 1'h0 for field="mtc_sel"
(INFO:VEC_569A) Cycle 269 ChainIndex=2 Retaining value 1'h0 --> 1'h0 for field="host_active"
(INFO:VEC_569A) Cycle 270 ChainIndex=3 Retaining value 1'h0 --> 1'h0 for field="mtc_active"
(INFO:VEC_569A) Cycle 271 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="host_active_error"
(INFO:VEC_569A) Cycle 272 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="nvjtag_sel_soft_dis"
(INFO:VEC_569A) Cycle 273 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="clear_host_fuse_active_error"
(INFO:VEC_300A) Cycle 274 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="non_bypass_wsc_pipeline"
(INFO:VEC_569A) Cycle 275 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="force_nvjtag_tdo"
(INFO:VEC_569A) Cycle 276 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="jtag_req"
(INFO:VEC_569A) Cycle 277 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="ist_sel"
(INFO:VEC_569A) Cycle 278 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="isfi_sel"
(INFO:VEC_569A) Cycle 279 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="ist_active"
(INFO:VEC_569A) Cycle 280 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="isfi_active"
(INFO:VEC_569A) Cycle 281 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="ist_active_error"
(INFO:VEC_569A) Cycle 282 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="isfi_active_error"
(INFO:VEC_569A) Cycle 283 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="allow_insystem_mode"
(INFO:VEC_569A) Cycle 284 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="tap_ir_path_select"
(INFO:VEC_569A) Cycle 285 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="jtag_compliance_en"
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 288  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 296 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 296 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 297 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 297 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 298 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 298 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 299 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 300 ChainIndex=8 Programming value 8'h06 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 310  shift_ir 25(21____) 012152____
        shift_ir_binary 000010010000101010010____
(INFO:VEC_301) Cycle 318 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 318 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 319 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 319 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 320 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 320 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 321 ChainIndex=7 Programming value 8'h05 --> 8'h2a for field="wir"
(INFO:VEC_301) Cycle 329 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 329 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 330 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 331 ChainIndex=17 Programming value 8'h05 --> 8'h09 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 341  shift_dr 11(7____) 4a____
        expected XXXXXXX____
        shift_dr_binary 1001010____
        shift_dr_mask U11U111____
(INFO:VEC_301) Cycle 348 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 348 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 349 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 349 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 350 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 350 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 351 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 351 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 352 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 352 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 353 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 353 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 354 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 354 ChainIndex=10 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 357. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/JTAG_SEC_CMD, u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_FUSE_NONSECURE, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 357  shift_dr 114(110____) 01260000000000000c000000000a____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000100100110000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000001010____
        shift_dr_mask 11111U111111111111111111111111111111111111111111111111111111111111UU111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 364 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 364 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 365 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 365 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 366 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 366 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 367 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_NONSECURE"
(INFO:VEC_569A) Cycle 367 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 368 ChainIndex=8 Retaining value 32'h00000000 --> 32'h00000000 for field="u0/jtag_ecid_data"
(INFO:VEC_569A) Cycle 400 ChainIndex=40 Retaining value 4'h0 --> 4'h0 for field="u0/jtag_ecid_chip_option_offset"
(INFO:VEC_569A) Cycle 404 ChainIndex=44 Retaining value 1'h0 --> 1'h0 for field="u0/fuse2all_fuses_sensed_status"
(INFO:VEC_569A) Cycle 405 ChainIndex=45 Retaining value 1'h0 --> 1'h0 for field="u0/fuse2all_fuse_outputs_valid_status"
(INFO:VEC_300A) Cycle 406 ChainIndex=46 Programming value 1'h0 --> 1'h1 for field="u0/gate_priv_signals"
(INFO:VEC_300A) Cycle 407 ChainIndex=47 Programming value 1'h0 --> 1'h1 for field="u0/jtag_skip_ram_repair"
(INFO:VEC_569A) Cycle 408 ChainIndex=48 Retaining value 1'h0 --> 1'h0 for field="u0/static_chip_option_sense_done_status"
(INFO:VEC_569A) Cycle 409 ChainIndex=49 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_reset_"
(INFO:VEC_569A) Cycle 410 ChainIndex=50 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_jtag_clk_ungate_req"
(INFO:VEC_569A) Cycle 411 ChainIndex=51 Retaining value 1'h0 --> 1'h0 for field="u0/hw_trig_reshift_segment"
(INFO:VEC_569A) Cycle 412 ChainIndex=52 Retaining value 5'h00 --> 5'h00 for field="u0/fusectrl_current_state"
(INFO:VEC_569A) Cycle 417 ChainIndex=57 Retaining value 4'h0 --> 4'h0 for field="u0/decomp_current_state"
(INFO:VEC_569A) Cycle 421 ChainIndex=61 Retaining value 7'h00 --> 7'h00 for field="u0/intfc_current_state"
(INFO:VEC_569A) Cycle 428 ChainIndex=68 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_init_sense_done"
(INFO:VEC_569A) Cycle 429 ChainIndex=69 Retaining value 1'h0 --> 1'h0 for field="u0/normal_sense_done"
(INFO:VEC_569A) Cycle 430 ChainIndex=70 Retaining value 1'h0 --> 1'h0 for field="u0/fpf_sense_done"
(INFO:VEC_569A) Cycle 431 ChainIndex=71 Retaining value 1'h0 --> 1'h0 for field="u0/record_sense_done"
(INFO:VEC_569A) Cycle 432 ChainIndex=72 Retaining value 1'h0 --> 1'h0 for field="u0/iff_sense_done"
(INFO:VEC_569A) Cycle 433 ChainIndex=73 Retaining value 1'h0 --> 1'h0 for field="u0/fsp_sense_done"
(INFO:VEC_569A) Cycle 434 ChainIndex=74 Retaining value 4'h0 --> 4'h0 for field="u0/sorter_current_state"
(INFO:VEC_569A) Cycle 438 ChainIndex=78 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_3"
(INFO:VEC_569A) Cycle 439 ChainIndex=79 Retaining value 10'h000 --> 10'h000 for field="u0/jtag_reshift_segment_id"
(INFO:VEC_569A) Cycle 449 ChainIndex=89 Retaining value 4'h0 --> 4'h0 for field="u0/current_state_reshift_segment"
(INFO:VEC_569A) Cycle 453 ChainIndex=93 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_seshift_segment"
(INFO:VEC_569A) Cycle 454 ChainIndex=94 Retaining value 4'h0 --> 4'h0 for field="u0/current_state_seshift_segment"
(INFO:VEC_569A) Cycle 458 ChainIndex=98 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h7"
(INFO:VEC_569A) Cycle 461 ChainIndex=101 Retaining value 1'h1 --> 1'h1 for field="u0/burn_and_check_status"
(INFO:VEC_569A) Cycle 462 ChainIndex=102 Retaining value 1'h1 --> 1'h1 for field="u0/fusegen_shift_status"
(INFO:VEC_301) Cycle 463 ChainIndex=103 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 463 ChainIndex=103 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 464 ChainIndex=104 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 464 ChainIndex=104 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 465 ChainIndex=105 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/JTAG_SEC_CMD"
(INFO:VEC_569A) Cycle 465 ChainIndex=105 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 466 ChainIndex=106 Retaining value 1'h0 --> 1'h0 for field="sha_cal_start"
(INFO:VEC_569A) Cycle 467 ChainIndex=107 Retaining value 1'h0 --> 1'h0 for field="sha_cal_ready_status"
(INFO:VEC_300A) Cycle 468 ChainIndex=108 Programming value 1'h0 --> 1'h1 for field="trng_enable"
(INFO:VEC_569A) Cycle 469 ChainIndex=109 Retaining value 1'h0 --> 1'h0 for field="failed_unlock"
(INFO:VEC_569A) Cycle 470 ChainIndex=110 Retaining value 4'h0 --> 4'h0 for field="reserved"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 1
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 1
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 480
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 2
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 480
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "deassert_reset"...
INFO: de-assert chip reset pin: erot_vdd_good...
(INFO:VEC_308) Cycle 480, Pin "erot_vdd_good", WFC changes '0' -> '1'.
INFO: de-assert chip reset pin: erot_reset_n...
(INFO:VEC_308) Cycle 480, Pin "erot_reset_n", WFC changes '0' -> '1'.
INFO: disable glitch checker
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 2
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 1 TCK cycles at cycle 480 (deassert_reset)
(INFO:VEC_554) VERSE: 1 TCK cycle(s) remain to wait.
(INFO:VEC_313) TN->PLI: force tb.TB_clock_glitch_mon_active 0 0 0
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 2
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 481
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 3
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 481
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "fuse_wait"...
INFO: Wait for fuse read
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:1.000ms test_cycle:500000 tck_cycle:500000
(INFO:VEC_376) Cycle Info: waitRti (start@481, end@500480) = 500000 cycles. Accumulated 500000 cycles (the number of TCK cycles stay on RTI state = 500000).
INFO: Force fuse sense done ,so we won't need to wait for fuse loading
(INFO:VEC_313) TN->PLI: force tb.TB_fuse_valid_force 1 0 0
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:800.000us test_cycle:400000 tck_cycle:400000
(INFO:VEC_376) Cycle Info: waitRti (start@500481, end@900480) = 400000 cycles. Accumulated 900000 cycles (the number of TCK cycles stay on RTI state = 400000).
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 3
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 3
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 900481
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 4
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 900481
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "check_fuse_valid"...
u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_NONSECURE
test_name :jtagtest.j2h
INFO: value of field 'u0/static_chip_option_sense_done_status'
INFO: Reg: u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_NONSECURE; Field: u0/static_chip_option_sense_done_status; prop: jrt_merge_prefix; value: u0
INFO: Reg: u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_NONSECURE; Field: u0/static_chip_option_sense_done_status; prop: original_field_name; value: static_chip_option_sense_done_status
INFO: Reg: u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_NONSECURE; Field: u0/static_chip_option_sense_done_status; prop: unit_hinst_sras0misc0; value: u_l1_cluster/u_NV_fuse
INFO: Prefix = u0
INFO: Check fuse sense status before executing unlock sequence
INFO: Force fuse sense done, then no need to check
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 4
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 900481
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 5
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 900481
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "bypass_cluster"...
all_chiplet_list  u_sra_sys0/testmaster u_sra_sys0/SRA_SYS0_1500_wrapper u_sra_top0/SRA_TOP0_1500_wrapper
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 5
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 5
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 900481
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 6
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 900481
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "unlock_jtag"...
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/JTAG_SEC_CMD Field=sha_cal_start Tag=CAT1_secSHA2_JTAG_SEC_CMD_sha_cal_start.
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 900481  shift_ir 25(21____) 012828____
        shift_ir_binary 000010010100000101000____
(INFO:VEC_301) Cycle 900489 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 900489 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 900490 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 900490 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 900491 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 900491 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 900492 ChainIndex=7 Programming value 8'h2a --> 8'h05 for field="wir"
(INFO:VEC_301) Cycle 900500 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 900500 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 900501 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 900502 ChainIndex=17 Retaining value 8'h09 --> 8'h09 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 900512. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/JTAG_SEC_CMD, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 900512  shift_dr 13(9____) 00b____
        expected XXXXXXXXX____
        shift_dr_binary 000001011____
        shift_dr_mask 1111111U1____
(INFO:VEC_301) Cycle 900519 ChainIndex=4 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/JTAG_SEC_CMD"
(INFO:VEC_300A) Cycle 900520 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="sha_cal_start"
(INFO:VEC_569A) Cycle 900521 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="sha_cal_ready_status"
(INFO:VEC_569A) Cycle 900522 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="trng_enable"
(INFO:VEC_569A) Cycle 900523 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="failed_unlock"
(INFO:VEC_569A) Cycle 900524 ChainIndex=9 Retaining value 4'h0 --> 4'h0 for field="reserved"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=fuse2all_fuse_outputs_valid Tag=CAT1_secSHA2_SYS_STATUS_NONSECURE_fuse2all_fuse_outputs_valid.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=fuse2all_fuse_outputs_valid_inv Tag=CAT1_secSHA2_SYS_STATUS_NONSECURE_fuse2all_fuse_outputs_valid.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=jtag_secureId_valid Tag=CAT1_secSHA2_SYS_STATUS_NONSECURE_jtag_secureId_valid.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=oem_key_enable Tag=CAT1_secSHA2_SYS_STATUS_NONSECURE_oem_key_enable.
(INFO:VEC_613B) Programming for program group ""
    cycle 900534  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 900542 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 900542 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 900543 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 900544 ChainIndex=6 Programming value 8'h09 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = ON.
    cycle 900554  shift_ir 16(12____) 8d0____
        shift_ir_binary 100011010000____
(INFO:VEC_301) Cycle 900562 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 900562 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 900563 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 900563 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 900564 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 900564 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 900565 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 900566 ChainIndex=8 Programming value 8'h05 --> 8'h8d for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 900576. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/SYS_STATUS_NONSECURE
    cycle 900576  shift_dr 21 000000
        expected XXXXXXXXXXXXXXXXXXXXX
        shift_dr_binary 000000000000000000000
        shift_dr_mask UUUUUUUUUUUUUUUUUUUUU
(INFO:VEC_301) Cycle 900579 ChainIndex=0 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE"
(INFO:VEC_569A) Cycle 900579 ChainIndex=0 Retaining value 1'h0 --> 1'h0 for field="earlyl1cold_rstn"
(INFO:VEC_569A) Cycle 900580 ChainIndex=1 Retaining value 1'h0 --> 1'h0 for field="earlyl1warm_rstn"
(INFO:VEC_569A) Cycle 900581 ChainIndex=2 Retaining value 1'h0 --> 1'h0 for field="earlyl2cold_rstn"
(INFO:VEC_569A) Cycle 900582 ChainIndex=3 Retaining value 1'h0 --> 1'h0 for field="prebootl2warm_rstn"
(INFO:VEC_569A) Cycle 900583 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="pmc2dfd_reset_detector"
(INFO:VEC_569A) Cycle 900584 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="pmc2dfd_reset_detector_shadow_inv"
(INFO:VEC_569A) Cycle 900585 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="dft2dfd_reset_detector"
(INFO:VEC_569A) Cycle 900586 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dft2dfd_reset_detector_shadow_inv"
(INFO:VEC_569A) Cycle 900587 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="production_mode"
(INFO:VEC_569A) Cycle 900588 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="production_mode_inv"
(INFO:VEC_569A) Cycle 900589 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="fuse2all_fuse_outputs_valid"
(INFO:VEC_569A) Cycle 900590 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="fuse2all_fuse_outputs_valid_inv"
(INFO:VEC_569A) Cycle 900591 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="global_deviceen"
(INFO:VEC_300A) Cycle 900592 ChainIndex=13 Programming value 1'h1 --> 1'h0 for field="global_jtag_enable"
(INFO:VEC_569A) Cycle 900593 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="fuse_valid_AON"
(INFO:VEC_569A) Cycle 900594 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="jtag_secureId_valid"
(INFO:VEC_569A) Cycle 900595 ChainIndex=16 Retaining value 2'h0 --> 2'h0 for field="zeroize_status"
(INFO:VEC_569A) Cycle 900597 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="oem_key_enable"
(INFO:VEC_569A) Cycle 900598 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="fuse_reshift_status"
(INFO:VEC_569A) Cycle 900599 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="enable_cr_jtag_security"
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=earlyl1cold_rstn Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=earlyl1warm_rstn Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=earlyl2cold_rstn Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=prebootl2warm_rstn Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=pmc2dfd_reset_detector Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=pmc2dfd_reset_detector_shadow_inv Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=dft2dfd_reset_detector Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=dft2dfd_reset_detector_shadow_inv Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=production_mode Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=production_mode_inv Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=fuse2all_fuse_outputs_valid Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=fuse2all_fuse_outputs_valid_inv Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=global_deviceen Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=global_jtag_enable Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=fuse_valid_AON Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=jtag_secureId_valid Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=zeroize_status Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=oem_key_enable Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=fuse_reshift_status Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=enable_cr_jtag_security Tag=<EMPTY>.
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "SYS_STATUS_NONSECURE" field "testmaster_cli_inst_jtag_secureId_valid" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:20.000ns test_cycle:10 tck_cycle:10
(INFO:VEC_376) Cycle Info: waitRti (start@900606, end@900615) = 10 cycles. Accumulated 900010 cycles (the number of TCK cycles stay on RTI state = 10).
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 900616  shift_ir 16(12____) 090____
        shift_ir_binary 000010010000____
(INFO:VEC_301) Cycle 900624 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 900624 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 900625 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 900625 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 900626 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 900626 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 900627 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 900628 ChainIndex=8 Programming value 8'h8d --> 8'h09 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 900638  shift_dr 7(3____) 4____
        expected XXX____
        shift_dr_binary 100____
        shift_dr_mask U11____
(INFO:VEC_301) Cycle 900645 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 900645 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 900646 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 900646 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 900647 ChainIndex=6 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 900647 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 900650. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/JTAG_SEC_CMD, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 900650  shift_dr 15(11____) 024____
        expected XXXXXXXXXXX____
        shift_dr_binary 00000100100____
        shift_dr_mask 1111111U111____
(INFO:VEC_301) Cycle 900657 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 900657 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 900658 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 900658 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 900659 ChainIndex=6 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/JTAG_SEC_CMD"
(INFO:VEC_569A) Cycle 900659 ChainIndex=6 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_300A) Cycle 900660 ChainIndex=7 Programming value 1'h1 --> 1'h0 for field="sha_cal_start"
(INFO:VEC_569A) Cycle 900661 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="sha_cal_ready_status"
(INFO:VEC_569A) Cycle 900662 ChainIndex=9 Retaining value 1'h1 --> 1'h1 for field="trng_enable"
(INFO:VEC_569A) Cycle 900663 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="failed_unlock"
(INFO:VEC_569A) Cycle 900664 ChainIndex=11 Retaining value 4'h0 --> 4'h0 for field="reserved"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_757) Program value contains client_sib or cluster_sib fields and other fields, client_sib or cluster_sib fields will be ignored.
(INFO:VEC_613B) Programming for program group ""
    cycle 900674  shift_ir 16(12____) 053____
        shift_ir_binary 000001010011____
(INFO:VEC_301) Cycle 900682 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 900682 ChainIndex=4 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 900683 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 900683 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 900684 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 900684 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 900685 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 900686 ChainIndex=8 Programming value 8'h09 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-off.
    cycle 900696  shift_ir 34(30____) 014364d9____
        shift_ir_binary 000001010000110110010011011001____
(INFO:VEC_301) Cycle 900704 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 900704 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 900705 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 900705 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 900706 ChainIndex=6 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_301) Cycle 900714 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 900714 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 900715 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 900715 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 900716 ChainIndex=16 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_301) Cycle 900724 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 900724 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 900725 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 900726 ChainIndex=26 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/PRG_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 900736  shift_dr 13(9____) 1ff____
        expected XXXXXXXXX____
        shift_dr_binary 111111111____
        shift_dr_mask 1UU1U1UU1____
(INFO:VEC_301) Cycle 900743 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 900743 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 900744 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 900744 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 900745 ChainIndex=6 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 900745 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 900746 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 900746 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 900747 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 900747 ChainIndex=8 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 900748 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 900748 ChainIndex=9 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 900749 ChainIndex=10 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 900749 ChainIndex=10 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 900750 ChainIndex=11 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 900750 ChainIndex=11 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 900751 ChainIndex=12 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 900751 ChainIndex=12 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = OFF.
    cycle 900754  shift_ir 34(30____) 3e5f97e5____
        shift_ir_binary 111110010111111001011111100101____
(INFO:VEC_301) Cycle 900762 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 900762 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 900763 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 900763 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 900764 ChainIndex=6 Programming value 8'h36 --> 8'hf9 for field="wir"
(INFO:VEC_301) Cycle 900772 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 900772 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 900773 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 900773 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 900774 ChainIndex=16 Programming value 8'h36 --> 8'hf9 for field="wir"
(INFO:VEC_301) Cycle 900782 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 900782 ChainIndex=24 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 900783 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 900784 ChainIndex=26 Programming value 8'h05 --> 8'hf9 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
    cycle 900794  shift_ir 14(10____) 3e5____
        shift_ir_binary 1111100101____
(INFO:VEC_301) Cycle 900802 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 900802 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 900803 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 900803 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 900803 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 900804 ChainIndex=6 Retaining value 8'hf9 --> 8'hf9 for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 900814. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/JTAG_SEC_UNLOCK_STATUS, u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 900814  shift_dr 21(17____) 00000____
        expected XXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000000000000____
        shift_dr_mask UUUUUUUUUUUUUUUUU____
(INFO:VEC_301) Cycle 900821 ChainIndex=4 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/JTAG_SEC_UNLOCK_STATUS", "u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS", "u_sra_top0/SRA_TOP0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS"
(INFO:VEC_569A) Cycle 900821 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="bypass"
(INFO:VEC_569A) Cycle 900822 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="scan_dump_unlock_status"
(INFO:VEC_569A) Cycle 900823 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="atpg_scan_unlock_status"
(INFO:VEC_569A) Cycle 900824 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="ram_dump_unlock_status"
(INFO:VEC_569A) Cycle 900825 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="hbm_unlock_status"
(INFO:VEC_569A) Cycle 900826 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="iobist_unlock_status"
(INFO:VEC_569A) Cycle 900827 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="boundary_scan_unlock_status"
(INFO:VEC_569A) Cycle 900828 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="wbr_unlock_status"
(INFO:VEC_569A) Cycle 900829 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="jtag2host_unlock_status"
(INFO:VEC_569A) Cycle 900830 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="top_fs_unlock_status"
(INFO:VEC_569A) Cycle 900831 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="obs_secure_unlock_status"
(INFO:VEC_569A) Cycle 900832 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="fuse_secure_unlock_status"
(INFO:VEC_569A) Cycle 900833 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="sec_mode_unlock_status"
(INFO:VEC_569A) Cycle 900834 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="non_critical_regs_unlock_status"
(INFO:VEC_569A) Cycle 900835 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="ist_debug_unlock_status"
(INFO:VEC_569A) Cycle 900836 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="reserved_unlock_status"
(INFO:VEC_569A) Cycle 900837 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="global_enable_unlock_status"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 6
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 5000 TCK cycles at cycle 900844 (unlock_jtag)
(INFO:VEC_554) VERSE: 5000 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:10.000us test_cycle:5000 tck_cycle:5000
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 6
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 905844
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 7
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 905844
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "maths_backbone_program/set_maths_backbone"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 7
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 7
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 905844
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 8
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 905844
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 8
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 8
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 905844
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 9
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 905844
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "maths_backbone_program/bypass_maths_backbone"...
::MATHS_ACCESS_START::TEST_INIT::
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 9
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 9
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 905844
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 10
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 905844
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc"...
WARNING: .*/RG_CTL_VAL .*jtag_val.* does not exist
WARNING: .*/RG_CTL_VAL .*jtag_val_lsclamp_PD_IOVDD_to_PD_VAUXS.* does not exist
WARNING: .*/RG_CTL_VAL .*jtag_val_pcie_reset_precredit_if_.* does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 10
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 10
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 905844
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 11
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 905844
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "progm_power_lsclamp/lsclamp_mask_programming_non_gpc"...
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
    cycle 905844  shift_ir 14(10____) 015____
        shift_ir_binary 0000010101____
(INFO:VEC_301) Cycle 905852 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 905852 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 905853 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 905853 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 905853 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_300A) Cycle 905854 ChainIndex=6 Programming value 8'hf9 --> 8'h05 for field="wir"
    cycle 905864  shift_ir 14(10____) 017____
        shift_ir_binary 0000010111____
(INFO:VEC_301) Cycle 905872 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 905872 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 905873 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 905873 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 905873 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 905874 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS_LOCK = ON.
    cycle 905884  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 905892 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 905892 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 905893 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 905893 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 905893 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 905894 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
WARNING: .*/RG_CTL_MASK .*jtag_mask.* does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 11
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 11
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 905904
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 12
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 905904
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "check_unlock"...
INFO: shift_ir and shift_dr for unlock GPC
INFO: Check unlock status
(INFO:VEC_757) Program value contains client_sib or cluster_sib fields and other fields, client_sib or cluster_sib fields will be ignored.
(INFO:VEC_613B) Programming for program group ""
    cycle 905904  shift_ir 16(12____) 053____
        shift_ir_binary 000001010011____
(INFO:VEC_301) Cycle 905912 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 905912 ChainIndex=4 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 905913 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 905913 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 905914 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 905914 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 905915 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 905916 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-off.
    cycle 905926  shift_ir 34(30____) 0d8364d9____
        shift_ir_binary 001101100000110110010011011001____
(INFO:VEC_301) Cycle 905934 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 905934 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 905935 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 905935 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 905936 ChainIndex=6 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_301) Cycle 905944 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 905944 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 905945 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 905945 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 905946 ChainIndex=16 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_301) Cycle 905954 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 905954 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 905955 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 905956 ChainIndex=26 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/PRG_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 905966  shift_dr 13(9____) 1ff____
        expected XXXXXXXXX____
        shift_dr_binary 111111111____
        shift_dr_mask UUUUU1UU1____
(INFO:VEC_301) Cycle 905973 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 905973 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 905974 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 905974 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 905975 ChainIndex=6 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 905975 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 905976 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 905976 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 905977 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 905977 ChainIndex=8 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 905978 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 905978 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 905979 ChainIndex=10 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 905979 ChainIndex=10 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 905980 ChainIndex=11 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 905980 ChainIndex=11 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 905981 ChainIndex=12 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 905981 ChainIndex=12 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = OFF.
    cycle 905984  shift_ir 34(30____) 3e5f97e5____
        shift_ir_binary 111110010111111001011111100101____
(INFO:VEC_301) Cycle 905992 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 905992 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 905993 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 905993 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 905994 ChainIndex=6 Programming value 8'h36 --> 8'hf9 for field="wir"
(INFO:VEC_301) Cycle 906002 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 906002 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 906003 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 906003 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 906004 ChainIndex=16 Programming value 8'h36 --> 8'hf9 for field="wir"
(INFO:VEC_301) Cycle 906012 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 906012 ChainIndex=24 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 906013 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 906014 ChainIndex=26 Programming value 8'h36 --> 8'hf9 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
    cycle 906024  shift_ir 14(10____) 3e5____
        shift_ir_binary 1111100101____
(INFO:VEC_301) Cycle 906032 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 906032 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 906033 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 906033 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 906033 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 906034 ChainIndex=6 Retaining value 8'hf9 --> 8'hf9 for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 906044. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/JTAG_SEC_UNLOCK_STATUS, u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 906044  shift_dr 21(17____) 00000____
        expected XXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000000000000____
        shift_dr_mask UUUUUUUUUUUUUUUUU____
(INFO:VEC_301) Cycle 906051 ChainIndex=4 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/JTAG_SEC_UNLOCK_STATUS", "u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS", "u_sra_top0/SRA_TOP0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS"
(INFO:VEC_569A) Cycle 906051 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="bypass"
(INFO:VEC_569A) Cycle 906052 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="scan_dump_unlock_status"
(INFO:VEC_569A) Cycle 906053 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="atpg_scan_unlock_status"
(INFO:VEC_569A) Cycle 906054 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="ram_dump_unlock_status"
(INFO:VEC_569A) Cycle 906055 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="hbm_unlock_status"
(INFO:VEC_569A) Cycle 906056 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="iobist_unlock_status"
(INFO:VEC_569A) Cycle 906057 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="boundary_scan_unlock_status"
(INFO:VEC_569A) Cycle 906058 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="wbr_unlock_status"
(INFO:VEC_569A) Cycle 906059 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="jtag2host_unlock_status"
(INFO:VEC_569A) Cycle 906060 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="top_fs_unlock_status"
(INFO:VEC_569A) Cycle 906061 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="obs_secure_unlock_status"
(INFO:VEC_569A) Cycle 906062 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="fuse_secure_unlock_status"
(INFO:VEC_569A) Cycle 906063 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="sec_mode_unlock_status"
(INFO:VEC_569A) Cycle 906064 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="non_critical_regs_unlock_status"
(INFO:VEC_569A) Cycle 906065 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="ist_debug_unlock_status"
(INFO:VEC_569A) Cycle 906066 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="reserved_unlock_status"
(INFO:VEC_569A) Cycle 906067 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="global_enable_unlock_status"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 906074  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 906082 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 906082 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 906083 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 906083 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 906083 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_300A) Cycle 906084 ChainIndex=6 Programming value 8'hf9 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-on.
    cycle 906094  shift_ir 16(12____) 360____
        shift_ir_binary 001101100000____
(INFO:VEC_301) Cycle 906102 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 906102 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 906103 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 906103 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 906104 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 906104 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 906105 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 906106 ChainIndex=8 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 906116  shift_dr 7(3____) 7____
        expected XXX____
        shift_dr_binary 111____
        shift_dr_mask UUU____
(INFO:VEC_301) Cycle 906123 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 906123 ChainIndex=4 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 906124 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 906124 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 906125 ChainIndex=6 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 906125 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-off.
    cycle 906128  shift_ir 34(30____) 3e4f97e5____
        shift_ir_binary 111110010011111001011111100101____
(INFO:VEC_301) Cycle 906136 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 906136 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 906137 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 906137 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 906138 ChainIndex=6 Programming value 8'h05 --> 8'hf9 for field="wir"
(INFO:VEC_301) Cycle 906146 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 906146 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 906147 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 906147 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 906148 ChainIndex=16 Programming value 8'h05 --> 8'hf9 for field="wir"
(INFO:VEC_301) Cycle 906156 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 906156 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 906157 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 906158 ChainIndex=26 Programming value 8'h36 --> 8'hf9 for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 906168. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/JTAG_SEC_UNLOCK_STATUS, u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 906168  shift_dr 57(53____) 00001000040001____
        expected 1111111111111111X1111111111111111XX1111111111111111XX____
        shift_dr_binary 00000000000000001000000000000000001000000000000000001____
        shift_dr_mask 11111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 906175 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 906175 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 906176 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS"
(INFO:VEC_569A) Cycle 906176 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="bypass"
(INFO:VEC_569A) Cycle 906177 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="scan_dump_unlock_status"
(INFO:VEC_569A) Cycle 906178 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="atpg_scan_unlock_status"
(INFO:VEC_569A) Cycle 906179 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="ram_dump_unlock_status"
(INFO:VEC_569A) Cycle 906180 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="hbm_unlock_status"
(INFO:VEC_569A) Cycle 906181 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="iobist_unlock_status"
(INFO:VEC_569A) Cycle 906182 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="boundary_scan_unlock_status"
(INFO:VEC_569A) Cycle 906183 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="wbr_unlock_status"
(INFO:VEC_569A) Cycle 906184 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="jtag2host_unlock_status"
(INFO:VEC_569A) Cycle 906185 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="top_fs_unlock_status"
(INFO:VEC_569A) Cycle 906186 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="obs_secure_unlock_status"
(INFO:VEC_569A) Cycle 906187 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="fuse_secure_unlock_status"
(INFO:VEC_569A) Cycle 906188 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="sec_mode_unlock_status"
(INFO:VEC_569A) Cycle 906189 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="non_critical_regs_unlock_status"
(INFO:VEC_569A) Cycle 906190 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="ist_debug_unlock_status"
(INFO:VEC_569A) Cycle 906191 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="reserved_unlock_status"
(INFO:VEC_569A) Cycle 906192 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="global_enable_unlock_status"
(INFO:VEC_301) Cycle 906193 ChainIndex=22 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 906193 ChainIndex=22 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 906194 ChainIndex=23 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS"
(INFO:VEC_569A) Cycle 906194 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="bypass"
(INFO:VEC_569A) Cycle 906195 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="scan_dump_unlock_status"
(INFO:VEC_569A) Cycle 906196 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="atpg_scan_unlock_status"
(INFO:VEC_569A) Cycle 906197 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="ram_dump_unlock_status"
(INFO:VEC_569A) Cycle 906198 ChainIndex=27 Retaining value 1'h0 --> 1'h0 for field="hbm_unlock_status"
(INFO:VEC_569A) Cycle 906199 ChainIndex=28 Retaining value 1'h0 --> 1'h0 for field="iobist_unlock_status"
(INFO:VEC_569A) Cycle 906200 ChainIndex=29 Retaining value 1'h0 --> 1'h0 for field="boundary_scan_unlock_status"
(INFO:VEC_569A) Cycle 906201 ChainIndex=30 Retaining value 1'h0 --> 1'h0 for field="wbr_unlock_status"
(INFO:VEC_569A) Cycle 906202 ChainIndex=31 Retaining value 1'h0 --> 1'h0 for field="jtag2host_unlock_status"
(INFO:VEC_569A) Cycle 906203 ChainIndex=32 Retaining value 1'h0 --> 1'h0 for field="top_fs_unlock_status"
(INFO:VEC_569A) Cycle 906204 ChainIndex=33 Retaining value 1'h0 --> 1'h0 for field="obs_secure_unlock_status"
(INFO:VEC_569A) Cycle 906205 ChainIndex=34 Retaining value 1'h0 --> 1'h0 for field="fuse_secure_unlock_status"
(INFO:VEC_569A) Cycle 906206 ChainIndex=35 Retaining value 1'h0 --> 1'h0 for field="sec_mode_unlock_status"
(INFO:VEC_569A) Cycle 906207 ChainIndex=36 Retaining value 1'h0 --> 1'h0 for field="non_critical_regs_unlock_status"
(INFO:VEC_569A) Cycle 906208 ChainIndex=37 Retaining value 1'h0 --> 1'h0 for field="ist_debug_unlock_status"
(INFO:VEC_569A) Cycle 906209 ChainIndex=38 Retaining value 1'h0 --> 1'h0 for field="reserved_unlock_status"
(INFO:VEC_569A) Cycle 906210 ChainIndex=39 Retaining value 1'h0 --> 1'h0 for field="global_enable_unlock_status"
(INFO:VEC_301) Cycle 906211 ChainIndex=40 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/JTAG_SEC_UNLOCK_STATUS"
(INFO:VEC_569A) Cycle 906211 ChainIndex=40 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 906212 ChainIndex=41 Retaining value 1'h0 --> 1'h0 for field="scan_dump_unlock_status"
(INFO:VEC_569A) Cycle 906213 ChainIndex=42 Retaining value 1'h0 --> 1'h0 for field="atpg_scan_unlock_status"
(INFO:VEC_569A) Cycle 906214 ChainIndex=43 Retaining value 1'h0 --> 1'h0 for field="ram_dump_unlock_status"
(INFO:VEC_569A) Cycle 906215 ChainIndex=44 Retaining value 1'h0 --> 1'h0 for field="hbm_unlock_status"
(INFO:VEC_569A) Cycle 906216 ChainIndex=45 Retaining value 1'h0 --> 1'h0 for field="iobist_unlock_status"
(INFO:VEC_569A) Cycle 906217 ChainIndex=46 Retaining value 1'h0 --> 1'h0 for field="boundary_scan_unlock_status"
(INFO:VEC_569A) Cycle 906218 ChainIndex=47 Retaining value 1'h0 --> 1'h0 for field="wbr_unlock_status"
(INFO:VEC_569A) Cycle 906219 ChainIndex=48 Retaining value 1'h0 --> 1'h0 for field="jtag2host_unlock_status"
(INFO:VEC_569A) Cycle 906220 ChainIndex=49 Retaining value 1'h0 --> 1'h0 for field="top_fs_unlock_status"
(INFO:VEC_569A) Cycle 906221 ChainIndex=50 Retaining value 1'h0 --> 1'h0 for field="obs_secure_unlock_status"
(INFO:VEC_569A) Cycle 906222 ChainIndex=51 Retaining value 1'h0 --> 1'h0 for field="fuse_secure_unlock_status"
(INFO:VEC_569A) Cycle 906223 ChainIndex=52 Retaining value 1'h0 --> 1'h0 for field="sec_mode_unlock_status"
(INFO:VEC_569A) Cycle 906224 ChainIndex=53 Retaining value 1'h0 --> 1'h0 for field="non_critical_regs_unlock_status"
(INFO:VEC_569A) Cycle 906225 ChainIndex=54 Retaining value 1'h0 --> 1'h0 for field="ist_debug_unlock_status"
(INFO:VEC_569A) Cycle 906226 ChainIndex=55 Retaining value 1'h0 --> 1'h0 for field="reserved_unlock_status"
(INFO:VEC_569A) Cycle 906227 ChainIndex=56 Retaining value 1'h0 --> 1'h0 for field="global_enable_unlock_status"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 12
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 12
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 906234
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 13
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 906234
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "gate_priv_signals"...
INFO: Program gate_priv_signals to 1, to gate X from priv logic
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_NONSECURE Field=u0/gate_priv_signals Range=[0:0] Value=1'b1.
INFO: Now set_tag_template .*JTAG_FUSE_NONSECURE  .*gate_priv_signals to CAT3_gate_priv_signals
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 13
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 906234  shift_ir 34(30____) 014f97e4____
        shift_ir_binary 000001010011111001011111100100____
(INFO:VEC_301) Cycle 906242 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 906242 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 906243 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 906243 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_569A) Cycle 906244 ChainIndex=6 Retaining value 8'hf9 --> 8'hf9 for field="wir"
(INFO:VEC_301) Cycle 906252 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 906252 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 906253 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 906253 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_569A) Cycle 906254 ChainIndex=16 Retaining value 8'hf9 --> 8'hf9 for field="wir"
(INFO:VEC_301) Cycle 906262 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 906262 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 906263 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 906264 ChainIndex=26 Programming value 8'hf9 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-on.
    cycle 906274  shift_ir 25(21____) 00a956____
        shift_ir_binary 000001010100101010110____
(INFO:VEC_301) Cycle 906282 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 906282 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 906283 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 906283 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 906284 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 906284 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_300A) Cycle 906285 ChainIndex=7 Programming value 8'hf9 --> 8'h2a for field="wir"
(INFO:VEC_301) Cycle 906293 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 906293 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 906294 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 906295 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 906305. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_FUSE_NONSECURE, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 906305  shift_dr 100(96____) c00000000000018000000001____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 110000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000001____
        shift_dr_mask 11111111111111111111111111111111111111111111111111111111U111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 906312 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_NONSECURE"
(INFO:VEC_569A) Cycle 906313 ChainIndex=5 Retaining value 32'h00000000 --> 32'h00000000 for field="u0/jtag_ecid_data"
(INFO:VEC_569A) Cycle 906345 ChainIndex=37 Retaining value 4'h0 --> 4'h0 for field="u0/jtag_ecid_chip_option_offset"
(INFO:VEC_569A) Cycle 906349 ChainIndex=41 Retaining value 1'h0 --> 1'h0 for field="u0/fuse2all_fuses_sensed_status"
(INFO:VEC_569A) Cycle 906350 ChainIndex=42 Retaining value 1'h0 --> 1'h0 for field="u0/fuse2all_fuse_outputs_valid_status"
(INFO:VEC_569A) Cycle 906351 ChainIndex=43 Retaining value 1'h1 --> 1'h1 for field="u0/gate_priv_signals"
(INFO:VEC_569A) Cycle 906352 ChainIndex=44 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_skip_ram_repair"
(INFO:VEC_569A) Cycle 906353 ChainIndex=45 Retaining value 1'h0 --> 1'h0 for field="u0/static_chip_option_sense_done_status"
(INFO:VEC_569A) Cycle 906354 ChainIndex=46 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_reset_"
(INFO:VEC_569A) Cycle 906355 ChainIndex=47 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_jtag_clk_ungate_req"
(INFO:VEC_569A) Cycle 906356 ChainIndex=48 Retaining value 1'h0 --> 1'h0 for field="u0/hw_trig_reshift_segment"
(INFO:VEC_569A) Cycle 906357 ChainIndex=49 Retaining value 5'h00 --> 5'h00 for field="u0/fusectrl_current_state"
(INFO:VEC_569A) Cycle 906362 ChainIndex=54 Retaining value 4'h0 --> 4'h0 for field="u0/decomp_current_state"
(INFO:VEC_569A) Cycle 906366 ChainIndex=58 Retaining value 7'h00 --> 7'h00 for field="u0/intfc_current_state"
(INFO:VEC_569A) Cycle 906373 ChainIndex=65 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_init_sense_done"
(INFO:VEC_569A) Cycle 906374 ChainIndex=66 Retaining value 1'h0 --> 1'h0 for field="u0/normal_sense_done"
(INFO:VEC_569A) Cycle 906375 ChainIndex=67 Retaining value 1'h0 --> 1'h0 for field="u0/fpf_sense_done"
(INFO:VEC_569A) Cycle 906376 ChainIndex=68 Retaining value 1'h0 --> 1'h0 for field="u0/record_sense_done"
(INFO:VEC_569A) Cycle 906377 ChainIndex=69 Retaining value 1'h0 --> 1'h0 for field="u0/iff_sense_done"
(INFO:VEC_569A) Cycle 906378 ChainIndex=70 Retaining value 1'h0 --> 1'h0 for field="u0/fsp_sense_done"
(INFO:VEC_569A) Cycle 906379 ChainIndex=71 Retaining value 4'h0 --> 4'h0 for field="u0/sorter_current_state"
(INFO:VEC_569A) Cycle 906383 ChainIndex=75 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_3"
(INFO:VEC_569A) Cycle 906384 ChainIndex=76 Retaining value 10'h000 --> 10'h000 for field="u0/jtag_reshift_segment_id"
(INFO:VEC_569A) Cycle 906394 ChainIndex=86 Retaining value 4'h0 --> 4'h0 for field="u0/current_state_reshift_segment"
(INFO:VEC_569A) Cycle 906398 ChainIndex=90 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_seshift_segment"
(INFO:VEC_569A) Cycle 906399 ChainIndex=91 Retaining value 4'h0 --> 4'h0 for field="u0/current_state_seshift_segment"
(INFO:VEC_569A) Cycle 906403 ChainIndex=95 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h7"
(INFO:VEC_569A) Cycle 906406 ChainIndex=98 Retaining value 1'h1 --> 1'h1 for field="u0/burn_and_check_status"
(INFO:VEC_569A) Cycle 906407 ChainIndex=99 Retaining value 1'h1 --> 1'h1 for field="u0/fusegen_shift_status"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 13
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 906414
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 14
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 906414
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "fuseless_fuse_jtag_override"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 14
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 14
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 906414
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 15
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 906414
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "fuse_jtag_global_fuse_mask"...
INFO: Confirmed with Jae/Sitara, newly add program for JTAG_FUSE_CTRL/jtag_global_fuse_mask
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL Field=u0/jtag_global_fuse_mask Range=[0:0] Value=1'b1.
INFO: ps18_latch setting in JTAG_FUSE_CTRL requested by bug 3120633 ,luole follow michael in bug 3120633
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL Field=u0/jtag_ps18_latch_select Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL Field=u0/jtag_ps18_latch_reset Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL Field=u0/jtag_ps18_latch_set Range=[0:0] Value=1'b1.
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 15
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 906414  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 906422 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 906422 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 906423 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 906423 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 906423 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569B) Cycle 906424 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 906424 ChainIndex=6 Programming value 8'h2a --> 8'h05 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
    cycle 906434  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 906442 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 906442 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 906443 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 906443 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 906444 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 906444 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 906445 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 906446 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 906456  shift_ir 25(21____) 00a17a____
        shift_ir_binary 000001010000101111010____
(INFO:VEC_301) Cycle 906464 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 906464 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 906465 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 906465 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 906466 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 906466 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 906467 ChainIndex=7 Programming value 8'h05 --> 8'h2f for field="wir"
(INFO:VEC_301) Cycle 906475 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 906475 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 906476 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 906477 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 906487  shift_dr 11(7____) 0a____
        expected XXXXXXX____
        shift_dr_binary 0001010____
        shift_dr_mask 111U111____
(INFO:VEC_301) Cycle 906494 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 906494 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 906495 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 906495 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 906496 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 906496 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 906497 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 906497 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 906498 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 906498 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 906499 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 906499 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 906500 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 906500 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 906503. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_FUSE_CTRL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 906503  shift_dr 217(213____) 0000001e000000040000000000000000000000000000000000000a____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000000000000000000000000111100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010____
        shift_dr_mask 111111111111111111111111UUUU11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 906510 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 906510 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 906511 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 906511 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 906512 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 906512 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 906513 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL"
(INFO:VEC_569A) Cycle 906513 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 906514 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_direct_access_en"
(INFO:VEC_569A) Cycle 906515 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_ps"
(INFO:VEC_569A) Cycle 906516 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_cs"
(INFO:VEC_569A) Cycle 906517 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_load"
(INFO:VEC_569A) Cycle 906518 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pgen"
(INFO:VEC_569A) Cycle 906519 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_strobe"
(INFO:VEC_569A) Cycle 906520 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_controls_fuse"
(INFO:VEC_569A) Cycle 906521 ChainIndex=15 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_fusectrl_cmd"
(INFO:VEC_569A) Cycle 906523 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusectrl_fast_mode"
(INFO:VEC_569A) Cycle 906524 ChainIndex=18 Retaining value 10'h000 --> 10'h000 for field="u0/jtag_fuse_addr"
(INFO:VEC_569A) Cycle 906534 ChainIndex=28 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsur_max"
(INFO:VEC_569A) Cycle 906542 ChainIndex=36 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_padding"
(INFO:VEC_569A) Cycle 906550 ChainIndex=44 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thr_max"
(INFO:VEC_569A) Cycle 906558 ChainIndex=52 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_rd"
(INFO:VEC_569A) Cycle 906574 ChainIndex=68 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_max"
(INFO:VEC_569A) Cycle 906582 ChainIndex=76 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_addr"
(INFO:VEC_569A) Cycle 906590 ChainIndex=84 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_addr"
(INFO:VEC_569A) Cycle 906598 ChainIndex=92 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_ps"
(INFO:VEC_569A) Cycle 906606 ChainIndex=100 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_pgm"
(INFO:VEC_569A) Cycle 906622 ChainIndex=116 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps"
(INFO:VEC_569A) Cycle 906630 ChainIndex=124 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps09"
(INFO:VEC_569A) Cycle 906638 ChainIndex=132 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_csps"
(INFO:VEC_569A) Cycle 906646 ChainIndex=140 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_force_idle"
(INFO:VEC_569A) Cycle 906647 ChainIndex=141 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_start"
(INFO:VEC_569A) Cycle 906648 ChainIndex=142 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_fpf"
(INFO:VEC_569A) Cycle 906649 ChainIndex=143 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_read_chip_option"
(INFO:VEC_569A) Cycle 906650 ChainIndex=144 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_debug_mux_sel"
(INFO:VEC_569A) Cycle 906658 ChainIndex=152 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusetime_ctrl"
(INFO:VEC_569A) Cycle 906659 ChainIndex=153 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_ref_ctrl"
(INFO:VEC_569A) Cycle 906661 ChainIndex=155 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_bias_ctrl"
(INFO:VEC_569A) Cycle 906663 ChainIndex=157 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_margin_read_bit"
(INFO:VEC_569A) Cycle 906664 ChainIndex=158 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_burn_and_check"
(INFO:VEC_569A) Cycle 906665 ChainIndex=159 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_en"
(INFO:VEC_569A) Cycle 906666 ChainIndex=160 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_seshift"
(INFO:VEC_569A) Cycle 906667 ChainIndex=161 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_3"
(INFO:VEC_569A) Cycle 906668 ChainIndex=162 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_tsur_pdcs"
(INFO:VEC_569A) Cycle 906684 ChainIndex=178 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_pd_ctrl"
(INFO:VEC_569A) Cycle 906685 ChainIndex=179 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pd"
(INFO:VEC_569A) Cycle 906686 ChainIndex=180 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_scandebug_access_disable"
(INFO:VEC_569A) Cycle 906687 ChainIndex=181 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_hdcp_ram_access_dis"
(INFO:VEC_569A) Cycle 906688 ChainIndex=182 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_fsp_debug_dis"
(INFO:VEC_569A) Cycle 906689 ChainIndex=183 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_fsp_debug_dis_shadow"
(INFO:VEC_569A) Cycle 906690 ChainIndex=184 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_trcs"
(INFO:VEC_569A) Cycle 906691 ChainIndex=185 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_bit"
(INFO:VEC_569A) Cycle 906692 ChainIndex=186 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_mask"
(INFO:VEC_569A) Cycle 906693 ChainIndex=187 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at1_bit"
(INFO:VEC_569A) Cycle 906694 ChainIndex=188 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at0_bit"
(INFO:VEC_300A) Cycle 906695 ChainIndex=189 Programming value 1'h0 --> 1'h1 for field="u0/jtag_ps18_latch_set"
(INFO:VEC_300A) Cycle 906696 ChainIndex=190 Programming value 1'h0 --> 1'h1 for field="u0/jtag_ps18_latch_reset"
(INFO:VEC_300A) Cycle 906697 ChainIndex=191 Programming value 1'h0 --> 1'h1 for field="u0/jtag_ps18_latch_select"
(INFO:VEC_300A) Cycle 906698 ChainIndex=192 Programming value 1'h0 --> 1'h1 for field="u0/jtag_global_fuse_mask"
(INFO:VEC_569A) Cycle 906699 ChainIndex=193 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fuse_macro_clamp_en"
(INFO:VEC_569A) Cycle 906700 ChainIndex=194 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fuse_reset_override_mask"
(INFO:VEC_569A) Cycle 906701 ChainIndex=195 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fuse_reset_override_val"
(INFO:VEC_569A) Cycle 906702 ChainIndex=196 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_capture_fuselessOverride"
(INFO:VEC_569A) Cycle 906703 ChainIndex=197 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_da_fusetime_strobe"
(INFO:VEC_569A) Cycle 906719 ChainIndex=213 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusectrl_pd_mask"
(INFO:VEC_301) Cycle 906720 ChainIndex=214 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 906720 ChainIndex=214 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 906721 ChainIndex=215 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 906721 ChainIndex=215 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 906722 ChainIndex=216 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 906722 ChainIndex=216 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 15
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 906729
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 16
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 906729
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "disable_POD_SCPM"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 16
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 16
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 906729
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 17
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 906729
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "fuse_reset_override_val"...
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL Field=u0/jtag_fuse_reset_override_val Range=[0:0] Value=1'b1.
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 17
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 906729  shift_ir 25(21____) 00a97e____
        shift_ir_binary 000001010100101111110____
(INFO:VEC_301) Cycle 906737 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 906737 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 906738 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 906738 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 906739 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 906739 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_569A) Cycle 906740 ChainIndex=7 Retaining value 8'h2f --> 8'h2f for field="wir"
(INFO:VEC_301) Cycle 906748 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 906748 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 906749 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 906750 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 906760. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_FUSE_CTRL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 906760  shift_dr 211(207____) 000013c000000080000000000000000000000000000000000001____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000000000000000000100111100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001____
        shift_dr_mask 111111111111111111U11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 906767 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL"
(INFO:VEC_569A) Cycle 906768 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_direct_access_en"
(INFO:VEC_569A) Cycle 906769 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_ps"
(INFO:VEC_569A) Cycle 906770 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_cs"
(INFO:VEC_569A) Cycle 906771 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_load"
(INFO:VEC_569A) Cycle 906772 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pgen"
(INFO:VEC_569A) Cycle 906773 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_strobe"
(INFO:VEC_569A) Cycle 906774 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_controls_fuse"
(INFO:VEC_569A) Cycle 906775 ChainIndex=12 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_fusectrl_cmd"
(INFO:VEC_569A) Cycle 906777 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusectrl_fast_mode"
(INFO:VEC_569A) Cycle 906778 ChainIndex=15 Retaining value 10'h000 --> 10'h000 for field="u0/jtag_fuse_addr"
(INFO:VEC_569A) Cycle 906788 ChainIndex=25 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsur_max"
(INFO:VEC_569A) Cycle 906796 ChainIndex=33 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_padding"
(INFO:VEC_569A) Cycle 906804 ChainIndex=41 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thr_max"
(INFO:VEC_569A) Cycle 906812 ChainIndex=49 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_rd"
(INFO:VEC_569A) Cycle 906828 ChainIndex=65 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_max"
(INFO:VEC_569A) Cycle 906836 ChainIndex=73 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_addr"
(INFO:VEC_569A) Cycle 906844 ChainIndex=81 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_addr"
(INFO:VEC_569A) Cycle 906852 ChainIndex=89 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_ps"
(INFO:VEC_569A) Cycle 906860 ChainIndex=97 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_pgm"
(INFO:VEC_569A) Cycle 906876 ChainIndex=113 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps"
(INFO:VEC_569A) Cycle 906884 ChainIndex=121 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps09"
(INFO:VEC_569A) Cycle 906892 ChainIndex=129 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_csps"
(INFO:VEC_569A) Cycle 906900 ChainIndex=137 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_force_idle"
(INFO:VEC_569A) Cycle 906901 ChainIndex=138 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_start"
(INFO:VEC_569A) Cycle 906902 ChainIndex=139 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_fpf"
(INFO:VEC_569A) Cycle 906903 ChainIndex=140 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_read_chip_option"
(INFO:VEC_569A) Cycle 906904 ChainIndex=141 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_debug_mux_sel"
(INFO:VEC_569A) Cycle 906912 ChainIndex=149 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusetime_ctrl"
(INFO:VEC_569A) Cycle 906913 ChainIndex=150 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_ref_ctrl"
(INFO:VEC_569A) Cycle 906915 ChainIndex=152 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_bias_ctrl"
(INFO:VEC_569A) Cycle 906917 ChainIndex=154 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_margin_read_bit"
(INFO:VEC_569A) Cycle 906918 ChainIndex=155 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_burn_and_check"
(INFO:VEC_569A) Cycle 906919 ChainIndex=156 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_en"
(INFO:VEC_569A) Cycle 906920 ChainIndex=157 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_seshift"
(INFO:VEC_569A) Cycle 906921 ChainIndex=158 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_3"
(INFO:VEC_569A) Cycle 906922 ChainIndex=159 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_tsur_pdcs"
(INFO:VEC_569A) Cycle 906938 ChainIndex=175 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_pd_ctrl"
(INFO:VEC_569A) Cycle 906939 ChainIndex=176 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pd"
(INFO:VEC_569A) Cycle 906940 ChainIndex=177 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_scandebug_access_disable"
(INFO:VEC_569A) Cycle 906941 ChainIndex=178 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_hdcp_ram_access_dis"
(INFO:VEC_569A) Cycle 906942 ChainIndex=179 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_fsp_debug_dis"
(INFO:VEC_569A) Cycle 906943 ChainIndex=180 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_fsp_debug_dis_shadow"
(INFO:VEC_569A) Cycle 906944 ChainIndex=181 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_trcs"
(INFO:VEC_569A) Cycle 906945 ChainIndex=182 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_bit"
(INFO:VEC_569A) Cycle 906946 ChainIndex=183 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_mask"
(INFO:VEC_569A) Cycle 906947 ChainIndex=184 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at1_bit"
(INFO:VEC_569A) Cycle 906948 ChainIndex=185 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at0_bit"
(INFO:VEC_569A) Cycle 906949 ChainIndex=186 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_set"
(INFO:VEC_569A) Cycle 906950 ChainIndex=187 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_reset"
(INFO:VEC_569A) Cycle 906951 ChainIndex=188 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_select"
(INFO:VEC_569A) Cycle 906952 ChainIndex=189 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_global_fuse_mask"
(INFO:VEC_569A) Cycle 906953 ChainIndex=190 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fuse_macro_clamp_en"
(INFO:VEC_569A) Cycle 906954 ChainIndex=191 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fuse_reset_override_mask"
(INFO:VEC_300A) Cycle 906955 ChainIndex=192 Programming value 1'h0 --> 1'h1 for field="u0/jtag_fuse_reset_override_val"
(INFO:VEC_569A) Cycle 906956 ChainIndex=193 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_capture_fuselessOverride"
(INFO:VEC_569A) Cycle 906957 ChainIndex=194 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_da_fusetime_strobe"
(INFO:VEC_569A) Cycle 906973 ChainIndex=210 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusectrl_pd_mask"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 17
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 906980
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 18
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 906980
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "fuse_reset_override_mask"...
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL Field=u0/jtag_fuse_reset_override_mask Range=[0:0] Value=1'b1.
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 18
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 906980. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_FUSE_CTRL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 906980  shift_dr 211(207____) 00001bc000000080000000000000000000000000000000000001____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000000000000000000110111100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001____
        shift_dr_mask 1111111111111111111U1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 906987 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL"
(INFO:VEC_569A) Cycle 906988 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_direct_access_en"
(INFO:VEC_569A) Cycle 906989 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_ps"
(INFO:VEC_569A) Cycle 906990 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_cs"
(INFO:VEC_569A) Cycle 906991 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_load"
(INFO:VEC_569A) Cycle 906992 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pgen"
(INFO:VEC_569A) Cycle 906993 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_strobe"
(INFO:VEC_569A) Cycle 906994 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_controls_fuse"
(INFO:VEC_569A) Cycle 906995 ChainIndex=12 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_fusectrl_cmd"
(INFO:VEC_569A) Cycle 906997 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusectrl_fast_mode"
(INFO:VEC_569A) Cycle 906998 ChainIndex=15 Retaining value 10'h000 --> 10'h000 for field="u0/jtag_fuse_addr"
(INFO:VEC_569A) Cycle 907008 ChainIndex=25 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsur_max"
(INFO:VEC_569A) Cycle 907016 ChainIndex=33 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_padding"
(INFO:VEC_569A) Cycle 907024 ChainIndex=41 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thr_max"
(INFO:VEC_569A) Cycle 907032 ChainIndex=49 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_rd"
(INFO:VEC_569A) Cycle 907048 ChainIndex=65 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_max"
(INFO:VEC_569A) Cycle 907056 ChainIndex=73 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_addr"
(INFO:VEC_569A) Cycle 907064 ChainIndex=81 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_addr"
(INFO:VEC_569A) Cycle 907072 ChainIndex=89 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_ps"
(INFO:VEC_569A) Cycle 907080 ChainIndex=97 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_pgm"
(INFO:VEC_569A) Cycle 907096 ChainIndex=113 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps"
(INFO:VEC_569A) Cycle 907104 ChainIndex=121 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps09"
(INFO:VEC_569A) Cycle 907112 ChainIndex=129 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_csps"
(INFO:VEC_569A) Cycle 907120 ChainIndex=137 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_force_idle"
(INFO:VEC_569A) Cycle 907121 ChainIndex=138 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_start"
(INFO:VEC_569A) Cycle 907122 ChainIndex=139 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_fpf"
(INFO:VEC_569A) Cycle 907123 ChainIndex=140 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_read_chip_option"
(INFO:VEC_569A) Cycle 907124 ChainIndex=141 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_debug_mux_sel"
(INFO:VEC_569A) Cycle 907132 ChainIndex=149 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusetime_ctrl"
(INFO:VEC_569A) Cycle 907133 ChainIndex=150 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_ref_ctrl"
(INFO:VEC_569A) Cycle 907135 ChainIndex=152 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_bias_ctrl"
(INFO:VEC_569A) Cycle 907137 ChainIndex=154 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_margin_read_bit"
(INFO:VEC_569A) Cycle 907138 ChainIndex=155 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_burn_and_check"
(INFO:VEC_569A) Cycle 907139 ChainIndex=156 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_en"
(INFO:VEC_569A) Cycle 907140 ChainIndex=157 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_seshift"
(INFO:VEC_569A) Cycle 907141 ChainIndex=158 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_3"
(INFO:VEC_569A) Cycle 907142 ChainIndex=159 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_tsur_pdcs"
(INFO:VEC_569A) Cycle 907158 ChainIndex=175 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_pd_ctrl"
(INFO:VEC_569A) Cycle 907159 ChainIndex=176 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pd"
(INFO:VEC_569A) Cycle 907160 ChainIndex=177 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_scandebug_access_disable"
(INFO:VEC_569A) Cycle 907161 ChainIndex=178 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_hdcp_ram_access_dis"
(INFO:VEC_569A) Cycle 907162 ChainIndex=179 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_fsp_debug_dis"
(INFO:VEC_569A) Cycle 907163 ChainIndex=180 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_fsp_debug_dis_shadow"
(INFO:VEC_569A) Cycle 907164 ChainIndex=181 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_trcs"
(INFO:VEC_569A) Cycle 907165 ChainIndex=182 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_bit"
(INFO:VEC_569A) Cycle 907166 ChainIndex=183 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_mask"
(INFO:VEC_569A) Cycle 907167 ChainIndex=184 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at1_bit"
(INFO:VEC_569A) Cycle 907168 ChainIndex=185 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at0_bit"
(INFO:VEC_569A) Cycle 907169 ChainIndex=186 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_set"
(INFO:VEC_569A) Cycle 907170 ChainIndex=187 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_reset"
(INFO:VEC_569A) Cycle 907171 ChainIndex=188 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_select"
(INFO:VEC_569A) Cycle 907172 ChainIndex=189 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_global_fuse_mask"
(INFO:VEC_569A) Cycle 907173 ChainIndex=190 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fuse_macro_clamp_en"
(INFO:VEC_300A) Cycle 907174 ChainIndex=191 Programming value 1'h0 --> 1'h1 for field="u0/jtag_fuse_reset_override_mask"
(INFO:VEC_569A) Cycle 907175 ChainIndex=192 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_fuse_reset_override_val"
(INFO:VEC_569A) Cycle 907176 ChainIndex=193 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_capture_fuselessOverride"
(INFO:VEC_569A) Cycle 907177 ChainIndex=194 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_da_fusetime_strobe"
(INFO:VEC_569A) Cycle 907193 ChainIndex=210 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusectrl_pd_mask"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 18
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 907200
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 19
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 907200
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "progm_power_pgclamp/setup_sram_sleep_en_mask"...
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
WARNING: .*/POWER_CTL_MASK .*jtag_mask_rppg_sramsleep_en does not exist
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sleep Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramret_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_dft_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sleep Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramret_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_dft_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sleep Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramret_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_dft_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sleep Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramret_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_dft_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sleep Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramret_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_dft_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sleep Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramret_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_dft_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 19
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 907200  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 907208 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 907208 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 907209 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 907209 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 907209 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569B) Cycle 907210 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 907210 ChainIndex=6 Programming value 8'h2f --> 8'h05 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
    cycle 907220  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 907228 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 907228 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 907229 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 907229 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 907230 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 907230 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 907231 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 907232 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 907242  shift_ir 25(21____) 00a1b2____
        shift_ir_binary 000001010000110110010____
(INFO:VEC_301) Cycle 907250 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 907250 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 907251 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 907251 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 907252 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 907252 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 907253 ChainIndex=7 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_301) Cycle 907261 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 907261 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 907262 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 907263 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 907273  shift_dr 11(7____) 3f____
        expected XXXXXXX____
        shift_dr_binary 0111111____
        shift_dr_mask 1UUUU1U____
(INFO:VEC_301) Cycle 907280 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 907280 ChainIndex=4 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 907281 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 907281 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 907282 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 907282 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 907283 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 907283 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 907284 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 907284 ChainIndex=8 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 907285 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 907285 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 907286 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 907286 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = OFF.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-off.
    cycle 907289  shift_ir 34(30____) 0158fe3f____
        shift_ir_binary 000001010110001111111000111111____
(INFO:VEC_301) Cycle 907297 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 907297 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 907298 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 907298 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_300A) Cycle 907299 ChainIndex=6 Programming value 8'hf9 --> 8'h8f for field="wir"
(INFO:VEC_301) Cycle 907307 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 907307 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 907308 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 907308 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_300A) Cycle 907309 ChainIndex=16 Programming value 8'h36 --> 8'h8f for field="wir"
(INFO:VEC_301) Cycle 907317 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 907317 ChainIndex=24 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 907318 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 907319 ChainIndex=26 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 907329. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/POWER_CTL_MASK, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/POWER_CTL_MASK, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 907329  shift_dr 10(6____) 3f____
        expected XXXXXX____
        shift_dr_binary 111111____
        shift_dr_mask UUUUU1____
(INFO:VEC_301) Cycle 907336 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/POWER_CTL_MASK", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/POWER_CTL_MASK", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/POWER_CTL_MASK", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/POWER_CTL_MASK", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/POWER_CTL_MASK", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/POWER_CTL_MASK"
(INFO:VEC_300A) Cycle 907337 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="u0/jtag_mask_sleep"
(INFO:VEC_300A) Cycle 907338 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="u0/jtag_mask_sramsleep_en"
(INFO:VEC_300A) Cycle 907339 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="u0/jtag_mask_sramret_en"
(INFO:VEC_300A) Cycle 907340 ChainIndex=8 Programming value 1'h0 --> 1'h1 for field="u0/jtag_mask_pgclamp"
(INFO:VEC_300A) Cycle 907341 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="u0/jtag_mask_dft_pgclamp"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 19
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 907348
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 20
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 907348
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "progm_power_pgclamp/lpc_mbist_programming"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 20
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 20
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 907348
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 21
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 907348
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "assert_functional_reset_init"...
WARNING: .*/CLK_PCCM_CTL .*tmc2clk_dft_switch_shift_clk_disable_ovr does not exist
WARNING: .*/CLK_PCCM_CTL .*tmc2clk_dft_switch_func_clk_disable_ovr does not exist
WARNING: .*/CLK_PCCM_CTL .*select_leaf_dft_clk.* does not exist
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 907348  shift_ir 14(10____) 187____
        shift_ir_binary 0110000111____
(INFO:VEC_301) Cycle 907356 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 907356 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 907357 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 907357 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 907357 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_300B) Cycle 907358 ChainIndex=6 Programming value 8'h05 --> 8'h61 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 907358 ChainIndex=6 Programming value 8'h8f --> 8'h61 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 907368. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/SSN_NV_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/SSN_NV_CTL, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 907368  shift_dr 63(59____) 000000000000201____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000000000000000000000000000000000000000000001000000001____
        shift_dr_mask 1111111111111111111111111111111111111111111111111UU11111111____
(INFO:VEC_301) Cycle 907375 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/SSN_NV_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/SSN_NV_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/SSN_NV_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/SSN_NV_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/SSN_NV_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/SSN_NV_CTL"
(INFO:VEC_569A) Cycle 907376 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_Partition_Bypass"
(INFO:VEC_569A) Cycle 907377 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ftm_macro_bypass"
(INFO:VEC_569A) Cycle 907378 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_prestitched_macro_bypass"
(INFO:VEC_569A) Cycle 907379 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_Edt_Intest"
(INFO:VEC_569A) Cycle 907380 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_Edt_Extest"
(INFO:VEC_569A) Cycle 907381 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_LOES_en_out"
(INFO:VEC_569A) Cycle 907382 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_GLPC_Value_Select"
(INFO:VEC_569A) Cycle 907383 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dftclk_sel_0"
(INFO:VEC_300A) Cycle 907384 ChainIndex=13 Programming value 1'h0 --> 1'h1 for field="u0/SsnControl_dftclk_sel_1"
(INFO:VEC_569A) Cycle 907385 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dft_glitchless_mode"
(INFO:VEC_569A) Cycle 907386 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_leaf_shiftclk_enable"
(INFO:VEC_569A) Cycle 907387 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_select_leaf_dft_clk"
(INFO:VEC_569A) Cycle 907388 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dft_switch_func_clk_disable_ovr"
(INFO:VEC_569A) Cycle 907389 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_debug_disable_partition"
(INFO:VEC_569A) Cycle 907390 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dft_switch_shift_clk_disable_ovr"
(INFO:VEC_569A) Cycle 907391 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_en_override_mask"
(INFO:VEC_569A) Cycle 907392 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_en_override_val"
(INFO:VEC_569A) Cycle 907393 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_security_bypass"
(INFO:VEC_569A) Cycle 907394 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_flopclear_fsm_se_enable"
(INFO:VEC_569A) Cycle 907395 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_IST_IP_reset"
(INFO:VEC_569A) Cycle 907396 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_maths_mode"
(INFO:VEC_569A) Cycle 907397 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_MATH_Bypass"
(INFO:VEC_569A) Cycle 907398 ChainIndex=27 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_0"
(INFO:VEC_569A) Cycle 907399 ChainIndex=28 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_1"
(INFO:VEC_569A) Cycle 907400 ChainIndex=29 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_2"
(INFO:VEC_569A) Cycle 907401 ChainIndex=30 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_TP_enable"
(INFO:VEC_569A) Cycle 907402 ChainIndex=31 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_obs_bus_select"
(INFO:VEC_569A) Cycle 907403 ChainIndex=32 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_reset_"
(INFO:VEC_569A) Cycle 907404 ChainIndex=33 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_0"
(INFO:VEC_569A) Cycle 907405 ChainIndex=34 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_1"
(INFO:VEC_569A) Cycle 907406 ChainIndex=35 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_2"
(INFO:VEC_569A) Cycle 907407 ChainIndex=36 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_3"
(INFO:VEC_569A) Cycle 907408 ChainIndex=37 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_4"
(INFO:VEC_569A) Cycle 907409 ChainIndex=38 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_disable_clock_gating"
(INFO:VEC_569A) Cycle 907410 ChainIndex=39 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_root_dft_switch_shift_clk_disable_ovr"
(INFO:VEC_569A) Cycle 907411 ChainIndex=40 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_EdtIntest_SE_Ovr"
(INFO:VEC_569A) Cycle 907412 ChainIndex=41 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_EdtExtest_SE_Ovr"
(INFO:VEC_569A) Cycle 907413 ChainIndex=42 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_edt_single_bypass_chain_enable"
(INFO:VEC_569A) Cycle 907414 ChainIndex=43 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_nv_tck_disable"
(INFO:VEC_569A) Cycle 907415 ChainIndex=44 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_nv_tck_select"
(INFO:VEC_569A) Cycle 907416 ChainIndex=45 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_kist_mode"
(INFO:VEC_569A) Cycle 907417 ChainIndex=46 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_edt_int_bypass"
(INFO:VEC_569A) Cycle 907418 ChainIndex=47 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_edt_ext_bypass"
(INFO:VEC_569A) Cycle 907419 ChainIndex=48 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_debug_bypass"
(INFO:VEC_569A) Cycle 907420 ChainIndex=49 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_0"
(INFO:VEC_569A) Cycle 907421 ChainIndex=50 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_1"
(INFO:VEC_569A) Cycle 907422 ChainIndex=51 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_2"
(INFO:VEC_569A) Cycle 907423 ChainIndex=52 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_3"
(INFO:VEC_569A) Cycle 907424 ChainIndex=53 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_4"
(INFO:VEC_569A) Cycle 907425 ChainIndex=54 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_3"
(INFO:VEC_569A) Cycle 907426 ChainIndex=55 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_4"
(INFO:VEC_569A) Cycle 907427 ChainIndex=56 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_5"
(INFO:VEC_569A) Cycle 907428 ChainIndex=57 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_0"
(INFO:VEC_569A) Cycle 907429 ChainIndex=58 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_1"
(INFO:VEC_569A) Cycle 907430 ChainIndex=59 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_2"
(INFO:VEC_569A) Cycle 907431 ChainIndex=60 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_3"
(INFO:VEC_569A) Cycle 907432 ChainIndex=61 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_4"
(INFO:VEC_569A) Cycle 907433 ChainIndex=62 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_5"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
WARNING: .*/CLK_PCCM_CTL .*tmc2clk_dft_switch_shift_clk_disable_ovr does not exist
WARNING: .*/CLK_PCCM_CTL .*tmc2clk_dft_switch_func_clk_disable_ovr does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_reset2clk_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_early_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_override does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_reset2clk_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2.*override does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_early_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_pwron_reset_ does not exist
WARNING: .*/CLK_CTL .*tmc2clk_external_xtl2clk_fn0_reset_dft_override_value does not exist
WARNING: .*/CLK_CTL .*tmc2clk_external_xtl2clk_fn0_reset_dft_override_select does not exist
INFO: filter func_rst erot_vdd_good
INFO: func reset
INFO: filter func_rst erot_reset_n
INFO: func reset
INFO: filter func_rst jtag_trst_
INFO: func reset
WARNING: .*TOP_RESET_1500_OVERRIDE .* does not exist
WARNING: .*TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_override does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2.*override does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 21
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 21
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 907440
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 22
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 907440
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "IST_DBG_CONFIG_setup"...
INFO: Bug 200491927
WARNING: .*/IST_DBG_CONFIG .*maths_sequencer_i1500_istctrl_ist_mode_jtag_ovr_mask does not exist
WARNING: .*/IST_DBG_CONFIG .*maths_sequencer_i1500_ist_mode_jtag_ovr_mask does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 22
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 22
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 907440
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 23
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 907440
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "clock_logic_common_override"...
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
    cycle 907440  shift_ir 14(10____) 017____
        shift_ir_binary 0000010111____
(INFO:VEC_301) Cycle 907448 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 907448 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 907449 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 907449 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 907449 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_300A) Cycle 907450 ChainIndex=6 Programming value 8'h61 --> 8'h05 for field="wir"
    cycle 907460  shift_ir 14(10____) 017____
        shift_ir_binary 0000010111____
(INFO:VEC_301) Cycle 907468 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 907468 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 907469 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 907469 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 907469 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 907470 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir"
    cycle 907480  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 907488 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 907488 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 907489 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 907489 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 907489 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 907490 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
INFO: Instrunction from clock team, we should pogram all clock logic jtag override at the beginining
INFO: This must be happen before clock_reset_override and deassert_cdc_macro_reset, http://nvbugs/200440302/37
INFO: Skip INTFC.*_PADCAL_MASK, UPM and iobist owner would take care of it, because we don't want them to be all 1
INFOL Skip HBM_MISR_MASk/POWER_CTL_MASK/POWER_CTL_MASK because they are not related with clock logic
WARNING: (.*CORE_CLK_CTL_MASK) .* does not exist
WARNING: (.*CORE_DEBUG_CTL_MASK) .* does not exist
WARNING: (.*MATHS_CLK_CTL_MASK) .* does not exist
WARNING: (.*CLK_TRIM_CTL_MASK) .* does not exist
WARNING: (.*CLK_CFG_REG_MASK) .* does not exist
(INFO:VEC_757) Program value contains client_sib or cluster_sib fields and other fields, client_sib or cluster_sib fields will be ignored.
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 907500  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 907508 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 907508 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 907509 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 907509 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 907510 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 907510 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 907511 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 907512 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 907522  shift_ir 25(21____) 00a75a____
        shift_ir_binary 000001010011101011010____
(INFO:VEC_301) Cycle 907530 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 907530 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 907531 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 907531 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 907532 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 907532 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 907533 ChainIndex=7 Programming value 8'h05 --> 8'heb for field="wir"
(INFO:VEC_301) Cycle 907541 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 907541 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 907542 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 907543 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 907553  shift_dr 11(7____) 0a____
        expected XXXXXXX____
        shift_dr_binary 0001010____
        shift_dr_mask 111U111____
(INFO:VEC_301) Cycle 907560 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 907560 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 907561 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 907561 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 907562 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 907562 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 907563 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 907563 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 907564 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 907564 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 907565 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 907565 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 907566 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 907566 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 907569. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/CLK_CFG_MASK, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 907569  shift_dr 167(163____) 0fffffffffffffffffffffffffffffffffffffffa____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 0001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111010____
        shift_dr_mask 111UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU1111____
(INFO:VEC_301) Cycle 907576 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 907576 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 907577 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 907577 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 907578 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 907578 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 907579 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/CLK_CFG_MASK"
(INFO:VEC_569A) Cycle 907579 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_300A) Cycle 907580 ChainIndex=8 Programming value 1'h0 --> 1'h1 for field="u0/sw_vrefro_0_freqadj_shift_override"
(INFO:VEC_300A) Cycle 907581 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="u0/sw_vrefro_0_schmitt_shift_override"
(INFO:VEC_300A) Cycle 907582 ChainIndex=10 Programming value 1'h0 --> 1'h1 for field="u0/sw_vrefro_0_spare_shift_override"
(INFO:VEC_300A) Cycle 907583 ChainIndex=11 Programming value 1'h0 --> 1'h1 for field="u0/sw_l0_clk_ctl_cg_cfg_0_l0_clk_fsp0_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907584 ChainIndex=12 Programming value 1'h0 --> 1'h1 for field="u0/sw_l0_clk_ctl_cg_cfg_0_fsp_clk_fsp0_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907585 ChainIndex=13 Programming value 1'h0 --> 1'h1 for field="u0/sw_l0_clk_ctl_cg_cfg_0_fuse_clk_fsp0_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907586 ChainIndex=14 Programming value 1'h0 --> 1'h1 for field="u0/sw_l0_clk_ctl_cg_cfg_0_gpio_ctlr_clk_fsp0_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907587 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="u0/sw_l0_clk_ctl_cg_cfg_0_fsp_clk_fsp1_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907588 ChainIndex=16 Programming value 1'h0 --> 1'h1 for field="u0/sw_l0_clk_ctl_cg_cfg_0_fuse_clk_fsp1_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907589 ChainIndex=17 Programming value 1'h0 --> 1'h1 for field="u0/sw_l1_clk_ctl_cg_cfg_0_l1_clk_misc0_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907590 ChainIndex=18 Programming value 1'h0 --> 1'h1 for field="u0/sw_l1_clk_ctl_cg_cfg_0_l1_log_clk_misc0_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907591 ChainIndex=19 Programming value 1'h0 --> 1'h1 for field="u0/sw_l1_clk_ctl_cg_cfg_0_l2_clk_misc0_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907592 ChainIndex=20 Programming value 1'h0 --> 1'h1 for field="u0/sw_l1_clk_ctl_cg_cfg_0_boot_qspi_clk_misc0_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907593 ChainIndex=21 Programming value 1'h0 --> 1'h1 for field="u0/sw_l1_clk_ctl_cg_cfg_0_fuse_clk_misc0_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907594 ChainIndex=22 Programming value 1'h0 --> 1'h1 for field="u0/sw_l1_clk_ctl_cg_cfg_0_gpio_ctlr_clk_misc0_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907595 ChainIndex=23 Programming value 1'h0 --> 1'h1 for field="u0/sw_l1_clk_ctl_cg_cfg_0_mram_clk_misc0_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907596 ChainIndex=24 Programming value 1'h0 --> 1'h1 for field="u0/sw_l1_clk_ctl_cg_cfg_0_msd_clk_misc0_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907597 ChainIndex=25 Programming value 1'h0 --> 1'h1 for field="u0/sw_l1_clk_ctl_cg_cfg_0_soc_thermal_clk_misc0_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907598 ChainIndex=26 Programming value 1'h0 --> 1'h1 for field="u0/sw_l1_clk_ctl_cg_cfg_0_ts_clk_misc0_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907599 ChainIndex=27 Programming value 1'h0 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_l1_clk_misc1_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907600 ChainIndex=28 Programming value 1'h0 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_l2_clk_misc1_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907601 ChainIndex=29 Programming value 1'h0 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_recovery_i2c_core_clk_misc1_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907602 ChainIndex=30 Programming value 1'h0 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_uart_baud_clk_misc1_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907603 ChainIndex=31 Programming value 1'h0 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_fuse_clk_misc1_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907604 ChainIndex=32 Programming value 1'h0 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_gpio_ctlr_clk_misc1_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907605 ChainIndex=33 Programming value 1'h0 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_i2c_slow_clk_misc1_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907606 ChainIndex=34 Programming value 1'h0 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_io_expander_i2c_core_clk_misc1_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907607 ChainIndex=35 Programming value 1'h0 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_mctp_i2c_core_clk_misc1_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907608 ChainIndex=36 Programming value 1'h0 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_mctp_i3c_core_clk_misc1_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907609 ChainIndex=37 Programming value 1'h0 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_oob_spi_clk_misc1_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907610 ChainIndex=38 Programming value 1'h0 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_oobhub_clk_misc1_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907611 ChainIndex=39 Programming value 1'h0 --> 1'h1 for field="u0/sw_ap0_clk_ctl_cg_cfg_0_qspi0_clk_misc0_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907612 ChainIndex=40 Programming value 1'h0 --> 1'h1 for field="u0/sw_ap0_clk_ctl_cg_cfg_0_bypass_mon0_core_clk_misc0_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907613 ChainIndex=41 Programming value 1'h0 --> 1'h1 for field="u0/sw_ap0_clk_ctl_cg_cfg_0_inb0_i2c_core_clk_misc1_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907614 ChainIndex=42 Programming value 1'h0 --> 1'h1 for field="u0/sw_ap0_clk_ctl_cg_cfg_0_inb0_i3c_core_clk_misc1_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907615 ChainIndex=43 Programming value 1'h0 --> 1'h1 for field="u0/sw_ap0_clk_ctl_cg_cfg_0_inb0_spi_clk_misc1_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907616 ChainIndex=44 Programming value 1'h0 --> 1'h1 for field="u0/sw_ap1_clk_ctl_cg_cfg_0_qspi1_clk_misc0_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907617 ChainIndex=45 Programming value 1'h0 --> 1'h1 for field="u0/sw_ap1_clk_ctl_cg_cfg_0_bypass_mon1_core_clk_misc0_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907618 ChainIndex=46 Programming value 1'h0 --> 1'h1 for field="u0/sw_ap1_clk_ctl_cg_cfg_0_inb1_i2c_core_clk_misc1_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907619 ChainIndex=47 Programming value 1'h0 --> 1'h1 for field="u0/sw_ap1_clk_ctl_cg_cfg_0_inb1_i3c_core_clk_misc1_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907620 ChainIndex=48 Programming value 1'h0 --> 1'h1 for field="u0/sw_ap1_clk_ctl_cg_cfg_0_inb1_spi_clk_misc1_sw_enable_cg_shift_override"
(INFO:VEC_300A) Cycle 907621 ChainIndex=49 Programming value 1'h0 --> 1'h1 for field="u0/sw_pll_2_0_setup_shift_override"
(INFO:VEC_300A) Cycle 907622 ChainIndex=50 Programming value 1'h0 --> 1'h1 for field="u0/sw_slcg_global_clk_ovr_cfg_0_slcg_global_clk_ovr_shift_override"
(INFO:VEC_300A) Cycle 907623 ChainIndex=51 Programming value 1'h0 --> 1'h1 for field="u0/sw_ts_clk_rcm_cfg_0_clk_dis_stop_on_shift_override"
(INFO:VEC_300A) Cycle 907624 ChainIndex=52 Programming value 1'h0 --> 1'h1 for field="u0/sw_ts_clk_rcm_cfg_0_div_sel_div_shift_override"
(INFO:VEC_300A) Cycle 907625 ChainIndex=53 Programming value 1'h0 --> 1'h1 for field="u0/sw_ts_clk_rcm_cfg_0_bypass_div_shift_override"
(INFO:VEC_300A) Cycle 907626 ChainIndex=54 Programming value 1'h0 --> 1'h1 for field="u0/sw_l1_log_clk_rcm_cfg_0_clk_dis_stop_on_shift_override"
(INFO:VEC_300A) Cycle 907627 ChainIndex=55 Programming value 1'h0 --> 1'h1 for field="u0/pod_plus_soc_config_0_soc_config_shift_override"
(INFO:VEC_300A) Cycle 907628 ChainIndex=56 Programming value 1'h0 --> 1'h1 for field="u0/pod_io_config_0_io_config_shift_override"
(INFO:VEC_300A) Cycle 907629 ChainIndex=57 Programming value 1'h0 --> 1'h1 for field="u0/pod_plus_io_grp1_config_0_io_grp1_config_shift_override"
(INFO:VEC_300A) Cycle 907630 ChainIndex=58 Programming value 1'h0 --> 1'h1 for field="u0/pod_plus_io_grp2_config_0_io_grp2_config_shift_override"
(INFO:VEC_300A) Cycle 907631 ChainIndex=59 Programming value 1'h0 --> 1'h1 for field="u0/pod_plus_io_grp3_config_0_io_grp3_config_shift_override"
(INFO:VEC_300A) Cycle 907632 ChainIndex=60 Programming value 1'h0 --> 1'h1 for field="u0/vmon_plus_uv_config_0_plus_uv_config_shift_override"
(INFO:VEC_300A) Cycle 907633 ChainIndex=61 Programming value 1'h0 --> 1'h1 for field="u0/vmon_plus_ov_config_0_plus_ov_config_shift_override"
(INFO:VEC_300A) Cycle 907634 ChainIndex=62 Programming value 1'h0 --> 1'h1 for field="u0/pod_vmon_dac_ctrl_0_0_dac_ctrl_0_shift_override"
(INFO:VEC_300A) Cycle 907635 ChainIndex=63 Programming value 1'h0 --> 1'h1 for field="u0/pod_vmon_test_ctrl_0_0_test_ctrl_0_shift_override"
(INFO:VEC_300A) Cycle 907636 ChainIndex=64 Programming value 1'h0 --> 1'h1 for field="u0/sw_sys_clk_rcm_cfg_0_div_sel_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907637 ChainIndex=65 Programming value 1'h0 --> 1'h1 for field="u0/sw_sys_clk_rcm_cfg_0_async_mode_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907638 ChainIndex=66 Programming value 1'h0 --> 1'h1 for field="u0/sw_sys_clk_rcm_cfg_0_byp_fsm_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907639 ChainIndex=67 Programming value 1'h0 --> 1'h1 for field="u0/sw_sys_clk_rcm_cfg_0_gate_clk_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907640 ChainIndex=68 Programming value 1'h0 --> 1'h1 for field="u0/sw_sys_clk_rcm_cfg_0_src_sel_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907641 ChainIndex=69 Programming value 1'h0 --> 1'h1 for field="u0/pod_vmon_fe_monitor_0_vmon_fe_monitor_shift_override"
(INFO:VEC_300A) Cycle 907642 ChainIndex=70 Programming value 1'h0 --> 1'h1 for field="u0/pod_vmon_be_monitor_0_vmod_be_monitor_shift_override"
(INFO:VEC_300A) Cycle 907643 ChainIndex=71 Programming value 1'h0 --> 1'h1 for field="u0/sw_qspi0_clk_rcm_cfg_0_clk_dis_stop_on_shift_override"
(INFO:VEC_300A) Cycle 907644 ChainIndex=72 Programming value 1'h0 --> 1'h1 for field="u0/sw_qspi0_clk_rcm_cfg_0_div_sel_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907645 ChainIndex=73 Programming value 1'h0 --> 1'h1 for field="u0/sw_qspi0_clk_rcm_cfg_0_async_mode_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907646 ChainIndex=74 Programming value 1'h0 --> 1'h1 for field="u0/sw_qspi0_clk_rcm_cfg_0_byp_fsm_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907647 ChainIndex=75 Programming value 1'h0 --> 1'h1 for field="u0/sw_qspi0_clk_rcm_cfg_0_gate_clk_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907648 ChainIndex=76 Programming value 1'h0 --> 1'h1 for field="u0/sw_qspi0_clk_rcm_cfg_0_src_sel_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907649 ChainIndex=77 Programming value 1'h0 --> 1'h1 for field="u0/sw_qspi1_clk_rcm_cfg_0_clk_dis_stop_on_shift_override"
(INFO:VEC_300A) Cycle 907650 ChainIndex=78 Programming value 1'h0 --> 1'h1 for field="u0/sw_qspi1_clk_rcm_cfg_0_div_sel_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907651 ChainIndex=79 Programming value 1'h0 --> 1'h1 for field="u0/sw_qspi1_clk_rcm_cfg_0_async_mode_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907652 ChainIndex=80 Programming value 1'h0 --> 1'h1 for field="u0/sw_qspi1_clk_rcm_cfg_0_byp_fsm_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907653 ChainIndex=81 Programming value 1'h0 --> 1'h1 for field="u0/sw_qspi1_clk_rcm_cfg_0_gate_clk_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907654 ChainIndex=82 Programming value 1'h0 --> 1'h1 for field="u0/sw_qspi1_clk_rcm_cfg_0_src_sel_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907655 ChainIndex=83 Programming value 1'h0 --> 1'h1 for field="u0/sw_boot_qspi_clk_rcm_cfg_0_clk_dis_stop_on_shift_override"
(INFO:VEC_300A) Cycle 907656 ChainIndex=84 Programming value 1'h0 --> 1'h1 for field="u0/sw_boot_qspi_clk_rcm_cfg_0_div_sel_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907657 ChainIndex=85 Programming value 1'h0 --> 1'h1 for field="u0/sw_boot_qspi_clk_rcm_cfg_0_async_mode_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907658 ChainIndex=86 Programming value 1'h0 --> 1'h1 for field="u0/sw_boot_qspi_clk_rcm_cfg_0_byp_fsm_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907659 ChainIndex=87 Programming value 1'h0 --> 1'h1 for field="u0/sw_boot_qspi_clk_rcm_cfg_0_gate_clk_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907660 ChainIndex=88 Programming value 1'h0 --> 1'h1 for field="u0/sw_boot_qspi_clk_rcm_cfg_0_src_sel_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907661 ChainIndex=89 Programming value 1'h0 --> 1'h1 for field="u0/sw_pll_0_0_pdiv_shift_override"
(INFO:VEC_300A) Cycle 907662 ChainIndex=90 Programming value 1'h0 --> 1'h1 for field="u0/sw_pll_0_0_kcp_shift_override"
(INFO:VEC_300A) Cycle 907663 ChainIndex=91 Programming value 1'h0 --> 1'h1 for field="u0/sw_pll_0_0_kvco_shift_override"
(INFO:VEC_300A) Cycle 907664 ChainIndex=92 Programming value 1'h0 --> 1'h1 for field="u0/sw_pll_0_0_en_lckdet_shift_override"
(INFO:VEC_300A) Cycle 907665 ChainIndex=93 Programming value 1'h0 --> 1'h1 for field="u0/sw_pll_0_0_lock_override_shift_override"
(INFO:VEC_300A) Cycle 907666 ChainIndex=94 Programming value 1'h0 --> 1'h1 for field="u0/sw_pll_0_0_bypasspll_shift_override"
(INFO:VEC_300A) Cycle 907667 ChainIndex=95 Programming value 1'h0 --> 1'h1 for field="u0/sw_pll_0_0_mdiv_shift_override"
(INFO:VEC_300A) Cycle 907668 ChainIndex=96 Programming value 1'h0 --> 1'h1 for field="u0/sw_pll_0_0_ndiv_shift_override"
(INFO:VEC_300A) Cycle 907669 ChainIndex=97 Programming value 1'h0 --> 1'h1 for field="u0/sw_pll_0_0_vreg14v_ctrl_shift_override"
(INFO:VEC_300A) Cycle 907670 ChainIndex=98 Programming value 1'h0 --> 1'h1 for field="u0/sw_pll_0_0_vreg10v_ctrl_shift_override"
(INFO:VEC_300A) Cycle 907671 ChainIndex=99 Programming value 1'h0 --> 1'h1 for field="u0/sw_bypass_mon0_clk_rcm_cfg_0_clk_dis_stop_on_shift_override"
(INFO:VEC_300A) Cycle 907672 ChainIndex=100 Programming value 1'h0 --> 1'h1 for field="u0/sw_bypass_mon0_clk_rcm_cfg_0_div_sel_div_shift_override"
(INFO:VEC_300A) Cycle 907673 ChainIndex=101 Programming value 1'h0 --> 1'h1 for field="u0/sw_bypass_mon0_clk_rcm_cfg_0_bypass_div_shift_override"
(INFO:VEC_300A) Cycle 907674 ChainIndex=102 Programming value 1'h0 --> 1'h1 for field="u0/sw_bypass_mon1_clk_rcm_cfg_0_clk_dis_stop_on_shift_override"
(INFO:VEC_300A) Cycle 907675 ChainIndex=103 Programming value 1'h0 --> 1'h1 for field="u0/sw_bypass_mon1_clk_rcm_cfg_0_div_sel_div_shift_override"
(INFO:VEC_300A) Cycle 907676 ChainIndex=104 Programming value 1'h0 --> 1'h1 for field="u0/sw_bypass_mon1_clk_rcm_cfg_0_bypass_div_shift_override"
(INFO:VEC_300A) Cycle 907677 ChainIndex=105 Programming value 1'h0 --> 1'h1 for field="u0/sw_fuse_clk_rcm_cfg_0_clk_dis_stop_on_shift_override"
(INFO:VEC_300A) Cycle 907678 ChainIndex=106 Programming value 1'h0 --> 1'h1 for field="u0/sw_oob_spi_clk_rcm_cfg_0_clk_dis_stop_on_shift_override"
(INFO:VEC_300A) Cycle 907679 ChainIndex=107 Programming value 1'h0 --> 1'h1 for field="u0/sw_oob_spi_clk_rcm_cfg_0_div_sel_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907680 ChainIndex=108 Programming value 1'h0 --> 1'h1 for field="u0/sw_oob_spi_clk_rcm_cfg_0_async_mode_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907681 ChainIndex=109 Programming value 1'h0 --> 1'h1 for field="u0/sw_oob_spi_clk_rcm_cfg_0_byp_fsm_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907682 ChainIndex=110 Programming value 1'h0 --> 1'h1 for field="u0/sw_oob_spi_clk_rcm_cfg_0_gate_clk_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907683 ChainIndex=111 Programming value 1'h0 --> 1'h1 for field="u0/sw_oob_spi_clk_rcm_cfg_0_src_sel_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907684 ChainIndex=112 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb0_spi_clk_rcm_cfg_0_clk_dis_stop_on_shift_override"
(INFO:VEC_300A) Cycle 907685 ChainIndex=113 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb0_spi_clk_rcm_cfg_0_div_sel_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907686 ChainIndex=114 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb0_spi_clk_rcm_cfg_0_async_mode_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907687 ChainIndex=115 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb0_spi_clk_rcm_cfg_0_byp_fsm_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907688 ChainIndex=116 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb0_spi_clk_rcm_cfg_0_gate_clk_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907689 ChainIndex=117 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb0_spi_clk_rcm_cfg_0_src_sel_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907690 ChainIndex=118 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb1_spi_clk_rcm_cfg_0_clk_dis_stop_on_shift_override"
(INFO:VEC_300A) Cycle 907691 ChainIndex=119 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb1_spi_clk_rcm_cfg_0_div_sel_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907692 ChainIndex=120 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb1_spi_clk_rcm_cfg_0_async_mode_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907693 ChainIndex=121 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb1_spi_clk_rcm_cfg_0_byp_fsm_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907694 ChainIndex=122 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb1_spi_clk_rcm_cfg_0_gate_clk_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907695 ChainIndex=123 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb1_spi_clk_rcm_cfg_0_src_sel_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907696 ChainIndex=124 Programming value 1'h0 --> 1'h1 for field="u0/sw_uart_clk_rcm_cfg_0_clk_dis_stop_on_shift_override"
(INFO:VEC_300A) Cycle 907697 ChainIndex=125 Programming value 1'h0 --> 1'h1 for field="u0/sw_uart_clk_rcm_cfg_0_div_sel_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907698 ChainIndex=126 Programming value 1'h0 --> 1'h1 for field="u0/sw_uart_clk_rcm_cfg_0_async_mode_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907699 ChainIndex=127 Programming value 1'h0 --> 1'h1 for field="u0/sw_uart_clk_rcm_cfg_0_byp_fsm_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907700 ChainIndex=128 Programming value 1'h0 --> 1'h1 for field="u0/sw_uart_clk_rcm_cfg_0_gate_clk_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907701 ChainIndex=129 Programming value 1'h0 --> 1'h1 for field="u0/sw_uart_clk_rcm_cfg_0_src_sel_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907702 ChainIndex=130 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb0_i3c_clk_rcm_cfg_0_clk_dis_stop_on_shift_override"
(INFO:VEC_300A) Cycle 907703 ChainIndex=131 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb0_i3c_clk_rcm_cfg_0_div_sel_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907704 ChainIndex=132 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb0_i3c_clk_rcm_cfg_0_async_mode_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907705 ChainIndex=133 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb0_i3c_clk_rcm_cfg_0_byp_fsm_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907706 ChainIndex=134 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb0_i3c_clk_rcm_cfg_0_gate_clk_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907707 ChainIndex=135 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb0_i3c_clk_rcm_cfg_0_src_sel_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907708 ChainIndex=136 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb1_i3c_clk_rcm_cfg_0_clk_dis_stop_on_shift_override"
(INFO:VEC_300A) Cycle 907709 ChainIndex=137 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb1_i3c_clk_rcm_cfg_0_div_sel_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907710 ChainIndex=138 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb1_i3c_clk_rcm_cfg_0_async_mode_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907711 ChainIndex=139 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb1_i3c_clk_rcm_cfg_0_byp_fsm_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907712 ChainIndex=140 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb1_i3c_clk_rcm_cfg_0_gate_clk_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907713 ChainIndex=141 Programming value 1'h0 --> 1'h1 for field="u0/sw_inb1_i3c_clk_rcm_cfg_0_src_sel_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907714 ChainIndex=142 Programming value 1'h0 --> 1'h1 for field="u0/sw_oob_i3c_clk_rcm_cfg_0_clk_dis_stop_on_shift_override"
(INFO:VEC_300A) Cycle 907715 ChainIndex=143 Programming value 1'h0 --> 1'h1 for field="u0/sw_oob_i3c_clk_rcm_cfg_0_div_sel_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907716 ChainIndex=144 Programming value 1'h0 --> 1'h1 for field="u0/sw_oob_i3c_clk_rcm_cfg_0_async_mode_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907717 ChainIndex=145 Programming value 1'h0 --> 1'h1 for field="u0/sw_oob_i3c_clk_rcm_cfg_0_byp_fsm_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907718 ChainIndex=146 Programming value 1'h0 --> 1'h1 for field="u0/sw_oob_i3c_clk_rcm_cfg_0_gate_clk_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907719 ChainIndex=147 Programming value 1'h0 --> 1'h1 for field="u0/sw_oob_i3c_clk_rcm_cfg_0_src_sel_div_sw_shift_override"
(INFO:VEC_300A) Cycle 907720 ChainIndex=148 Programming value 1'h0 --> 1'h1 for field="u0/sw_pll_1_0_iddq_shift_override"
(INFO:VEC_300A) Cycle 907721 ChainIndex=149 Programming value 1'h0 --> 1'h1 for field="u0/sw_pll_1_0_enable_shift_override"
(INFO:VEC_300A) Cycle 907722 ChainIndex=150 Programming value 1'h0 --> 1'h1 for field="u0/sw_i2c_slow_clk_rcm_cfg_0_clk_dis_stop_on_shift_override"
(INFO:VEC_300A) Cycle 907723 ChainIndex=151 Programming value 1'h0 --> 1'h1 for field="u0/sw_i2c_slow_clk_rcm_cfg_0_bypass_0_div_shift_override"
(INFO:VEC_300A) Cycle 907724 ChainIndex=152 Programming value 1'h0 --> 1'h1 for field="u0/sw_i2c_slow_clk_rcm_cfg_0_div_sel_1_div_shift_override"
(INFO:VEC_300A) Cycle 907725 ChainIndex=153 Programming value 1'h0 --> 1'h1 for field="u0/sw_i2c_slow_clk_rcm_cfg_0_bypass_1_div_shift_override"
(INFO:VEC_300A) Cycle 907726 ChainIndex=154 Programming value 1'h0 --> 1'h1 for field="u0/sw_i2c_slow_clk_rcm_cfg_0_div_sel_2_div_shift_override"
(INFO:VEC_300A) Cycle 907727 ChainIndex=155 Programming value 1'h0 --> 1'h1 for field="u0/sw_i2c_slow_clk_rcm_cfg_0_bypass_2_div_shift_override"
(INFO:VEC_300A) Cycle 907728 ChainIndex=156 Programming value 1'h0 --> 1'h1 for field="u0/sw_i2c_slow_clk_rcm_cfg_0_div_sel_0_div_shift_override"
(INFO:VEC_300A) Cycle 907729 ChainIndex=157 Programming value 1'h0 --> 1'h1 for field="u0/sw_func_clk_sw_hwctrl_rcm_cfg_0_src_sel_sw_shift_override"
(INFO:VEC_300A) Cycle 907730 ChainIndex=158 Programming value 1'h0 --> 1'h1 for field="u0/sw_func_clk_sw_hwctrl_rcm_cfg_0_async_mode_sw_shift_override"
(INFO:VEC_300A) Cycle 907731 ChainIndex=159 Programming value 1'h0 --> 1'h1 for field="u0/sw_func_clk_sw_swctrl_rcm_cfg_0_src_sel_sw_shift_override"
(INFO:VEC_300A) Cycle 907732 ChainIndex=160 Programming value 1'h0 --> 1'h1 for field="u0/sw_func_clk_sw_swctrl_rcm_cfg_0_async_mode_sw_shift_override"
(INFO:VEC_300A) Cycle 907733 ChainIndex=161 Programming value 1'h0 --> 1'h1 for field="u0/sw_ref_clk_sw_switch_rcm_cfg_0_src_sel_sw_shift_override"
(INFO:VEC_300A) Cycle 907734 ChainIndex=162 Programming value 1'h0 --> 1'h1 for field="u0/sw_ref_clk_sw_switch_rcm_cfg_0_async_mode_sw_shift_override"
(INFO:VEC_300A) Cycle 907735 ChainIndex=163 Programming value 1'h0 --> 1'h1 for field="u0/sw_fmon_sw_enable_rcm_cfg_0_fmon_enable_shift_override"
(INFO:VEC_301) Cycle 907736 ChainIndex=164 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 907736 ChainIndex=164 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 907737 ChainIndex=165 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 907737 ChainIndex=165 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 907738 ChainIndex=166 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 907738 ChainIndex=166 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
WARNING: (.*NAFLL_CFG_MASK) .* does not exist
WARNING: (.*CORE_CNTR_CTL_MASK) .* does not exist
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
    cycle 907745  shift_ir 25(21____) 00a82a____
        shift_ir_binary 000001010100000101010____
(INFO:VEC_301) Cycle 907753 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 907753 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 907754 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 907754 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 907755 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 907755 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 907756 ChainIndex=7 Programming value 8'heb --> 8'h05 for field="wir"
(INFO:VEC_301) Cycle 907764 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 907764 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 907765 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 907766 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
    cycle 907776  shift_ir 14(10____) 017____
        shift_ir_binary 0000010111____
(INFO:VEC_301) Cycle 907784 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 907784 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 907785 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 907785 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 907785 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 907786 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
    cycle 907796  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 907804 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 907804 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 907805 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 907805 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 907805 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 907806 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
WARNING: (.*NAFLL_CNTR_CTL_MASK) .* does not exist
WARNING: (.*PEX_PAD_TCLK_CTL_MASK) .* does not exist
INFO: Get from sili@nvidia.com , below clamp block X from scanlogic to clock logic noscan part
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 23
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 907816  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 907824 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 907824 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 907825 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 907825 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 907826 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 907826 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 907827 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 907828 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 907838  shift_ir 25(21____) 00a09a____
        shift_ir_binary 000001010000010011010____
(INFO:VEC_301) Cycle 907846 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 907846 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 907847 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 907847 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 907848 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 907848 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 907849 ChainIndex=7 Programming value 8'h05 --> 8'h13 for field="wir"
(INFO:VEC_301) Cycle 907857 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 907857 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 907858 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 907859 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 907869  shift_dr 11(7____) 0a____
        expected XXXXXXX____
        shift_dr_binary 0001010____
        shift_dr_mask 111U111____
(INFO:VEC_301) Cycle 907876 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 907876 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 907877 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 907877 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 907878 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 907878 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 907879 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 907879 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 907880 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 907880 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 907881 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 907881 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 907882 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 907882 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 907885. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/CLK_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 907885  shift_dr 373(369____) 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001a____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011010____
        shift_dr_mask 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111U1111____
(INFO:VEC_301) Cycle 907892 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 907892 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 907893 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 907893 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 907894 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 907894 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 907895 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/CLK_CTL"
(INFO:VEC_569A) Cycle 907895 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_300A) Cycle 907896 ChainIndex=8 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_clock_macro_input_xclamp"
(INFO:VEC_569A) Cycle 907897 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_root_cg_disable"
(INFO:VEC_569A) Cycle 907898 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_sys_clk"
(INFO:VEC_569A) Cycle 907899 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_qspi0_clk"
(INFO:VEC_569A) Cycle 907900 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_qspi1_clk"
(INFO:VEC_569A) Cycle 907901 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_boot_qspi_clk"
(INFO:VEC_569A) Cycle 907902 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_oob_spi_clk"
(INFO:VEC_569A) Cycle 907903 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_inb0_spi_clk"
(INFO:VEC_569A) Cycle 907904 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_inb1_spi_clk"
(INFO:VEC_569A) Cycle 907905 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_uart_clk"
(INFO:VEC_569A) Cycle 907906 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 907907 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 907908 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_oob_i3c_clk"
(INFO:VEC_569A) Cycle 907909 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_ts_clk"
(INFO:VEC_569A) Cycle 907910 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 907911 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 907912 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_i2c_slow_clk"
(INFO:VEC_569A) Cycle 907913 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_L1_log_clk"
(INFO:VEC_569A) Cycle 907914 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_fuse_clk"
(INFO:VEC_569A) Cycle 907915 ChainIndex=27 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_sys_clk"
(INFO:VEC_569A) Cycle 907916 ChainIndex=28 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_qspi0_clk"
(INFO:VEC_569A) Cycle 907917 ChainIndex=29 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_qspi1_clk"
(INFO:VEC_569A) Cycle 907918 ChainIndex=30 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_boot_qspi_clk"
(INFO:VEC_569A) Cycle 907919 ChainIndex=31 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_oob_spi_clk"
(INFO:VEC_569A) Cycle 907920 ChainIndex=32 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_inb0_spi_clk"
(INFO:VEC_569A) Cycle 907921 ChainIndex=33 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_inb1_spi_clk"
(INFO:VEC_569A) Cycle 907922 ChainIndex=34 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_uart_clk"
(INFO:VEC_569A) Cycle 907923 ChainIndex=35 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 907924 ChainIndex=36 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 907925 ChainIndex=37 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_oob_i3c_clk"
(INFO:VEC_569A) Cycle 907926 ChainIndex=38 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_ts_clk"
(INFO:VEC_569A) Cycle 907927 ChainIndex=39 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 907928 ChainIndex=40 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 907929 ChainIndex=41 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_i2c_slow_clk"
(INFO:VEC_569A) Cycle 907930 ChainIndex=42 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_L1_log_clk"
(INFO:VEC_569A) Cycle 907931 ChainIndex=43 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_fuse_clk"
(INFO:VEC_569A) Cycle 907932 ChainIndex=44 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_sys_clk"
(INFO:VEC_569A) Cycle 907934 ChainIndex=46 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_qspi0_clk"
(INFO:VEC_569A) Cycle 907936 ChainIndex=48 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_qspi1_clk"
(INFO:VEC_569A) Cycle 907938 ChainIndex=50 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_boot_qspi_clk"
(INFO:VEC_569A) Cycle 907940 ChainIndex=52 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_oob_spi_clk"
(INFO:VEC_569A) Cycle 907942 ChainIndex=54 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_inb0_spi_clk"
(INFO:VEC_569A) Cycle 907944 ChainIndex=56 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_inb1_spi_clk"
(INFO:VEC_569A) Cycle 907946 ChainIndex=58 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_uart_clk"
(INFO:VEC_569A) Cycle 907948 ChainIndex=60 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 907950 ChainIndex=62 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 907952 ChainIndex=64 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_oob_i3c_clk"
(INFO:VEC_569A) Cycle 907954 ChainIndex=66 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_ts_clk"
(INFO:VEC_569A) Cycle 907956 ChainIndex=68 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 907958 ChainIndex=70 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 907960 ChainIndex=72 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_i2c_slow_clk"
(INFO:VEC_569A) Cycle 907962 ChainIndex=74 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_L1_log_clk"
(INFO:VEC_569A) Cycle 907964 ChainIndex=76 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_fuse_clk"
(INFO:VEC_569A) Cycle 907966 ChainIndex=78 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_sys_clk"
(INFO:VEC_569A) Cycle 907976 ChainIndex=88 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_qspi0_clk"
(INFO:VEC_569A) Cycle 907986 ChainIndex=98 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_qspi1_clk"
(INFO:VEC_569A) Cycle 907996 ChainIndex=108 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_boot_qspi_clk"
(INFO:VEC_569A) Cycle 908006 ChainIndex=118 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_oob_spi_clk"
(INFO:VEC_569A) Cycle 908016 ChainIndex=128 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_inb0_spi_clk"
(INFO:VEC_569A) Cycle 908026 ChainIndex=138 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_inb1_spi_clk"
(INFO:VEC_569A) Cycle 908036 ChainIndex=148 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_uart_clk"
(INFO:VEC_569A) Cycle 908046 ChainIndex=158 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 908056 ChainIndex=168 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 908066 ChainIndex=178 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_oob_i3c_clk"
(INFO:VEC_569A) Cycle 908076 ChainIndex=188 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_ts_clk"
(INFO:VEC_569A) Cycle 908086 ChainIndex=198 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 908096 ChainIndex=208 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 908106 ChainIndex=218 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_i2c_slow_clk"
(INFO:VEC_569A) Cycle 908116 ChainIndex=228 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_L1_log_clk"
(INFO:VEC_569A) Cycle 908126 ChainIndex=238 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_fuse_clk"
(INFO:VEC_569A) Cycle 908136 ChainIndex=248 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_block_x_on_clockchain_in_setup"
(INFO:VEC_569A) Cycle 908137 ChainIndex=249 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_sys_clk"
(INFO:VEC_569A) Cycle 908138 ChainIndex=250 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_qspi0_clk"
(INFO:VEC_569A) Cycle 908139 ChainIndex=251 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_qspi1_clk"
(INFO:VEC_569A) Cycle 908140 ChainIndex=252 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_boot_qspi_clk"
(INFO:VEC_569A) Cycle 908141 ChainIndex=253 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_oob_spi_clk"
(INFO:VEC_569A) Cycle 908142 ChainIndex=254 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_inb0_spi_clk"
(INFO:VEC_569A) Cycle 908143 ChainIndex=255 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_inb1_spi_clk"
(INFO:VEC_569A) Cycle 908144 ChainIndex=256 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_uart_clk"
(INFO:VEC_569A) Cycle 908145 ChainIndex=257 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 908146 ChainIndex=258 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 908147 ChainIndex=259 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_oob_i3c_clk"
(INFO:VEC_569A) Cycle 908148 ChainIndex=260 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_ts_clk"
(INFO:VEC_569A) Cycle 908149 ChainIndex=261 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 908150 ChainIndex=262 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 908151 ChainIndex=263 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_i2c_slow_clk"
(INFO:VEC_569A) Cycle 908152 ChainIndex=264 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_L1_log_clk"
(INFO:VEC_569A) Cycle 908153 ChainIndex=265 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_fuse_clk"
(INFO:VEC_569A) Cycle 908154 ChainIndex=266 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_sys_clk"
(INFO:VEC_569A) Cycle 908155 ChainIndex=267 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_qspi0_clk"
(INFO:VEC_569A) Cycle 908156 ChainIndex=268 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_qspi1_clk"
(INFO:VEC_569A) Cycle 908157 ChainIndex=269 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_boot_qspi_clk"
(INFO:VEC_569A) Cycle 908158 ChainIndex=270 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_oob_spi_clk"
(INFO:VEC_569A) Cycle 908159 ChainIndex=271 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_inb0_spi_clk"
(INFO:VEC_569A) Cycle 908160 ChainIndex=272 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_inb1_spi_clk"
(INFO:VEC_569A) Cycle 908161 ChainIndex=273 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_uart_clk"
(INFO:VEC_569A) Cycle 908162 ChainIndex=274 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 908163 ChainIndex=275 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 908164 ChainIndex=276 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_oob_i3c_clk"
(INFO:VEC_569A) Cycle 908165 ChainIndex=277 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_ts_clk"
(INFO:VEC_569A) Cycle 908166 ChainIndex=278 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 908167 ChainIndex=279 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 908168 ChainIndex=280 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_i2c_slow_clk"
(INFO:VEC_569A) Cycle 908169 ChainIndex=281 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_L1_log_clk"
(INFO:VEC_569A) Cycle 908170 ChainIndex=282 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_fuse_clk"
(INFO:VEC_569A) Cycle 908171 ChainIndex=283 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_sys_clk"
(INFO:VEC_569A) Cycle 908172 ChainIndex=284 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_qspi0_clk"
(INFO:VEC_569A) Cycle 908173 ChainIndex=285 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_qspi1_clk"
(INFO:VEC_569A) Cycle 908174 ChainIndex=286 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_boot_qspi_clk"
(INFO:VEC_569A) Cycle 908175 ChainIndex=287 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_oob_spi_clk"
(INFO:VEC_569A) Cycle 908176 ChainIndex=288 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_inb0_spi_clk"
(INFO:VEC_569A) Cycle 908177 ChainIndex=289 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_inb1_spi_clk"
(INFO:VEC_569A) Cycle 908178 ChainIndex=290 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_uart_clk"
(INFO:VEC_569A) Cycle 908179 ChainIndex=291 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 908180 ChainIndex=292 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 908181 ChainIndex=293 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_oob_i3c_clk"
(INFO:VEC_569A) Cycle 908182 ChainIndex=294 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_ts_clk"
(INFO:VEC_569A) Cycle 908183 ChainIndex=295 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 908184 ChainIndex=296 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 908185 ChainIndex=297 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_i2c_slow_clk"
(INFO:VEC_569A) Cycle 908186 ChainIndex=298 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_L1_log_clk"
(INFO:VEC_569A) Cycle 908187 ChainIndex=299 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_fuse_clk"
(INFO:VEC_569A) Cycle 908188 ChainIndex=300 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_sys_clk"
(INFO:VEC_569A) Cycle 908189 ChainIndex=301 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_qspi0_clk"
(INFO:VEC_569A) Cycle 908190 ChainIndex=302 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_qspi1_clk"
(INFO:VEC_569A) Cycle 908191 ChainIndex=303 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_boot_qspi_clk"
(INFO:VEC_569A) Cycle 908192 ChainIndex=304 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_oob_spi_clk"
(INFO:VEC_569A) Cycle 908193 ChainIndex=305 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_inb0_spi_clk"
(INFO:VEC_569A) Cycle 908194 ChainIndex=306 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_inb1_spi_clk"
(INFO:VEC_569A) Cycle 908195 ChainIndex=307 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_uart_clk"
(INFO:VEC_569A) Cycle 908196 ChainIndex=308 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 908197 ChainIndex=309 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 908198 ChainIndex=310 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_oob_i3c_clk"
(INFO:VEC_569A) Cycle 908199 ChainIndex=311 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_ts_clk"
(INFO:VEC_569A) Cycle 908200 ChainIndex=312 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 908201 ChainIndex=313 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 908202 ChainIndex=314 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_i2c_slow_clk"
(INFO:VEC_569A) Cycle 908203 ChainIndex=315 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_L1_log_clk"
(INFO:VEC_569A) Cycle 908204 ChainIndex=316 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_fuse_clk"
(INFO:VEC_569A) Cycle 908205 ChainIndex=317 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_sys_clk"
(INFO:VEC_569A) Cycle 908206 ChainIndex=318 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_qspi0_clk"
(INFO:VEC_569A) Cycle 908207 ChainIndex=319 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_qspi1_clk"
(INFO:VEC_569A) Cycle 908208 ChainIndex=320 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_boot_qspi_clk"
(INFO:VEC_569A) Cycle 908209 ChainIndex=321 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_oob_spi_clk"
(INFO:VEC_569A) Cycle 908210 ChainIndex=322 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_inb0_spi_clk"
(INFO:VEC_569A) Cycle 908211 ChainIndex=323 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_inb1_spi_clk"
(INFO:VEC_569A) Cycle 908212 ChainIndex=324 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_uart_clk"
(INFO:VEC_569A) Cycle 908213 ChainIndex=325 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 908214 ChainIndex=326 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 908215 ChainIndex=327 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_oob_i3c_clk"
(INFO:VEC_569A) Cycle 908216 ChainIndex=328 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_ts_clk"
(INFO:VEC_569A) Cycle 908217 ChainIndex=329 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 908218 ChainIndex=330 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 908219 ChainIndex=331 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_i2c_slow_clk"
(INFO:VEC_569A) Cycle 908220 ChainIndex=332 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_L1_log_clk"
(INFO:VEC_569A) Cycle 908221 ChainIndex=333 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_fuse_clk"
(INFO:VEC_569A) Cycle 908222 ChainIndex=334 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_sys_clk"
(INFO:VEC_569A) Cycle 908223 ChainIndex=335 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_qspi0_clk"
(INFO:VEC_569A) Cycle 908224 ChainIndex=336 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_qspi1_clk"
(INFO:VEC_569A) Cycle 908225 ChainIndex=337 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_boot_qspi_clk"
(INFO:VEC_569A) Cycle 908226 ChainIndex=338 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_oob_spi_clk"
(INFO:VEC_569A) Cycle 908227 ChainIndex=339 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_inb0_spi_clk"
(INFO:VEC_569A) Cycle 908228 ChainIndex=340 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_inb1_spi_clk"
(INFO:VEC_569A) Cycle 908229 ChainIndex=341 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_uart_clk"
(INFO:VEC_569A) Cycle 908230 ChainIndex=342 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 908231 ChainIndex=343 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 908232 ChainIndex=344 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_oob_i3c_clk"
(INFO:VEC_569A) Cycle 908233 ChainIndex=345 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_ts_clk"
(INFO:VEC_569A) Cycle 908234 ChainIndex=346 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 908235 ChainIndex=347 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 908236 ChainIndex=348 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_i2c_slow_clk"
(INFO:VEC_569A) Cycle 908237 ChainIndex=349 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_L1_log_clk"
(INFO:VEC_569A) Cycle 908238 ChainIndex=350 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_fuse_clk"
(INFO:VEC_569A) Cycle 908239 ChainIndex=351 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_sys_clk"
(INFO:VEC_569A) Cycle 908240 ChainIndex=352 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_qspi0_clk"
(INFO:VEC_569A) Cycle 908241 ChainIndex=353 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_qspi1_clk"
(INFO:VEC_569A) Cycle 908242 ChainIndex=354 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_boot_qspi_clk"
(INFO:VEC_569A) Cycle 908243 ChainIndex=355 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_oob_spi_clk"
(INFO:VEC_569A) Cycle 908244 ChainIndex=356 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_inb0_spi_clk"
(INFO:VEC_569A) Cycle 908245 ChainIndex=357 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_inb1_spi_clk"
(INFO:VEC_569A) Cycle 908246 ChainIndex=358 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_uart_clk"
(INFO:VEC_569A) Cycle 908247 ChainIndex=359 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 908248 ChainIndex=360 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 908249 ChainIndex=361 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_oob_i3c_clk"
(INFO:VEC_569A) Cycle 908250 ChainIndex=362 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_ts_clk"
(INFO:VEC_569A) Cycle 908251 ChainIndex=363 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 908252 ChainIndex=364 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 908253 ChainIndex=365 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_i2c_slow_clk"
(INFO:VEC_569A) Cycle 908254 ChainIndex=366 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_L1_log_clk"
(INFO:VEC_569A) Cycle 908255 ChainIndex=367 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_fuse_clk"
(INFO:VEC_569A) Cycle 908256 ChainIndex=368 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_dftclk_switch_async_mode_1"
(INFO:VEC_569A) Cycle 908257 ChainIndex=369 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_dftclk_switch_async_mode_2"
(INFO:VEC_301) Cycle 908258 ChainIndex=370 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 908258 ChainIndex=370 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 908259 ChainIndex=371 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 908259 ChainIndex=371 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 908260 ChainIndex=372 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 908260 ChainIndex=372 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 23
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 908267
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 24
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 908267
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "pad_control_disable"...
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 908267  shift_ir 25(21____) 00a099____
        shift_ir_binary 000001010000010011001____
(INFO:VEC_301) Cycle 908275 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 908275 ChainIndex=4 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 908276 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 908276 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 908277 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 908277 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_569A) Cycle 908278 ChainIndex=7 Retaining value 8'h13 --> 8'h13 for field="wir"
(INFO:VEC_301) Cycle 908286 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 908286 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 908287 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 908288 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-off.
    cycle 908298  shift_ir 25(21____) 00a041____
        shift_ir_binary 000001010000001000001____
(INFO:VEC_301) Cycle 908306 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 908306 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 908307 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 908307 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 908308 ChainIndex=6 Programming value 8'h05 --> 8'h10 for field="wir"
(INFO:VEC_301) Cycle 908316 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 908316 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 908317 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 908317 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 908318 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 908319 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/PRG_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 908329  shift_dr 9(5____) 07____
        expected XXXXX____
        shift_dr_binary 00111____
        shift_dr_mask 11UU1____
(INFO:VEC_301) Cycle 908336 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 908336 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 908337 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 908337 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 908338 ChainIndex=6 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 908338 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 908339 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 908339 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 908340 ChainIndex=8 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 908340 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 908343. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/GENPADS_CTRLS, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 908343  shift_dr 33(29____) 00084043____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000010000100000001000011____
        shift_dr_mask 111111111U111111111111U111111____
(INFO:VEC_301) Cycle 908350 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 908350 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 908351 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/GENPADS_CTRLS"
(INFO:VEC_569A) Cycle 908351 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 908352 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_mode_1_mask"
(INFO:VEC_569A) Cycle 908353 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_mode_1_val"
(INFO:VEC_569A) Cycle 908354 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_mode_3_mask"
(INFO:VEC_569A) Cycle 908355 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_mode_3_val"
(INFO:VEC_300A) Cycle 908356 ChainIndex=10 Programming value 1'h0 --> 1'h1 for field="u0/pad_control_disab"
(INFO:VEC_569A) Cycle 908357 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/pad_iddq"
(INFO:VEC_569A) Cycle 908358 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/pad_pulldn_en"
(INFO:VEC_569A) Cycle 908359 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="u0/pad_pullup_en"
(INFO:VEC_569A) Cycle 908360 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/pad_ta"
(INFO:VEC_569A) Cycle 908361 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="u0/pad_tasel"
(INFO:VEC_569A) Cycle 908362 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/prog_bscan_mode"
(INFO:VEC_569A) Cycle 908363 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/ten_pindot_over"
(INFO:VEC_301) Cycle 908364 ChainIndex=18 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/GENPADS_CTRLS"
(INFO:VEC_569A) Cycle 908364 ChainIndex=18 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 908365 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_mode_1_mask"
(INFO:VEC_569A) Cycle 908366 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_mode_1_val"
(INFO:VEC_569A) Cycle 908367 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_mode_3_mask"
(INFO:VEC_569A) Cycle 908368 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_mode_3_val"
(INFO:VEC_300A) Cycle 908369 ChainIndex=23 Programming value 1'h0 --> 1'h1 for field="u0/pad_control_disab"
(INFO:VEC_569A) Cycle 908370 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/pad_iddq"
(INFO:VEC_569A) Cycle 908371 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/pad_pulldn_en"
(INFO:VEC_569A) Cycle 908372 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/pad_pullup_en"
(INFO:VEC_569A) Cycle 908373 ChainIndex=27 Retaining value 1'h0 --> 1'h0 for field="u0/pad_ta"
(INFO:VEC_569A) Cycle 908374 ChainIndex=28 Retaining value 1'h0 --> 1'h0 for field="u0/pad_tasel"
(INFO:VEC_569A) Cycle 908375 ChainIndex=29 Retaining value 1'h0 --> 1'h0 for field="u0/prog_bscan_mode"
(INFO:VEC_569A) Cycle 908376 ChainIndex=30 Retaining value 1'h0 --> 1'h0 for field="u0/ten_pindot_over"
(INFO:VEC_301) Cycle 908377 ChainIndex=31 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 908377 ChainIndex=31 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 908378 ChainIndex=32 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 908378 ChainIndex=32 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 24
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 24
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 908385
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 25
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 908385
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "ATE_padctl_initialization/ATE_padctl_initialization_dummy"...
INFO: Add a dummy event when using skip_ATE_padctl_init
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 25
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 25
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 908385
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 26
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 908385
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "io_upm_custom_program"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 26
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 26
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 908385
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 27
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 908385
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_1_disable_clock_gating"...
  disable_clock_gating 
WARNING: .*/CLK_CTL .*tmc2clk_disable_clock_gating_fbio.* does not exist
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_ctsroot_disable_clk_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_ctsroot_disable_clk_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_ctsroot_disable_clk_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_ctsroot_disable_clk_gating Range=[0:0] Value=1'b1.
WARNING: .*/CLK_PCCM_CTL .*tmc2clk_enable_clk_noclip does not exist
WARNING: .*/MATHS_CLK_CTL .*tmc2clk_disable_clock_gating does not exist
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/SSN_NV_CTL Field=u0/SsnControl_disable_clock_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/SSN_NV_CTL Field=u0/SsnControl_disable_clock_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/SSN_NV_CTL Field=u0/SsnControl_disable_clock_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/SSN_NV_CTL Field=u0/SsnControl_disable_clock_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/SSN_NV_CTL Field=u0/SsnControl_disable_clock_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/SSN_NV_CTL Field=u0/SsnControl_disable_clock_gating Range=[0:0] Value=1'b1.
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 27
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 908385  shift_ir 25(21____) 00a440____
        shift_ir_binary 000001010010001000000____
(INFO:VEC_301) Cycle 908393 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 908393 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 908394 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 908394 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_569A) Cycle 908395 ChainIndex=6 Retaining value 8'h10 --> 8'h10 for field="wir"
(INFO:VEC_301) Cycle 908403 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 908403 ChainIndex=14 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 908404 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 908404 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 908405 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 908406 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-on.
    cycle 908416  shift_ir 25(21____) 00a1b2____
        shift_ir_binary 000001010000110110010____
(INFO:VEC_301) Cycle 908424 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 908424 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 908425 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 908425 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 908426 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 908426 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 908427 ChainIndex=7 Programming value 8'h13 --> 8'h36 for field="wir"
(INFO:VEC_301) Cycle 908435 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 908435 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 908436 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 908437 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 908447  shift_dr 11(7____) 3e____
        expected XXXXXXX____
        shift_dr_binary 0111110____
        shift_dr_mask 1UU1U11____
(INFO:VEC_301) Cycle 908454 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 908454 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 908455 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 908455 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 908456 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 908456 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 908457 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 908457 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 908458 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 908458 ChainIndex=8 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 908459 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 908459 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 908460 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 908460 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = OFF.
    cycle 908463  shift_ir 25(21____) 00ac62____
        shift_ir_binary 000001010110001100010____
(INFO:VEC_301) Cycle 908471 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 908471 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 908472 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 908472 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 908473 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 908473 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 908474 ChainIndex=7 Programming value 8'h36 --> 8'h8c for field="wir"
(INFO:VEC_301) Cycle 908482 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 908482 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 908483 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 908484 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 908494. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/CLK_PCCM_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 908494  shift_dr 16(12____) b6d____
        expected XXXXXXXXXXXX____
        shift_dr_binary 101101101101____
        shift_dr_mask U11U11U11U11____
(INFO:VEC_301) Cycle 908501 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/CLK_PCCM_CTL"
(INFO:VEC_569A) Cycle 908501 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 908502 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_use_trimbcast_init_val"
(INFO:VEC_300A) Cycle 908503 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ctsroot_disable_clk_gating"
(INFO:VEC_301) Cycle 908504 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/CLK_PCCM_CTL"
(INFO:VEC_569A) Cycle 908504 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 908505 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_use_trimbcast_init_val"
(INFO:VEC_300A) Cycle 908506 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ctsroot_disable_clk_gating"
(INFO:VEC_301) Cycle 908507 ChainIndex=10 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/CLK_PCCM_CTL"
(INFO:VEC_569A) Cycle 908507 ChainIndex=10 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 908508 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_use_trimbcast_init_val"
(INFO:VEC_300A) Cycle 908509 ChainIndex=12 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ctsroot_disable_clk_gating"
(INFO:VEC_301) Cycle 908510 ChainIndex=13 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/CLK_PCCM_CTL"
(INFO:VEC_569A) Cycle 908510 ChainIndex=13 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 908511 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_use_trimbcast_init_val"
(INFO:VEC_300A) Cycle 908512 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ctsroot_disable_clk_gating"
    cycle 908515  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 908523 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 908523 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 908524 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 908524 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 908524 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569B) Cycle 908525 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 908525 ChainIndex=6 Programming value 8'h8c --> 8'h05 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
    cycle 908535  shift_ir 16(12____) 057____
        shift_ir_binary 000001010111____
(INFO:VEC_301) Cycle 908543 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 908543 ChainIndex=4 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 908544 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 908544 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 908545 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 908545 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 908546 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 908547 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-off.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
    cycle 908557  shift_ir 14(10____) 187____
        shift_ir_binary 0110000111____
(INFO:VEC_301) Cycle 908565 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 908565 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 908566 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 908566 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 908566 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_300B) Cycle 908567 ChainIndex=6 Programming value 8'h05 --> 8'h61 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR, u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_300B) Cycle 908567 ChainIndex=6 Programming value 8'h10 --> 8'h61 for field="wir" of registers u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 908577. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/SSN_NV_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/SSN_NV_CTL, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 908577  shift_dr 63(59____) 000000400000201____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000000000000000000010000000000000000000000001000000001____
        shift_dr_mask 111111111111111111111111U1111111111111111111111111111111111____
(INFO:VEC_301) Cycle 908584 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/SSN_NV_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/SSN_NV_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/SSN_NV_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/SSN_NV_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/SSN_NV_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/SSN_NV_CTL"
(INFO:VEC_569A) Cycle 908585 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_Partition_Bypass"
(INFO:VEC_569A) Cycle 908586 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ftm_macro_bypass"
(INFO:VEC_569A) Cycle 908587 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_prestitched_macro_bypass"
(INFO:VEC_569A) Cycle 908588 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_Edt_Intest"
(INFO:VEC_569A) Cycle 908589 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_Edt_Extest"
(INFO:VEC_569A) Cycle 908590 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_LOES_en_out"
(INFO:VEC_569A) Cycle 908591 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_GLPC_Value_Select"
(INFO:VEC_569A) Cycle 908592 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dftclk_sel_0"
(INFO:VEC_569A) Cycle 908593 ChainIndex=13 Retaining value 1'h1 --> 1'h1 for field="u0/SsnControl_dftclk_sel_1"
(INFO:VEC_569A) Cycle 908594 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dft_glitchless_mode"
(INFO:VEC_569A) Cycle 908595 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_leaf_shiftclk_enable"
(INFO:VEC_569A) Cycle 908596 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_select_leaf_dft_clk"
(INFO:VEC_569A) Cycle 908597 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dft_switch_func_clk_disable_ovr"
(INFO:VEC_569A) Cycle 908598 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_debug_disable_partition"
(INFO:VEC_569A) Cycle 908599 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dft_switch_shift_clk_disable_ovr"
(INFO:VEC_569A) Cycle 908600 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_en_override_mask"
(INFO:VEC_569A) Cycle 908601 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_en_override_val"
(INFO:VEC_569A) Cycle 908602 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_security_bypass"
(INFO:VEC_569A) Cycle 908603 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_flopclear_fsm_se_enable"
(INFO:VEC_569A) Cycle 908604 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_IST_IP_reset"
(INFO:VEC_569A) Cycle 908605 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_maths_mode"
(INFO:VEC_569A) Cycle 908606 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_MATH_Bypass"
(INFO:VEC_569A) Cycle 908607 ChainIndex=27 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_0"
(INFO:VEC_569A) Cycle 908608 ChainIndex=28 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_1"
(INFO:VEC_569A) Cycle 908609 ChainIndex=29 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_2"
(INFO:VEC_569A) Cycle 908610 ChainIndex=30 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_TP_enable"
(INFO:VEC_569A) Cycle 908611 ChainIndex=31 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_obs_bus_select"
(INFO:VEC_569A) Cycle 908612 ChainIndex=32 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_reset_"
(INFO:VEC_569A) Cycle 908613 ChainIndex=33 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_0"
(INFO:VEC_569A) Cycle 908614 ChainIndex=34 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_1"
(INFO:VEC_569A) Cycle 908615 ChainIndex=35 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_2"
(INFO:VEC_569A) Cycle 908616 ChainIndex=36 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_3"
(INFO:VEC_569A) Cycle 908617 ChainIndex=37 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_4"
(INFO:VEC_300A) Cycle 908618 ChainIndex=38 Programming value 1'h0 --> 1'h1 for field="u0/SsnControl_disable_clock_gating"
(INFO:VEC_569A) Cycle 908619 ChainIndex=39 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_root_dft_switch_shift_clk_disable_ovr"
(INFO:VEC_569A) Cycle 908620 ChainIndex=40 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_EdtIntest_SE_Ovr"
(INFO:VEC_569A) Cycle 908621 ChainIndex=41 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_EdtExtest_SE_Ovr"
(INFO:VEC_569A) Cycle 908622 ChainIndex=42 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_edt_single_bypass_chain_enable"
(INFO:VEC_569A) Cycle 908623 ChainIndex=43 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_nv_tck_disable"
(INFO:VEC_569A) Cycle 908624 ChainIndex=44 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_nv_tck_select"
(INFO:VEC_569A) Cycle 908625 ChainIndex=45 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_kist_mode"
(INFO:VEC_569A) Cycle 908626 ChainIndex=46 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_edt_int_bypass"
(INFO:VEC_569A) Cycle 908627 ChainIndex=47 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_edt_ext_bypass"
(INFO:VEC_569A) Cycle 908628 ChainIndex=48 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_debug_bypass"
(INFO:VEC_569A) Cycle 908629 ChainIndex=49 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_0"
(INFO:VEC_569A) Cycle 908630 ChainIndex=50 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_1"
(INFO:VEC_569A) Cycle 908631 ChainIndex=51 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_2"
(INFO:VEC_569A) Cycle 908632 ChainIndex=52 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_3"
(INFO:VEC_569A) Cycle 908633 ChainIndex=53 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_4"
(INFO:VEC_569A) Cycle 908634 ChainIndex=54 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_3"
(INFO:VEC_569A) Cycle 908635 ChainIndex=55 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_4"
(INFO:VEC_569A) Cycle 908636 ChainIndex=56 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_5"
(INFO:VEC_569A) Cycle 908637 ChainIndex=57 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_0"
(INFO:VEC_569A) Cycle 908638 ChainIndex=58 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_1"
(INFO:VEC_569A) Cycle 908639 ChainIndex=59 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_2"
(INFO:VEC_569A) Cycle 908640 ChainIndex=60 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_3"
(INFO:VEC_569A) Cycle 908641 ChainIndex=61 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_4"
(INFO:VEC_569A) Cycle 908642 ChainIndex=62 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_5"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 908649 (Step_1_disable_clock_gating)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 27
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 908689
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 28
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 908689
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "disable_clock_gating_ATPG_CTL"...
init modes: ssn_extest 0 extest 0 testclk_trigger 0 ssn_intest 0 intest 0 serdesclk_trigger 0 fabric_pex 0 stuckat 0 ftm 0
INFO: bug 2002917,slcg is force to be opened under non-xtr mode
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/ATPG_CTL Field=u0/tmc2slcg_disable_clock_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/ATPG_CTL Field=u0/tmc2slcg_disable_clock_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/ATPG_CTL Field=u0/tmc2slcg_disable_clock_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/ATPG_CTL Field=u0/tmc2slcg_disable_clock_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/ATPG_CTL Field=u0/tmc2slcg_disable_clock_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/ATPG_CTL Field=u0/tmc2slcg_disable_clock_gating Range=[0:0] Value=1'b1.
init modes: ssn_extest 0 extest 0 testclk_trigger 0 ssn_intest 0 intest 0 serdesclk_trigger 0 fabric_pex 0 stuckat 0 ftm 0
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 28
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 908689  shift_ir 14(10____) 047____
        shift_ir_binary 0001000111____
(INFO:VEC_301) Cycle 908697 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 908697 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 908698 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 908698 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 908698 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_300A) Cycle 908699 ChainIndex=6 Programming value 8'h61 --> 8'h11 for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 908709. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/ATPG_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/ATPG_CTL, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 908709  shift_dr 27(23____) 000021____
        expected XXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000000000000100001____
        shift_dr_mask 11111111111111111U11111____
(INFO:VEC_301) Cycle 908716 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/ATPG_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/ATPG_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/ATPG_CTL"
(INFO:VEC_569A) Cycle 908717 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_async_rst_sel_ovr"
(INFO:VEC_569A) Cycle 908718 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_clk_async_rst_ovr"
(INFO:VEC_569A) Cycle 908719 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ist_async_rst_ovr"
(INFO:VEC_569A) Cycle 908720 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/dft_hold_noscan_val"
(INFO:VEC_300A) Cycle 908721 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="u0/tmc2slcg_disable_clock_gating"
(INFO:VEC_569A) Cycle 908722 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/ftm_clock_macro_bypass"
(INFO:VEC_569A) Cycle 908723 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/macro_bypass"
(INFO:VEC_569A) Cycle 908724 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_syncrst_override"
(INFO:VEC_569A) Cycle 908725 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="u0/atpg_mode"
(INFO:VEC_569A) Cycle 908726 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/RESET_1500_OVERRIDE_RESET_1500_OVERRIDE_select_atpg_ctl"
(INFO:VEC_569A) Cycle 908727 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="u0/RESET_1500_OVERRIDE_RESET_1500_OVERRIDE_val"
(INFO:VEC_569A) Cycle 908728 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/muxsel_onehot"
(INFO:VEC_569A) Cycle 908729 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/protect_mux"
(INFO:VEC_569A) Cycle 908730 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="u0/direct_reset_jtag_ctrl_"
(INFO:VEC_569A) Cycle 908731 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/tammode"
(INFO:VEC_569A) Cycle 908732 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/scan_extest_mode"
(INFO:VEC_569A) Cycle 908733 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_bist_async_rst_ovr"
(INFO:VEC_569A) Cycle 908734 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/pll_macro_bypass"
(INFO:VEC_569A) Cycle 908735 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_spare_bit0"
(INFO:VEC_569A) Cycle 908736 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_dft_x_clamp"
(INFO:VEC_569A) Cycle 908737 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_spare_bit1"
(INFO:VEC_569A) Cycle 908738 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/iobist_mode"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 28
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 908745
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 29
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 908745
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "bypass_clock_trimmer_1"...
INFO: Set tmc2clk_use_trimbcast_init_val to 1, to clean the X of trimmer
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_use_trimbcast_init_val Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_use_trimbcast_init_val Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_use_trimbcast_init_val Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_use_trimbcast_init_val Range=[0:0] Value=1'b1.
WARNING: .*/CLK_CTL .*tmc2clk_use_trimbcast_init_val.* does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 29
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 908745  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 908753 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 908753 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 908754 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 908754 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 908754 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_300A) Cycle 908755 ChainIndex=6 Programming value 8'h11 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS_LOCK = OFF.
    cycle 908765  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 908773 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 908773 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 908774 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 908774 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 908775 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 908775 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 908776 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 908777 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 908787  shift_ir 25(21____) 00a462____
        shift_ir_binary 000001010010001100010____
(INFO:VEC_301) Cycle 908795 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 908795 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 908796 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 908796 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 908797 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 908797 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 908798 ChainIndex=7 Programming value 8'h05 --> 8'h8c for field="wir"
(INFO:VEC_301) Cycle 908806 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 908806 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 908807 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 908808 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 908818  shift_dr 11(7____) 3e____
        expected XXXXXXX____
        shift_dr_binary 0111110____
        shift_dr_mask 1UUUU11____
(INFO:VEC_301) Cycle 908825 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 908825 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 908826 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 908826 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 908827 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 908827 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 908828 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 908828 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 908829 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 908829 ChainIndex=8 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 908830 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 908830 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 908831 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 908831 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 908834. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/CLK_PCCM_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 908834  shift_dr 19(15____) 3ffe____
        expected XXXXXXXXXXXXXXX____
        shift_dr_binary 011111111111110____
        shift_dr_mask 11U11U11U11U111____
(INFO:VEC_301) Cycle 908841 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 908841 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 908842 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 908842 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 908843 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/CLK_PCCM_CTL"
(INFO:VEC_569A) Cycle 908843 ChainIndex=6 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_300A) Cycle 908844 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_use_trimbcast_init_val"
(INFO:VEC_569A) Cycle 908845 ChainIndex=8 Retaining value 1'h1 --> 1'h1 for field="u0/tmc2clk_ctsroot_disable_clk_gating"
(INFO:VEC_301) Cycle 908846 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/CLK_PCCM_CTL"
(INFO:VEC_569A) Cycle 908846 ChainIndex=9 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_300A) Cycle 908847 ChainIndex=10 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_use_trimbcast_init_val"
(INFO:VEC_569A) Cycle 908848 ChainIndex=11 Retaining value 1'h1 --> 1'h1 for field="u0/tmc2clk_ctsroot_disable_clk_gating"
(INFO:VEC_301) Cycle 908849 ChainIndex=12 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/CLK_PCCM_CTL"
(INFO:VEC_569A) Cycle 908849 ChainIndex=12 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_300A) Cycle 908850 ChainIndex=13 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_use_trimbcast_init_val"
(INFO:VEC_569A) Cycle 908851 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="u0/tmc2clk_ctsroot_disable_clk_gating"
(INFO:VEC_301) Cycle 908852 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/CLK_PCCM_CTL"
(INFO:VEC_569A) Cycle 908852 ChainIndex=15 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_300A) Cycle 908853 ChainIndex=16 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_use_trimbcast_init_val"
(INFO:VEC_569A) Cycle 908854 ChainIndex=17 Retaining value 1'h1 --> 1'h1 for field="u0/tmc2clk_ctsroot_disable_clk_gating"
(INFO:VEC_301) Cycle 908855 ChainIndex=18 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 908855 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 29
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 908862
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 30
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 908862
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_2_cdc_reset_override"...
  cdc_reset_override 
WARNING: .*/CLK_PCCM_CTL .*tmc2clk_jtag_reg_cdc_reset_override_ does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 30
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 908862 (Step_2_cdc_reset_override)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 30
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 908902
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 31
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 908902
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "bypass_clock_trimmer_0"...
INFO: Set tmc2clk_use_trimbcast_init_val back to 0, to keep align with IST/MATH LINK, clock team have done the design change
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_use_trimbcast_init_val Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_use_trimbcast_init_val Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_use_trimbcast_init_val Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_use_trimbcast_init_val Range=[0:0] Value=1'b0.
WARNING: .*/CLK_CTL .*tmc2clk_use_trimbcast_init_val.* does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 31
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 908902  shift_ir 25(21____) 00ac66____
        shift_ir_binary 000001010110001100110____
(INFO:VEC_301) Cycle 908910 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 908910 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 908911 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 908911 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 908912 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 908912 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_569A) Cycle 908913 ChainIndex=7 Retaining value 8'h8c --> 8'h8c for field="wir"
(INFO:VEC_301) Cycle 908921 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 908921 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 908922 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 908923 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 908933. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/CLK_PCCM_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 908933  shift_dr 7(3____) 5____
        expected XXX____
        shift_dr_binary 101____
        shift_dr_mask 1U1____
(INFO:VEC_301) Cycle 908940 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/CLK_PCCM_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/CLK_PCCM_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/CLK_PCCM_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/CLK_PCCM_CTL"
(INFO:VEC_300A) Cycle 908941 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="u0/tmc2clk_use_trimbcast_init_val"
(INFO:VEC_569A) Cycle 908942 ChainIndex=6 Retaining value 1'h1 --> 1'h1 for field="u0/tmc2clk_ctsroot_disable_clk_gating"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 31
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 908949
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 32
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 908949
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "common_DFT_AO_REG_test_mode_clamp"...
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/DFT_AO_REGS Field=u0/test_mode_clamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/DFT_AO_REGS Field=u0/test_mode_clamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/DFT_AO_REGS Field=u0/test_mode_clamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/DFT_AO_REGS Field=u0/test_mode_clamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/DFT_AO_REGS Field=u0/test_mode_clamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/DFT_AO_REGS Field=u0/test_mode_clamp Range=[0:0] Value=1'b1.
INFO: For cycle opt, this event happens before common_DFT_AO_REG_enableDFTmode_async , we covet it show it would trigger another shift
INFO: When this event is disabled , enableDFTmode_async still could be prgmed in next event
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 32
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 908949  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 908957 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 908957 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 908958 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 908958 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 908958 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569B) Cycle 908959 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 908959 ChainIndex=6 Programming value 8'h8c --> 8'h05 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
    cycle 908969  shift_ir 16(12____) 053____
        shift_ir_binary 000001010011____
(INFO:VEC_301) Cycle 908977 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 908977 ChainIndex=4 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 908978 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 908978 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 908979 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 908979 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 908980 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 908981 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-off.
    cycle 908991  shift_ir 34(30____) 014364d9____
        shift_ir_binary 000001010000110110010011011001____
(INFO:VEC_301) Cycle 908999 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 908999 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 909000 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 909000 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 909001 ChainIndex=6 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_301) Cycle 909009 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 909009 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 909010 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 909010 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 909011 ChainIndex=16 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_301) Cycle 909019 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 909019 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 909020 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 909021 ChainIndex=26 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/PRG_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 909031  shift_dr 13(9____) 0ff____
        expected XXXXXXXXX____
        shift_dr_binary 011111111____
        shift_dr_mask 1UUUU1UU1____
(INFO:VEC_301) Cycle 909038 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 909038 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 909039 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 909039 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 909040 ChainIndex=6 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 909040 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 909041 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 909041 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 909042 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 909042 ChainIndex=8 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 909043 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 909043 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 909044 ChainIndex=10 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 909044 ChainIndex=10 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 909045 ChainIndex=11 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 909045 ChainIndex=11 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 909046 ChainIndex=12 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 909046 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = OFF.
    cycle 909049  shift_ir 34(30____) 01538ce3____
        shift_ir_binary 000001010100111000110011100011____
(INFO:VEC_301) Cycle 909057 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 909057 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 909058 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 909058 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_300A) Cycle 909059 ChainIndex=6 Programming value 8'h36 --> 8'h38 for field="wir"
(INFO:VEC_301) Cycle 909067 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 909067 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 909068 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 909068 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_300A) Cycle 909069 ChainIndex=16 Programming value 8'h36 --> 8'h38 for field="wir"
(INFO:VEC_301) Cycle 909077 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 909077 ChainIndex=24 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 909078 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 909079 ChainIndex=26 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 909089. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/DFT_AO_REGS, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/DFT_AO_REGS, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 909089  shift_dr 31(27____) 0000341____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000000000000000001101000001____
        shift_dr_mask 11111111111111111U11U111111____
(INFO:VEC_301) Cycle 909096 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/DFT_AO_REGS", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/DFT_AO_REGS", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/DFT_AO_REGS", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/DFT_AO_REGS", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/DFT_AO_REGS", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/DFT_AO_REGS"
(INFO:VEC_569A) Cycle 909097 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/test_mode"
(INFO:VEC_569A) Cycle 909098 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/core_power_disable"
(INFO:VEC_569A) Cycle 909099 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/spare0"
(INFO:VEC_569A) Cycle 909100 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/spare1"
(INFO:VEC_569A) Cycle 909101 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/scan_en_ext_protect_override"
(INFO:VEC_300A) Cycle 909102 ChainIndex=10 Programming value 1'h0 --> 1'h1 for field="u0/test_mode_clamp"
(INFO:VEC_569A) Cycle 909103 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_dft_pgclamp_mask"
(INFO:VEC_569A) Cycle 909104 ChainIndex=12 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_dft_pgclamp_value"
(INFO:VEC_300A) Cycle 909105 ChainIndex=13 Programming value 1'h0 --> 1'h1 for field="u0/enableDFTmode_async"
(INFO:VEC_569A) Cycle 909106 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/dft_replication_x_clamp"
(INFO:VEC_569A) Cycle 909107 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="u0/eco_path_xclamp_enable"
(INFO:VEC_569A) Cycle 909108 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/hold_xclamp_enable"
(INFO:VEC_569A) Cycle 909109 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/setup_xclamp_enable"
(INFO:VEC_569A) Cycle 909110 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="u0/static_xclamp_enable"
(INFO:VEC_569A) Cycle 909111 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/asyncfifo_xclamp_enable"
(INFO:VEC_569A) Cycle 909112 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/cdc_xclamp_enable"
(INFO:VEC_569A) Cycle 909113 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/cgte_xclamp_enable"
(INFO:VEC_569A) Cycle 909114 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/xclamp_ist_mode"
(INFO:VEC_569A) Cycle 909115 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="u0/xclamp_spare01"
(INFO:VEC_569A) Cycle 909116 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/xclamp_spare02"
(INFO:VEC_569A) Cycle 909117 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/dft_tp_control"
(INFO:VEC_569A) Cycle 909118 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/onehot_xclamp_enable"
(INFO:VEC_569A) Cycle 909119 ChainIndex=27 Retaining value 1'h0 --> 1'h0 for field="u0/maths_ist_isolation_val"
(INFO:VEC_569A) Cycle 909120 ChainIndex=28 Retaining value 1'h0 --> 1'h0 for field="u0/maths_ist_isolation_mask"
(INFO:VEC_569A) Cycle 909121 ChainIndex=29 Retaining value 1'h0 --> 1'h0 for field="u0/istclamp_ctl_sig0"
(INFO:VEC_569A) Cycle 909122 ChainIndex=30 Retaining value 1'h0 --> 1'h0 for field="u0/istclamp_ctl_sig1"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 32
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 909129
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 33
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 909129
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "common_DFT_AO_REG_enableDFTmode_async"...
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 33
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 1 TCK cycles at cycle 909129 (common_DFT_AO_REG_enableDFTmode_async)
(INFO:VEC_554) VERSE: 1 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 33
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 909130
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 34
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 909130
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "uphy_mgmt_clk_override"...
WARNING: .*CORE_CLK_CTL_MASK .*mgmt_clk_.*disable_shift_override does not exist
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "ANCHOR_event__pre_prgm_before_pll"...
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "ANCHOR_event__post_prgm_after_all"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 34
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 34
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 909130
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 35
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 909130
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "uphy_reg_program"...
WARNING: .*GENPADS_CTRLS .*dftfunctions_uphy_pin_mux_dft_ctrl_0 does not exist
WARNING: .*GENPADS_CTRLS .*dftfunctions_uphy_pin_mux_dft_ctrl_1 does not exist
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:20.000ns test_cycle:10 tck_cycle:10
(INFO:VEC_376) Cycle Info: waitRti (start@909130, end@909139) = 10 cycles. Accumulated 900020 cycles (the number of TCK cycles stay on RTI state = 10).
WARNING: .*/INTFC\d+_PADCAL_VALS .*Nvhs_pad_.*X_IDDQ_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*Nvhs_pad_.*X_IDDQ_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*pex_pad_.*X_IDDQ_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*pex_pad_.*X_IDDQ_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*mask.*PLL0_IDDQ_jtag does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*mask.*PLL0_SLEEP_jtag does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*vals.*PLL0_IDDQ_jtag does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*vals.*PLL0_SLEEP_jtag does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*PLL_MISC_CTRL_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*PLL_MISC_CTRL_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*PLL0_MISC_CTRL_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*PLL0_MISC_CTRL_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*pad_PLL.*CAL_EN_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*pad_PLL.*CAL_EN_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*pad_PLL.*REFCLK_CFG_SEL_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*pad_PLL.*REFCLK_CFG_SEL_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*Nvhs.*_pad_PLL.*_REFCLKBUF_EN_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*Nvhs.*_pad_PLL.*_REFCLKBUF_EN_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*pex.*_pad_PLL.*_REFCLKBUF_EN_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*pex.*_pad_PLL.*_REFCLKBUF_EN_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*pad_PLL.*CFG_SECURE_LEVEL_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*pad_PLL.*CFG_SECURE_LEVEL_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*pad_PLL.*TCLKOUT_EN_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*pad_PLL.*TCLKOUT_EN_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*pad_PLL.*RATE_ID_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*pad_PLL.*RATE_ID_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*pad_PLL.*REFCLK_DRV_EN_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*pad_PLL.*REFCLK_DRV_EN_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*pad_PLL.*ENABLE_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*pad_PLL.*ENABLE_jtag.* does not exist
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:40.000ns test_cycle:20 tck_cycle:20
(INFO:VEC_376) Cycle Info: waitRti (start@909140, end@909159) = 20 cycles. Accumulated 900040 cycles (the number of TCK cycles stay on RTI state = 20).
WARNING: .*/INTFC\d+_PADCAL_MASK .*mask_.*_pad.*_RESET__jtag does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*vals_.*_pad.*_RESET__jtag does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 35
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 35
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 909160
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 36
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 909160
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "override_uphy_upm_clamp_en"...
WARNING: .*/INTFC\d+_PADCAL_MASK .*_AUX_CLAMP_EN_jtag does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*_AUX_CLAMP_EN_jtag does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 36
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 36
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 909160
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 37
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 909160
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "fullchip_custom_event"...
 bypass tb.chip.u_sra_sys0.u_l1_cluster.u_NV_nverot_clock_sys.misc0.clk_root_macro.ncroot_i2c_slow.divide_nc0.u_NV_CLK_ldiv1_32
bypass tb.chip.u_sra_sys0.u_l1_cluster.u_NV_nverot_clock_sys.misc0.clk_root_macro.ncroot_i2c_slow.divide_nc1
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 37
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 909160  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 909168 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 909168 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 909169 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 909169 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 909169 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_569B) Cycle 909170 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 909170 ChainIndex=6 Programming value 8'h38 --> 8'h05 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS_LOCK = OFF.
    cycle 909180  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 909188 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 909188 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 909189 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 909189 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 909190 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 909190 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 909191 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 909192 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 909202  shift_ir 25(21____) 00a74a____
        shift_ir_binary 000001010011101001010____
(INFO:VEC_301) Cycle 909210 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 909210 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 909211 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 909211 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 909212 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 909212 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 909213 ChainIndex=7 Programming value 8'h05 --> 8'he9 for field="wir"
(INFO:VEC_301) Cycle 909221 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 909221 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 909222 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 909223 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 909233  shift_dr 11(7____) 0a____
        expected XXXXXXX____
        shift_dr_binary 0001010____
        shift_dr_mask 111U111____
(INFO:VEC_301) Cycle 909240 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 909240 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 909241 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 909241 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 909242 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 909242 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 909243 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 909243 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 909244 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 909244 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 909245 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 909245 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 909246 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 909246 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 909249. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/CLK_CFG, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 909249  shift_dr 463(459____) 00006cf32000000000000000000000000000004081800c8000000000000015556aaa95556aaa8000000000644400c00000003fffffffff0190a____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000000000000000011011001111001100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100000011000000000001100100000000000000000000000000000000000000000000000000000000001010101010101011010101010101010010101010101010110101010101010100000000000000000000000000000000000000001100100010001000000000011000000000000000000000000000000001111111111111111111111111111111111111100000001100100001010____
        shift_dr_mask 111111111111111111111111U11111U11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 909256 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 909256 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 909257 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 909257 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 909258 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 909258 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 909259 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/CLK_CFG"
(INFO:VEC_569A) Cycle 909259 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 909260 ChainIndex=8 Retaining value 6'h10 --> 6'h10 for field="u0/sw_vrefro_0_freqadj_shift"
(INFO:VEC_569A) Cycle 909266 ChainIndex=14 Retaining value 2'h2 --> 2'h2 for field="u0/sw_vrefro_0_schmitt_shift"
(INFO:VEC_569A) Cycle 909268 ChainIndex=16 Retaining value 8'h01 --> 8'h01 for field="u0/sw_vrefro_0_spare_shift"
(INFO:VEC_569A) Cycle 909276 ChainIndex=24 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l0_clk_ctl_cg_cfg_0_l0_clk_fsp0_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909277 ChainIndex=25 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l0_clk_ctl_cg_cfg_0_fsp_clk_fsp0_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909278 ChainIndex=26 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l0_clk_ctl_cg_cfg_0_fuse_clk_fsp0_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909279 ChainIndex=27 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l0_clk_ctl_cg_cfg_0_gpio_ctlr_clk_fsp0_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909280 ChainIndex=28 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l0_clk_ctl_cg_cfg_0_fsp_clk_fsp1_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909281 ChainIndex=29 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l0_clk_ctl_cg_cfg_0_fuse_clk_fsp1_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909282 ChainIndex=30 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l1_clk_ctl_cg_cfg_0_l1_clk_misc0_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909283 ChainIndex=31 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l1_clk_ctl_cg_cfg_0_l1_log_clk_misc0_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909284 ChainIndex=32 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l1_clk_ctl_cg_cfg_0_l2_clk_misc0_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909285 ChainIndex=33 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l1_clk_ctl_cg_cfg_0_boot_qspi_clk_misc0_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909286 ChainIndex=34 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l1_clk_ctl_cg_cfg_0_fuse_clk_misc0_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909287 ChainIndex=35 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l1_clk_ctl_cg_cfg_0_gpio_ctlr_clk_misc0_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909288 ChainIndex=36 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l1_clk_ctl_cg_cfg_0_mram_clk_misc0_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909289 ChainIndex=37 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l1_clk_ctl_cg_cfg_0_msd_clk_misc0_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909290 ChainIndex=38 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l1_clk_ctl_cg_cfg_0_soc_thermal_clk_misc0_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909291 ChainIndex=39 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l1_clk_ctl_cg_cfg_0_ts_clk_misc0_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909292 ChainIndex=40 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_l1_clk_misc1_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909293 ChainIndex=41 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_l2_clk_misc1_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909294 ChainIndex=42 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_recovery_i2c_core_clk_misc1_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909295 ChainIndex=43 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_uart_baud_clk_misc1_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909296 ChainIndex=44 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_fuse_clk_misc1_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909297 ChainIndex=45 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_gpio_ctlr_clk_misc1_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909298 ChainIndex=46 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_i2c_slow_clk_misc1_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909299 ChainIndex=47 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_io_expander_i2c_core_clk_misc1_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909300 ChainIndex=48 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_mctp_i2c_core_clk_misc1_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909301 ChainIndex=49 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_mctp_i3c_core_clk_misc1_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909302 ChainIndex=50 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_oob_spi_clk_misc1_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909303 ChainIndex=51 Retaining value 1'h1 --> 1'h1 for field="u0/sw_l2_clk_ctl_cg_cfg_0_oobhub_clk_misc1_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909304 ChainIndex=52 Retaining value 1'h1 --> 1'h1 for field="u0/sw_ap0_clk_ctl_cg_cfg_0_qspi0_clk_misc0_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909305 ChainIndex=53 Retaining value 1'h1 --> 1'h1 for field="u0/sw_ap0_clk_ctl_cg_cfg_0_bypass_mon0_core_clk_misc0_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909306 ChainIndex=54 Retaining value 1'h1 --> 1'h1 for field="u0/sw_ap0_clk_ctl_cg_cfg_0_inb0_i2c_core_clk_misc1_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909307 ChainIndex=55 Retaining value 1'h1 --> 1'h1 for field="u0/sw_ap0_clk_ctl_cg_cfg_0_inb0_i3c_core_clk_misc1_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909308 ChainIndex=56 Retaining value 1'h1 --> 1'h1 for field="u0/sw_ap0_clk_ctl_cg_cfg_0_inb0_spi_clk_misc1_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909309 ChainIndex=57 Retaining value 1'h1 --> 1'h1 for field="u0/sw_ap1_clk_ctl_cg_cfg_0_qspi1_clk_misc0_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909310 ChainIndex=58 Retaining value 1'h1 --> 1'h1 for field="u0/sw_ap1_clk_ctl_cg_cfg_0_bypass_mon1_core_clk_misc0_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909311 ChainIndex=59 Retaining value 1'h1 --> 1'h1 for field="u0/sw_ap1_clk_ctl_cg_cfg_0_inb1_i2c_core_clk_misc1_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909312 ChainIndex=60 Retaining value 1'h1 --> 1'h1 for field="u0/sw_ap1_clk_ctl_cg_cfg_0_inb1_i3c_core_clk_misc1_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909313 ChainIndex=61 Retaining value 1'h1 --> 1'h1 for field="u0/sw_ap1_clk_ctl_cg_cfg_0_inb1_spi_clk_misc1_sw_enable_cg_shift"
(INFO:VEC_569A) Cycle 909314 ChainIndex=62 Retaining value 28'h0000000 --> 28'h0000000 for field="u0/sw_pll_2_0_setup_shift"
(INFO:VEC_569A) Cycle 909342 ChainIndex=90 Retaining value 1'h0 --> 1'h0 for field="u0/sw_slcg_global_clk_ovr_cfg_0_slcg_global_clk_ovr_shift"
(INFO:VEC_569A) Cycle 909343 ChainIndex=91 Retaining value 1'h0 --> 1'h0 for field="u0/sw_ts_clk_rcm_cfg_0_clk_dis_stop_on_shift"
(INFO:VEC_569A) Cycle 909344 ChainIndex=92 Retaining value 5'h0c --> 5'h0c for field="u0/sw_ts_clk_rcm_cfg_0_div_sel_div_shift"
(INFO:VEC_569A) Cycle 909349 ChainIndex=97 Retaining value 1'h0 --> 1'h0 for field="u0/sw_ts_clk_rcm_cfg_0_bypass_div_shift"
(INFO:VEC_569A) Cycle 909350 ChainIndex=98 Retaining value 1'h0 --> 1'h0 for field="u0/sw_l1_log_clk_rcm_cfg_0_clk_dis_stop_on_shift"
(INFO:VEC_569A) Cycle 909351 ChainIndex=99 Retaining value 1'h0 --> 1'h0 for field="u0/pod_plus_soc_config_0_soc_config_shift"
(INFO:VEC_569A) Cycle 909352 ChainIndex=100 Retaining value 1'h0 --> 1'h0 for field="u0/pod_io_config_0_io_config_shift"
(INFO:VEC_569A) Cycle 909353 ChainIndex=101 Retaining value 1'h0 --> 1'h0 for field="u0/pod_plus_io_grp1_config_0_io_grp1_config_shift"
(INFO:VEC_569A) Cycle 909354 ChainIndex=102 Retaining value 1'h0 --> 1'h0 for field="u0/pod_plus_io_grp2_config_0_io_grp2_config_shift"
(INFO:VEC_569A) Cycle 909355 ChainIndex=103 Retaining value 1'h0 --> 1'h0 for field="u0/pod_plus_io_grp3_config_0_io_grp3_config_shift"
(INFO:VEC_569A) Cycle 909356 ChainIndex=104 Retaining value 1'h0 --> 1'h0 for field="u0/vmon_plus_uv_config_0_plus_uv_config_shift"
(INFO:VEC_569A) Cycle 909357 ChainIndex=105 Retaining value 1'h0 --> 1'h0 for field="u0/vmon_plus_ov_config_0_plus_ov_config_shift"
(INFO:VEC_569A) Cycle 909358 ChainIndex=106 Retaining value 32'h00001911 --> 32'h00001911 for field="u0/pod_vmon_dac_ctrl_0_0_dac_ctrl_0_shift"
(INFO:VEC_569A) Cycle 909390 ChainIndex=138 Retaining value 5'h00 --> 5'h00 for field="u0/pod_vmon_test_ctrl_0_0_test_ctrl_0_shift"
(INFO:VEC_569A) Cycle 909395 ChainIndex=143 Retaining value 5'h00 --> 5'h00 for field="u0/sw_sys_clk_rcm_cfg_0_div_sel_div_sw_shift"
(INFO:VEC_569A) Cycle 909400 ChainIndex=148 Retaining value 4'h0 --> 4'h0 for field="u0/sw_sys_clk_rcm_cfg_0_async_mode_div_sw_shift"
(INFO:VEC_569A) Cycle 909404 ChainIndex=152 Retaining value 1'h0 --> 1'h0 for field="u0/sw_sys_clk_rcm_cfg_0_byp_fsm_div_sw_shift"
(INFO:VEC_569A) Cycle 909405 ChainIndex=153 Retaining value 1'h0 --> 1'h0 for field="u0/sw_sys_clk_rcm_cfg_0_gate_clk_div_sw_shift"
(INFO:VEC_569A) Cycle 909406 ChainIndex=154 Retaining value 4'h0 --> 4'h0 for field="u0/sw_sys_clk_rcm_cfg_0_src_sel_div_sw_shift"
(INFO:VEC_569A) Cycle 909410 ChainIndex=158 Retaining value 32'h5555aaaa --> 32'h5555aaaa for field="u0/pod_vmon_fe_monitor_0_vmon_fe_monitor_shift"
(INFO:VEC_569A) Cycle 909442 ChainIndex=190 Retaining value 32'h5555aaaa --> 32'h5555aaaa for field="u0/pod_vmon_be_monitor_0_vmod_be_monitor_shift"
(INFO:VEC_569A) Cycle 909474 ChainIndex=222 Retaining value 1'h0 --> 1'h0 for field="u0/sw_qspi0_clk_rcm_cfg_0_clk_dis_stop_on_shift"
(INFO:VEC_569A) Cycle 909475 ChainIndex=223 Retaining value 5'h00 --> 5'h00 for field="u0/sw_qspi0_clk_rcm_cfg_0_div_sel_div_sw_shift"
(INFO:VEC_569A) Cycle 909480 ChainIndex=228 Retaining value 4'h0 --> 4'h0 for field="u0/sw_qspi0_clk_rcm_cfg_0_async_mode_div_sw_shift"
(INFO:VEC_569A) Cycle 909484 ChainIndex=232 Retaining value 1'h0 --> 1'h0 for field="u0/sw_qspi0_clk_rcm_cfg_0_byp_fsm_div_sw_shift"
(INFO:VEC_569A) Cycle 909485 ChainIndex=233 Retaining value 1'h0 --> 1'h0 for field="u0/sw_qspi0_clk_rcm_cfg_0_gate_clk_div_sw_shift"
(INFO:VEC_569A) Cycle 909486 ChainIndex=234 Retaining value 4'h0 --> 4'h0 for field="u0/sw_qspi0_clk_rcm_cfg_0_src_sel_div_sw_shift"
(INFO:VEC_569A) Cycle 909490 ChainIndex=238 Retaining value 1'h0 --> 1'h0 for field="u0/sw_qspi1_clk_rcm_cfg_0_clk_dis_stop_on_shift"
(INFO:VEC_569A) Cycle 909491 ChainIndex=239 Retaining value 5'h00 --> 5'h00 for field="u0/sw_qspi1_clk_rcm_cfg_0_div_sel_div_sw_shift"
(INFO:VEC_569A) Cycle 909496 ChainIndex=244 Retaining value 4'h0 --> 4'h0 for field="u0/sw_qspi1_clk_rcm_cfg_0_async_mode_div_sw_shift"
(INFO:VEC_569A) Cycle 909500 ChainIndex=248 Retaining value 1'h0 --> 1'h0 for field="u0/sw_qspi1_clk_rcm_cfg_0_byp_fsm_div_sw_shift"
(INFO:VEC_569A) Cycle 909501 ChainIndex=249 Retaining value 1'h0 --> 1'h0 for field="u0/sw_qspi1_clk_rcm_cfg_0_gate_clk_div_sw_shift"
(INFO:VEC_569A) Cycle 909502 ChainIndex=250 Retaining value 4'h0 --> 4'h0 for field="u0/sw_qspi1_clk_rcm_cfg_0_src_sel_div_sw_shift"
(INFO:VEC_569A) Cycle 909506 ChainIndex=254 Retaining value 1'h0 --> 1'h0 for field="u0/sw_boot_qspi_clk_rcm_cfg_0_clk_dis_stop_on_shift"
(INFO:VEC_569A) Cycle 909507 ChainIndex=255 Retaining value 5'h00 --> 5'h00 for field="u0/sw_boot_qspi_clk_rcm_cfg_0_div_sel_div_sw_shift"
(INFO:VEC_569A) Cycle 909512 ChainIndex=260 Retaining value 4'h0 --> 4'h0 for field="u0/sw_boot_qspi_clk_rcm_cfg_0_async_mode_div_sw_shift"
(INFO:VEC_569A) Cycle 909516 ChainIndex=264 Retaining value 1'h0 --> 1'h0 for field="u0/sw_boot_qspi_clk_rcm_cfg_0_byp_fsm_div_sw_shift"
(INFO:VEC_569A) Cycle 909517 ChainIndex=265 Retaining value 1'h0 --> 1'h0 for field="u0/sw_boot_qspi_clk_rcm_cfg_0_gate_clk_div_sw_shift"
(INFO:VEC_569A) Cycle 909518 ChainIndex=266 Retaining value 4'h0 --> 4'h0 for field="u0/sw_boot_qspi_clk_rcm_cfg_0_src_sel_div_sw_shift"
(INFO:VEC_569A) Cycle 909522 ChainIndex=270 Retaining value 6'h00 --> 6'h00 for field="u0/sw_pll_0_0_pdiv_shift"
(INFO:VEC_569A) Cycle 909528 ChainIndex=276 Retaining value 2'h0 --> 2'h0 for field="u0/sw_pll_0_0_kcp_shift"
(INFO:VEC_569A) Cycle 909530 ChainIndex=278 Retaining value 1'h0 --> 1'h0 for field="u0/sw_pll_0_0_kvco_shift"
(INFO:VEC_569A) Cycle 909531 ChainIndex=279 Retaining value 1'h1 --> 1'h1 for field="u0/sw_pll_0_0_en_lckdet_shift"
(INFO:VEC_569A) Cycle 909532 ChainIndex=280 Retaining value 1'h0 --> 1'h0 for field="u0/sw_pll_0_0_lock_override_shift"
(INFO:VEC_569A) Cycle 909533 ChainIndex=281 Retaining value 1'h0 --> 1'h0 for field="u0/sw_pll_0_0_bypasspll_shift"
(INFO:VEC_569A) Cycle 909534 ChainIndex=282 Retaining value 8'h03 --> 8'h03 for field="u0/sw_pll_0_0_mdiv_shift"
(INFO:VEC_569A) Cycle 909542 ChainIndex=290 Retaining value 8'h60 --> 8'h60 for field="u0/sw_pll_0_0_ndiv_shift"
(INFO:VEC_569A) Cycle 909550 ChainIndex=298 Retaining value 2'h0 --> 2'h0 for field="u0/sw_pll_0_0_vreg14v_ctrl_shift"
(INFO:VEC_569A) Cycle 909552 ChainIndex=300 Retaining value 2'h0 --> 2'h0 for field="u0/sw_pll_0_0_vreg10v_ctrl_shift"
(INFO:VEC_569A) Cycle 909554 ChainIndex=302 Retaining value 1'h0 --> 1'h0 for field="u0/sw_bypass_mon0_clk_rcm_cfg_0_clk_dis_stop_on_shift"
(INFO:VEC_569A) Cycle 909555 ChainIndex=303 Retaining value 5'h01 --> 5'h01 for field="u0/sw_bypass_mon0_clk_rcm_cfg_0_div_sel_div_shift"
(INFO:VEC_569A) Cycle 909560 ChainIndex=308 Retaining value 1'h0 --> 1'h0 for field="u0/sw_bypass_mon0_clk_rcm_cfg_0_bypass_div_shift"
(INFO:VEC_569A) Cycle 909561 ChainIndex=309 Retaining value 1'h0 --> 1'h0 for field="u0/sw_bypass_mon1_clk_rcm_cfg_0_clk_dis_stop_on_shift"
(INFO:VEC_569A) Cycle 909562 ChainIndex=310 Retaining value 5'h01 --> 5'h01 for field="u0/sw_bypass_mon1_clk_rcm_cfg_0_div_sel_div_shift"
(INFO:VEC_569A) Cycle 909567 ChainIndex=315 Retaining value 1'h0 --> 1'h0 for field="u0/sw_bypass_mon1_clk_rcm_cfg_0_bypass_div_shift"
(INFO:VEC_569A) Cycle 909568 ChainIndex=316 Retaining value 1'h0 --> 1'h0 for field="u0/sw_fuse_clk_rcm_cfg_0_clk_dis_stop_on_shift"
(INFO:VEC_569A) Cycle 909569 ChainIndex=317 Retaining value 1'h0 --> 1'h0 for field="u0/sw_oob_spi_clk_rcm_cfg_0_clk_dis_stop_on_shift"
(INFO:VEC_569A) Cycle 909570 ChainIndex=318 Retaining value 5'h00 --> 5'h00 for field="u0/sw_oob_spi_clk_rcm_cfg_0_div_sel_div_sw_shift"
(INFO:VEC_569A) Cycle 909575 ChainIndex=323 Retaining value 4'h0 --> 4'h0 for field="u0/sw_oob_spi_clk_rcm_cfg_0_async_mode_div_sw_shift"
(INFO:VEC_569A) Cycle 909579 ChainIndex=327 Retaining value 1'h0 --> 1'h0 for field="u0/sw_oob_spi_clk_rcm_cfg_0_byp_fsm_div_sw_shift"
(INFO:VEC_569A) Cycle 909580 ChainIndex=328 Retaining value 1'h0 --> 1'h0 for field="u0/sw_oob_spi_clk_rcm_cfg_0_gate_clk_div_sw_shift"
(INFO:VEC_569A) Cycle 909581 ChainIndex=329 Retaining value 4'h0 --> 4'h0 for field="u0/sw_oob_spi_clk_rcm_cfg_0_src_sel_div_sw_shift"
(INFO:VEC_569A) Cycle 909585 ChainIndex=333 Retaining value 1'h0 --> 1'h0 for field="u0/sw_inb0_spi_clk_rcm_cfg_0_clk_dis_stop_on_shift"
(INFO:VEC_569A) Cycle 909586 ChainIndex=334 Retaining value 5'h00 --> 5'h00 for field="u0/sw_inb0_spi_clk_rcm_cfg_0_div_sel_div_sw_shift"
(INFO:VEC_569A) Cycle 909591 ChainIndex=339 Retaining value 4'h0 --> 4'h0 for field="u0/sw_inb0_spi_clk_rcm_cfg_0_async_mode_div_sw_shift"
(INFO:VEC_569A) Cycle 909595 ChainIndex=343 Retaining value 1'h0 --> 1'h0 for field="u0/sw_inb0_spi_clk_rcm_cfg_0_byp_fsm_div_sw_shift"
(INFO:VEC_569A) Cycle 909596 ChainIndex=344 Retaining value 1'h0 --> 1'h0 for field="u0/sw_inb0_spi_clk_rcm_cfg_0_gate_clk_div_sw_shift"
(INFO:VEC_569A) Cycle 909597 ChainIndex=345 Retaining value 4'h0 --> 4'h0 for field="u0/sw_inb0_spi_clk_rcm_cfg_0_src_sel_div_sw_shift"
(INFO:VEC_569A) Cycle 909601 ChainIndex=349 Retaining value 1'h0 --> 1'h0 for field="u0/sw_inb1_spi_clk_rcm_cfg_0_clk_dis_stop_on_shift"
(INFO:VEC_569A) Cycle 909602 ChainIndex=350 Retaining value 5'h00 --> 5'h00 for field="u0/sw_inb1_spi_clk_rcm_cfg_0_div_sel_div_sw_shift"
(INFO:VEC_569A) Cycle 909607 ChainIndex=355 Retaining value 4'h0 --> 4'h0 for field="u0/sw_inb1_spi_clk_rcm_cfg_0_async_mode_div_sw_shift"
(INFO:VEC_569A) Cycle 909611 ChainIndex=359 Retaining value 1'h0 --> 1'h0 for field="u0/sw_inb1_spi_clk_rcm_cfg_0_byp_fsm_div_sw_shift"
(INFO:VEC_569A) Cycle 909612 ChainIndex=360 Retaining value 1'h0 --> 1'h0 for field="u0/sw_inb1_spi_clk_rcm_cfg_0_gate_clk_div_sw_shift"
(INFO:VEC_569A) Cycle 909613 ChainIndex=361 Retaining value 4'h0 --> 4'h0 for field="u0/sw_inb1_spi_clk_rcm_cfg_0_src_sel_div_sw_shift"
(INFO:VEC_569A) Cycle 909617 ChainIndex=365 Retaining value 1'h0 --> 1'h0 for field="u0/sw_uart_clk_rcm_cfg_0_clk_dis_stop_on_shift"
(INFO:VEC_569A) Cycle 909618 ChainIndex=366 Retaining value 5'h00 --> 5'h00 for field="u0/sw_uart_clk_rcm_cfg_0_div_sel_div_sw_shift"
(INFO:VEC_569A) Cycle 909623 ChainIndex=371 Retaining value 4'h0 --> 4'h0 for field="u0/sw_uart_clk_rcm_cfg_0_async_mode_div_sw_shift"
(INFO:VEC_569A) Cycle 909627 ChainIndex=375 Retaining value 1'h0 --> 1'h0 for field="u0/sw_uart_clk_rcm_cfg_0_byp_fsm_div_sw_shift"
(INFO:VEC_569A) Cycle 909628 ChainIndex=376 Retaining value 1'h0 --> 1'h0 for field="u0/sw_uart_clk_rcm_cfg_0_gate_clk_div_sw_shift"
(INFO:VEC_569A) Cycle 909629 ChainIndex=377 Retaining value 4'h0 --> 4'h0 for field="u0/sw_uart_clk_rcm_cfg_0_src_sel_div_sw_shift"
(INFO:VEC_569A) Cycle 909633 ChainIndex=381 Retaining value 1'h0 --> 1'h0 for field="u0/sw_inb0_i3c_clk_rcm_cfg_0_clk_dis_stop_on_shift"
(INFO:VEC_569A) Cycle 909634 ChainIndex=382 Retaining value 5'h00 --> 5'h00 for field="u0/sw_inb0_i3c_clk_rcm_cfg_0_div_sel_div_sw_shift"
(INFO:VEC_569A) Cycle 909639 ChainIndex=387 Retaining value 4'h0 --> 4'h0 for field="u0/sw_inb0_i3c_clk_rcm_cfg_0_async_mode_div_sw_shift"
(INFO:VEC_569A) Cycle 909643 ChainIndex=391 Retaining value 1'h0 --> 1'h0 for field="u0/sw_inb0_i3c_clk_rcm_cfg_0_byp_fsm_div_sw_shift"
(INFO:VEC_569A) Cycle 909644 ChainIndex=392 Retaining value 1'h0 --> 1'h0 for field="u0/sw_inb0_i3c_clk_rcm_cfg_0_gate_clk_div_sw_shift"
(INFO:VEC_569A) Cycle 909645 ChainIndex=393 Retaining value 4'h0 --> 4'h0 for field="u0/sw_inb0_i3c_clk_rcm_cfg_0_src_sel_div_sw_shift"
(INFO:VEC_569A) Cycle 909649 ChainIndex=397 Retaining value 1'h0 --> 1'h0 for field="u0/sw_inb1_i3c_clk_rcm_cfg_0_clk_dis_stop_on_shift"
(INFO:VEC_569A) Cycle 909650 ChainIndex=398 Retaining value 5'h00 --> 5'h00 for field="u0/sw_inb1_i3c_clk_rcm_cfg_0_div_sel_div_sw_shift"
(INFO:VEC_569A) Cycle 909655 ChainIndex=403 Retaining value 4'h0 --> 4'h0 for field="u0/sw_inb1_i3c_clk_rcm_cfg_0_async_mode_div_sw_shift"
(INFO:VEC_569A) Cycle 909659 ChainIndex=407 Retaining value 1'h0 --> 1'h0 for field="u0/sw_inb1_i3c_clk_rcm_cfg_0_byp_fsm_div_sw_shift"
(INFO:VEC_569A) Cycle 909660 ChainIndex=408 Retaining value 1'h0 --> 1'h0 for field="u0/sw_inb1_i3c_clk_rcm_cfg_0_gate_clk_div_sw_shift"
(INFO:VEC_569A) Cycle 909661 ChainIndex=409 Retaining value 4'h0 --> 4'h0 for field="u0/sw_inb1_i3c_clk_rcm_cfg_0_src_sel_div_sw_shift"
(INFO:VEC_569A) Cycle 909665 ChainIndex=413 Retaining value 1'h0 --> 1'h0 for field="u0/sw_oob_i3c_clk_rcm_cfg_0_clk_dis_stop_on_shift"
(INFO:VEC_569A) Cycle 909666 ChainIndex=414 Retaining value 5'h00 --> 5'h00 for field="u0/sw_oob_i3c_clk_rcm_cfg_0_div_sel_div_sw_shift"
(INFO:VEC_569A) Cycle 909671 ChainIndex=419 Retaining value 4'h0 --> 4'h0 for field="u0/sw_oob_i3c_clk_rcm_cfg_0_async_mode_div_sw_shift"
(INFO:VEC_569A) Cycle 909675 ChainIndex=423 Retaining value 1'h0 --> 1'h0 for field="u0/sw_oob_i3c_clk_rcm_cfg_0_byp_fsm_div_sw_shift"
(INFO:VEC_569A) Cycle 909676 ChainIndex=424 Retaining value 1'h0 --> 1'h0 for field="u0/sw_oob_i3c_clk_rcm_cfg_0_gate_clk_div_sw_shift"
(INFO:VEC_569A) Cycle 909677 ChainIndex=425 Retaining value 4'h0 --> 4'h0 for field="u0/sw_oob_i3c_clk_rcm_cfg_0_src_sel_div_sw_shift"
(INFO:VEC_569A) Cycle 909681 ChainIndex=429 Retaining value 1'h1 --> 1'h1 for field="u0/sw_pll_1_0_iddq_shift"
(INFO:VEC_569A) Cycle 909682 ChainIndex=430 Retaining value 1'h0 --> 1'h0 for field="u0/sw_pll_1_0_enable_shift"
(INFO:VEC_569A) Cycle 909683 ChainIndex=431 Retaining value 1'h0 --> 1'h0 for field="u0/sw_i2c_slow_clk_rcm_cfg_0_clk_dis_stop_on_shift"
(INFO:VEC_300A) Cycle 909684 ChainIndex=432 Programming value 1'h0 --> 1'h1 for field="u0/sw_i2c_slow_clk_rcm_cfg_0_bypass_0_div_shift"
(INFO:VEC_569A) Cycle 909685 ChainIndex=433 Retaining value 5'h19 --> 5'h19 for field="u0/sw_i2c_slow_clk_rcm_cfg_0_div_sel_1_div_shift"
(INFO:VEC_300A) Cycle 909690 ChainIndex=438 Programming value 1'h0 --> 1'h1 for field="u0/sw_i2c_slow_clk_rcm_cfg_0_bypass_1_div_shift"
(INFO:VEC_569A) Cycle 909691 ChainIndex=439 Retaining value 5'h19 --> 5'h19 for field="u0/sw_i2c_slow_clk_rcm_cfg_0_div_sel_2_div_shift"
(INFO:VEC_569A) Cycle 909696 ChainIndex=444 Retaining value 1'h0 --> 1'h0 for field="u0/sw_i2c_slow_clk_rcm_cfg_0_bypass_2_div_shift"
(INFO:VEC_569A) Cycle 909697 ChainIndex=445 Retaining value 5'h03 --> 5'h03 for field="u0/sw_i2c_slow_clk_rcm_cfg_0_div_sel_0_div_shift"
(INFO:VEC_569A) Cycle 909702 ChainIndex=450 Retaining value 1'h0 --> 1'h0 for field="u0/sw_func_clk_sw_hwctrl_rcm_cfg_0_src_sel_sw_shift"
(INFO:VEC_569A) Cycle 909703 ChainIndex=451 Retaining value 2'h0 --> 2'h0 for field="u0/sw_func_clk_sw_hwctrl_rcm_cfg_0_async_mode_sw_shift"
(INFO:VEC_569A) Cycle 909705 ChainIndex=453 Retaining value 1'h0 --> 1'h0 for field="u0/sw_func_clk_sw_swctrl_rcm_cfg_0_src_sel_sw_shift"
(INFO:VEC_569A) Cycle 909706 ChainIndex=454 Retaining value 2'h0 --> 2'h0 for field="u0/sw_func_clk_sw_swctrl_rcm_cfg_0_async_mode_sw_shift"
(INFO:VEC_569A) Cycle 909708 ChainIndex=456 Retaining value 1'h0 --> 1'h0 for field="u0/sw_ref_clk_sw_switch_rcm_cfg_0_src_sel_sw_shift"
(INFO:VEC_569A) Cycle 909709 ChainIndex=457 Retaining value 2'h0 --> 2'h0 for field="u0/sw_ref_clk_sw_switch_rcm_cfg_0_async_mode_sw_shift"
(INFO:VEC_569A) Cycle 909711 ChainIndex=459 Retaining value 1'h0 --> 1'h0 for field="u0/sw_fmon_sw_enable_rcm_cfg_0_fmon_enable_shift"
(INFO:VEC_301) Cycle 909712 ChainIndex=460 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 909712 ChainIndex=460 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 909713 ChainIndex=461 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 909713 ChainIndex=461 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 909714 ChainIndex=462 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 909714 ChainIndex=462 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 37
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 909721
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 38
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 909721
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "dft_switch_setup/dft_switch_setup_Step1"...
init modes: ssn_extest 0 extest 0 testclk_trigger 0 ssn_intest 0 intest 0 serdesclk_trigger 0 fabric_pex 0 stuckat 0 ftm 0
INFO: Step 1, setup the clocks on dft switch I1 leg
INFO: Setup the I1 leg of ftmsm with jtag tck under jtag_bypass mode
WARNING: .*/CLK_CTL .*tmc2clk_ftmsm_remote_clip_ovr_master.* does not exist
WARNING: .*/CLK_CTL .*tmc2clk_ftmsm_func_clk_bypass_slave.* does not exist
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 909721  shift_ir 25(21____) 00a89e____
        shift_ir_binary 000001010100010011110____
(INFO:VEC_301) Cycle 909729 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 909729 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 909730 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 909730 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 909731 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 909731 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_300A) Cycle 909732 ChainIndex=7 Programming value 8'he9 --> 8'h13 for field="wir"
(INFO:VEC_301) Cycle 909740 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 909740 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 909741 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 909742 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 909752. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/CLK_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 909752  shift_dr 367(363____) 1ffff00007fffc0001ffff000000000008020080200802008020080200802008020080200d55555554000000003____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 001111111111111111100000000000000000111111111111111110000000000000000011111111111111111000000000000000000000000000000000000000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000110101010101010101010101010101010100000000000000000000000000000000000011____
        shift_dr_mask 11UUUUUUUUUUUUUUUUU11111111111111111UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU11111111111111111UUUUUUUUUUUUUUUUU1UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU1111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 909759 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/CLK_CTL"
(INFO:VEC_569A) Cycle 909760 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="u0/tmc2clk_clock_macro_input_xclamp"
(INFO:VEC_569A) Cycle 909761 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_root_cg_disable"
(INFO:VEC_569A) Cycle 909762 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_sys_clk"
(INFO:VEC_569A) Cycle 909763 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_qspi0_clk"
(INFO:VEC_569A) Cycle 909764 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_qspi1_clk"
(INFO:VEC_569A) Cycle 909765 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_boot_qspi_clk"
(INFO:VEC_569A) Cycle 909766 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_oob_spi_clk"
(INFO:VEC_569A) Cycle 909767 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_inb0_spi_clk"
(INFO:VEC_569A) Cycle 909768 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_inb1_spi_clk"
(INFO:VEC_569A) Cycle 909769 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_uart_clk"
(INFO:VEC_569A) Cycle 909770 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 909771 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 909772 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_oob_i3c_clk"
(INFO:VEC_569A) Cycle 909773 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_ts_clk"
(INFO:VEC_569A) Cycle 909774 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 909775 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 909776 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_i2c_slow_clk"
(INFO:VEC_569A) Cycle 909777 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_L1_log_clk"
(INFO:VEC_569A) Cycle 909778 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_fuse_clk"
(INFO:VEC_569A) Cycle 909779 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_sys_clk"
(INFO:VEC_569A) Cycle 909780 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_qspi0_clk"
(INFO:VEC_569A) Cycle 909781 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_qspi1_clk"
(INFO:VEC_569A) Cycle 909782 ChainIndex=27 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_boot_qspi_clk"
(INFO:VEC_569A) Cycle 909783 ChainIndex=28 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_oob_spi_clk"
(INFO:VEC_569A) Cycle 909784 ChainIndex=29 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_inb0_spi_clk"
(INFO:VEC_569A) Cycle 909785 ChainIndex=30 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_inb1_spi_clk"
(INFO:VEC_569A) Cycle 909786 ChainIndex=31 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_uart_clk"
(INFO:VEC_569A) Cycle 909787 ChainIndex=32 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 909788 ChainIndex=33 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 909789 ChainIndex=34 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_oob_i3c_clk"
(INFO:VEC_569A) Cycle 909790 ChainIndex=35 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_ts_clk"
(INFO:VEC_569A) Cycle 909791 ChainIndex=36 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 909792 ChainIndex=37 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 909793 ChainIndex=38 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_i2c_slow_clk"
(INFO:VEC_569A) Cycle 909794 ChainIndex=39 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_L1_log_clk"
(INFO:VEC_569A) Cycle 909795 ChainIndex=40 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_fuse_clk"
(INFO:VEC_300A) Cycle 909796 ChainIndex=41 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_sys_clk"
(INFO:VEC_300A) Cycle 909798 ChainIndex=43 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_qspi0_clk"
(INFO:VEC_300A) Cycle 909800 ChainIndex=45 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_qspi1_clk"
(INFO:VEC_300A) Cycle 909802 ChainIndex=47 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_boot_qspi_clk"
(INFO:VEC_300A) Cycle 909804 ChainIndex=49 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_oob_spi_clk"
(INFO:VEC_300A) Cycle 909806 ChainIndex=51 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_inb0_spi_clk"
(INFO:VEC_300A) Cycle 909808 ChainIndex=53 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_inb1_spi_clk"
(INFO:VEC_300A) Cycle 909810 ChainIndex=55 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_uart_clk"
(INFO:VEC_300A) Cycle 909812 ChainIndex=57 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_inb0_i3c_clk"
(INFO:VEC_300A) Cycle 909814 ChainIndex=59 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_inb1_i3c_clk"
(INFO:VEC_300A) Cycle 909816 ChainIndex=61 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_oob_i3c_clk"
(INFO:VEC_300A) Cycle 909818 ChainIndex=63 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_ts_clk"
(INFO:VEC_300A) Cycle 909820 ChainIndex=65 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_bypass_mon0_clk"
(INFO:VEC_300A) Cycle 909822 ChainIndex=67 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_bypass_mon1_clk"
(INFO:VEC_300A) Cycle 909824 ChainIndex=69 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_i2c_slow_clk"
(INFO:VEC_300A) Cycle 909826 ChainIndex=71 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_L1_log_clk"
(INFO:VEC_300A) Cycle 909828 ChainIndex=73 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_fuse_clk"
(INFO:VEC_300A) Cycle 909830 ChainIndex=75 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_sys_clk"
(INFO:VEC_300A) Cycle 909840 ChainIndex=85 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_qspi0_clk"
(INFO:VEC_300A) Cycle 909850 ChainIndex=95 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_qspi1_clk"
(INFO:VEC_300A) Cycle 909860 ChainIndex=105 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_boot_qspi_clk"
(INFO:VEC_300A) Cycle 909870 ChainIndex=115 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_oob_spi_clk"
(INFO:VEC_300A) Cycle 909880 ChainIndex=125 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_inb0_spi_clk"
(INFO:VEC_300A) Cycle 909890 ChainIndex=135 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_inb1_spi_clk"
(INFO:VEC_300A) Cycle 909900 ChainIndex=145 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_uart_clk"
(INFO:VEC_300A) Cycle 909910 ChainIndex=155 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_inb0_i3c_clk"
(INFO:VEC_300A) Cycle 909920 ChainIndex=165 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_inb1_i3c_clk"
(INFO:VEC_300A) Cycle 909930 ChainIndex=175 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_oob_i3c_clk"
(INFO:VEC_300A) Cycle 909940 ChainIndex=185 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_ts_clk"
(INFO:VEC_300A) Cycle 909950 ChainIndex=195 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_bypass_mon0_clk"
(INFO:VEC_300A) Cycle 909960 ChainIndex=205 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_bypass_mon1_clk"
(INFO:VEC_300A) Cycle 909970 ChainIndex=215 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_i2c_slow_clk"
(INFO:VEC_300A) Cycle 909980 ChainIndex=225 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_L1_log_clk"
(INFO:VEC_300A) Cycle 909990 ChainIndex=235 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_fuse_clk"
(INFO:VEC_569A) Cycle 910000 ChainIndex=245 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_block_x_on_clockchain_in_setup"
(INFO:VEC_569A) Cycle 910001 ChainIndex=246 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_sys_clk"
(INFO:VEC_569A) Cycle 910002 ChainIndex=247 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_qspi0_clk"
(INFO:VEC_569A) Cycle 910003 ChainIndex=248 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_qspi1_clk"
(INFO:VEC_569A) Cycle 910004 ChainIndex=249 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_boot_qspi_clk"
(INFO:VEC_569A) Cycle 910005 ChainIndex=250 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_oob_spi_clk"
(INFO:VEC_569A) Cycle 910006 ChainIndex=251 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_inb0_spi_clk"
(INFO:VEC_569A) Cycle 910007 ChainIndex=252 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_inb1_spi_clk"
(INFO:VEC_569A) Cycle 910008 ChainIndex=253 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_uart_clk"
(INFO:VEC_569A) Cycle 910009 ChainIndex=254 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 910010 ChainIndex=255 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 910011 ChainIndex=256 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_oob_i3c_clk"
(INFO:VEC_569A) Cycle 910012 ChainIndex=257 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_ts_clk"
(INFO:VEC_569A) Cycle 910013 ChainIndex=258 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 910014 ChainIndex=259 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 910015 ChainIndex=260 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_i2c_slow_clk"
(INFO:VEC_569A) Cycle 910016 ChainIndex=261 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_L1_log_clk"
(INFO:VEC_569A) Cycle 910017 ChainIndex=262 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_fuse_clk"
(INFO:VEC_569A) Cycle 910018 ChainIndex=263 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_sys_clk"
(INFO:VEC_569A) Cycle 910019 ChainIndex=264 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_qspi0_clk"
(INFO:VEC_569A) Cycle 910020 ChainIndex=265 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_qspi1_clk"
(INFO:VEC_569A) Cycle 910021 ChainIndex=266 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_boot_qspi_clk"
(INFO:VEC_569A) Cycle 910022 ChainIndex=267 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_oob_spi_clk"
(INFO:VEC_569A) Cycle 910023 ChainIndex=268 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_inb0_spi_clk"
(INFO:VEC_569A) Cycle 910024 ChainIndex=269 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_inb1_spi_clk"
(INFO:VEC_569A) Cycle 910025 ChainIndex=270 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_uart_clk"
(INFO:VEC_569A) Cycle 910026 ChainIndex=271 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 910027 ChainIndex=272 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 910028 ChainIndex=273 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_oob_i3c_clk"
(INFO:VEC_569A) Cycle 910029 ChainIndex=274 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_ts_clk"
(INFO:VEC_569A) Cycle 910030 ChainIndex=275 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 910031 ChainIndex=276 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 910032 ChainIndex=277 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_i2c_slow_clk"
(INFO:VEC_569A) Cycle 910033 ChainIndex=278 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_L1_log_clk"
(INFO:VEC_569A) Cycle 910034 ChainIndex=279 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_fuse_clk"
(INFO:VEC_300A) Cycle 910035 ChainIndex=280 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_sys_clk"
(INFO:VEC_300A) Cycle 910036 ChainIndex=281 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_qspi0_clk"
(INFO:VEC_300A) Cycle 910037 ChainIndex=282 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_qspi1_clk"
(INFO:VEC_300A) Cycle 910038 ChainIndex=283 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_boot_qspi_clk"
(INFO:VEC_300A) Cycle 910039 ChainIndex=284 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_oob_spi_clk"
(INFO:VEC_300A) Cycle 910040 ChainIndex=285 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_inb0_spi_clk"
(INFO:VEC_300A) Cycle 910041 ChainIndex=286 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_inb1_spi_clk"
(INFO:VEC_300A) Cycle 910042 ChainIndex=287 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_uart_clk"
(INFO:VEC_300A) Cycle 910043 ChainIndex=288 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_inb0_i3c_clk"
(INFO:VEC_300A) Cycle 910044 ChainIndex=289 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_inb1_i3c_clk"
(INFO:VEC_300A) Cycle 910045 ChainIndex=290 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_oob_i3c_clk"
(INFO:VEC_300A) Cycle 910046 ChainIndex=291 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_ts_clk"
(INFO:VEC_300A) Cycle 910047 ChainIndex=292 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_bypass_mon0_clk"
(INFO:VEC_300A) Cycle 910048 ChainIndex=293 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_bypass_mon1_clk"
(INFO:VEC_300A) Cycle 910049 ChainIndex=294 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_i2c_slow_clk"
(INFO:VEC_300A) Cycle 910050 ChainIndex=295 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_L1_log_clk"
(INFO:VEC_300A) Cycle 910051 ChainIndex=296 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_fuse_clk"
(INFO:VEC_569A) Cycle 910052 ChainIndex=297 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_sys_clk"
(INFO:VEC_569A) Cycle 910053 ChainIndex=298 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_qspi0_clk"
(INFO:VEC_569A) Cycle 910054 ChainIndex=299 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_qspi1_clk"
(INFO:VEC_569A) Cycle 910055 ChainIndex=300 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_boot_qspi_clk"
(INFO:VEC_569A) Cycle 910056 ChainIndex=301 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_oob_spi_clk"
(INFO:VEC_569A) Cycle 910057 ChainIndex=302 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_inb0_spi_clk"
(INFO:VEC_569A) Cycle 910058 ChainIndex=303 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_inb1_spi_clk"
(INFO:VEC_569A) Cycle 910059 ChainIndex=304 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_uart_clk"
(INFO:VEC_569A) Cycle 910060 ChainIndex=305 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 910061 ChainIndex=306 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 910062 ChainIndex=307 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_oob_i3c_clk"
(INFO:VEC_569A) Cycle 910063 ChainIndex=308 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_ts_clk"
(INFO:VEC_569A) Cycle 910064 ChainIndex=309 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 910065 ChainIndex=310 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 910066 ChainIndex=311 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_i2c_slow_clk"
(INFO:VEC_569A) Cycle 910067 ChainIndex=312 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_L1_log_clk"
(INFO:VEC_569A) Cycle 910068 ChainIndex=313 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_fuse_clk"
(INFO:VEC_300A) Cycle 910069 ChainIndex=314 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_sys_clk"
(INFO:VEC_300A) Cycle 910070 ChainIndex=315 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_qspi0_clk"
(INFO:VEC_300A) Cycle 910071 ChainIndex=316 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_qspi1_clk"
(INFO:VEC_300A) Cycle 910072 ChainIndex=317 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_boot_qspi_clk"
(INFO:VEC_300A) Cycle 910073 ChainIndex=318 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_oob_spi_clk"
(INFO:VEC_300A) Cycle 910074 ChainIndex=319 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_inb0_spi_clk"
(INFO:VEC_300A) Cycle 910075 ChainIndex=320 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_inb1_spi_clk"
(INFO:VEC_300A) Cycle 910076 ChainIndex=321 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_uart_clk"
(INFO:VEC_300A) Cycle 910077 ChainIndex=322 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_inb0_i3c_clk"
(INFO:VEC_300A) Cycle 910078 ChainIndex=323 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_inb1_i3c_clk"
(INFO:VEC_300A) Cycle 910079 ChainIndex=324 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_oob_i3c_clk"
(INFO:VEC_300A) Cycle 910080 ChainIndex=325 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_ts_clk"
(INFO:VEC_300A) Cycle 910081 ChainIndex=326 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_bypass_mon0_clk"
(INFO:VEC_300A) Cycle 910082 ChainIndex=327 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_bypass_mon1_clk"
(INFO:VEC_300A) Cycle 910083 ChainIndex=328 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_i2c_slow_clk"
(INFO:VEC_300A) Cycle 910084 ChainIndex=329 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_L1_log_clk"
(INFO:VEC_300A) Cycle 910085 ChainIndex=330 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_fuse_clk"
(INFO:VEC_569A) Cycle 910086 ChainIndex=331 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_sys_clk"
(INFO:VEC_569A) Cycle 910087 ChainIndex=332 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_qspi0_clk"
(INFO:VEC_569A) Cycle 910088 ChainIndex=333 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_qspi1_clk"
(INFO:VEC_569A) Cycle 910089 ChainIndex=334 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_boot_qspi_clk"
(INFO:VEC_569A) Cycle 910090 ChainIndex=335 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_oob_spi_clk"
(INFO:VEC_569A) Cycle 910091 ChainIndex=336 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_inb0_spi_clk"
(INFO:VEC_569A) Cycle 910092 ChainIndex=337 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_inb1_spi_clk"
(INFO:VEC_569A) Cycle 910093 ChainIndex=338 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_uart_clk"
(INFO:VEC_569A) Cycle 910094 ChainIndex=339 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 910095 ChainIndex=340 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 910096 ChainIndex=341 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_oob_i3c_clk"
(INFO:VEC_569A) Cycle 910097 ChainIndex=342 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_ts_clk"
(INFO:VEC_569A) Cycle 910098 ChainIndex=343 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 910099 ChainIndex=344 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 910100 ChainIndex=345 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_i2c_slow_clk"
(INFO:VEC_569A) Cycle 910101 ChainIndex=346 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_L1_log_clk"
(INFO:VEC_569A) Cycle 910102 ChainIndex=347 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_fuse_clk"
(INFO:VEC_300A) Cycle 910103 ChainIndex=348 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_sys_clk"
(INFO:VEC_300A) Cycle 910104 ChainIndex=349 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_qspi0_clk"
(INFO:VEC_300A) Cycle 910105 ChainIndex=350 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_qspi1_clk"
(INFO:VEC_300A) Cycle 910106 ChainIndex=351 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_boot_qspi_clk"
(INFO:VEC_300A) Cycle 910107 ChainIndex=352 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_oob_spi_clk"
(INFO:VEC_300A) Cycle 910108 ChainIndex=353 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_inb0_spi_clk"
(INFO:VEC_300A) Cycle 910109 ChainIndex=354 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_inb1_spi_clk"
(INFO:VEC_300A) Cycle 910110 ChainIndex=355 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_uart_clk"
(INFO:VEC_300A) Cycle 910111 ChainIndex=356 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_inb0_i3c_clk"
(INFO:VEC_300A) Cycle 910112 ChainIndex=357 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_inb1_i3c_clk"
(INFO:VEC_300A) Cycle 910113 ChainIndex=358 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_oob_i3c_clk"
(INFO:VEC_300A) Cycle 910114 ChainIndex=359 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_ts_clk"
(INFO:VEC_300A) Cycle 910115 ChainIndex=360 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_bypass_mon0_clk"
(INFO:VEC_300A) Cycle 910116 ChainIndex=361 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_bypass_mon1_clk"
(INFO:VEC_300A) Cycle 910117 ChainIndex=362 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_i2c_slow_clk"
(INFO:VEC_300A) Cycle 910118 ChainIndex=363 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_L1_log_clk"
(INFO:VEC_300A) Cycle 910119 ChainIndex=364 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_fuse_clk"
(INFO:VEC_569A) Cycle 910120 ChainIndex=365 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_dftclk_switch_async_mode_1"
(INFO:VEC_569A) Cycle 910121 ChainIndex=366 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_dftclk_switch_async_mode_2"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:400.000ns test_cycle:200 tck_cycle:200
(INFO:VEC_376) Cycle Info: waitRti (start@910128, end@910327) = 200 cycles. Accumulated 900240 cycles (the number of TCK cycles stay on RTI state = 200).
INFO: Setup the I0 leg of dft switch with jtag tck
WARNING: .*/CLK_PCCM_CTL .*tmc2clk_jtag_reg_cdc_reset_override_ does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 38
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 910328  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 910336 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 910336 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 910337 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 910337 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 910337 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569B) Cycle 910338 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 910338 ChainIndex=6 Programming value 8'h13 --> 8'h05 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
    cycle 910348  shift_ir 16(12____) 053____
        shift_ir_binary 000001010011____
(INFO:VEC_301) Cycle 910356 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 910356 ChainIndex=4 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 910357 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 910357 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 910358 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 910358 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 910359 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 910360 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-off.
    cycle 910370  shift_ir 34(30____) 014364d9____
        shift_ir_binary 000001010000110110010011011001____
(INFO:VEC_301) Cycle 910378 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 910378 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 910379 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 910379 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 910380 ChainIndex=6 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_301) Cycle 910388 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 910388 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 910389 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 910389 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 910390 ChainIndex=16 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_301) Cycle 910398 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 910398 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 910399 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 910400 ChainIndex=26 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/PRG_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 910410  shift_dr 13(9____) 0ff____
        expected XXXXXXXXX____
        shift_dr_binary 011111111____
        shift_dr_mask 1UUUU1UU1____
(INFO:VEC_301) Cycle 910417 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 910417 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 910418 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 910418 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 910419 ChainIndex=6 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 910419 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 910420 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 910420 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 910421 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 910421 ChainIndex=8 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 910422 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 910422 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 910423 ChainIndex=10 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 910423 ChainIndex=10 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 910424 ChainIndex=11 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 910424 ChainIndex=11 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 910425 ChainIndex=12 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 910425 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = OFF.
    cycle 910428  shift_ir 34(30____) 01561d87____
        shift_ir_binary 000001010101100001110110000111____
(INFO:VEC_301) Cycle 910436 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 910436 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 910437 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 910437 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_300A) Cycle 910438 ChainIndex=6 Programming value 8'h36 --> 8'h61 for field="wir"
(INFO:VEC_301) Cycle 910446 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 910446 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 910447 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 910447 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_300A) Cycle 910448 ChainIndex=16 Programming value 8'h36 --> 8'h61 for field="wir"
(INFO:VEC_301) Cycle 910456 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 910456 ChainIndex=24 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 910457 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 910458 ChainIndex=26 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 910468. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/SSN_NV_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/SSN_NV_CTL, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 910468  shift_dr 63(59____) 000010400000101____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000000000000010000010000000000000000000000000100000001____
        shift_dr_mask 111111111111111111U111111111111111111111111111111UU11111111____
(INFO:VEC_301) Cycle 910475 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/SSN_NV_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/SSN_NV_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/SSN_NV_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/SSN_NV_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/SSN_NV_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/SSN_NV_CTL"
(INFO:VEC_569A) Cycle 910476 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_Partition_Bypass"
(INFO:VEC_569A) Cycle 910477 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ftm_macro_bypass"
(INFO:VEC_569A) Cycle 910478 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_prestitched_macro_bypass"
(INFO:VEC_569A) Cycle 910479 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_Edt_Intest"
(INFO:VEC_569A) Cycle 910480 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_Edt_Extest"
(INFO:VEC_569A) Cycle 910481 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_LOES_en_out"
(INFO:VEC_569A) Cycle 910482 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_GLPC_Value_Select"
(INFO:VEC_300A) Cycle 910483 ChainIndex=12 Programming value 1'h0 --> 1'h1 for field="u0/SsnControl_dftclk_sel_0"
(INFO:VEC_300A) Cycle 910484 ChainIndex=13 Programming value 1'h1 --> 1'h0 for field="u0/SsnControl_dftclk_sel_1"
(INFO:VEC_569A) Cycle 910485 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dft_glitchless_mode"
(INFO:VEC_569A) Cycle 910486 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_leaf_shiftclk_enable"
(INFO:VEC_569A) Cycle 910487 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_select_leaf_dft_clk"
(INFO:VEC_569A) Cycle 910488 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dft_switch_func_clk_disable_ovr"
(INFO:VEC_569A) Cycle 910489 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_debug_disable_partition"
(INFO:VEC_569A) Cycle 910490 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dft_switch_shift_clk_disable_ovr"
(INFO:VEC_569A) Cycle 910491 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_en_override_mask"
(INFO:VEC_569A) Cycle 910492 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_en_override_val"
(INFO:VEC_569A) Cycle 910493 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_security_bypass"
(INFO:VEC_569A) Cycle 910494 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_flopclear_fsm_se_enable"
(INFO:VEC_569A) Cycle 910495 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_IST_IP_reset"
(INFO:VEC_569A) Cycle 910496 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_maths_mode"
(INFO:VEC_569A) Cycle 910497 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_MATH_Bypass"
(INFO:VEC_569A) Cycle 910498 ChainIndex=27 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_0"
(INFO:VEC_569A) Cycle 910499 ChainIndex=28 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_1"
(INFO:VEC_569A) Cycle 910500 ChainIndex=29 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_2"
(INFO:VEC_569A) Cycle 910501 ChainIndex=30 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_TP_enable"
(INFO:VEC_569A) Cycle 910502 ChainIndex=31 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_obs_bus_select"
(INFO:VEC_569A) Cycle 910503 ChainIndex=32 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_reset_"
(INFO:VEC_569A) Cycle 910504 ChainIndex=33 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_0"
(INFO:VEC_569A) Cycle 910505 ChainIndex=34 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_1"
(INFO:VEC_569A) Cycle 910506 ChainIndex=35 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_2"
(INFO:VEC_569A) Cycle 910507 ChainIndex=36 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_3"
(INFO:VEC_569A) Cycle 910508 ChainIndex=37 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_4"
(INFO:VEC_569A) Cycle 910509 ChainIndex=38 Retaining value 1'h1 --> 1'h1 for field="u0/SsnControl_disable_clock_gating"
(INFO:VEC_569A) Cycle 910510 ChainIndex=39 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_root_dft_switch_shift_clk_disable_ovr"
(INFO:VEC_569A) Cycle 910511 ChainIndex=40 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_EdtIntest_SE_Ovr"
(INFO:VEC_569A) Cycle 910512 ChainIndex=41 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_EdtExtest_SE_Ovr"
(INFO:VEC_569A) Cycle 910513 ChainIndex=42 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_edt_single_bypass_chain_enable"
(INFO:VEC_569A) Cycle 910514 ChainIndex=43 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_nv_tck_disable"
(INFO:VEC_300A) Cycle 910515 ChainIndex=44 Programming value 1'h0 --> 1'h1 for field="u0/SsnControl_nv_tck_select"
(INFO:VEC_569A) Cycle 910516 ChainIndex=45 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_kist_mode"
(INFO:VEC_569A) Cycle 910517 ChainIndex=46 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_edt_int_bypass"
(INFO:VEC_569A) Cycle 910518 ChainIndex=47 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_edt_ext_bypass"
(INFO:VEC_569A) Cycle 910519 ChainIndex=48 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_debug_bypass"
(INFO:VEC_569A) Cycle 910520 ChainIndex=49 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_0"
(INFO:VEC_569A) Cycle 910521 ChainIndex=50 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_1"
(INFO:VEC_569A) Cycle 910522 ChainIndex=51 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_2"
(INFO:VEC_569A) Cycle 910523 ChainIndex=52 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_3"
(INFO:VEC_569A) Cycle 910524 ChainIndex=53 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_4"
(INFO:VEC_569A) Cycle 910525 ChainIndex=54 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_3"
(INFO:VEC_569A) Cycle 910526 ChainIndex=55 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_4"
(INFO:VEC_569A) Cycle 910527 ChainIndex=56 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_5"
(INFO:VEC_569A) Cycle 910528 ChainIndex=57 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_0"
(INFO:VEC_569A) Cycle 910529 ChainIndex=58 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_1"
(INFO:VEC_569A) Cycle 910530 ChainIndex=59 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_2"
(INFO:VEC_569A) Cycle 910531 ChainIndex=60 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_3"
(INFO:VEC_569A) Cycle 910532 ChainIndex=61 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_4"
(INFO:VEC_569A) Cycle 910533 ChainIndex=62 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_5"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 38
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 910540
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 39
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 910540
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "deassert_functional_reset_init"...
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_reset2clk_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_override does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_early_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2.*override does not exist
WARNING: .*TOP_RESET_1500_OVERRIDE .* does not exist
WARNING: .*TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_reset2clk_pwron_reset_ does not exist
WARNING: .*TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_override does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_early_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2.*override does not exist
WARNING: .*/CLK_CTL .*tmc2clk_external_xtl2clk_fn0_reset_dft_override_value does not exist
WARNING: .*/CLK_CTL .*tmc2clk_external_xtl2clk_fn0_reset_dft_override_select does not exist
INFO: filter clk_rst erot_vdd_good
INFO: filter clk_rst erot_reset_n
INFO: filter clk_rst jtag_trst_
INFO: filter func_rst erot_vdd_good
INFO: func reset
INFO: filter func_rst erot_reset_n
INFO: func reset
INFO: filter func_rst jtag_trst_
INFO: func reset
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:200.000ns test_cycle:100 tck_cycle:100
(INFO:VEC_376) Cycle Info: waitRti (start@910540, end@910639) = 100 cycles. Accumulated 900340 cycles (the number of TCK cycles stay on RTI state = 100).
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_override does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2.*override does not exist
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 910640  shift_ir 14(10____) 047____
        shift_ir_binary 0001000111____
(INFO:VEC_301) Cycle 910648 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 910648 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 910649 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 910649 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 910649 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_300B) Cycle 910650 ChainIndex=6 Programming value 8'h05 --> 8'h11 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 910650 ChainIndex=6 Programming value 8'h61 --> 8'h11 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 910660. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/ATPG_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/ATPG_CTL, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 910660  shift_dr 27(23____) 004821____
        expected XXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000100100000100001____
        shift_dr_mask 11111111U11U11111111111____
(INFO:VEC_301) Cycle 910667 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/ATPG_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/ATPG_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/ATPG_CTL"
(INFO:VEC_569A) Cycle 910668 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_async_rst_sel_ovr"
(INFO:VEC_569A) Cycle 910669 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_clk_async_rst_ovr"
(INFO:VEC_569A) Cycle 910670 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ist_async_rst_ovr"
(INFO:VEC_569A) Cycle 910671 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/dft_hold_noscan_val"
(INFO:VEC_569A) Cycle 910672 ChainIndex=9 Retaining value 1'h1 --> 1'h1 for field="u0/tmc2slcg_disable_clock_gating"
(INFO:VEC_569A) Cycle 910673 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/ftm_clock_macro_bypass"
(INFO:VEC_569A) Cycle 910674 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/macro_bypass"
(INFO:VEC_569A) Cycle 910675 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_syncrst_override"
(INFO:VEC_569A) Cycle 910676 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="u0/atpg_mode"
(INFO:VEC_569A) Cycle 910677 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/RESET_1500_OVERRIDE_RESET_1500_OVERRIDE_select_atpg_ctl"
(INFO:VEC_300A) Cycle 910678 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="u0/RESET_1500_OVERRIDE_RESET_1500_OVERRIDE_val"
(INFO:VEC_569A) Cycle 910679 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/muxsel_onehot"
(INFO:VEC_569A) Cycle 910680 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/protect_mux"
(INFO:VEC_300A) Cycle 910681 ChainIndex=18 Programming value 1'h0 --> 1'h1 for field="u0/direct_reset_jtag_ctrl_"
(INFO:VEC_569A) Cycle 910682 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/tammode"
(INFO:VEC_569A) Cycle 910683 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/scan_extest_mode"
(INFO:VEC_569A) Cycle 910684 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_bist_async_rst_ovr"
(INFO:VEC_569A) Cycle 910685 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/pll_macro_bypass"
(INFO:VEC_569A) Cycle 910686 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_spare_bit0"
(INFO:VEC_569A) Cycle 910687 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_dft_x_clamp"
(INFO:VEC_569A) Cycle 910688 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_spare_bit1"
(INFO:VEC_569A) Cycle 910689 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/iobist_mode"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
WARNING: .*/UPHY_CLK_CTL .*tmc2clk_rsync_dft_override_noscan does not exist
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 910696  shift_ir 14(10____) 047____
        shift_ir_binary 0001000111____
(INFO:VEC_301) Cycle 910704 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 910704 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 910705 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 910705 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 910705 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 910706 ChainIndex=6 Retaining value 8'h11 --> 8'h11 for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 910716. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/ATPG_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/ATPG_CTL, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 910716  shift_dr 27(23____) 004825____
        expected XXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000100100000100101____
        shift_dr_mask 11111111111111111111U11____
(INFO:VEC_301) Cycle 910723 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/ATPG_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/ATPG_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/ATPG_CTL"
(INFO:VEC_569A) Cycle 910724 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_async_rst_sel_ovr"
(INFO:VEC_300A) Cycle 910725 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="u0/jtag_clk_async_rst_ovr"
(INFO:VEC_569A) Cycle 910726 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ist_async_rst_ovr"
(INFO:VEC_569A) Cycle 910727 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/dft_hold_noscan_val"
(INFO:VEC_569A) Cycle 910728 ChainIndex=9 Retaining value 1'h1 --> 1'h1 for field="u0/tmc2slcg_disable_clock_gating"
(INFO:VEC_569A) Cycle 910729 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/ftm_clock_macro_bypass"
(INFO:VEC_569A) Cycle 910730 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/macro_bypass"
(INFO:VEC_569A) Cycle 910731 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_syncrst_override"
(INFO:VEC_569A) Cycle 910732 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="u0/atpg_mode"
(INFO:VEC_569A) Cycle 910733 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/RESET_1500_OVERRIDE_RESET_1500_OVERRIDE_select_atpg_ctl"
(INFO:VEC_569A) Cycle 910734 ChainIndex=15 Retaining value 1'h1 --> 1'h1 for field="u0/RESET_1500_OVERRIDE_RESET_1500_OVERRIDE_val"
(INFO:VEC_569A) Cycle 910735 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/muxsel_onehot"
(INFO:VEC_569A) Cycle 910736 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/protect_mux"
(INFO:VEC_569A) Cycle 910737 ChainIndex=18 Retaining value 1'h1 --> 1'h1 for field="u0/direct_reset_jtag_ctrl_"
(INFO:VEC_569A) Cycle 910738 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/tammode"
(INFO:VEC_569A) Cycle 910739 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/scan_extest_mode"
(INFO:VEC_569A) Cycle 910740 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_bist_async_rst_ovr"
(INFO:VEC_569A) Cycle 910741 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/pll_macro_bypass"
(INFO:VEC_569A) Cycle 910742 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_spare_bit0"
(INFO:VEC_569A) Cycle 910743 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_dft_x_clamp"
(INFO:VEC_569A) Cycle 910744 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_spare_bit1"
(INFO:VEC_569A) Cycle 910745 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/iobist_mode"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
INFO: disable glitch checker
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 39
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 39
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 910752
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 40
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 910752
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "jtag_fuse_reset_override_mask_second"...
INFO: Fuse macro clamp for non-fuse test , bug 1971868
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 910752  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_313) TN->PLI: force tb.TB_clock_glitch_mon_active 0 0 0
(INFO:VEC_301) Cycle 910760 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 910760 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 910761 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 910761 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 910761 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_300A) Cycle 910762 ChainIndex=6 Programming value 8'h11 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS_LOCK = OFF.
    cycle 910772  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 910780 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 910780 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 910781 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 910781 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 910782 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 910782 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 910783 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 910784 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 910794  shift_ir 25(21____) 00a17a____
        shift_ir_binary 000001010000101111010____
(INFO:VEC_301) Cycle 910802 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 910802 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 910803 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 910803 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 910804 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 910804 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 910805 ChainIndex=7 Programming value 8'h05 --> 8'h2f for field="wir"
(INFO:VEC_301) Cycle 910813 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 910813 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 910814 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 910815 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 910825  shift_dr 11(7____) 0a____
        expected XXXXXXX____
        shift_dr_binary 0001010____
        shift_dr_mask 111U111____
(INFO:VEC_301) Cycle 910832 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 910832 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 910833 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 910833 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 910834 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 910834 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 910835 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 910835 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 910836 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 910836 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 910837 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 910837 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 910838 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 910838 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 910841. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_FUSE_CTRL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 910841  shift_dr 217(213____) 000000fe000000040000000000000000000000000000000000000a____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000000000000000000000111111100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010____
        shift_dr_mask 11111111111111111111111U111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 910848 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 910848 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 910849 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 910849 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 910850 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 910850 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 910851 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL"
(INFO:VEC_569A) Cycle 910851 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 910852 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_direct_access_en"
(INFO:VEC_569A) Cycle 910853 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_ps"
(INFO:VEC_569A) Cycle 910854 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_cs"
(INFO:VEC_569A) Cycle 910855 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_load"
(INFO:VEC_569A) Cycle 910856 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pgen"
(INFO:VEC_569A) Cycle 910857 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_strobe"
(INFO:VEC_569A) Cycle 910858 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_controls_fuse"
(INFO:VEC_569A) Cycle 910859 ChainIndex=15 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_fusectrl_cmd"
(INFO:VEC_569A) Cycle 910861 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusectrl_fast_mode"
(INFO:VEC_569A) Cycle 910862 ChainIndex=18 Retaining value 10'h000 --> 10'h000 for field="u0/jtag_fuse_addr"
(INFO:VEC_569A) Cycle 910872 ChainIndex=28 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsur_max"
(INFO:VEC_569A) Cycle 910880 ChainIndex=36 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_padding"
(INFO:VEC_569A) Cycle 910888 ChainIndex=44 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thr_max"
(INFO:VEC_569A) Cycle 910896 ChainIndex=52 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_rd"
(INFO:VEC_569A) Cycle 910912 ChainIndex=68 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_max"
(INFO:VEC_569A) Cycle 910920 ChainIndex=76 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_addr"
(INFO:VEC_569A) Cycle 910928 ChainIndex=84 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_addr"
(INFO:VEC_569A) Cycle 910936 ChainIndex=92 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_ps"
(INFO:VEC_569A) Cycle 910944 ChainIndex=100 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_pgm"
(INFO:VEC_569A) Cycle 910960 ChainIndex=116 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps"
(INFO:VEC_569A) Cycle 910968 ChainIndex=124 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps09"
(INFO:VEC_569A) Cycle 910976 ChainIndex=132 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_csps"
(INFO:VEC_569A) Cycle 910984 ChainIndex=140 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_force_idle"
(INFO:VEC_569A) Cycle 910985 ChainIndex=141 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_start"
(INFO:VEC_569A) Cycle 910986 ChainIndex=142 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_fpf"
(INFO:VEC_569A) Cycle 910987 ChainIndex=143 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_read_chip_option"
(INFO:VEC_569A) Cycle 910988 ChainIndex=144 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_debug_mux_sel"
(INFO:VEC_569A) Cycle 910996 ChainIndex=152 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusetime_ctrl"
(INFO:VEC_569A) Cycle 910997 ChainIndex=153 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_ref_ctrl"
(INFO:VEC_569A) Cycle 910999 ChainIndex=155 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_bias_ctrl"
(INFO:VEC_569A) Cycle 911001 ChainIndex=157 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_margin_read_bit"
(INFO:VEC_569A) Cycle 911002 ChainIndex=158 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_burn_and_check"
(INFO:VEC_569A) Cycle 911003 ChainIndex=159 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_en"
(INFO:VEC_569A) Cycle 911004 ChainIndex=160 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_seshift"
(INFO:VEC_569A) Cycle 911005 ChainIndex=161 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_3"
(INFO:VEC_569A) Cycle 911006 ChainIndex=162 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_tsur_pdcs"
(INFO:VEC_569A) Cycle 911022 ChainIndex=178 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_pd_ctrl"
(INFO:VEC_569A) Cycle 911023 ChainIndex=179 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pd"
(INFO:VEC_569A) Cycle 911024 ChainIndex=180 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_scandebug_access_disable"
(INFO:VEC_569A) Cycle 911025 ChainIndex=181 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_hdcp_ram_access_dis"
(INFO:VEC_569A) Cycle 911026 ChainIndex=182 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_fsp_debug_dis"
(INFO:VEC_569A) Cycle 911027 ChainIndex=183 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_fsp_debug_dis_shadow"
(INFO:VEC_569A) Cycle 911028 ChainIndex=184 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_trcs"
(INFO:VEC_569A) Cycle 911029 ChainIndex=185 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_bit"
(INFO:VEC_569A) Cycle 911030 ChainIndex=186 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_mask"
(INFO:VEC_569A) Cycle 911031 ChainIndex=187 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at1_bit"
(INFO:VEC_569A) Cycle 911032 ChainIndex=188 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at0_bit"
(INFO:VEC_569A) Cycle 911033 ChainIndex=189 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_set"
(INFO:VEC_569A) Cycle 911034 ChainIndex=190 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_reset"
(INFO:VEC_569A) Cycle 911035 ChainIndex=191 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_select"
(INFO:VEC_569A) Cycle 911036 ChainIndex=192 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_global_fuse_mask"
(INFO:VEC_300A) Cycle 911037 ChainIndex=193 Programming value 1'h0 --> 1'h1 for field="u0/jtag_fuse_macro_clamp_en"
(INFO:VEC_569A) Cycle 911038 ChainIndex=194 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_fuse_reset_override_mask"
(INFO:VEC_569A) Cycle 911039 ChainIndex=195 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_fuse_reset_override_val"
(INFO:VEC_569A) Cycle 911040 ChainIndex=196 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_capture_fuselessOverride"
(INFO:VEC_569A) Cycle 911041 ChainIndex=197 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_da_fusetime_strobe"
(INFO:VEC_569A) Cycle 911057 ChainIndex=213 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusectrl_pd_mask"
(INFO:VEC_301) Cycle 911058 ChainIndex=214 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 911058 ChainIndex=214 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 911059 ChainIndex=215 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 911059 ChainIndex=215 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 911060 ChainIndex=216 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 911060 ChainIndex=216 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
INFO: bug 3178021: program jtag_fuse_reset_override_mask/val bits to 0 after second reset deassertion, fuse reset comes from direct reset after this programming
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 911067  shift_ir 25(21____) 00a97e____
        shift_ir_binary 000001010100101111110____
(INFO:VEC_301) Cycle 911075 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 911075 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 911076 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 911076 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 911077 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 911077 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_569A) Cycle 911078 ChainIndex=7 Retaining value 8'h2f --> 8'h2f for field="wir"
(INFO:VEC_301) Cycle 911086 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 911086 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 911087 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 911088 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 911098. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_FUSE_CTRL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 911098  shift_dr 211(207____) 000017c000000080000000000000000000000000000000000001____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000000000000000000101111100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001____
        shift_dr_mask 1111111111111111111U1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 911105 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL"
(INFO:VEC_569A) Cycle 911106 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_direct_access_en"
(INFO:VEC_569A) Cycle 911107 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_ps"
(INFO:VEC_569A) Cycle 911108 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_cs"
(INFO:VEC_569A) Cycle 911109 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_load"
(INFO:VEC_569A) Cycle 911110 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pgen"
(INFO:VEC_569A) Cycle 911111 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_strobe"
(INFO:VEC_569A) Cycle 911112 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_controls_fuse"
(INFO:VEC_569A) Cycle 911113 ChainIndex=12 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_fusectrl_cmd"
(INFO:VEC_569A) Cycle 911115 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusectrl_fast_mode"
(INFO:VEC_569A) Cycle 911116 ChainIndex=15 Retaining value 10'h000 --> 10'h000 for field="u0/jtag_fuse_addr"
(INFO:VEC_569A) Cycle 911126 ChainIndex=25 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsur_max"
(INFO:VEC_569A) Cycle 911134 ChainIndex=33 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_padding"
(INFO:VEC_569A) Cycle 911142 ChainIndex=41 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thr_max"
(INFO:VEC_569A) Cycle 911150 ChainIndex=49 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_rd"
(INFO:VEC_569A) Cycle 911166 ChainIndex=65 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_max"
(INFO:VEC_569A) Cycle 911174 ChainIndex=73 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_addr"
(INFO:VEC_569A) Cycle 911182 ChainIndex=81 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_addr"
(INFO:VEC_569A) Cycle 911190 ChainIndex=89 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_ps"
(INFO:VEC_569A) Cycle 911198 ChainIndex=97 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_pgm"
(INFO:VEC_569A) Cycle 911214 ChainIndex=113 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps"
(INFO:VEC_569A) Cycle 911222 ChainIndex=121 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps09"
(INFO:VEC_569A) Cycle 911230 ChainIndex=129 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_csps"
(INFO:VEC_569A) Cycle 911238 ChainIndex=137 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_force_idle"
(INFO:VEC_569A) Cycle 911239 ChainIndex=138 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_start"
(INFO:VEC_569A) Cycle 911240 ChainIndex=139 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_fpf"
(INFO:VEC_569A) Cycle 911241 ChainIndex=140 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_read_chip_option"
(INFO:VEC_569A) Cycle 911242 ChainIndex=141 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_debug_mux_sel"
(INFO:VEC_569A) Cycle 911250 ChainIndex=149 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusetime_ctrl"
(INFO:VEC_569A) Cycle 911251 ChainIndex=150 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_ref_ctrl"
(INFO:VEC_569A) Cycle 911253 ChainIndex=152 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_bias_ctrl"
(INFO:VEC_569A) Cycle 911255 ChainIndex=154 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_margin_read_bit"
(INFO:VEC_569A) Cycle 911256 ChainIndex=155 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_burn_and_check"
(INFO:VEC_569A) Cycle 911257 ChainIndex=156 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_en"
(INFO:VEC_569A) Cycle 911258 ChainIndex=157 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_seshift"
(INFO:VEC_569A) Cycle 911259 ChainIndex=158 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_3"
(INFO:VEC_569A) Cycle 911260 ChainIndex=159 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_tsur_pdcs"
(INFO:VEC_569A) Cycle 911276 ChainIndex=175 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_pd_ctrl"
(INFO:VEC_569A) Cycle 911277 ChainIndex=176 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pd"
(INFO:VEC_569A) Cycle 911278 ChainIndex=177 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_scandebug_access_disable"
(INFO:VEC_569A) Cycle 911279 ChainIndex=178 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_hdcp_ram_access_dis"
(INFO:VEC_569A) Cycle 911280 ChainIndex=179 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_fsp_debug_dis"
(INFO:VEC_569A) Cycle 911281 ChainIndex=180 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_fsp_debug_dis_shadow"
(INFO:VEC_569A) Cycle 911282 ChainIndex=181 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_trcs"
(INFO:VEC_569A) Cycle 911283 ChainIndex=182 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_bit"
(INFO:VEC_569A) Cycle 911284 ChainIndex=183 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_mask"
(INFO:VEC_569A) Cycle 911285 ChainIndex=184 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at1_bit"
(INFO:VEC_569A) Cycle 911286 ChainIndex=185 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at0_bit"
(INFO:VEC_569A) Cycle 911287 ChainIndex=186 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_set"
(INFO:VEC_569A) Cycle 911288 ChainIndex=187 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_reset"
(INFO:VEC_569A) Cycle 911289 ChainIndex=188 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_select"
(INFO:VEC_569A) Cycle 911290 ChainIndex=189 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_global_fuse_mask"
(INFO:VEC_569A) Cycle 911291 ChainIndex=190 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_fuse_macro_clamp_en"
(INFO:VEC_300A) Cycle 911292 ChainIndex=191 Programming value 1'h1 --> 1'h0 for field="u0/jtag_fuse_reset_override_mask"
(INFO:VEC_569A) Cycle 911293 ChainIndex=192 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_fuse_reset_override_val"
(INFO:VEC_569A) Cycle 911294 ChainIndex=193 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_capture_fuselessOverride"
(INFO:VEC_569A) Cycle 911295 ChainIndex=194 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_da_fusetime_strobe"
(INFO:VEC_569A) Cycle 911311 ChainIndex=210 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusectrl_pd_mask"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 40
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911318
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 41
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911318
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "dft_switch_setup/dft_switch_setup_Step2"...
init modes: ssn_extest 0 extest 0 testclk_trigger 0 ssn_intest 0 intest 0 serdesclk_trigger 0 fabric_pex 0 stuckat 0 ftm 0
INFO: Step 2, dft switch glitchless config
INFO: dft_glitchless_mode is set to 0
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/SSN_NV_CTL Field=u0/SsnControl_dft_glitchless_mode Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/SSN_NV_CTL Field=u0/SsnControl_dft_glitchless_mode Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/SSN_NV_CTL Field=u0/SsnControl_dft_glitchless_mode Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/SSN_NV_CTL Field=u0/SsnControl_dft_glitchless_mode Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/SSN_NV_CTL Field=u0/SsnControl_dft_glitchless_mode Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/SSN_NV_CTL Field=u0/SsnControl_dft_glitchless_mode Range=[0:0] Value=1'b0.
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 41
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 41
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911318
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 42
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911318
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "dft_switch_setup/dft_switch_setup_Step3"...
init modes: ssn_extest 0 extest 0 testclk_trigger 0 ssn_intest 0 intest 0 serdesclk_trigger 0 fabric_pex 0 stuckat 0 ftm 0
INFO: Step 3, do the switching
Select I1 leg of dft switch for all jtag_bypas mode, confirmed with mbist team
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/SSN_NV_CTL Field=u0/SsnControl_select_leaf_dft_clk Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/SSN_NV_CTL Field=u0/SsnControl_select_leaf_dft_clk Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/SSN_NV_CTL Field=u0/SsnControl_select_leaf_dft_clk Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/SSN_NV_CTL Field=u0/SsnControl_select_leaf_dft_clk Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/SSN_NV_CTL Field=u0/SsnControl_select_leaf_dft_clk Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/SSN_NV_CTL Field=u0/SsnControl_select_leaf_dft_clk Range=[0:0] Value=1'b0.
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 42
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 42
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911318
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 43
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911318
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "dft_switch_setup/dft_switch_setup_Step4"...
init modes: ssn_extest 0 extest 0 testclk_trigger 0 ssn_intest 0 intest 0 serdesclk_trigger 0 fabric_pex 0 stuckat 0 ftm 0
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 43
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 43
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911318
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 44
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911318
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_3_enable_ssn_bus_clk_by_jtag"...
  enable_ssn_bus_clk_by_jtag 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 44
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 911318 (Step_3_enable_ssn_bus_clk_by_jtag)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 44
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911358
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 45
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911358
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_4_bypass_divider_after_ftmsm"...
  bypass_divider_after_ftmsm 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 45
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 911358 (Step_4_bypass_divider_after_ftmsm)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 45
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911398
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 46
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911398
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_5_ssn_bus_clk_config"...
  ssn_bus_clk_config 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 46
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 911398 (Step_5_ssn_bus_clk_config)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 46
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911438
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 47
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911438
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_6_disable_ssn_bus_clk_by_jtag"...
  disable_ssn_bus_clk_by_jtag 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 47
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 911438 (Step_6_disable_ssn_bus_clk_by_jtag)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 47
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911478
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 48
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911478
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_7_clk_pccm_ctl_program"...
  clk_pccm_ctl_program 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 48
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 911478 (Step_7_clk_pccm_ctl_program)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 48
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911518
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 49
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911518
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_8_program_before_ftmsm"...
  program_before_ftmsm 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 49
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 911518 (Step_8_program_before_ftmsm)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 49
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911558
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 50
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911558
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_9_clk_ctl_program"...
  clk_ctl_program 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 50
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 911558 (Step_9_clk_ctl_program)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 50
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911598
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 51
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911598
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_10_program_hbmpll_clkout_mux2nd"...
  program_hbmpll_clkout_mux2nd 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 51
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 911598 (Step_10_program_hbmpll_clkout_mux2nd)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 51
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911638
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 52
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911638
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_11_program_ftm_sel_clk"...
  program_ftm_sel_clk 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 52
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 911638 (Step_11_program_ftm_sel_clk)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 52
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911678
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 53
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911678
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_12_release_xtr_part_reset"...
  release_xtr_part_reset 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 53
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 911678 (Step_12_release_xtr_part_reset)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 53
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911718
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 54
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911718
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_13_general_programming_for_lbist_test"...
  general_programming_for_lbist_test 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 54
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 911718 (Step_13_general_programming_for_lbist_test)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 54
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911758
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 55
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911758
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_14_assert_test_mode"...
  assert_test_mode 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 55
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 911758 (Step_14_assert_test_mode)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 55
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911798
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 56
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911798
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_15_xclk_ftm_ate_override"...
  xclk_ftm_ate_override 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 56
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 911798 (Step_15_xclk_ftm_ate_override)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 56
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911838
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 57
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911838
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 57
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 57
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911838
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 58
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911838
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 58
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 58
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911838
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 59
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911838
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "init_pmc_enable"...
------------------------ENTER init pmc enable------------------------
YAL DBG: Programming TOP_RESET_1500_OVERRIDE register to assert reset
YAL DBG: Programming TOP_RESET_1500_OVERRIDE register to deassert reset
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:40.000ns test_cycle:20 tck_cycle:20
(INFO:VEC_376) Cycle Info: waitRti (start@911838, end@911857) = 20 cycles. Accumulated 900360 cycles (the number of TCK cycles stay on RTI state = 20).
------------------------LEAVE init pmc enable------------------------
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 59
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 59
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911858
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 60
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911858
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "ssn_common_init/Step_1_ssn_scan_clk_config"...
ssn_scan_clk_config
init modes: ssn_extest 0 extest 0 testclk_trigger 0 ssn_intest 0 intest 0 serdesclk_trigger 0 fabric_pex 0 stuckat 0 ftm 0
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 60
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 60
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911858
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 61
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911858
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "ssn_common_init/Step_2_ssn_control_setup"...
ssn_control setup
init modes: ssn_extest 0 extest 0 testclk_trigger 0 ssn_intest 0 intest 0 serdesclk_trigger 0 fabric_pex 0 stuckat 0 ftm 0
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 61
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 61
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911858
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 62
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911858
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_1_ssn_pin_based_config"...
ATE pin based programming only
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 62
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 62
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911858
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 63
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911858
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_1_ssn_maths_ist_config"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 63
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 63
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911858
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 64
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911858
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "enable_cluster_body"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 64
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 64
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911858
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 65
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911858
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "maths_end_pattern_block"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 65
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 65
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 911858
(INFO:AFU_062) Disable event 'ANCHOR_event__post_prgm_after_all' after VERSE exec.
(INFO:AFU_062) Disable event 'ANCHOR_event__pre_prgm_before_pll' after VERSE exec.
(INFO:AFU_062) Disable event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' after VERSE exec.
(INFO:AFU_062) Disable event 'IST_DBG_CONFIG_setup' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_10_program_hbmpll_clkout_mux2nd' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_11_program_ftm_sel_clk' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_12_release_xtr_part_reset' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_13_general_programming_for_lbist_test' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_14_assert_test_mode' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_15_xclk_ftm_ate_override' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_1_disable_clock_gating' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_1_ssn_maths_ist_config' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_1_ssn_pin_based_config' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_2_cdc_reset_override' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_3_enable_ssn_bus_clk_by_jtag' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_4_bypass_divider_after_ftmsm' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_5_ssn_bus_clk_config' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_6_disable_ssn_bus_clk_by_jtag' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_7_clk_pccm_ctl_program' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_8_program_before_ftmsm' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_9_clk_ctl_program' after VERSE exec.
(INFO:AFU_062) Disable event 'assert_functional_reset_init' after VERSE exec.
(INFO:AFU_062) Disable event 'assert_reset' after VERSE exec.
(INFO:AFU_062) Disable event 'bypass_clock_trimmer_0' after VERSE exec.
(INFO:AFU_062) Disable event 'bypass_clock_trimmer_1' after VERSE exec.
(INFO:AFU_062) Disable event 'bypass_cluster' after VERSE exec.
(INFO:AFU_062) Disable event 'check_fuse_valid' after VERSE exec.
(INFO:AFU_062) Disable event 'check_unlock' after VERSE exec.
(INFO:AFU_062) Disable event 'clock_logic_common_override' after VERSE exec.
(INFO:AFU_062) Disable event 'common_DFT_AO_REG_enableDFTmode_async' after VERSE exec.
(INFO:AFU_062) Disable event 'common_DFT_AO_REG_test_mode_clamp' after VERSE exec.
(INFO:AFU_062) Disable event 'deassert_functional_reset_init' after VERSE exec.
(INFO:AFU_062) Disable event 'deassert_reset' after VERSE exec.
(INFO:AFU_062) Disable event 'dft_switch_setup/dft_switch_setup_Step1' after VERSE exec.
(INFO:AFU_062) Disable event 'dft_switch_setup/dft_switch_setup_Step2' after VERSE exec.
(INFO:AFU_062) Disable event 'dft_switch_setup/dft_switch_setup_Step3' after VERSE exec.
(INFO:AFU_062) Disable event 'dft_switch_setup/dft_switch_setup_Step4' after VERSE exec.
(INFO:AFU_062) Disable event 'disable_POD_SCPM' after VERSE exec.
(INFO:AFU_062) Disable event 'disable_clock_gating_ATPG_CTL' after VERSE exec.
(INFO:AFU_062) Disable event 'enable_cluster_body' after VERSE exec.
(INFO:AFU_062) Disable event 'fullchip_custom_event' after VERSE exec.
(INFO:AFU_062) Disable event 'fuse_jtag_global_fuse_mask' after VERSE exec.
(INFO:AFU_062) Disable event 'fuse_reset_override_mask' after VERSE exec.
(INFO:AFU_062) Disable event 'fuse_reset_override_val' after VERSE exec.
(INFO:AFU_062) Disable event 'fuse_wait' after VERSE exec.
(INFO:AFU_062) Disable event 'fuseless_fuse_jtag_override' after VERSE exec.
(INFO:AFU_062) Disable event 'gate_priv_signals' after VERSE exec.
(INFO:AFU_062) Disable event 'init_pmc_enable' after VERSE exec.
(INFO:AFU_062) Disable event 'io_upm_custom_program' after VERSE exec.
(INFO:AFU_062) Disable event 'jtag_fuse_reset_override_mask_second' after VERSE exec.
(INFO:AFU_062) Disable event 'maths_backbone_program/bypass_maths_backbone' after VERSE exec.
(INFO:AFU_062) Disable event 'maths_backbone_program/set_maths_backbone' after VERSE exec.
(INFO:AFU_062) Disable event 'maths_end_pattern_block' after VERSE exec.
(INFO:AFU_062) Disable event 'nonsecure_programming' after VERSE exec.
(INFO:AFU_062) Disable event 'override_uphy_upm_clamp_en' after VERSE exec.
(INFO:AFU_062) Disable event 'pad_control_disable' after VERSE exec.
(INFO:AFU_062) Disable event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' after VERSE exec.
(INFO:AFU_062) Disable event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' after VERSE exec.
(INFO:AFU_062) Disable event 'progm_power_pgclamp/lpc_mbist_programming' after VERSE exec.
(INFO:AFU_062) Disable event 'progm_power_pgclamp/setup_sram_sleep_en_mask' after VERSE exec.
(INFO:AFU_062) Disable event 'ssn_common_init/Step_1_ssn_scan_clk_config' after VERSE exec.
(INFO:AFU_062) Disable event 'ssn_common_init/Step_2_ssn_control_setup' after VERSE exec.
(INFO:AFU_062) Disable event 'unlock_jtag' after VERSE exec.
(INFO:AFU_062) Disable event 'uphy_mgmt_clk_override' after VERSE exec.
(INFO:AFU_062) Disable event 'uphy_reg_program' after VERSE exec.
(INFO:AFU_063) Total enabled event number is '65'.
(INFO:AFU_061) End_of_VERSE_EXEC_1111111111
(INFO:ATE_105) Dump Verse Sequence file is not set
(INFO:ATE_105) procedure '::ATE::AteFlowUtils::verse_exec' execute time is: 6 mins 13 secs
disableEventStr in set_disable_event_count_index
(INFO:AFU_057) In label 'TEST_INIT_END' dump signature 'V0_19922'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:44.000ns test_cycle:22 tck_cycle:22
(INFO:VEC_378) Cycle Info: wait_cycles (start@911858, end@911879) = 22 cycles. Accumulated 209 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@911880, end@911880) = 1 cycles. Accumulated 210 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
    cycle 911881  shift_ir 14(10____) 017____
        shift_ir_binary 0000010111____
(INFO:VEC_301) Cycle 911889 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 911889 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 911890 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 911890 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 911890 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569B) Cycle 911891 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 911891 ChainIndex=6 Programming value 8'h2f --> 8'h05 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
    cycle 911901  shift_ir 14(10____) 017____
        shift_ir_binary 0000010111____
(INFO:VEC_301) Cycle 911909 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 911909 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 911910 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 911910 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 911910 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 911911 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir"
    cycle 911921  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 911929 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 911929 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 911930 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 911930 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 911930 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 911931 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.

INFO: executing SubTest INIT Sequence ...
(INFO:AFU_057) In label 'SUBTEST_INIT_END' dump signature 'V0_27574'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:118.000ns test_cycle:59 tck_cycle:59
(INFO:VEC_378) Cycle Info: wait_cycles (start@911941, end@911999) = 59 cycles. Accumulated 269 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@912000, end@912000) = 1 cycles. Accumulated 270 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
INFO: executing API: ::ATE::j2h::SYS -prgmConfig $prgmConfig -testConfig $testConfig 
Enter ::ATE::j2h::SYS testAPI
RPX: skip_init 1
For j2h SYS test, design_type = rtl
For j2h SYS test, clock_mode = jtag_bypass
sub_modes is: 
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000us test_cycle:1000 tck_cycle:1000
(INFO:VEC_376) Cycle Info: waitRti (start@912001, end@913000) = 1000 cycles. Accumulated 901360 cycles (the number of TCK cycles stay on RTI state = 1000).
j2h test access reg list is : Sysctrl
Current Testing Register is : Sysctrl
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:1.000us test_cycle:500 tck_cycle:500
(INFO:VEC_376) Cycle Info: waitRti (start@913001, end@913500) = 500 cycles. Accumulated 901860 cycles (the number of TCK cycles stay on RTI state = 500).
Write Sysctrl ....byte_enable=4'b1111 address=32'h1080 write_data=32'h5a5a5a5a expect_data=32'h5a5a5a5a j2h_path= bar_sel=
02/06/2023 00:39:15==============@cycle 913501 ENTER procedure: write_to_host==============
hahaha 0000000000001080 addr_width 64 address 32'h1080
kekeke 0000000000001080 addr_range_msb 63
lelele 0000000000000000000000000000000000000000000000000001000010000000
 raghu :Imp:address_bar0 32bit value is 64'b0000000000000000000000000000000000000000000000000001000010000000 
 
 ragghu bar_adrs is u0/bar_adr_bits 
 
 raghu bar addrs bit set 
raghu 001
hahaha 00 bar_adr_width 64 address 32'h1080
kekeke 00 bar_adr_range_msb 7
lelele 00000000
just for debug 8'b00000000
just for debug again
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 913501  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 913509 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 913509 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 913510 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 913510 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 913511 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 913511 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 913512 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 913513 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 913523  shift_ir 25(21____) 00a152____
        shift_ir_binary 000001010000101010010____
(INFO:VEC_301) Cycle 913531 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 913531 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 913532 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 913532 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 913533 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 913533 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 913534 ChainIndex=7 Programming value 8'h05 --> 8'h2a for field="wir"
(INFO:VEC_301) Cycle 913542 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 913542 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 913543 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 913544 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 913554  shift_dr 11(7____) 0a____
        expected XXXXXXX____
        shift_dr_binary 0001010____
        shift_dr_mask 111U111____
(INFO:VEC_301) Cycle 913561 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 913561 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 913562 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 913562 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 913563 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 913563 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 913564 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 913564 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 913565 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 913565 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 913566 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 913566 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 913567 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 913567 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 913570. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_FUSE_NONSECURE, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 913570  shift_dr 106(102____) 0600000000000008000000000a____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000110000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000001010____
        shift_dr_mask 11111111111111111111111111111111111111111111111111111111111U111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 913577 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 913577 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 913578 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 913578 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 913579 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 913579 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 913580 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_NONSECURE"
(INFO:VEC_569A) Cycle 913580 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 913581 ChainIndex=8 Retaining value 32'h00000000 --> 32'h00000000 for field="u0/jtag_ecid_data"
(INFO:VEC_569A) Cycle 913613 ChainIndex=40 Retaining value 4'h0 --> 4'h0 for field="u0/jtag_ecid_chip_option_offset"
(INFO:VEC_569A) Cycle 913617 ChainIndex=44 Retaining value 1'h0 --> 1'h0 for field="u0/fuse2all_fuses_sensed_status"
(INFO:VEC_569A) Cycle 913618 ChainIndex=45 Retaining value 1'h0 --> 1'h0 for field="u0/fuse2all_fuse_outputs_valid_status"
(INFO:VEC_300A) Cycle 913619 ChainIndex=46 Programming value 1'h1 --> 1'h0 for field="u0/gate_priv_signals"
(INFO:VEC_569A) Cycle 913620 ChainIndex=47 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_skip_ram_repair"
(INFO:VEC_569A) Cycle 913621 ChainIndex=48 Retaining value 1'h0 --> 1'h0 for field="u0/static_chip_option_sense_done_status"
(INFO:VEC_569A) Cycle 913622 ChainIndex=49 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_reset_"
(INFO:VEC_569A) Cycle 913623 ChainIndex=50 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_jtag_clk_ungate_req"
(INFO:VEC_569A) Cycle 913624 ChainIndex=51 Retaining value 1'h0 --> 1'h0 for field="u0/hw_trig_reshift_segment"
(INFO:VEC_569A) Cycle 913625 ChainIndex=52 Retaining value 5'h00 --> 5'h00 for field="u0/fusectrl_current_state"
(INFO:VEC_569A) Cycle 913630 ChainIndex=57 Retaining value 4'h0 --> 4'h0 for field="u0/decomp_current_state"
(INFO:VEC_569A) Cycle 913634 ChainIndex=61 Retaining value 7'h00 --> 7'h00 for field="u0/intfc_current_state"
(INFO:VEC_569A) Cycle 913641 ChainIndex=68 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_init_sense_done"
(INFO:VEC_569A) Cycle 913642 ChainIndex=69 Retaining value 1'h0 --> 1'h0 for field="u0/normal_sense_done"
(INFO:VEC_569A) Cycle 913643 ChainIndex=70 Retaining value 1'h0 --> 1'h0 for field="u0/fpf_sense_done"
(INFO:VEC_569A) Cycle 913644 ChainIndex=71 Retaining value 1'h0 --> 1'h0 for field="u0/record_sense_done"
(INFO:VEC_569A) Cycle 913645 ChainIndex=72 Retaining value 1'h0 --> 1'h0 for field="u0/iff_sense_done"
(INFO:VEC_569A) Cycle 913646 ChainIndex=73 Retaining value 1'h0 --> 1'h0 for field="u0/fsp_sense_done"
(INFO:VEC_569A) Cycle 913647 ChainIndex=74 Retaining value 4'h0 --> 4'h0 for field="u0/sorter_current_state"
(INFO:VEC_569A) Cycle 913651 ChainIndex=78 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_3"
(INFO:VEC_569A) Cycle 913652 ChainIndex=79 Retaining value 10'h000 --> 10'h000 for field="u0/jtag_reshift_segment_id"
(INFO:VEC_569A) Cycle 913662 ChainIndex=89 Retaining value 4'h0 --> 4'h0 for field="u0/current_state_reshift_segment"
(INFO:VEC_569A) Cycle 913666 ChainIndex=93 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_seshift_segment"
(INFO:VEC_569A) Cycle 913667 ChainIndex=94 Retaining value 4'h0 --> 4'h0 for field="u0/current_state_seshift_segment"
(INFO:VEC_569A) Cycle 913671 ChainIndex=98 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h7"
(INFO:VEC_569A) Cycle 913674 ChainIndex=101 Retaining value 1'h1 --> 1'h1 for field="u0/burn_and_check_status"
(INFO:VEC_569A) Cycle 913675 ChainIndex=102 Retaining value 1'h1 --> 1'h1 for field="u0/fusegen_shift_status"
(INFO:VEC_301) Cycle 913676 ChainIndex=103 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 913676 ChainIndex=103 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 913677 ChainIndex=104 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 913677 ChainIndex=104 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 913678 ChainIndex=105 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 913678 ChainIndex=105 Retaining value 1'h0 --> 1'h0 for field="client_sib"
    cycle 913681  shift_ir 25(21____) 00a10a____
        shift_ir_binary 000001010000100001010____
(INFO:VEC_301) Cycle 913689 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 913689 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 913690 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 913690 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 913691 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 913691 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 913692 ChainIndex=7 Programming value 8'h2a --> 8'h21 for field="wir"
(INFO:VEC_301) Cycle 913700 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 913700 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 913701 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 913702 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 913712. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG2HOST_INTFC, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 913712  shift_dr 124(120____) 15a5a5a5a0000000000000004203ca____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000101011010010110100101101001011010000000000000000000000000000000000000000000000000000000000000010000100000001111001010____
        shift_dr_mask 111UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU1111111111UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU111111____
(INFO:VEC_301) Cycle 913719 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 913719 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 913720 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 913720 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 913721 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 913721 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 913722 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC"
(INFO:VEC_569A) Cycle 913722 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 913723 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/valid_bit"
(INFO:VEC_569A) Cycle 913724 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/read_bit"
(INFO:VEC_300A) Cycle 913725 ChainIndex=10 Programming value 4'h0 --> 4'hf for field="u0/byte_enables"
(INFO:VEC_300A) Cycle 913729 ChainIndex=14 Programming value 64'h0000000000000000 --> 64'h0000000000001080 for field="u0/address_bits"
(INFO:VEC_569A) Cycle 913793 ChainIndex=78 Retaining value 2'h0 --> 2'h0 for field="u0/auto_incr_bits"
(INFO:VEC_569A) Cycle 913795 ChainIndex=80 Retaining value 8'h00 --> 8'h00 for field="u0/bar_adr_bits"
(INFO:VEC_300A) Cycle 913803 ChainIndex=88 Programming value 32'h00000000 --> 32'h5a5a5a5a for field="u0/data_bits"
(INFO:VEC_300A) Cycle 913835 ChainIndex=120 Programming value 1'h0 --> 1'h1 for field="u0/start_transaction"
(INFO:VEC_301) Cycle 913836 ChainIndex=121 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 913836 ChainIndex=121 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 913837 ChainIndex=122 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 913837 ChainIndex=122 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 913838 ChainIndex=123 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 913838 ChainIndex=123 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000us test_cycle:40000 tck_cycle:40000
(INFO:VEC_376) Cycle Info: waitRti (start@913845, end@953844) = 40000 cycles. Accumulated 941860 cycles (the number of TCK cycles stay on RTI state = 40000).
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:40.000us test_cycle:20000 tck_cycle:20000
(INFO:VEC_376) Cycle Info: waitRti (start@953845, end@973844) = 20000 cycles. Accumulated 961860 cycles (the number of TCK cycles stay on RTI state = 20000).
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 973845  shift_ir 25(21____) 00a90e____
        shift_ir_binary 000001010100100001110____
(INFO:VEC_301) Cycle 973853 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 973853 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 973854 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 973854 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 973855 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 973855 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_569A) Cycle 973856 ChainIndex=7 Retaining value 8'h21 --> 8'h21 for field="wir"
(INFO:VEC_301) Cycle 973864 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 973864 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 973865 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 973866 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 973876. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG2HOST_INTFC, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 973876  shift_dr 118(114____) 00000000000000000000000084079____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000100000001111001____
        shift_dr_mask UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU111111111111111111111111111111111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 973883 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC"
(INFO:VEC_569A) Cycle 973884 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/valid_bit"
(INFO:VEC_569A) Cycle 973885 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/read_bit"
(INFO:VEC_569A) Cycle 973886 ChainIndex=7 Retaining value 4'hf --> 4'hf for field="u0/byte_enables"
(INFO:VEC_569A) Cycle 973890 ChainIndex=11 Retaining value 64'h0000000000001080 --> 64'h0000000000001080 for field="u0/address_bits"
(INFO:VEC_569A) Cycle 973954 ChainIndex=75 Retaining value 2'h0 --> 2'h0 for field="u0/auto_incr_bits"
(INFO:VEC_569A) Cycle 973956 ChainIndex=77 Retaining value 8'h00 --> 8'h00 for field="u0/bar_adr_bits"
(INFO:VEC_300A) Cycle 973964 ChainIndex=85 Programming value 32'h5a5a5a5a --> 32'h00000000 for field="u0/data_bits"
(INFO:VEC_300A) Cycle 973996 ChainIndex=117 Programming value 1'h1 --> 1'h0 for field="u0/start_transaction"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
02/06/2023 00:40:08==============@cycle 974003 LEAVE procedure: write_to_host==============
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:400.000us test_cycle:200000 tck_cycle:200000
(INFO:VEC_376) Cycle Info: waitRti (start@974003, end@1174002) = 200000 cycles. Accumulated 1161860 cycles (the number of TCK cycles stay on RTI state = 200000).
Read Sysctrl ....byte_enable=4'b1111 address=32'h1080 write_data=32'h5a5a5a5a expect_data=32'h5a5a5a5a
02/06/2023 00:42:59==============@cycle 1174003 ENTER procedure: read_from_host==============
 reg namsis u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC 

 addr width is 64 addr_range_msb is 70 addr_range_lsb is 7  
 
Accessing host through u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC...
 bar_adr width is 8 bar_adr_range_msb is 80 bar_adr_range_lsb is 73  
 
 raghu : Imp1: read_host address_bar0 is 64'b0000000000000000000000000000000000000000000000000001000010000000 
 
 ragghu bar_adrs is u0/bar_adr_bits 
 
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 1174003  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 1174011 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 1174011 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 1174012 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 1174012 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 1174012 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569B) Cycle 1174013 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 1174013 ChainIndex=6 Programming value 8'h21 --> 8'h05 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
    cycle 1174023  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 1174031 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 1174031 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 1174032 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 1174032 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 1174033 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 1174033 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 1174034 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 1174035 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 1174045  shift_ir 25(21____) 00a10a____
        shift_ir_binary 000001010000100001010____
(INFO:VEC_301) Cycle 1174053 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 1174053 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 1174054 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 1174054 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 1174055 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 1174055 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 1174056 ChainIndex=7 Programming value 8'h05 --> 8'h21 for field="wir"
(INFO:VEC_301) Cycle 1174064 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 1174064 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 1174065 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 1174066 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 1174076  shift_dr 11(7____) 0a____
        expected XXXXXXX____
        shift_dr_binary 0001010____
        shift_dr_mask 111U111____
(INFO:VEC_301) Cycle 1174083 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 1174083 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 1174084 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 1174084 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 1174085 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 1174085 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 1174086 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 1174086 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 1174087 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 1174087 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 1174088 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 1174088 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 1174089 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 1174089 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 1174092. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG2HOST_INTFC, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 1174092  shift_dr 124(120____) 1000000000000000000000004203ea____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000100000001111101010____
        shift_dr_mask 111U11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111U11111____
(INFO:VEC_301) Cycle 1174099 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 1174099 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 1174100 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 1174100 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 1174101 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 1174101 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 1174102 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC"
(INFO:VEC_569A) Cycle 1174102 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 1174103 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/valid_bit"
(INFO:VEC_300A) Cycle 1174104 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="u0/read_bit"
(INFO:VEC_569A) Cycle 1174105 ChainIndex=10 Retaining value 4'hf --> 4'hf for field="u0/byte_enables"
(INFO:VEC_569A) Cycle 1174109 ChainIndex=14 Retaining value 64'h0000000000001080 --> 64'h0000000000001080 for field="u0/address_bits"
(INFO:VEC_569A) Cycle 1174173 ChainIndex=78 Retaining value 2'h0 --> 2'h0 for field="u0/auto_incr_bits"
(INFO:VEC_569A) Cycle 1174175 ChainIndex=80 Retaining value 8'h00 --> 8'h00 for field="u0/bar_adr_bits"
(INFO:VEC_569A) Cycle 1174183 ChainIndex=88 Retaining value 32'h00000000 --> 32'h00000000 for field="u0/data_bits"
(INFO:VEC_300A) Cycle 1174215 ChainIndex=120 Programming value 1'h0 --> 1'h1 for field="u0/start_transaction"
(INFO:VEC_301) Cycle 1174216 ChainIndex=121 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 1174216 ChainIndex=121 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 1174217 ChainIndex=122 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 1174217 ChainIndex=122 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 1174218 ChainIndex=123 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 1174218 ChainIndex=123 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000us test_cycle:40000 tck_cycle:40000
(INFO:VEC_376) Cycle Info: waitRti (start@1174225, end@1214224) = 40000 cycles. Accumulated 1201860 cycles (the number of TCK cycles stay on RTI state = 40000).
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "JTAG2HOST_INTFC" field "sras0misc0_cli_inst_u0/data_bits" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 1214225. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG2HOST_INTFC, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 1214225  shift_dr 124(120____) 0000000000000000000000004203ea____
        expected XXX001011010010110100101101001011010XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX1XXXX____
        shift_dr_binary 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000100000001111101010____
        shift_dr_mask 111U11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 1214232 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 1214232 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 1214233 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 1214233 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 1214234 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 1214234 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 1214235 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC"
(INFO:VEC_569A) Cycle 1214235 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 1214236 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/valid_bit"
(INFO:VEC_569A) Cycle 1214237 ChainIndex=9 Retaining value 1'h1 --> 1'h1 for field="u0/read_bit"
(INFO:VEC_569A) Cycle 1214238 ChainIndex=10 Retaining value 4'hf --> 4'hf for field="u0/byte_enables"
(INFO:VEC_569A) Cycle 1214242 ChainIndex=14 Retaining value 64'h0000000000001080 --> 64'h0000000000001080 for field="u0/address_bits"
(INFO:VEC_569A) Cycle 1214306 ChainIndex=78 Retaining value 2'h0 --> 2'h0 for field="u0/auto_incr_bits"
(INFO:VEC_569A) Cycle 1214308 ChainIndex=80 Retaining value 8'h00 --> 8'h00 for field="u0/bar_adr_bits"
(INFO:VEC_569A) Cycle 1214316 ChainIndex=88 Retaining value 32'h00000000 --> 32'h00000000 for field="u0/data_bits"
(INFO:VEC_300A) Cycle 1214348 ChainIndex=120 Programming value 1'h1 --> 1'h0 for field="u0/start_transaction"
(INFO:VEC_301) Cycle 1214349 ChainIndex=121 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 1214349 ChainIndex=121 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 1214350 ChainIndex=122 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 1214350 ChainIndex=122 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 1214351 ChainIndex=123 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 1214351 ChainIndex=123 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:40.000ns test_cycle:20 tck_cycle:20
(INFO:VEC_376) Cycle Info: waitRti (start@1214358, end@1214377) = 20 cycles. Accumulated 1201880 cycles (the number of TCK cycles stay on RTI state = 20).
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "JTAG2HOST_INTFC" field "sras0misc0_cli_inst_u0/data_bits" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "JTAG2HOST_INTFC" field "sras0misc0_cli_inst_u0/valid_bit" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
5A5A5A5A
readback data == 5A5A5A5A
Shift Out: 32'b01011010010110100101101001011010
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:4.000us test_cycle:2000 tck_cycle:2000
(INFO:VEC_376) Cycle Info: waitRti (start@1214378, end@1216377) = 2000 cycles. Accumulated 1203880 cycles (the number of TCK cycles stay on RTI state = 2000).
 u0/valid_bit reset_value: 1'b0
 u0/read_bit reset_value: 1'b0
 u0/byte_enables reset_value: 4'b0000
 u0/address_bits reset_value: 64'b0000000000000000000000000000000000000000000000000000000000000000
 u0/auto_incr_bits reset_value: 2'b00
 u0/bar_adr_bits reset_value: 8'b00000000
 u0/data_bits reset_value: 32'b00000000000000000000000000000000
 u0/start_transaction reset_value: 1'b0
Clearing J2H register
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 1216378  shift_ir 25(21____) 00a90e____
        shift_ir_binary 000001010100100001110____
(INFO:VEC_301) Cycle 1216386 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 1216386 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 1216387 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 1216387 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 1216388 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 1216388 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_569A) Cycle 1216389 ChainIndex=7 Retaining value 8'h21 --> 8'h21 for field="wir"
(INFO:VEC_301) Cycle 1216397 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 1216397 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 1216398 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 1216399 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 1216409. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG2HOST_INTFC, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 1216409  shift_dr 118(114____) 00000000000000000000000000001____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001____
        shift_dr_mask UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU1____
(INFO:VEC_301) Cycle 1216416 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC"
(INFO:VEC_569A) Cycle 1216417 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/valid_bit"
(INFO:VEC_300A) Cycle 1216418 ChainIndex=6 Programming value 1'h1 --> 1'h0 for field="u0/read_bit"
(INFO:VEC_300A) Cycle 1216419 ChainIndex=7 Programming value 4'hf --> 4'h0 for field="u0/byte_enables"
(INFO:VEC_300A) Cycle 1216423 ChainIndex=11 Programming value 64'h0000000000001080 --> 64'h0000000000000000 for field="u0/address_bits"
(INFO:VEC_569A) Cycle 1216487 ChainIndex=75 Retaining value 2'h0 --> 2'h0 for field="u0/auto_incr_bits"
(INFO:VEC_569A) Cycle 1216489 ChainIndex=77 Retaining value 8'h00 --> 8'h00 for field="u0/bar_adr_bits"
(INFO:VEC_569A) Cycle 1216497 ChainIndex=85 Retaining value 32'h00000000 --> 32'h00000000 for field="u0/data_bits"
(INFO:VEC_569A) Cycle 1216529 ChainIndex=117 Retaining value 1'h0 --> 1'h0 for field="u0/start_transaction"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:ATE_105) procedure '::ATE::j2h::SYS' execute time is: 4 mins 23 secs

INFO: executing Global EOT Sequence ...
(INFO:AFU_057) In label 'EOT_BEGIN' dump signature 'V0_60359'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:48.000ns test_cycle:24 tck_cycle:24
(INFO:VEC_378) Cycle Info: wait_cycles (start@1216536, end@1216559) = 24 cycles. Accumulated 294 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@1216560, end@1216560) = 1 cycles. Accumulated 295 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
    cycle 1216561  shift_ir 14(10____) 017____
        shift_ir_binary 0000010111____
(INFO:VEC_301) Cycle 1216569 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 1216569 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 1216570 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 1216570 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 1216570 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569B) Cycle 1216571 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 1216571 ChainIndex=6 Programming value 8'h21 --> 8'h05 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
    cycle 1216581  shift_ir 14(10____) 017____
        shift_ir_binary 0000010111____
(INFO:VEC_301) Cycle 1216589 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 1216589 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 1216590 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 1216590 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 1216590 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 1216591 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir"
    cycle 1216601  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 1216609 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 1216609 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 1216610 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 1216610 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 1216610 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 1216611 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
(INFO:AFU_057) In label 'GLOBAL_EOT_END' dump signature 'V0_23958'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:118.000ns test_cycle:59 tck_cycle:59
(INFO:VEC_378) Cycle Info: wait_cycles (start@1216621, end@1216679) = 59 cycles. Accumulated 354 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@1216680, end@1216680) = 1 cycles. Accumulated 355 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.

INFO: executing Test EOT Sequence ...
(INFO:AFU_057) In label 'TEST_EOT_END' dump signature 'V0_65500'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:238.000ns test_cycle:119 tck_cycle:119
(INFO:VEC_378) Cycle Info: wait_cycles (start@1216681, end@1216799) = 119 cycles. Accumulated 474 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@1216800, end@1216800) = 1 cycles. Accumulated 475 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.

INFO: executing SubTest EOT Sequence ...
(INFO:AFU_057) In label 'SUBTEST_EOT_END' dump signature 'V0_45488'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:238.000ns test_cycle:119 tck_cycle:119
(INFO:VEC_378) Cycle Info: wait_cycles (start@1216801, end@1216919) = 119 cycles. Accumulated 594 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@1216920, end@1216920) = 1 cycles. Accumulated 595 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_313) TN->PLI: force tb.TB_sim_run 0 0 0
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@1216921, end@1216921) = 1 cycles. Accumulated 596 cycles.
(INFO:AFU_057) In label 'END_OF_TEST' dump signature 'V0_54175'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:236.000ns test_cycle:118 tck_cycle:118
(INFO:VEC_378) Cycle Info: wait_cycles (start@1216922, end@1217039) = 118 cycles. Accumulated 714 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@1217040, end@1217040) = 1 cycles. Accumulated 715 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
(INFO:AFU_061) Summary Disable Event Num: 3
(INFO:AFU_061) Summary Total Event Num: 68
normalCycleCount: 1217041
WARNING: No IP_SPEC from project spec file is found. ::ATE::AteFlowUtils::get_ip_insts will dump for all controllers.
###################################
#  dft programming modes summary  #
###################################
dft programming mode:
    N/A

dft programming common modes:
    u_sra_sys0: N/A
    u_sra_top0: N/A
    u_sra_top0 SRA_TOP0_1500_wrapper: N/A
    u_sra_sys0 testmaster: N/A
    u_sra_sys0 SRA_SYS0_1500_wrapper: N/A
    u_sra_sys0 testmaster testmaster_cli_inst: N/A
    u_sra_sys0 SRA_SYS0_1500_wrapper sras0fsp0_cli_inst: N/A
    u_sra_sys0 SRA_SYS0_1500_wrapper CLUSTER_SIB: N/A
    u_sra_top0 SRA_TOP0_1500_wrapper srapad0gpioa_cli_inst: N/A
    u_sra_sys0 SRA_SYS0_1500_wrapper sras0fsp1_cli_inst: N/A
    u_sra_top0 SRA_TOP0_1500_wrapper srapad0gpiob_cli_inst: N/A
    u_sra_sys0 SRA_SYS0_1500_wrapper sras0misc0_cli_inst: N/A
    u_sra_top0 SRA_TOP0_1500_wrapper CLUSTER_SIB: N/A
    u_sra_sys0 SRA_SYS0_1500_wrapper sras0misc1_cli_inst: N/A
(INFO:VEC_637A) ################################
(INFO:VEC_637F) #  Cluster JtagConfig Summary  #
(INFO:VEC_637A) ################################
(INFO:VEC_637B) top header: ./../jtag/jtagreg_rtl/header_sr01.yaml
(INFO:VEC_637C) instruction map: ./../jtag/jtagreg_rtl/instruction_map.yaml
(INFO:VEC_637D) cluster_array(0) = type:testmaster_SRA_SYS0 instance:testmaster header:./../jtag/jtagreg_rtl/header_testmaster_SRA_SYS0.yaml - ./../jtag/jtagreg_rtl/testmaster_SRA_SYS0_cli/{ALL.jrd,BYPASS.jrd,HIGHZ.jrd,IDCODE.jrd,SYS_STATUS_NONSECURE.jrd}
(INFO:VEC_637D) cluster_array(1) = type:SRA_SYS0_clstr instance:SRA_SYS0_1500_wrapper header:./../jtag/jtagreg_rtl/header_SRA_SYS0_clstr.yaml - ./../jtag/jtagreg_rtl/SRAS0FSP0_cli/ALL.jrd : ./../jtag/jtagreg_rtl/SRAS0FSP1_cli/ALL.jrd : ./../jtag/jtagreg_rtl/SRAS0MISC0_cli/ALL.jrd : ./../jtag/jtagreg_rtl/SRAS0MISC1_cli/ALL.jrd : ./../jtag/jtagreg_rtl/SRA_SYS0_clstr/{CLUSTER_CTRL.jrd,CONNECTOR_CTRL.jrd,JTAG_SEC_UNLOCK_STATUS.jrd,WS_BYPASS.jrd}
(INFO:VEC_637D) cluster_array(2) = type:SRA_TOP0_clstr instance:SRA_TOP0_1500_wrapper header:./../jtag/jtagreg_rtl/header_SRA_TOP0_clstr.yaml - ./../jtag/jtagreg_rtl/SRAPAD0GPIOA_cli/ALL.jrd : ./../jtag/jtagreg_rtl/SRAPAD0GPIOB_cli/ALL.jrd : ./../jtag/jtagreg_rtl/SRA_TOP0_clstr/{CLUSTER_CTRL.jrd,CONNECTOR_CTRL.jrd,JTAG_SEC_UNLOCK_STATUS.jrd,WS_BYPASS.jrd}
(INFO:VEC_637A) ################################
(INFO:VEC_601A) PrgmConfig i1687 auto broadcast summary:
(INFO:VEC_601B) Total cycle count: 1217041
(INFO:VEC_601B) Accumulated cycles saved by auto broadcast: 1748
(INFO:VEC_601B) Saved cycle ratio: 0.143421%
(INFO:ATE_105) Tcl Package Loaded Info:
(INFO:ATE_105) Package scan_debug_tasks 2.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/scan_debug_socf.tcl
(INFO:ATE_105) Package ram_access 4.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/ram_access_socf.tcl
(INFO:ATE_105) Package jtagtest_tasks 2.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/jtagtest_tasks_prgm_2.tcl
(INFO:ATE_105) Package jtag_tasks 1.1 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/jtag_tasks_prgm.tcl
(INFO:ATE_105) Package j2h 5.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/j2h_test_prgm.tcl
(INFO:ATE_105) Package fuse_tasks2 2.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/fuse_tasks2_prgm.tcl
(INFO:ATE_105) Package DomainsPMUtil 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/DomainsPMUtil_socf.tcl
(INFO:ATE_105) Package AteStilTemplate 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/AteStilTemplate.tcl
(INFO:ATE_105) Package AteCustomUtils 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/AteCustomUtils.tcl
(INFO:ATE_105) Package AteChipctlUtils 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/AteChipctlUtils.tcl
(INFO:ATE_105) Package upf_util 1.0 is loaded from <NVDEV>/nvtools/tnlib/upf_util.tcl
(INFO:ATE_105) Package trace_util 1.0 is loaded from <NVDEV>/nvtools/tnlib/trace_util.tcl
(INFO:ATE_105) Package tn_util 1.2 is loaded from <NVDEV>/nvtools/tnlib/tn_util.tcl
(INFO:ATE_105) Package tcl_util 1.0 is loaded from <NVDEV>/nvtools/tnlib/tcl_util.tcl
(INFO:ATE_105) Package synthTag 1.0 is loaded from <NVDEV>/nvtools/tnlib/synthTag.tcl
(INFO:ATE_105) Package single_var_solver 1.0 is loaded from <NVDEV>/nvtools/tnlib/single_var_solver.tcl
(INFO:ATE_105) Package power_util 1.0 is loaded from <NVDEV>/nvtools/tnlib/power_util.tcl
(INFO:ATE_105) Package otherProperties 1.0 is loaded from <NVDEV>/nvtools/tnlib/otherProperties.tcl
(INFO:ATE_105) Package netlist_util 1.0 is loaded from <NVDEV>/nvtools/tnlib/netlist_util.tcl
(INFO:ATE_105) Package netlistReader 1.0 is loaded from <NVDEV>/nvtools/tnlib/netlistReader.tcl
(INFO:ATE_105) Package muxutil 1.0 is loaded from <NVDEV>/nvtools/tnlib/muxutil.tcl
(INFO:ATE_105) Package generate_onehot 1.0 is loaded from <NVDEV>/nvtools/tnlib/generate_onehot_props.tcl
(INFO:ATE_105) Package find_contention 1.0 is loaded from <NVDEV>/nvtools/tnlib/find_contention.tcl
(INFO:ATE_105) Package findMSLatch 1.0 is loaded from <NVDEV>/nvtools/tnlib/findMSLatch.tcl
(INFO:ATE_105) Package eval_util 1.0 is loaded from <NVDEV>/nvtools/tnlib/eval_util.tcl
(INFO:ATE_105) Package display 0.5 is loaded from <NVDEV>/nvtools/tnlib/display.tcl
(INFO:ATE_105) Package dft_utils 1.0 is loaded from <NVDEV>/nvtools/tnlib/dft_utils.tcl
(INFO:ATE_105) Package dft_flow 1.0 is loaded from <NVDEV>/nvtools/tnlib/dft_flow.tcl
(INFO:ATE_105) Package dft_analysis 1.0 is loaded from <NVDEV>/nvtools/tnlib/dft_analysis.tcl
(INFO:ATE_105) Package data_structure 1.0 is loaded from <NVDEV>/nvtools/tnlib/data_structure.tcl
(INFO:ATE_105) Package config_partitioning 1.0 is loaded from <NVDEV>/nvtools/tnlib/config_partitioning.tcl
(INFO:ATE_105) Package config_paddata 1.0 is loaded from <NVDEV>/nvtools/tnlib/config_paddata.tcl
(INFO:ATE_105) Package config_dftPlandata 1.0 is loaded from <NVDEV>/nvtools/tnlib/config_dftPlandata.tcl
(INFO:ATE_105) Package config_atpgdata 1.0 is loaded from <NVDEV>/nvtools/tnlib/config_atpgdata.tcl
(INFO:ATE_105) Package config 1.0 is loaded from <NVDEV>/nvtools/tnlib/config.tcl
(INFO:ATE_105) Package clock_init_tasks 3.0 is loaded from <NVDEV>/nvtools/tnlib/clock_init_tasks_ampere.tcl
(INFO:ATE_105) Package VerifReporting 1.0 is loaded from <NVDEV>/nvtools/tnlib/VerifReporting.tcl
(INFO:ATE_105) Package StilUtils 1.0 is loaded from <NVDEV>/nvtools/tnlib/StilUtils.tcl
(INFO:ATE_105) Package PackageToolUtils 1.0 is loaded from <NVDEV>/nvtools/tnlib/PackageToolUtils.tcl
(INFO:ATE_105) Package NvrailsUtils 1.0 is loaded from <NVDEV>/nvtools/tnlib/NvrailsUtils.tcl
(INFO:ATE_105) Package MsgUtil 1.0 is loaded from <NVDEV>/nvtools/tnlib/MsgUtil.tcl
(INFO:ATE_105) Package Models 1.0 is loaded from <NVDEV>/nvtools/tnlib/Models.tcl
(INFO:ATE_105) Package DFTObject 0.1 is loaded from <NVDEV>/nvtools/tnlib/DFTObject.tcl
(INFO:ATE_105) Package AtpgIpIntfc 1.0 is loaded from <NVDEV>/nvtools/tnlib/AtpgIpIntfc.tcl
(INFO:ATE_105) Package VERSE_analyzer 1.0 is loaded from <NVDEV>/nvtools/tnlib/AteVerseAnalyzer.tcl
(INFO:ATE_105) Package AteFlowUtils 1.1 is loaded from <NVDEV>/nvtools/tnlib/AteFlowUtils_prgm.tcl
(INFO:ATE_108) Total test cycle counts: 1217041
(INFO:VEC_364) Command "<JtagConfigObj> dump_pattern" is only available for STIL output method. Skip this command.
(INFO:ATE_105) ATE TREE LABEL CHECK Skipped
4 Critical errors detected
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "SYS_STATUS_NONSECURE" field "testmaster_cli_inst_jtag_secureId_valid" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "JTAG2HOST_INTFC" field "sras0misc0_cli_inst_u0/data_bits" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "JTAG2HOST_INTFC" field "sras0misc0_cli_inst_u0/data_bits" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "JTAG2HOST_INTFC" field "sras0misc0_cli_inst_u0/valid_bit" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
(INFO:ATEFLOW_009) For the usage of graph based VERSE debugger, please check wiki https://confluence.nvidia.com/display/DFTATE/VERSE+Debugger.; Source: pinClock; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_009
Mon Feb 06 00:43:48 2023 : VmSize 688 mB VmRSS 262 mB CPU 0h01m15s Elapsed 0h12m06s

#############################
Now logging the results of this run.
Simulation Memory Limit: 125000Mb
Simulation Max Memory: NA
Remote location detected. Fudged log path to <ate verif path>/from_rno/compile_logs/sr01/.
Log file /home/ate/verif/from_rno/compile_logs/sr01/atesim_64_rtl_revG1.6_RTL_66534686_20230129_compile.log_rupingx_38398_12850.gz exists.
Will reuse /home/ate/verif/from_rno/compile_logs/sr01/atesim_64_rtl_revG1.6_RTL_66534686_20230129_compile.log_rupingx_38398_12850.gz
Reusing existing log file /home/ate/verif/from_rno/compile_logs/sr01/atesim_64_rtl_revG1.6_RTL_66534686_20230129_compile.log_rupingx_38398_12850.gz
Remote location detected. Fudged log path to <ate verif path>/from_rno/vcs_logs/sr01/.
Copied /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/jtagtest/j2h.0206-00-31_nodump.vcs.log_rupingx_uLZZ5W2Fsr.gz to /home/ate/verif/from_rno/vcs_logs/sr01/j2h.0206-00-31_nodump.vcs.log_rupingx_7484_57804.gz
Remote location detected. Fudged log path to <ate verif path>/from_rno/logs/sr01/.
Copied /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/jtagtest/j2h.tn.log.5646.rno3-sim-i05-069.2023_02_06_00h_31m_44s_rupingx_ajohuW0Ljo.gz to /home/ate/verif/from_rno/logs/sr01/j2h.tn.log.5646.rno3-sim-i05-069.2023_02_06_00h_31m_44s_rupingx_63897_44929.gz
Run '/home/nvtools/engr/2023/02/05_04_06_04/nvtools/ate/scripts/extract_info_from_log.pl -i "/home/ate/verif/from_rno/logs/sr01/j2h.tn.log.5646.rno3-sim-i05-069.2023_02_06_00h_31m_44s_rupingx_63897_44929.gz" -o /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/jtagtest/j2h.tn.log.5646.rno3-sim-i05-069.2023_02_06_00h_31m_44s_rupingx_63897_44929.gz_dvmtyVjjA9' to extract errs ...
Generated /home/ate/verif/from_rno/logs/sr01/j2h.tn.log.5646.rno3-sim-i05-069.2023_02_06_00h_31m_44s_rupingx_63897_44929_processed.gz


DFT Tracker: 4 Critical errors detected  <---------------------------
Error Summary: VEC_452B:4


Checkin content and command are shown below.
########################
checkin_rupingx_sr01_j2h_jtagtest_5646_402.json: result[chip_name]=sr01&result[test_name]=j2h&result[test_group_name]=jtagtest&result[sub_test_name]=SYS&result[verif_type]=rtl&result[design_scope]=FULLCHIP&result[time_run]=1675673028&result[status]=FAIL&result[run_user]=rupingx&result[run_machine]=rno3-sim-i05-069&result[logs]=/home/ate/verif/from_rno/logs/sr01/j2h.tn.log.5646.rno3-sim-i05-069.2023_02_06_00h_31m_44s_rupingx_63897_44929.gz&result[chip_rev]=a01&result[error_messages]=4 Critical errors detected&result[compile_log]=/home/ate/verif/from_rno/compile_logs/sr01/atesim_64_rtl_revG1.6_RTL_66534686_20230129_compile.log_rupingx_38398_12850.gz&result[vcs_log]=/home/ate/verif/from_rno/vcs_logs/sr01/j2h.0206-00-31_nodump.vcs.log_rupingx_7484_57804.gz&result[design_rev]=revG1.6&result[design_view]=RTL&result[milestone]=streamline&result[compile_time]=1675261876&result[clock_mode]=jtag_bypass&result[package]=package_mid&result[comments]=ATE_TREE_LABEL=NA, ATE_TREE_LABEL_ID=NA; Error Summary: VEC_452B:4&result[regress_session_id]=ATESIM_RTL_66534686_20230129&result[regress_batch_id]=stand_alone_sim&result[sub_mode]=&result[sub_clock_mode]=&result[iocm_mode]=&result[ate_config]=&result[seed_id]=&result[simulator]=FGP&nvacl_auth=f4739be0-0bde-11e4-9191-0800200c9a66&nvacl_user=rupingx&result[total_compile_time]=381&result[status_updated_by]=rupingx&result[total_sim_time]=724&result[max_vm_size]=704856kB&result[debug]=true&result[peak_mem]=NA&result[requested_mem]=125000Mb
curl -s -k -w " %{http_code}" -d @checkin_rupingx_sr01_j2h_jtagtest_5646_402.json "https://dfttrackernew-api.nvidia.com/api/results/create"

###############################################
Row id of the inserted result 1490537
https://dfttrackernew.nvidia.com/p/HH_AP/sr01/a01?design_scope=FULLCHIP&milestone=streamline&package=package_mid&verif_type=rtl
###############################################

Done reporting
#############################

WARNING Msgs (if any):


A copy of output is available in /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_inter_revG1.6_cl66534686/sr01/a01/jtagtest/j2h.tn.log.5646.rno3-sim-i05-069.2023_02_06_00h_31m_44s

exiting with status 100
