#ifndefSTM32L4xx_LL_DMAMUX_H#defineSTM32L4xx_LL_DMAMUX_H#ifdef__cplusplusextern"C"{#endif#include"stm32l4xx.h"#ifdefined(DMAMUX1)#defineDMAMUX_CCR_SIZE0x00000004UL#defineDMAMUX_RGCR_SIZE0x00000004UL#defineLL_DMAMUX_CFR_CSOF0DMAMUX_CFR_CSOF0#defineLL_DMAMUX_CFR_CSOF1DMAMUX_CFR_CSOF1#defineLL_DMAMUX_CFR_CSOF2DMAMUX_CFR_CSOF2#defineLL_DMAMUX_CFR_CSOF3DMAMUX_CFR_CSOF3#defineLL_DMAMUX_CFR_CSOF4DMAMUX_CFR_CSOF4#defineLL_DMAMUX_CFR_CSOF5DMAMUX_CFR_CSOF5#defineLL_DMAMUX_CFR_CSOF6DMAMUX_CFR_CSOF6#defineLL_DMAMUX_CFR_CSOF7DMAMUX_CFR_CSOF7#defineLL_DMAMUX_CFR_CSOF8DMAMUX_CFR_CSOF8#defineLL_DMAMUX_CFR_CSOF9DMAMUX_CFR_CSOF9#defineLL_DMAMUX_CFR_CSOF10DMAMUX_CFR_CSOF10#defineLL_DMAMUX_CFR_CSOF11DMAMUX_CFR_CSOF11#defineLL_DMAMUX_CFR_CSOF12DMAMUX_CFR_CSOF12#defineLL_DMAMUX_CFR_CSOF13DMAMUX_CFR_CSOF13#defineLL_DMAMUX_RGCFR_RGCOF0DMAMUX_RGCFR_COF0#defineLL_DMAMUX_RGCFR_RGCOF1DMAMUX_RGCFR_COF1#defineLL_DMAMUX_RGCFR_RGCOF2DMAMUX_RGCFR_COF2#defineLL_DMAMUX_RGCFR_RGCOF3DMAMUX_RGCFR_COF3#defineLL_DMAMUX_CSR_SOF0DMAMUX_CSR_SOF0#defineLL_DMAMUX_CSR_SOF1DMAMUX_CSR_SOF1#defineLL_DMAMUX_CSR_SOF2DMAMUX_CSR_SOF2#defineLL_DMAMUX_CSR_SOF3DMAMUX_CSR_SOF3#defineLL_DMAMUX_CSR_SOF4DMAMUX_CSR_SOF4#defineLL_DMAMUX_CSR_SOF5DMAMUX_CSR_SOF5#defineLL_DMAMUX_CSR_SOF6DMAMUX_CSR_SOF6#defineLL_DMAMUX_CSR_SOF7DMAMUX_CSR_SOF7#defineLL_DMAMUX_CSR_SOF8DMAMUX_CSR_SOF8#defineLL_DMAMUX_CSR_SOF9DMAMUX_CSR_SOF9#defineLL_DMAMUX_CSR_SOF10DMAMUX_CSR_SOF10#defineLL_DMAMUX_CSR_SOF11DMAMUX_CSR_SOF11#defineLL_DMAMUX_CSR_SOF12DMAMUX_CSR_SOF12#defineLL_DMAMUX_CSR_SOF13DMAMUX_CSR_SOF13#defineLL_DMAMUX_RGSR_RGOF0DMAMUX_RGSR_OF0#defineLL_DMAMUX_RGSR_RGOF1DMAMUX_RGSR_OF1#defineLL_DMAMUX_RGSR_RGOF2DMAMUX_RGSR_OF2#defineLL_DMAMUX_RGSR_RGOF3DMAMUX_RGSR_OF3#defineLL_DMAMUX_CCR_SOIEDMAMUX_CxCR_SOIE#defineLL_DMAMUX_RGCR_RGOIEDMAMUX_RGxCR_OIE#defineLL_DMAMUX_REQ_MEM2MEM0U#defineLL_DMAMUX_REQ_GENERATOR01U#defineLL_DMAMUX_REQ_GENERATOR12U#defineLL_DMAMUX_REQ_GENERATOR23U#defineLL_DMAMUX_REQ_GENERATOR34U#defineLL_DMAMUX_REQ_ADC15U#ifdefined(ADC2)#defineLL_DMAMUX_REQ_ADC26U#defineLL_DMAMUX_REQ_DAC1_CH17U#defineLL_DMAMUX_REQ_DAC1_CH28U#defineLL_DMAMUX_REQ_TIM6_UP9U#defineLL_DMAMUX_REQ_TIM7_UP10U#defineLL_DMAMUX_REQ_SPI1_RX11U#defineLL_DMAMUX_REQ_SPI1_TX12U#defineLL_DMAMUX_REQ_SPI2_RX13U#defineLL_DMAMUX_REQ_SPI2_TX14U#defineLL_DMAMUX_REQ_SPI3_RX15U#defineLL_DMAMUX_REQ_SPI3_TX16U#defineLL_DMAMUX_REQ_I2C1_RX17U#defineLL_DMAMUX_REQ_I2C1_TX18U#defineLL_DMAMUX_REQ_I2C2_RX19U#defineLL_DMAMUX_REQ_I2C2_TX20U#defineLL_DMAMUX_REQ_I2C3_RX21U#defineLL_DMAMUX_REQ_I2C3_TX22U#defineLL_DMAMUX_REQ_I2C4_RX23U#defineLL_DMAMUX_REQ_I2C4_TX24U#defineLL_DMAMUX_REQ_USART1_RX25U#defineLL_DMAMUX_REQ_USART1_TX26U#defineLL_DMAMUX_REQ_USART2_RX27U#defineLL_DMAMUX_REQ_USART2_TX28U#defineLL_DMAMUX_REQ_USART3_RX29U#defineLL_DMAMUX_REQ_USART3_TX30U#defineLL_DMAMUX_REQ_UART4_RX31U#defineLL_DMAMUX_REQ_UART4_TX32U#defineLL_DMAMUX_REQ_UART5_RX33U#defineLL_DMAMUX_REQ_UART5_TX34U#defineLL_DMAMUX_REQ_LPUART1_RX35U#defineLL_DMAMUX_REQ_LPUART1_TX36U#defineLL_DMAMUX_REQ_SAI1_A37U#defineLL_DMAMUX_REQ_SAI1_B38U#defineLL_DMAMUX_REQ_SAI2_A39U#defineLL_DMAMUX_REQ_SAI2_B40U#defineLL_DMAMUX_REQ_OSPI141U#defineLL_DMAMUX_REQ_OSPI242U#defineLL_DMAMUX_REQ_TIM1_CH143U#defineLL_DMAMUX_REQ_TIM1_CH244U#defineLL_DMAMUX_REQ_TIM1_CH345U#defineLL_DMAMUX_REQ_TIM1_CH446U#defineLL_DMAMUX_REQ_TIM1_UP47U#defineLL_DMAMUX_REQ_TIM1_TRIG48U#defineLL_DMAMUX_REQ_TIM1_COM49U#defineLL_DMAMUX_REQ_TIM8_CH150U#defineLL_DMAMUX_REQ_TIM8_CH251U#defineLL_DMAMUX_REQ_TIM8_CH352U#defineLL_DMAMUX_REQ_TIM8_CH453U#defineLL_DMAMUX_REQ_TIM8_UP54U#defineLL_DMAMUX_REQ_TIM8_TRIG55U#defineLL_DMAMUX_REQ_TIM8_COM56U#defineLL_DMAMUX_REQ_TIM2_CH157U#defineLL_DMAMUX_REQ_TIM2_CH258U#defineLL_DMAMUX_REQ_TIM2_CH359U#defineLL_DMAMUX_REQ_TIM2_CH460U#defineLL_DMAMUX_REQ_TIM2_UP61U#defineLL_DMAMUX_REQ_TIM3_CH162U#defineLL_DMAMUX_REQ_TIM3_CH263U#defineLL_DMAMUX_REQ_TIM3_CH364U#defineLL_DMAMUX_REQ_TIM3_CH465U#defineLL_DMAMUX_REQ_TIM3_UP66U#defineLL_DMAMUX_REQ_TIM3_TRIG67U#defineLL_DMAMUX_REQ_TIM4_CH168U#defineLL_DMAMUX_REQ_TIM4_CH269U#defineLL_DMAMUX_REQ_TIM4_CH370U#defineLL_DMAMUX_REQ_TIM4_CH471U#defineLL_DMAMUX_REQ_TIM4_UP72U#defineLL_DMAMUX_REQ_TIM5_CH173U#defineLL_DMAMUX_REQ_TIM5_CH274U#defineLL_DMAMUX_REQ_TIM5_CH375U#defineLL_DMAMUX_REQ_TIM5_CH476U#defineLL_DMAMUX_REQ_TIM5_UP77U#defineLL_DMAMUX_REQ_TIM5_TRIG78U#defineLL_DMAMUX_REQ_TIM15_CH179U#defineLL_DMAMUX_REQ_TIM15_UP80U#defineLL_DMAMUX_REQ_TIM15_TRIG81U#defineLL_DMAMUX_REQ_TIM15_COM82U#defineLL_DMAMUX_REQ_TIM16_CH183U#defineLL_DMAMUX_REQ_TIM16_UP84U#defineLL_DMAMUX_REQ_TIM17_CH185U#defineLL_DMAMUX_REQ_TIM17_UP86U#defineLL_DMAMUX_REQ_DFSDM1_FLT087U#defineLL_DMAMUX_REQ_DFSDM1_FLT188U#defineLL_DMAMUX_REQ_DFSDM1_FLT289U#defineLL_DMAMUX_REQ_DFSDM1_FLT390U#defineLL_DMAMUX_REQ_DCMI91U#defineLL_DMAMUX_REQ_DCMI_PSSI91U#defineLL_DMAMUX_REQ_AES_IN92U#defineLL_DMAMUX_REQ_AES_OUT93U#defineLL_DMAMUX_REQ_HASH_IN94U#else#defineLL_DMAMUX_REQ_DAC1_CH16U#defineLL_DMAMUX_REQ_DAC1_CH27U#defineLL_DMAMUX_REQ_TIM6_UP8U#defineLL_DMAMUX_REQ_TIM7_UP9U#defineLL_DMAMUX_REQ_SPI1_RX10U#defineLL_DMAMUX_REQ_SPI1_TX11U#defineLL_DMAMUX_REQ_SPI2_RX12U#defineLL_DMAMUX_REQ_SPI2_TX13U#defineLL_DMAMUX_REQ_SPI3_RX14U#defineLL_DMAMUX_REQ_SPI3_TX15U#defineLL_DMAMUX_REQ_I2C1_RX16U#defineLL_DMAMUX_REQ_I2C1_TX17U#defineLL_DMAMUX_REQ_I2C2_RX18U#defineLL_DMAMUX_REQ_I2C2_TX19U#defineLL_DMAMUX_REQ_I2C3_RX20U#defineLL_DMAMUX_REQ_I2C3_TX21U#defineLL_DMAMUX_REQ_I2C4_RX22U#defineLL_DMAMUX_REQ_I2C4_TX23U#defineLL_DMAMUX_REQ_USART1_RX24U#defineLL_DMAMUX_REQ_USART1_TX25U#defineLL_DMAMUX_REQ_USART2_RX26U#defineLL_DMAMUX_REQ_USART2_TX27U#defineLL_DMAMUX_REQ_USART3_RX28U#defineLL_DMAMUX_REQ_USART3_TX29U#defineLL_DMAMUX_REQ_UART4_RX30U#defineLL_DMAMUX_REQ_UART4_TX31U#defineLL_DMAMUX_REQ_UART5_RX32U#defineLL_DMAMUX_REQ_UART5_TX33U#defineLL_DMAMUX_REQ_LPUART1_RX34U#defineLL_DMAMUX_REQ_LPUART1_TX35U#defineLL_DMAMUX_REQ_SAI1_A36U#defineLL_DMAMUX_REQ_SAI1_B37U#defineLL_DMAMUX_REQ_SAI2_A38U#defineLL_DMAMUX_REQ_SAI2_B39U#defineLL_DMAMUX_REQ_OSPI140U#defineLL_DMAMUX_REQ_OSPI241U#defineLL_DMAMUX_REQ_TIM1_CH142U#defineLL_DMAMUX_REQ_TIM1_CH243U#defineLL_DMAMUX_REQ_TIM1_CH344U#defineLL_DMAMUX_REQ_TIM1_CH445U#defineLL_DMAMUX_REQ_TIM1_UP46U#defineLL_DMAMUX_REQ_TIM1_TRIG47U#defineLL_DMAMUX_REQ_TIM1_COM48U#defineLL_DMAMUX_REQ_TIM8_CH149U#defineLL_DMAMUX_REQ_TIM8_CH250U#defineLL_DMAMUX_REQ_TIM8_CH351U#defineLL_DMAMUX_REQ_TIM8_CH452U#defineLL_DMAMUX_REQ_TIM8_UP53U#defineLL_DMAMUX_REQ_TIM8_TRIG54U#defineLL_DMAMUX_REQ_TIM8_COM55U#defineLL_DMAMUX_REQ_TIM2_CH156U#defineLL_DMAMUX_REQ_TIM2_CH257U#defineLL_DMAMUX_REQ_TIM2_CH358U#defineLL_DMAMUX_REQ_TIM2_CH459U#defineLL_DMAMUX_REQ_TIM2_UP60U#defineLL_DMAMUX_REQ_TIM3_CH161U#defineLL_DMAMUX_REQ_TIM3_CH262U#defineLL_DMAMUX_REQ_TIM3_CH363U#defineLL_DMAMUX_REQ_TIM3_CH464U#defineLL_DMAMUX_REQ_TIM3_UP65U#defineLL_DMAMUX_REQ_TIM3_TRIG66U#defineLL_DMAMUX_REQ_TIM4_CH167U#defineLL_DMAMUX_REQ_TIM4_CH268U#defineLL_DMAMUX_REQ_TIM4_CH369U#defineLL_DMAMUX_REQ_TIM4_CH470U#defineLL_DMAMUX_REQ_TIM4_UP71U#defineLL_DMAMUX_REQ_TIM5_CH172U#defineLL_DMAMUX_REQ_TIM5_CH273U#defineLL_DMAMUX_REQ_TIM5_CH374U#defineLL_DMAMUX_REQ_TIM5_CH475U#defineLL_DMAMUX_REQ_TIM5_UP76U#defineLL_DMAMUX_REQ_TIM5_TRIG77U#defineLL_DMAMUX_REQ_TIM15_CH178U#defineLL_DMAMUX_REQ_TIM15_UP79U#defineLL_DMAMUX_REQ_TIM15_TRIG80U#defineLL_DMAMUX_REQ_TIM15_COM81U#defineLL_DMAMUX_REQ_TIM16_CH182U#defineLL_DMAMUX_REQ_TIM16_UP83U#defineLL_DMAMUX_REQ_TIM17_CH184U#defineLL_DMAMUX_REQ_TIM17_UP85U#defineLL_DMAMUX_REQ_DFSDM1_FLT086U#defineLL_DMAMUX_REQ_DFSDM1_FLT187U#defineLL_DMAMUX_REQ_DFSDM1_FLT288U#defineLL_DMAMUX_REQ_DFSDM1_FLT389U#defineLL_DMAMUX_REQ_DCMI90U#defineLL_DMAMUX_REQ_AES_IN91U#defineLL_DMAMUX_REQ_AES_OUT92U#defineLL_DMAMUX_REQ_HASH_IN93U#endif#defineLL_DMAMUX_CHANNEL_00x00000000U#defineLL_DMAMUX_CHANNEL_10x00000001U#defineLL_DMAMUX_CHANNEL_20x00000002U#defineLL_DMAMUX_CHANNEL_30x00000003U#defineLL_DMAMUX_CHANNEL_40x00000004U#defineLL_DMAMUX_CHANNEL_50x00000005U#defineLL_DMAMUX_CHANNEL_60x00000006U#defineLL_DMAMUX_CHANNEL_70x00000007U#defineLL_DMAMUX_CHANNEL_80x00000008U#defineLL_DMAMUX_CHANNEL_90x00000009U#defineLL_DMAMUX_CHANNEL_100x0000000AU#defineLL_DMAMUX_CHANNEL_110x0000000BU#defineLL_DMAMUX_CHANNEL_120x0000000CU#defineLL_DMAMUX_CHANNEL_130x0000000DU#defineLL_DMAMUX_SYNC_NO_EVENT0x00000000U#defineLL_DMAMUX_SYNC_POL_RISINGDMAMUX_CxCR_SPOL_0#defineLL_DMAMUX_SYNC_POL_FALLINGDMAMUX_CxCR_SPOL_1#defineLL_DMAMUX_SYNC_POL_RISING_FALLING(DMAMUX_CxCR_SPOL_0|DMAMUX_CxCR_SPOL_1)#defineLL_DMAMUX_SYNC_EXTI_LINE00x00000000U#defineLL_DMAMUX_SYNC_EXTI_LINE1DMAMUX_CxCR_SYNC_ID_0#defineLL_DMAMUX_SYNC_EXTI_LINE2DMAMUX_CxCR_SYNC_ID_1#defineLL_DMAMUX_SYNC_EXTI_LINE3(DMAMUX_CxCR_SYNC_ID_1|DMAMUX_CxCR_SYNC_ID_0)#defineLL_DMAMUX_SYNC_EXTI_LINE4DMAMUX_CxCR_SYNC_ID_2#defineLL_DMAMUX_SYNC_EXTI_LINE5(DMAMUX_CxCR_SYNC_ID_2|DMAMUX_CxCR_SYNC_ID_0)#defineLL_DMAMUX_SYNC_EXTI_LINE6(DMAMUX_CxCR_SYNC_ID_2|DMAMUX_CxCR_SYNC_ID_1)#defineLL_DMAMUX_SYNC_EXTI_LINE7(DMAMUX_CxCR_SYNC_ID_2|DMAMUX_CxCR_SYNC_ID_1|DMAMUX_CxCR_SYNC_ID_0)#defineLL_DMAMUX_SYNC_EXTI_LINE8DMAMUX_CxCR_SYNC_ID_3#defineLL_DMAMUX_SYNC_EXTI_LINE9(DMAMUX_CxCR_SYNC_ID_3|DMAMUX_CxCR_SYNC_ID_0)#defineLL_DMAMUX_SYNC_EXTI_LINE10(DMAMUX_CxCR_SYNC_ID_3|DMAMUX_CxCR_SYNC_ID_1)#defineLL_DMAMUX_SYNC_EXTI_LINE11(DMAMUX_CxCR_SYNC_ID_3|DMAMUX_CxCR_SYNC_ID_1|DMAMUX_CxCR_SYNC_ID_0)#defineLL_DMAMUX_SYNC_EXTI_LINE12(DMAMUX_CxCR_SYNC_ID_3|DMAMUX_CxCR_SYNC_ID_2)#defineLL_DMAMUX_SYNC_EXTI_LINE13(DMAMUX_CxCR_SYNC_ID_3|DMAMUX_CxCR_SYNC_ID_2|DMAMUX_CxCR_SYNC_ID_0)#defineLL_DMAMUX_SYNC_EXTI_LINE14(DMAMUX_CxCR_SYNC_ID_3|DMAMUX_CxCR_SYNC_ID_2|DMAMUX_CxCR_SYNC_ID_1)#defineLL_DMAMUX_SYNC_EXTI_LINE15(DMAMUX_CxCR_SYNC_ID_3|DMAMUX_CxCR_SYNC_ID_2|DMAMUX_CxCR_SYNC_ID_1|DMAMUX_CxCR_SYNC_ID_0)#defineLL_DMAMUX_SYNC_DMAMUX_CH0DMAMUX_CxCR_SYNC_ID_4#defineLL_DMAMUX_SYNC_DMAMUX_CH1(DMAMUX_CxCR_SYNC_ID_4|DMAMUX_CxCR_SYNC_ID_0)#defineLL_DMAMUX_SYNC_DMAMUX_CH2(DMAMUX_CxCR_SYNC_ID_4|DMAMUX_CxCR_SYNC_ID_1)#defineLL_DMAMUX_SYNC_DMAMUX_CH3(DMAMUX_CxCR_SYNC_ID_4|DMAMUX_CxCR_SYNC_ID_1|DMAMUX_CxCR_SYNC_ID_0)#defineLL_DMAMUX_SYNC_LPTIM1_OUT(DMAMUX_CxCR_SYNC_ID_4|DMAMUX_CxCR_SYNC_ID_2)#defineLL_DMAMUX_SYNC_LPTIM2_OUT(DMAMUX_CxCR_SYNC_ID_4|DMAMUX_CxCR_SYNC_ID_2|DMAMUX_CxCR_SYNC_ID_0)#defineLL_DMAMUX_SYNC_DSI_TE(DMAMUX_CxCR_SYNC_ID_4|DMAMUX_CxCR_SYNC_ID_2|DMAMUX_CxCR_SYNC_ID_1)#defineLL_DMAMUX_SYNC_DSI_REFRESH_END(DMAMUX_CxCR_SYNC_ID_4|DMAMUX_CxCR_SYNC_ID_2|DMAMUX_CxCR_SYNC_ID_1|DMAMUX_CxCR_SYNC_ID_0)#defineLL_DMAMUX_SYNC_DMA2D_TX_END(DMAMUX_CxCR_SYNC_ID_4|DMAMUX_CxCR_SYNC_ID_3)#defineLL_DMAMUX_SYNC_LTDC_LINE_IT(DMAMUX_CxCR_SYNC_ID_4|DMAMUX_CxCR_SYNC_ID_3|DMAMUX_CxCR_SYNC_ID_0)#defineLL_DMAMUX_REQ_GEN_00x00000000U#defineLL_DMAMUX_REQ_GEN_10x00000001U#defineLL_DMAMUX_REQ_GEN_20x00000002U#defineLL_DMAMUX_REQ_GEN_30x00000003U#defineLL_DMAMUX_REQ_GEN_NO_EVENT0x00000000U#defineLL_DMAMUX_REQ_GEN_POL_RISINGDMAMUX_RGxCR_GPOL_0#defineLL_DMAMUX_REQ_GEN_POL_FALLINGDMAMUX_RGxCR_GPOL_1#defineLL_DMAMUX_REQ_GEN_POL_RISING_FALLING(DMAMUX_RGxCR_GPOL_0|DMAMUX_RGxCR_GPOL_1)#defineLL_DMAMUX_REQ_GEN_EXTI_LINE00x00000000U#defineLL_DMAMUX_REQ_GEN_EXTI_LINE1DMAMUX_RGxCR_SIG_ID_0#defineLL_DMAMUX_REQ_GEN_EXTI_LINE2DMAMUX_RGxCR_SIG_ID_1#defineLL_DMAMUX_REQ_GEN_EXTI_LINE3(DMAMUX_RGxCR_SIG_ID_1|DMAMUX_RGxCR_SIG_ID_0)#defineLL_DMAMUX_REQ_GEN_EXTI_LINE4DMAMUX_RGxCR_SIG_ID_2#defineLL_DMAMUX_REQ_GEN_EXTI_LINE5(DMAMUX_RGxCR_SIG_ID_2|DMAMUX_RGxCR_SIG_ID_0)#defineLL_DMAMUX_REQ_GEN_EXTI_LINE6(DMAMUX_RGxCR_SIG_ID_2|DMAMUX_RGxCR_SIG_ID_1)#defineLL_DMAMUX_REQ_GEN_EXTI_LINE7(DMAMUX_RGxCR_SIG_ID_2|DMAMUX_RGxCR_SIG_ID_1|DMAMUX_RGxCR_SIG_ID_0)#defineLL_DMAMUX_REQ_GEN_EXTI_LINE8DMAMUX_RGxCR_SIG_ID_3#defineLL_DMAMUX_REQ_GEN_EXTI_LINE9(DMAMUX_RGxCR_SIG_ID_3|DMAMUX_RGxCR_SIG_ID_0)#defineLL_DMAMUX_REQ_GEN_EXTI_LINE10(DMAMUX_RGxCR_SIG_ID_3|DMAMUX_RGxCR_SIG_ID_1)#defineLL_DMAMUX_REQ_GEN_EXTI_LINE11(DMAMUX_RGxCR_SIG_ID_3|DMAMUX_RGxCR_SIG_ID_1|DMAMUX_RGxCR_SIG_ID_0)#defineLL_DMAMUX_REQ_GEN_EXTI_LINE12(DMAMUX_RGxCR_SIG_ID_3|DMAMUX_RGxCR_SIG_ID_2)#defineLL_DMAMUX_REQ_GEN_EXTI_LINE13(DMAMUX_RGxCR_SIG_ID_3|DMAMUX_RGxCR_SIG_ID_2|DMAMUX_RGxCR_SIG_ID_0)#defineLL_DMAMUX_REQ_GEN_EXTI_LINE14(DMAMUX_RGxCR_SIG_ID_3|DMAMUX_RGxCR_SIG_ID_2|DMAMUX_RGxCR_SIG_ID_1)#defineLL_DMAMUX_REQ_GEN_EXTI_LINE15(DMAMUX_RGxCR_SIG_ID_3|DMAMUX_RGxCR_SIG_ID_2|DMAMUX_RGxCR_SIG_ID_1|DMAMUX_RGxCR_SIG_ID_0)#defineLL_DMAMUX_REQ_GEN_DMAMUX_CH0DMAMUX_RGxCR_SIG_ID_4#defineLL_DMAMUX_REQ_GEN_DMAMUX_CH1(DMAMUX_RGxCR_SIG_ID_4|DMAMUX_RGxCR_SIG_ID_0)#defineLL_DMAMUX_REQ_GEN_DMAMUX_CH2(DMAMUX_RGxCR_SIG_ID_4|DMAMUX_RGxCR_SIG_ID_1)#defineLL_DMAMUX_REQ_GEN_DMAMUX_CH3(DMAMUX_RGxCR_SIG_ID_4|DMAMUX_RGxCR_SIG_ID_1|DMAMUX_RGxCR_SIG_ID_0)#defineLL_DMAMUX_REQ_GEN_LPTIM1_OUT(DMAMUX_RGxCR_SIG_ID_4|DMAMUX_RGxCR_SIG_ID_2)#defineLL_DMAMUX_REQ_GEN_LPTIM2_OUT(DMAMUX_RGxCR_SIG_ID_4|DMAMUX_RGxCR_SIG_ID_2|DMAMUX_RGxCR_SIG_ID_0)#defineLL_DMAMUX_REQ_GEN_DSI_TE(DMAMUX_RGxCR_SIG_ID_4|DMAMUX_RGxCR_SIG_ID_2|DMAMUX_RGxCR_SIG_ID_1)#defineLL_DMAMUX_REQ_GEN_DSI_REFRESH_END(DMAMUX_RGxCR_SIG_ID_4|DMAMUX_RGxCR_SIG_ID_2|DMAMUX_RGxCR_SIG_ID_1|DMAMUX_RGxCR_SIG_ID_0)#defineLL_DMAMUX_REQ_GEN_DMA2D_TX_END(DMAMUX_RGxCR_SIG_ID_4|DMAMUX_RGxCR_SIG_ID_3)#defineLL_DMAMUX_REQ_GEN_LTDC_LINE_IT(DMAMUX_RGxCR_SIG_ID_4|DMAMUX_RGxCR_SIG_ID_3|DMAMUX_RGxCR_SIG_ID_0)#defineLL_DMAMUX_WriteReg(__INSTANCE__,__REG__,__VALUE__)WRITE_REG(__INSTANCE__->__REG__,(__VALUE__))#defineLL_DMAMUX_ReadReg(__INSTANCE__,__REG__)READ_REG(__INSTANCE__->__REG__)__STATIC_INLINEvoidLL_DMAMUX_SetRequestID(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tChannel,uint32_tRequest){(void)(DMAMUXx);MODIFY_REG((DMAMUX1_Channel0+Channel)->CCR,DMAMUX_CxCR_DMAREQ_ID,Request);}__STATIC_INLINEuint32_tLL_DMAMUX_GetRequestID(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tChannel){(void)(DMAMUXx);return(uint32_t)(READ_BIT((DMAMUX1_Channel0+Channel)->CCR,DMAMUX_CxCR_DMAREQ_ID));}__STATIC_INLINEvoidLL_DMAMUX_SetSyncRequestNb(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tChannel,uint32_tRequestNb){(void)(DMAMUXx);MODIFY_REG((DMAMUX1_Channel0+Channel)->CCR,DMAMUX_CxCR_NBREQ,((RequestNb-1U)<<DMAMUX_CxCR_NBREQ_Pos));}__STATIC_INLINEuint32_tLL_DMAMUX_GetSyncRequestNb(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tChannel){(void)(DMAMUXx);return(uint32_t)(((READ_BIT((DMAMUX1_Channel0+Channel)->CCR,DMAMUX_CxCR_NBREQ))>>DMAMUX_CxCR_NBREQ_Pos)+1U);}__STATIC_INLINEvoidLL_DMAMUX_SetSyncPolarity(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tChannel,uint32_tPolarity){(void)(DMAMUXx);MODIFY_REG((DMAMUX1_Channel0+Channel)->CCR,DMAMUX_CxCR_SPOL,Polarity);}__STATIC_INLINEuint32_tLL_DMAMUX_GetSyncPolarity(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tChannel){(void)(DMAMUXx);return(uint32_t)(READ_BIT((DMAMUX1_Channel0+Channel)->CCR,DMAMUX_CxCR_SPOL));}__STATIC_INLINEvoidLL_DMAMUX_EnableEventGeneration(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tChannel){(void)(DMAMUXx);SET_BIT((DMAMUX1_Channel0+Channel)->CCR,DMAMUX_CxCR_EGE);}__STATIC_INLINEvoidLL_DMAMUX_DisableEventGeneration(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tChannel){(void)(DMAMUXx);CLEAR_BIT((DMAMUX1_Channel0+Channel)->CCR,DMAMUX_CxCR_EGE);}__STATIC_INLINEuint32_tLL_DMAMUX_IsEnabledEventGeneration(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tChannel){(void)(DMAMUXx);return((READ_BIT((DMAMUX1_Channel0+Channel)->CCR,DMAMUX_CxCR_EGE)==(DMAMUX_CxCR_EGE))?1UL:0UL);}__STATIC_INLINEvoidLL_DMAMUX_EnableSync(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tChannel){(void)(DMAMUXx);SET_BIT((DMAMUX1_Channel0+Channel)->CCR,DMAMUX_CxCR_SE);}__STATIC_INLINEvoidLL_DMAMUX_DisableSync(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tChannel){(void)(DMAMUXx);CLEAR_BIT((DMAMUX1_Channel0+Channel)->CCR,DMAMUX_CxCR_SE);}__STATIC_INLINEuint32_tLL_DMAMUX_IsEnabledSync(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tChannel){(void)(DMAMUXx);return((READ_BIT((DMAMUX1_Channel0+Channel)->CCR,DMAMUX_CxCR_SE)==(DMAMUX_CxCR_SE))?1UL:0UL);}__STATIC_INLINEvoidLL_DMAMUX_SetSyncID(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tChannel,uint32_tSyncID){(void)(DMAMUXx);MODIFY_REG((DMAMUX1_Channel0+Channel)->CCR,DMAMUX_CxCR_SYNC_ID,SyncID);}__STATIC_INLINEuint32_tLL_DMAMUX_GetSyncID(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tChannel){(void)(DMAMUXx);return(uint32_t)(READ_BIT((DMAMUX1_Channel0+Channel)->CCR,DMAMUX_CxCR_SYNC_ID));}__STATIC_INLINEvoidLL_DMAMUX_EnableRequestGen(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tRequestGenChannel){(void)(DMAMUXx);SET_BIT(((DMAMUX_RequestGen_TypeDef*)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0+(DMAMUX_RGCR_SIZE*(RequestGenChannel)))))->RGCR,DMAMUX_RGxCR_GE);}__STATIC_INLINEvoidLL_DMAMUX_DisableRequestGen(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tRequestGenChannel){(void)(DMAMUXx);CLEAR_BIT(((DMAMUX_RequestGen_TypeDef*)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0+(DMAMUX_RGCR_SIZE*(RequestGenChannel)))))->RGCR,DMAMUX_RGxCR_GE);}__STATIC_INLINEuint32_tLL_DMAMUX_IsEnabledRequestGen(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tRequestGenChannel){(void)(DMAMUXx);return((READ_BIT(((DMAMUX_RequestGen_TypeDef*)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0+(DMAMUX_RGCR_SIZE*(RequestGenChannel)))))->RGCR,DMAMUX_RGxCR_GE)==(DMAMUX_RGxCR_GE))?1UL:0UL);}__STATIC_INLINEvoidLL_DMAMUX_SetRequestGenPolarity(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tRequestGenChannel,uint32_tPolarity){(void)(DMAMUXx);MODIFY_REG(((DMAMUX_RequestGen_TypeDef*)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0+(DMAMUX_RGCR_SIZE*(RequestGenChannel)))))->RGCR,DMAMUX_RGxCR_GPOL,Polarity);}__STATIC_INLINEuint32_tLL_DMAMUX_GetRequestGenPolarity(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tRequestGenChannel){(void)(DMAMUXx);return(uint32_t)(READ_BIT(((DMAMUX_RequestGen_TypeDef*)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0+(DMAMUX_RGCR_SIZE*(RequestGenChannel)))))->RGCR,DMAMUX_RGxCR_GPOL));}__STATIC_INLINEvoidLL_DMAMUX_SetGenRequestNb(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tRequestGenChannel,uint32_tRequestNb){(void)(DMAMUXx);MODIFY_REG(((DMAMUX_RequestGen_TypeDef*)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0+(DMAMUX_RGCR_SIZE*(RequestGenChannel)))))->RGCR,DMAMUX_RGxCR_GNBREQ,(RequestNb-1U)<<DMAMUX_RGxCR_GNBREQ_Pos);}__STATIC_INLINEuint32_tLL_DMAMUX_GetGenRequestNb(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tRequestGenChannel){(void)(DMAMUXx);return(uint32_t)((READ_BIT(((DMAMUX_RequestGen_TypeDef*)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0+(DMAMUX_RGCR_SIZE*(RequestGenChannel)))))->RGCR,DMAMUX_RGxCR_GNBREQ)>>DMAMUX_RGxCR_GNBREQ_Pos)+1U);}__STATIC_INLINEvoidLL_DMAMUX_SetRequestSignalID(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tRequestGenChannel,uint32_tRequestSignalID){(void)(DMAMUXx);MODIFY_REG(((DMAMUX_RequestGen_TypeDef*)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0+(DMAMUX_RGCR_SIZE*(RequestGenChannel)))))->RGCR,DMAMUX_RGxCR_SIG_ID,RequestSignalID);}__STATIC_INLINEuint32_tLL_DMAMUX_GetRequestSignalID(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tRequestGenChannel){(void)(DMAMUXx);return(uint32_t)(READ_BIT(((DMAMUX_RequestGen_TypeDef*)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0+(DMAMUX_RGCR_SIZE*(RequestGenChannel)))))->RGCR,DMAMUX_RGxCR_SIG_ID));}__STATIC_INLINEuint32_tLL_DMAMUX_IsActiveFlag_SO0(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);return((READ_BIT(DMAMUX1_ChannelStatus->CSR,DMAMUX_CSR_SOF0)==(DMAMUX_CSR_SOF0))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMAMUX_IsActiveFlag_SO1(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);return((READ_BIT(DMAMUX1_ChannelStatus->CSR,DMAMUX_CSR_SOF1)==(DMAMUX_CSR_SOF1))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMAMUX_IsActiveFlag_SO2(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);return((READ_BIT(DMAMUX1_ChannelStatus->CSR,DMAMUX_CSR_SOF2)==(DMAMUX_CSR_SOF2))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMAMUX_IsActiveFlag_SO3(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);return((READ_BIT(DMAMUX1_ChannelStatus->CSR,DMAMUX_CSR_SOF3)==(DMAMUX_CSR_SOF3))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMAMUX_IsActiveFlag_SO4(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);return((READ_BIT(DMAMUX1_ChannelStatus->CSR,DMAMUX_CSR_SOF4)==(DMAMUX_CSR_SOF4))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMAMUX_IsActiveFlag_SO5(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);return((READ_BIT(DMAMUX1_ChannelStatus->CSR,DMAMUX_CSR_SOF5)==(DMAMUX_CSR_SOF5))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMAMUX_IsActiveFlag_SO6(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);return((READ_BIT(DMAMUX1_ChannelStatus->CSR,DMAMUX_CSR_SOF6)==(DMAMUX_CSR_SOF6))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMAMUX_IsActiveFlag_SO7(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);return((READ_BIT(DMAMUX1_ChannelStatus->CSR,DMAMUX_CSR_SOF7)==(DMAMUX_CSR_SOF7))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMAMUX_IsActiveFlag_SO8(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);return((READ_BIT(DMAMUX1_ChannelStatus->CSR,DMAMUX_CSR_SOF8)==(DMAMUX_CSR_SOF8))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMAMUX_IsActiveFlag_SO9(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);return((READ_BIT(DMAMUX1_ChannelStatus->CSR,DMAMUX_CSR_SOF9)==(DMAMUX_CSR_SOF9))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMAMUX_IsActiveFlag_SO10(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);return((READ_BIT(DMAMUX1_ChannelStatus->CSR,DMAMUX_CSR_SOF10)==(DMAMUX_CSR_SOF10))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMAMUX_IsActiveFlag_SO11(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);return((READ_BIT(DMAMUX1_ChannelStatus->CSR,DMAMUX_CSR_SOF11)==(DMAMUX_CSR_SOF11))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMAMUX_IsActiveFlag_SO12(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);return((READ_BIT(DMAMUX1_ChannelStatus->CSR,DMAMUX_CSR_SOF12)==(DMAMUX_CSR_SOF12))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMAMUX_IsActiveFlag_SO13(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);return((READ_BIT(DMAMUX1_ChannelStatus->CSR,DMAMUX_CSR_SOF13)==(DMAMUX_CSR_SOF13))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMAMUX_IsActiveFlag_RGO0(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);return((READ_BIT(DMAMUX1_RequestGenStatus->RGSR,DMAMUX_RGSR_OF0)==(DMAMUX_RGSR_OF0))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMAMUX_IsActiveFlag_RGO1(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);return((READ_BIT(DMAMUX1_RequestGenStatus->RGSR,DMAMUX_RGSR_OF1)==(DMAMUX_RGSR_OF1))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMAMUX_IsActiveFlag_RGO2(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);return((READ_BIT(DMAMUX1_RequestGenStatus->RGSR,DMAMUX_RGSR_OF2)==(DMAMUX_RGSR_OF2))?1UL:0UL);}__STATIC_INLINEuint32_tLL_DMAMUX_IsActiveFlag_RGO3(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);return((READ_BIT(DMAMUX1_RequestGenStatus->RGSR,DMAMUX_RGSR_OF3)==(DMAMUX_RGSR_OF3))?1UL:0UL);}__STATIC_INLINEvoidLL_DMAMUX_ClearFlag_SO0(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);SET_BIT(DMAMUX1_ChannelStatus->CFR,DMAMUX_CFR_CSOF0);}__STATIC_INLINEvoidLL_DMAMUX_ClearFlag_SO1(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);SET_BIT(DMAMUX1_ChannelStatus->CFR,DMAMUX_CFR_CSOF1);}__STATIC_INLINEvoidLL_DMAMUX_ClearFlag_SO2(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);SET_BIT(DMAMUX1_ChannelStatus->CFR,DMAMUX_CFR_CSOF2);}__STATIC_INLINEvoidLL_DMAMUX_ClearFlag_SO3(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);SET_BIT(DMAMUX1_ChannelStatus->CFR,DMAMUX_CFR_CSOF3);}__STATIC_INLINEvoidLL_DMAMUX_ClearFlag_SO4(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);SET_BIT(DMAMUX1_ChannelStatus->CFR,DMAMUX_CFR_CSOF4);}__STATIC_INLINEvoidLL_DMAMUX_ClearFlag_SO5(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);SET_BIT(DMAMUX1_ChannelStatus->CFR,DMAMUX_CFR_CSOF5);}__STATIC_INLINEvoidLL_DMAMUX_ClearFlag_SO6(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);SET_BIT(DMAMUX1_ChannelStatus->CFR,DMAMUX_CFR_CSOF6);}__STATIC_INLINEvoidLL_DMAMUX_ClearFlag_SO7(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);SET_BIT(DMAMUX1_ChannelStatus->CFR,DMAMUX_CFR_CSOF7);}__STATIC_INLINEvoidLL_DMAMUX_ClearFlag_SO8(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);SET_BIT(DMAMUX1_ChannelStatus->CFR,DMAMUX_CFR_CSOF8);}__STATIC_INLINEvoidLL_DMAMUX_ClearFlag_SO9(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);SET_BIT(DMAMUX1_ChannelStatus->CFR,DMAMUX_CFR_CSOF9);}__STATIC_INLINEvoidLL_DMAMUX_ClearFlag_SO10(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);SET_BIT(DMAMUX1_ChannelStatus->CFR,DMAMUX_CFR_CSOF10);}__STATIC_INLINEvoidLL_DMAMUX_ClearFlag_SO11(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);SET_BIT(DMAMUX1_ChannelStatus->CFR,DMAMUX_CFR_CSOF11);}__STATIC_INLINEvoidLL_DMAMUX_ClearFlag_SO12(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);SET_BIT(DMAMUX1_ChannelStatus->CFR,DMAMUX_CFR_CSOF12);}__STATIC_INLINEvoidLL_DMAMUX_ClearFlag_SO13(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);SET_BIT(DMAMUX1_ChannelStatus->CFR,DMAMUX_CFR_CSOF13);}__STATIC_INLINEvoidLL_DMAMUX_ClearFlag_RGO0(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);SET_BIT(DMAMUX1_RequestGenStatus->RGCFR,DMAMUX_RGCFR_COF0);}__STATIC_INLINEvoidLL_DMAMUX_ClearFlag_RGO1(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);SET_BIT(DMAMUX1_RequestGenStatus->RGCFR,DMAMUX_RGCFR_COF1);}__STATIC_INLINEvoidLL_DMAMUX_ClearFlag_RGO2(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);SET_BIT(DMAMUX1_RequestGenStatus->RGCFR,DMAMUX_RGCFR_COF2);}__STATIC_INLINEvoidLL_DMAMUX_ClearFlag_RGO3(DMAMUX_Channel_TypeDef*DMAMUXx){(void)(DMAMUXx);SET_BIT(DMAMUX1_RequestGenStatus->RGCFR,DMAMUX_RGCFR_COF3);}__STATIC_INLINEvoidLL_DMAMUX_EnableIT_SO(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tChannel){(void)(DMAMUXx);SET_BIT((DMAMUX1_Channel0+Channel)->CCR,DMAMUX_CxCR_SOIE);}__STATIC_INLINEvoidLL_DMAMUX_DisableIT_SO(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tChannel){(void)(DMAMUXx);CLEAR_BIT((DMAMUX1_Channel0+Channel)->CCR,DMAMUX_CxCR_SOIE);}__STATIC_INLINEuint32_tLL_DMAMUX_IsEnabledIT_SO(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tChannel){(void)(DMAMUXx);return(((READ_BIT((DMAMUX1_Channel0+Channel)->CCR,DMAMUX_CxCR_SOIE))==(DMAMUX_CxCR_SOIE))?1UL:0UL);}__STATIC_INLINEvoidLL_DMAMUX_EnableIT_RGO(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tRequestGenChannel){(void)(DMAMUXx);SET_BIT((DMAMUX1_RequestGenerator0+RequestGenChannel)->RGCR,DMAMUX_RGxCR_OIE);}__STATIC_INLINEvoidLL_DMAMUX_DisableIT_RGO(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tRequestGenChannel){(void)(DMAMUXx);CLEAR_BIT((DMAMUX1_RequestGenerator0+RequestGenChannel)->RGCR,DMAMUX_RGxCR_OIE);}__STATIC_INLINEuint32_tLL_DMAMUX_IsEnabledIT_RGO(DMAMUX_Channel_TypeDef*DMAMUXx,uint32_tRequestGenChannel){(void)(DMAMUXx);return((READ_BIT((DMAMUX1_RequestGenerator0+RequestGenChannel)->RGCR,DMAMUX_RGxCR_OIE)==(DMAMUX_RGxCR_OIE))?1UL:0UL);}#endif#ifdef__cplusplus}#endif#endif