# [doc = "Register `LR` reader"] pub type R = crate :: R < LrSpec > ; # [doc = "Register `LR` writer"] pub type W = crate :: W < LrSpec > ; # [doc = "Time Compensation Lock\n\nValue on reset: 1"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum Tcl { # [doc = "0: Time compensation register is locked and writes are ignored."] _0 = 0 , # [doc = "1: Time compensation register is not locked and writes complete as normal."] _1 = 1 , } impl From < Tcl > for bool { # [inline (always)] fn from (variant : Tcl) -> Self { variant as u8 != 0 } } # [doc = "Field `TCL` reader - Time Compensation Lock"] pub type TclR = crate :: BitReader < Tcl > ; impl TclR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Tcl { match self . bits { false => Tcl :: _0 , true => Tcl :: _1 , } } # [doc = "Time compensation register is locked and writes are ignored."] # [inline (always)] pub fn is_0 (& self) -> bool { * self == Tcl :: _0 } # [doc = "Time compensation register is not locked and writes complete as normal."] # [inline (always)] pub fn is_1 (& self) -> bool { * self == Tcl :: _1 } } # [doc = "Field `TCL` writer - Time Compensation Lock"] pub type TclW < 'a , REG > = crate :: BitWriter < 'a , REG , Tcl > ; impl < 'a , REG > TclW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "Time compensation register is locked and writes are ignored."] # [inline (always)] pub fn _0 (self) -> & 'a mut crate :: W < REG > { self . variant (Tcl :: _0) } # [doc = "Time compensation register is not locked and writes complete as normal."] # [inline (always)] pub fn _1 (self) -> & 'a mut crate :: W < REG > { self . variant (Tcl :: _1) } } # [doc = "Control Register Lock\n\nValue on reset: 1"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum Crl { # [doc = "0: Control register is locked and writes are ignored."] _0 = 0 , # [doc = "1: Control register is not locked and writes complete as normal."] _1 = 1 , } impl From < Crl > for bool { # [inline (always)] fn from (variant : Crl) -> Self { variant as u8 != 0 } } # [doc = "Field `CRL` reader - Control Register Lock"] pub type CrlR = crate :: BitReader < Crl > ; impl CrlR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Crl { match self . bits { false => Crl :: _0 , true => Crl :: _1 , } } # [doc = "Control register is locked and writes are ignored."] # [inline (always)] pub fn is_0 (& self) -> bool { * self == Crl :: _0 } # [doc = "Control register is not locked and writes complete as normal."] # [inline (always)] pub fn is_1 (& self) -> bool { * self == Crl :: _1 } } # [doc = "Field `CRL` writer - Control Register Lock"] pub type CrlW < 'a , REG > = crate :: BitWriter < 'a , REG , Crl > ; impl < 'a , REG > CrlW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "Control register is locked and writes are ignored."] # [inline (always)] pub fn _0 (self) -> & 'a mut crate :: W < REG > { self . variant (Crl :: _0) } # [doc = "Control register is not locked and writes complete as normal."] # [inline (always)] pub fn _1 (self) -> & 'a mut crate :: W < REG > { self . variant (Crl :: _1) } } # [doc = "Status Register Lock\n\nValue on reset: 1"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum Srl { # [doc = "0: Status register is locked and writes are ignored."] _0 = 0 , # [doc = "1: Status register is not locked and writes complete as normal."] _1 = 1 , } impl From < Srl > for bool { # [inline (always)] fn from (variant : Srl) -> Self { variant as u8 != 0 } } # [doc = "Field `SRL` reader - Status Register Lock"] pub type SrlR = crate :: BitReader < Srl > ; impl SrlR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Srl { match self . bits { false => Srl :: _0 , true => Srl :: _1 , } } # [doc = "Status register is locked and writes are ignored."] # [inline (always)] pub fn is_0 (& self) -> bool { * self == Srl :: _0 } # [doc = "Status register is not locked and writes complete as normal."] # [inline (always)] pub fn is_1 (& self) -> bool { * self == Srl :: _1 } } # [doc = "Field `SRL` writer - Status Register Lock"] pub type SrlW < 'a , REG > = crate :: BitWriter < 'a , REG , Srl > ; impl < 'a , REG > SrlW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "Status register is locked and writes are ignored."] # [inline (always)] pub fn _0 (self) -> & 'a mut crate :: W < REG > { self . variant (Srl :: _0) } # [doc = "Status register is not locked and writes complete as normal."] # [inline (always)] pub fn _1 (self) -> & 'a mut crate :: W < REG > { self . variant (Srl :: _1) } } # [doc = "Lock Register Lock\n\nValue on reset: 1"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum Lrl { # [doc = "0: Lock register is locked and writes are ignored."] _0 = 0 , # [doc = "1: Lock register is not locked and writes complete as normal."] _1 = 1 , } impl From < Lrl > for bool { # [inline (always)] fn from (variant : Lrl) -> Self { variant as u8 != 0 } } # [doc = "Field `LRL` reader - Lock Register Lock"] pub type LrlR = crate :: BitReader < Lrl > ; impl LrlR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Lrl { match self . bits { false => Lrl :: _0 , true => Lrl :: _1 , } } # [doc = "Lock register is locked and writes are ignored."] # [inline (always)] pub fn is_0 (& self) -> bool { * self == Lrl :: _0 } # [doc = "Lock register is not locked and writes complete as normal."] # [inline (always)] pub fn is_1 (& self) -> bool { * self == Lrl :: _1 } } # [doc = "Field `LRL` writer - Lock Register Lock"] pub type LrlW < 'a , REG > = crate :: BitWriter < 'a , REG , Lrl > ; impl < 'a , REG > LrlW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "Lock register is locked and writes are ignored."] # [inline (always)] pub fn _0 (self) -> & 'a mut crate :: W < REG > { self . variant (Lrl :: _0) } # [doc = "Lock register is not locked and writes complete as normal."] # [inline (always)] pub fn _1 (self) -> & 'a mut crate :: W < REG > { self . variant (Lrl :: _1) } } impl R { # [doc = "Bit 3 - Time Compensation Lock"] # [inline (always)] pub fn tcl (& self) -> TclR { TclR :: new (((self . bits >> 3) & 1) != 0) } # [doc = "Bit 4 - Control Register Lock"] # [inline (always)] pub fn crl (& self) -> CrlR { CrlR :: new (((self . bits >> 4) & 1) != 0) } # [doc = "Bit 5 - Status Register Lock"] # [inline (always)] pub fn srl (& self) -> SrlR { SrlR :: new (((self . bits >> 5) & 1) != 0) } # [doc = "Bit 6 - Lock Register Lock"] # [inline (always)] pub fn lrl (& self) -> LrlR { LrlR :: new (((self . bits >> 6) & 1) != 0) } } impl W { # [doc = "Bit 3 - Time Compensation Lock"] # [inline (always)] # [must_use] pub fn tcl (& mut self) -> TclW < LrSpec > { TclW :: new (self , 3) } # [doc = "Bit 4 - Control Register Lock"] # [inline (always)] # [must_use] pub fn crl (& mut self) -> CrlW < LrSpec > { CrlW :: new (self , 4) } # [doc = "Bit 5 - Status Register Lock"] # [inline (always)] # [must_use] pub fn srl (& mut self) -> SrlW < LrSpec > { SrlW :: new (self , 5) } # [doc = "Bit 6 - Lock Register Lock"] # [inline (always)] # [must_use] pub fn lrl (& mut self) -> LrlW < LrSpec > { LrlW :: new (self , 6) } } # [doc = "RTC Lock Register\n\nYou can [`read`](crate::Reg::read) this register and get [`lr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`lr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct LrSpec ; impl crate :: RegisterSpec for LrSpec { type Ux = u32 ; } # [doc = "`read()` method returns [`lr::R`](R) reader structure"] impl crate :: Readable for LrSpec { } # [doc = "`write(|w| ..)` method takes [`lr::W`](W) writer structure"] impl crate :: Writable for LrSpec { type Safety = crate :: Unsafe ; const ZERO_TO_MODIFY_FIELDS_BITMAP : u32 = 0 ; const ONE_TO_MODIFY_FIELDS_BITMAP : u32 = 0 ; } # [doc = "`reset()` method sets LR to value 0xff"] impl crate :: Resettable for LrSpec { const RESET_VALUE : u32 = 0xff ; }