<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/mlindahl15/Documents/GitHub/bugfree-adventure/ISE/mips/testbench_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
            <top_module name="testbench" />
            <top_module name="textio" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="11" />
   <wvobject fp_name="/testbench/pc" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips1/instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">instr[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips1/aluout" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">aluout[31:0]</obj_property>
      <obj_property name="ObjectShortName">aluout[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips1/dp/srca" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">srca[31:0]</obj_property>
      <obj_property name="ObjectShortName">srca[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips1/dp/srcb" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">srcb[31:0]</obj_property>
      <obj_property name="ObjectShortName">srcb[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/dmem1/we" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">we</obj_property>
      <obj_property name="ObjectShortName">we</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/dmem1/io_fib_num" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">io_fib_num[31:0]</obj_property>
      <obj_property name="ObjectShortName">io_fib_num[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/dmem1/io_fib_result" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">io_fib_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">io_fib_result[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/dmem1/a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">a[31:0]</obj_property>
      <obj_property name="ObjectShortName">a[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/dmem1/wd" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">wd[31:0]</obj_property>
      <obj_property name="ObjectShortName">wd[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/dmem1/rd" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rd[31:0]</obj_property>
      <obj_property name="ObjectShortName">rd[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
