

================================================================
== Vitis HLS Report for 'packed_conv_paper'
================================================================
* Date:           Wed Oct 14 14:38:32 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        CONV_LAYER
* Solution:       original (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.129 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17285|    17285| 0.173 ms | 0.173 ms |  17286|  17286|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                    Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- LOOP_2_VITIS_LOOP_90_1_LOOP_3_VITIS_LOOP_98_2  |    17280|    17280|         1|          1|          1|  17280|    yes   |
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|       64|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       56|    -|
|Register             |        -|     -|       41|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|       41|      120|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------+--------------------------+-----------+
    |           Instance          |          Module          | Expression|
    +-----------------------------+--------------------------+-----------+
    |mul_mul_10ns_10ns_20_4_1_U1  |mul_mul_10ns_10ns_20_4_1  |  i0 * i1  |
    +-----------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln1192_fu_135_p2  |     +    |   0|  0|  29|          22|          22|
    |add_ln85_fu_121_p2    |     +    |   0|  0|  22|          15|           1|
    |icmp_ln85_fu_115_p2   |   icmp   |   0|  0|  13|          15|          15|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  64|          52|          38|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |indvar_flatten95_reg_93  |   9|          2|   15|         30|
    |output_r_o               |   9|          2|   20|         40|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  56|         11|   36|         77|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   6|   0|    6|          0|
    |indvar_flatten95_reg_93  |  15|   0|   15|          0|
    |zext_ln85_reg_168        |  20|   0|   22|          2|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  41|   0|   43|          2|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | packed_conv_paper | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | packed_conv_paper | return value |
|ap_start           |  in |    1| ap_ctrl_hs | packed_conv_paper | return value |
|ap_done            | out |    1| ap_ctrl_hs | packed_conv_paper | return value |
|ap_idle            | out |    1| ap_ctrl_hs | packed_conv_paper | return value |
|ap_ready           | out |    1| ap_ctrl_hs | packed_conv_paper | return value |
|input_r            |  in |   10|   ap_none  |      input_r      |    pointer   |
|kernel             |  in |   10|   ap_none  |       kernel      |    pointer   |
|output_r_i         |  in |   20|   ap_ovld  |      output_r     |    pointer   |
|output_r_o         | out |   20|   ap_ovld  |      output_r     |    pointer   |
|output_r_o_ap_vld  | out |    1|   ap_ovld  |      output_r     |    pointer   |
+-------------------+-----+-----+------------+-------------------+--------------+

