{"Source Block": ["hdl/library/common/ad_tdd_control.v@800:822@HdlStmProcess", "    end else begin\n      tdd_tx_rf_en <= tdd_tx_rf_en;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_tx_dp_en <= 1'b0;\n    end else if((tdd_cstate == OFF) || (counter_at_tdd_tx_dp_off_1 == 1'b1) || (counter_at_tdd_tx_dp_off_2 == 1'b1)) begin\n      tdd_tx_dp_en <= 1'b0;\n    end else if((tdd_cstate == ON) && ((counter_at_tdd_tx_dp_on_1 == 1'b1) || (counter_at_tdd_tx_dp_on_2 == 1'b1))) begin\n      tdd_tx_dp_en <= 1'b1;\n    end else if((tdd_cstate == ON) && (tdd_txrx_only_en_s == 1'b1)) begin\n      tdd_tx_dp_en <= tdd_tx_only;\n    end else begin\n      tdd_tx_dp_en <= tdd_tx_dp_en;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_rx_dp_en <= 1'b0;\n    end else if((tdd_cstate == OFF) || (counter_at_tdd_rx_dp_off_1 == 1'b1) || (counter_at_tdd_rx_dp_off_2 == 1'b1)) begin\n"], "Clone Blocks": [["hdl/library/common/ad_tdd_control.v@772:794", "    end else begin\n      tdd_tx_vco_en <= tdd_tx_vco_en;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_rx_rf_en <= 1'b0;\n    end else if((tdd_cstate == OFF) || (counter_at_tdd_rx_off_1 == 1'b1) || (counter_at_tdd_rx_off_2 == 1'b1)) begin\n      tdd_rx_rf_en <= 1'b0;\n    end else if((tdd_cstate == ON) && ((counter_at_tdd_rx_on_1 == 1'b1) || (counter_at_tdd_rx_on_2 == 1'b1))) begin\n      tdd_rx_rf_en <= 1'b1;\n    end else if((tdd_cstate == ON) && (tdd_txrx_only_en_s == 1'b1)) begin\n      tdd_rx_rf_en <= tdd_rx_only;\n    end else begin\n      tdd_rx_rf_en <= tdd_rx_rf_en;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_tx_rf_en <= 1'b0;\n    end else if((tdd_cstate == OFF) || (counter_at_tdd_tx_off_1 == 1'b1) || (counter_at_tdd_tx_off_2 == 1'b1)) begin\n"], ["hdl/library/common/ad_tdd_control.v@744:766", "\n  // output logic\n\n  assign tdd_txrx_only_en_s = tdd_tx_only ^ tdd_rx_only;\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_rx_vco_en <= 1'b0;\n    end else if((tdd_cstate == OFF) || (counter_at_tdd_vco_rx_off_1 == 1'b1) || (counter_at_tdd_vco_rx_off_2 == 1'b1)) begin\n      tdd_rx_vco_en <= 1'b0;\n    end else if((tdd_cstate == ON) && ((counter_at_tdd_vco_rx_on_1 == 1'b1) || (counter_at_tdd_vco_rx_on_2 == 1'b1))) begin\n      tdd_rx_vco_en <= 1'b1;\n    end else if((tdd_cstate == ON) && (tdd_txrx_only_en_s == 1'b1)) begin\n      tdd_rx_vco_en <= tdd_rx_only;\n    end else begin\n      tdd_rx_vco_en <= tdd_rx_vco_en;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_tx_vco_en <= 1'b0;\n    end else if((tdd_cstate == OFF) || (counter_at_tdd_vco_tx_off_1 == 1'b1) || (counter_at_tdd_vco_tx_off_2 == 1'b1)) begin\n"], ["hdl/library/common/ad_tdd_control.v@786:808", "    end else begin\n      tdd_rx_rf_en <= tdd_rx_rf_en;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_tx_rf_en <= 1'b0;\n    end else if((tdd_cstate == OFF) || (counter_at_tdd_tx_off_1 == 1'b1) || (counter_at_tdd_tx_off_2 == 1'b1)) begin\n      tdd_tx_rf_en <= 1'b0;\n    end else if((tdd_cstate == ON) && ((counter_at_tdd_tx_on_1 == 1'b1) || (counter_at_tdd_tx_on_2 == 1'b1))) begin\n      tdd_tx_rf_en <= 1'b1;\n    end else if((tdd_cstate == ON) && (tdd_txrx_only_en_s == 1'b1)) begin\n      tdd_tx_rf_en <= tdd_tx_only;\n    end else begin\n      tdd_tx_rf_en <= tdd_tx_rf_en;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_tx_dp_en <= 1'b0;\n    end else if((tdd_cstate == OFF) || (counter_at_tdd_tx_dp_off_1 == 1'b1) || (counter_at_tdd_tx_dp_off_2 == 1'b1)) begin\n"], ["hdl/library/common/ad_tdd_control.v@758:780", "    end else begin\n      tdd_rx_vco_en <= tdd_rx_vco_en;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_tx_vco_en <= 1'b0;\n    end else if((tdd_cstate == OFF) || (counter_at_tdd_vco_tx_off_1 == 1'b1) || (counter_at_tdd_vco_tx_off_2 == 1'b1)) begin\n      tdd_tx_vco_en <= 1'b0;\n    end else if((tdd_cstate == ON) && ((counter_at_tdd_vco_tx_on_1 == 1'b1) || (counter_at_tdd_vco_tx_on_2 == 1'b1))) begin\n      tdd_tx_vco_en <= 1'b1;\n    end else if((tdd_cstate == ON) && (tdd_txrx_only_en_s == 1'b1)) begin\n      tdd_tx_vco_en <= tdd_tx_only;\n    end else begin\n      tdd_tx_vco_en <= tdd_tx_vco_en;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_rx_rf_en <= 1'b0;\n    end else if((tdd_cstate == OFF) || (counter_at_tdd_rx_off_1 == 1'b1) || (counter_at_tdd_rx_off_2 == 1'b1)) begin\n"]], "Diff Content": {"Delete": [[812, "    end else if((tdd_cstate == ON) && (tdd_txrx_only_en_s == 1'b1)) begin\n"], [813, "      tdd_tx_dp_en <= tdd_tx_only;\n"]], "Add": [[813, "    end else if((tdd_cstate == ON) && (tdd_rx_only == 1'b1)) begin\n"], [813, "      tdd_tx_dp_en <= 1'b0;\n"]]}}