

================================================================
== Vitis HLS Report for 'generic_tanh_double_s'
================================================================
* Date:           Thu Jan  9 17:24:04 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.536 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      120|      120|  1.200 us|  1.200 us|   10|   10|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_exp_generic_double_s_fu_89  |exp_generic_double_s  |       28|       28|  0.280 us|  0.280 us|    1|    1|      yes|
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    622|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        5|   32|    4324|   4554|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    227|    -|
|Register         |        -|    -|    2481|    288|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|   32|    6805|   5691|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   14|       6|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |dadddsub_64ns_64ns_64_7_full_dsp_1_U15  |dadddsub_64ns_64ns_64_7_full_dsp_1  |        0|   3|   630|  1141|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U18         |dcmp_64ns_64ns_1_2_no_dsp_1         |        0|   0|     0|     0|    0|
    |ddiv_64ns_64ns_64_59_no_dsp_1_U17       |ddiv_64ns_64ns_64_59_no_dsp_1       |        0|   0|     0|     0|    0|
    |grp_exp_generic_double_s_fu_89          |exp_generic_double_s                |        5|  29|  3694|  3413|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                   |                                    |        5|  32|  4324|  4554|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |and_ln10_1_fu_293_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln10_fu_287_p2                       |       and|   0|  0|   2|           1|           1|
    |and_ln46_fu_197_p2                       |       and|   0|  0|   2|           1|           1|
    |and_ln9_1_fu_269_p2                      |       and|   0|  0|   2|           1|           1|
    |and_ln9_fu_263_p2                        |       and|   0|  0|   2|           1|           1|
    |ap_condition_350                         |       and|   0|  0|   2|           1|           1|
    |ap_condition_627                         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op184_call_state11_state10  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred122_state113            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred136_state113            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred396_state47             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred466_state114            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred636_state55             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred641_state55             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred786_state40             |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_281_p2                      |      icmp|   0|  0|  12|          11|          10|
    |icmp_ln36_fu_173_p2                      |      icmp|   0|  0|  12|          11|           2|
    |icmp_ln38_fu_203_p2                      |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln45_fu_179_p2                      |      icmp|   0|  0|  12|          11|          10|
    |icmp_ln46_1_fu_191_p2                    |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln46_fu_185_p2                      |      icmp|   0|  0|  12|          11|          10|
    |icmp_ln54_fu_209_p2                      |      icmp|   0|  0|  12|          11|          10|
    |icmp_ln9_1_fu_257_p2                     |      icmp|   0|  0|  12|          11|           1|
    |icmp_ln9_fu_251_p2                       |      icmp|   0|  0|  12|          11|          10|
    |or_ln55_fu_214_p2                        |        or|   0|  0|  65|          64|          65|
    |ap_return                                |    select|   0|  0|  64|           1|          64|
    |select_ln38_fu_314_p3                    |    select|   0|  0|  63|           1|          63|
    |x_3_fu_224_p3                            |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0                            |       xor|   0|  0|   2|           1|           2|
    |xor_ln10_fu_275_p2                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_fu_303_p2                       |       xor|   0|  0|  65|          64|          65|
    |xor_ln83_fu_325_p2                       |       xor|   0|  0|  65|          64|          65|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0| 622|         393|         460|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter12                |   9|          2|    1|          2|
    |ap_phi_mux_resultf_3_phi_fu_76_p10      |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter11_resultf_3_reg_72  |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter12_resultf_3_reg_72  |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter1_expx_reg_60        |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter1_resultf_3_reg_72   |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter4_expx_reg_60        |   9|          2|   64|        128|
    |grp_fu_100_opcode                       |  14|          3|    2|          6|
    |grp_fu_100_p0                           |  37|          7|   64|        448|
    |grp_fu_100_p1                           |  31|          6|   64|        384|
    |grp_fu_113_p0                           |  14|          3|   64|        192|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 227|         46|  581|       1813|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |abst_in_reg_357                              |  63|   0|   64|          1|
    |add2_reg_441                                 |  64|   0|   64|          0|
    |add_reg_396                                  |  64|   0|   64|          0|
    |and_ln10_1_reg_422                           |   1|   0|    1|          0|
    |and_ln46_reg_373                             |   1|   0|    1|          0|
    |and_ln9_1_reg_418                            |   1|   0|    1|          0|
    |ap_CS_fsm                                    |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_resultf_3_reg_72       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_predicate_pred122_state113                |   1|   0|    1|          0|
    |ap_predicate_pred136_state113                |   1|   0|    1|          0|
    |ap_predicate_pred396_state47                 |   1|   0|    1|          0|
    |ap_predicate_pred466_state114                |   1|   0|    1|          0|
    |ap_predicate_pred636_state55                 |   1|   0|    1|          0|
    |ap_predicate_pred641_state55                 |   1|   0|    1|          0|
    |ap_predicate_pred786_state40                 |   1|   0|    1|          0|
    |din_exp_reg_347                              |  11|   0|   11|          0|
    |din_sign_reg_342                             |   1|   0|    1|          0|
    |expx_reg_60                                  |  64|   0|   64|          0|
    |grp_exp_generic_double_s_fu_89_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln36_reg_365                            |   1|   0|    1|          0|
    |icmp_ln38_reg_377                            |   1|   0|    1|          0|
    |icmp_ln45_reg_369                            |   1|   0|    1|          0|
    |icmp_ln54_reg_386                            |   1|   0|    1|          0|
    |reg_123                                      |  64|   0|   64|          0|
    |resultf_2_reg_451                            |  64|   0|   64|          0|
    |resultf_reg_426                              |  64|   0|   64|          0|
    |sub_i_reg_436                                |  64|   0|   64|          0|
    |t_reg_352                                    |  63|   0|   64|          1|
    |tmp_2_reg_382                                |   1|   0|    1|          0|
    |tmp_4_reg_431                                |  64|   0|   64|          0|
    |x_1_reg_406                                  |  64|   0|   64|          0|
    |x_3_reg_411                                  |  64|   0|   64|          0|
    |x_reg_401                                    |  64|   0|   64|          0|
    |and_ln10_1_reg_422                           |  64|  32|    1|          0|
    |and_ln46_reg_373                             |  64|  32|    1|          0|
    |and_ln9_1_reg_418                            |  64|  32|    1|          0|
    |din_sign_reg_342                             |  64|  32|    1|          0|
    |icmp_ln36_reg_365                            |  64|  32|    1|          0|
    |icmp_ln38_reg_377                            |  64|  32|    1|          0|
    |icmp_ln45_reg_369                            |  64|  32|    1|          0|
    |icmp_ln54_reg_386                            |  64|  32|    1|          0|
    |tmp_2_reg_382                                |  64|  32|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |2481| 288| 1916|          2|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_return            |  out|   64|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|grp_fu_1279_p_din0   |  out|   64|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|grp_fu_1279_p_din1   |  out|   64|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|grp_fu_1279_p_dout0  |   in|   64|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|grp_fu_1279_p_ce     |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|t_in                 |   in|   64|     ap_none|                  t_in|        scalar|
+---------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 121


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 121
* Pipeline : 1
  Pipeline-0 : II = 10, D = 121, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.53>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%t_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %t_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28]   --->   Operation 122 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%data = bitcast i64 %t_in_read" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:32]   --->   Operation 123 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%din_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:460->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:32]   --->   Operation 124 'bitselect' 'din_sign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%din_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:32]   --->   Operation 125 'partselect' 'din_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%din_sig = trunc i64 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:462->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:32]   --->   Operation 126 'trunc' 'din_sig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln479 = trunc i64 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:33]   --->   Operation 127 'trunc' 'trunc_ln479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln479" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:33]   --->   Operation 128 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%abst_in = bitcast i64 %t" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:33]   --->   Operation 129 'bitcast' 'abst_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (1.63ns)   --->   "%icmp_ln36 = icmp_eq  i11 %din_exp, i11 2047" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:36]   --->   Operation 130 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %if.else5, void %if.then" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:36]   --->   Operation 131 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (1.63ns)   --->   "%icmp_ln45 = icmp_ult  i11 %din_exp, i11 968" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:45]   --->   Operation 132 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln36)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %lor.lhs.false, void %if.then12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:45]   --->   Operation 133 'br' 'br_ln45' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.63ns)   --->   "%icmp_ln46 = icmp_eq  i11 %din_exp, i11 968" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:46]   --->   Operation 134 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln36 & !icmp_ln45)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (3.21ns)   --->   "%icmp_ln46_1 = icmp_eq  i52 %din_sig, i52 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:46]   --->   Operation 135 'icmp' 'icmp_ln46_1' <Predicate = (!icmp_ln36 & !icmp_ln45)> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.97ns)   --->   "%and_ln46 = and i1 %icmp_ln46, i1 %icmp_ln46_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:46]   --->   Operation 136 'and' 'and_ln46' <Predicate = (!icmp_ln36 & !icmp_ln45)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %and_ln46, void %if.else13, void %if.then12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:46]   --->   Operation 137 'br' 'br_ln46' <Predicate = (!icmp_ln36 & !icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 138 [2/2] (5.46ns)   --->   "%tmp_2 = fcmp_olt  i64 %abst_in, i64 22" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:51]   --->   Operation 138 'dcmp' 'tmp_2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [7/7] (8.53ns)   --->   "%add = dadd i64 %abst_in, i64 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 139 'dadd' 'add' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 8.53> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (3.21ns)   --->   "%icmp_ln38 = icmp_ne  i52 %din_sig, i52 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:38]   --->   Operation 140 'icmp' 'icmp_ln38' <Predicate = (icmp_ln36)> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.53>
ST_2 : Operation 141 [1/2] (5.46ns)   --->   "%tmp_2 = fcmp_olt  i64 %abst_in, i64 22" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:51]   --->   Operation 141 'dcmp' 'tmp_2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (1.63ns)   --->   "%icmp_ln54 = icmp_ult  i11 %din_exp, i11 1023" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:54]   --->   Operation 142 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln55 = or i64 %t, i64 9223372036854775808" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55]   --->   Operation 143 'or' 'or_ln55' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i64 %or_ln55" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55]   --->   Operation 144 'bitcast' 'bitcast_ln55' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 145 [7/7] (8.53ns)   --->   "%x = dsub i64 %bitcast_ln55, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55]   --->   Operation 145 'dsub' 'x' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 8.53> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [6/7] (7.29ns)   --->   "%add = dadd i64 %abst_in, i64 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 146 'dadd' 'add' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.53>
ST_3 : Operation 147 [1/1] (1.94ns)   --->   "%br_ln51 = br i1 %tmp_2, void %if.end38, void %if.then14" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:51]   --->   Operation 147 'br' 'br_ln51' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46)> <Delay = 1.94>
ST_3 : Operation 148 [6/7] (7.29ns)   --->   "%x = dsub i64 %bitcast_ln55, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55]   --->   Operation 148 'dsub' 'x' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [7/7] (8.53ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:58]   --->   Operation 149 'dadd' 'x_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 8.53> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [5/7] (7.29ns)   --->   "%add = dadd i64 %abst_in, i64 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 150 'dadd' 'add' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 151 [5/7] (7.29ns)   --->   "%x = dsub i64 %bitcast_ln55, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55]   --->   Operation 151 'dsub' 'x' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [6/7] (7.29ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:58]   --->   Operation 152 'dadd' 'x_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [4/7] (7.29ns)   --->   "%add = dadd i64 %abst_in, i64 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 153 'dadd' 'add' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 154 [4/7] (7.29ns)   --->   "%x = dsub i64 %bitcast_ln55, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55]   --->   Operation 154 'dsub' 'x' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [5/7] (7.29ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:58]   --->   Operation 155 'dadd' 'x_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [3/7] (7.29ns)   --->   "%add = dadd i64 %abst_in, i64 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 156 'dadd' 'add' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 157 [3/7] (7.29ns)   --->   "%x = dsub i64 %bitcast_ln55, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55]   --->   Operation 157 'dsub' 'x' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [4/7] (7.29ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:58]   --->   Operation 158 'dadd' 'x_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [2/7] (7.29ns)   --->   "%add = dadd i64 %abst_in, i64 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 159 'dadd' 'add' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 160 [2/7] (7.29ns)   --->   "%x = dsub i64 %bitcast_ln55, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55]   --->   Operation 160 'dsub' 'x' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [3/7] (7.29ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:58]   --->   Operation 161 'dadd' 'x_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/7] (7.29ns)   --->   "%add = dadd i64 %abst_in, i64 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 162 'dadd' 'add' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 163 [1/7] (7.29ns)   --->   "%x = dsub i64 %bitcast_ln55, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55]   --->   Operation 163 'dsub' 'x' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [2/7] (7.29ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:58]   --->   Operation 164 'dadd' 'x_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [7/7] (6.71ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 165 'dmul' 'resultf' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 166 [1/7] (7.29ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:58]   --->   Operation 166 'dadd' 'x_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [6/7] (6.71ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 167 'dmul' 'resultf' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.71>
ST_10 : Operation 168 [1/1] (1.48ns)   --->   "%x_3 = select i1 %icmp_ln54, i64 %x, i64 %x_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:54]   --->   Operation 168 'select' 'x_3' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%data_1 = bitcast i64 %x_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:8->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 169 'bitcast' 'data_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1, i32 63" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:460->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:8->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 170 'bitselect' 'xs_sign' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%xs_exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_1, i32 52, i32 62" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:8->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 171 'partselect' 'xs_exp_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (1.63ns)   --->   "%icmp_ln9 = icmp_ult  i11 %xs_exp_1, i11 996" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:9->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 172 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (1.63ns)   --->   "%icmp_ln9_1 = icmp_ne  i11 %xs_exp_1, i11 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:9->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 173 'icmp' 'icmp_ln9_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node and_ln9_1)   --->   "%and_ln9 = and i1 %icmp_ln9, i1 %icmp_ln9_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:9->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 174 'and' 'and_ln9' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln9_1 = and i1 %and_ln9, i1 %xs_sign" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:9->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 175 'and' 'and_ln9_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (1.58ns)   --->   "%br_ln9 = br i1 %and_ln9_1, void %if.end.i, void %_ZN11exp_reduce_5expm1Ed.exit" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:9->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 176 'br' 'br_ln9' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 1.58>
ST_10 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node and_ln10_1)   --->   "%xor_ln10 = xor i1 %xs_sign, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:10->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 177 'xor' 'xor_ln10' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (1.63ns)   --->   "%icmp_ln10 = icmp_ult  i11 %xs_exp_1, i11 997" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:10->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 178 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln10_1)   --->   "%and_ln10 = and i1 %icmp_ln9_1, i1 %xor_ln10" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:10->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 179 'and' 'and_ln10' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln10_1 = and i1 %and_ln10, i1 %icmp_ln10" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:10->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 180 'and' 'and_ln10_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (1.58ns)   --->   "%br_ln10 = br i1 %and_ln10_1, void %if.end15.i, void %_ZN11exp_reduce_5expm1Ed.exit" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:10->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 181 'br' 'br_ln10' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1)> <Delay = 1.58>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln54, void %if.else28, void %if.then25" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:63]   --->   Operation 182 'br' 'br_ln63' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00>
ST_10 : Operation 183 [5/7] (6.71ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 183 'dmul' 'resultf' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.71>
ST_11 : Operation 184 [29/29] (4.18ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 184 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 4.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 185 [4/7] (6.71ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 185 'dmul' 'resultf' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.13>
ST_12 : Operation 186 [28/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 186 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 187 [3/7] (6.71ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 187 'dmul' 'resultf' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.13>
ST_13 : Operation 188 [27/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 188 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 189 [2/7] (6.71ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 189 'dmul' 'resultf' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.13>
ST_14 : Operation 190 [26/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 190 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 191 [1/7] (6.71ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 191 'dmul' 'resultf' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.13>
ST_15 : Operation 192 [25/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 192 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 193 [1/1] (1.94ns)   --->   "%br_ln50 = br void %if.end38" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:50]   --->   Operation 193 'br' 'br_ln50' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 1.94>

State 16 <SV = 15> <Delay = 7.13>
ST_16 : Operation 194 [24/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 194 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 7.13>
ST_17 : Operation 195 [23/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 195 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.13>
ST_18 : Operation 196 [22/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 196 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.13>
ST_19 : Operation 197 [21/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 197 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 7.13>
ST_20 : Operation 198 [20/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 198 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.13>
ST_21 : Operation 199 [19/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 199 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.13>
ST_22 : Operation 200 [18/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 200 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.13>
ST_23 : Operation 201 [17/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 201 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.13>
ST_24 : Operation 202 [16/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 202 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.13>
ST_25 : Operation 203 [15/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 203 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.13>
ST_26 : Operation 204 [14/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 204 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.13>
ST_27 : Operation 205 [13/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 205 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.13>
ST_28 : Operation 206 [12/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 206 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.13>
ST_29 : Operation 207 [11/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 207 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 7.13>
ST_30 : Operation 208 [10/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 208 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 7.13>
ST_31 : Operation 209 [9/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 209 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 7.13>
ST_32 : Operation 210 [8/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 210 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 7.13>
ST_33 : Operation 211 [7/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 211 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.13>
ST_34 : Operation 212 [6/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 212 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 7.13>
ST_35 : Operation 213 [5/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 213 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 7.13>
ST_36 : Operation 214 [4/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 214 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.13>
ST_37 : Operation 215 [3/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 215 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 7.13>
ST_38 : Operation 216 [2/29] (7.13ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 216 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 5.42>
ST_39 : Operation 217 [1/29] (5.42ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 217 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 5.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 8.53>
ST_40 : Operation 218 [7/7] (8.53ns)   --->   "%sub_i = dadd i64 %tmp_4, i64 -1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 218 'dadd' 'sub_i' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 8.53> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.29>
ST_41 : Operation 219 [6/7] (7.29ns)   --->   "%sub_i = dadd i64 %tmp_4, i64 -1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 219 'dadd' 'sub_i' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.29>
ST_42 : Operation 220 [5/7] (7.29ns)   --->   "%sub_i = dadd i64 %tmp_4, i64 -1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 220 'dadd' 'sub_i' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.29>
ST_43 : Operation 221 [4/7] (7.29ns)   --->   "%sub_i = dadd i64 %tmp_4, i64 -1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 221 'dadd' 'sub_i' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.29>
ST_44 : Operation 222 [3/7] (7.29ns)   --->   "%sub_i = dadd i64 %tmp_4, i64 -1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 222 'dadd' 'sub_i' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.29>
ST_45 : Operation 223 [2/7] (7.29ns)   --->   "%sub_i = dadd i64 %tmp_4, i64 -1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 223 'dadd' 'sub_i' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.29>
ST_46 : Operation 224 [1/7] (7.29ns)   --->   "%sub_i = dadd i64 %tmp_4, i64 -1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 224 'dadd' 'sub_i' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.58>
ST_47 : Operation 225 [1/1] (1.58ns)   --->   "%br_ln11 = br void %_ZN11exp_reduce_5expm1Ed.exit" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 225 'br' 'br_ln11' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 1.58>

State 48 <SV = 47> <Delay = 8.53>
ST_48 : Operation 226 [1/1] (0.00ns)   --->   "%expx = phi i64 %sub_i, void %if.end15.i, i64 %x_3, void %if.then14, i64 %x_3, void %if.end.i"   --->   Operation 226 'phi' 'expx' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00>
ST_48 : Operation 227 [7/7] (8.53ns)   --->   "%add2 = dadd i64 %expx, i64 2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 227 'dadd' 'add2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 8.53> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.29>
ST_49 : Operation 228 [6/7] (7.29ns)   --->   "%add2 = dadd i64 %expx, i64 2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 228 'dadd' 'add2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.29>
ST_50 : Operation 229 [5/7] (7.29ns)   --->   "%add2 = dadd i64 %expx, i64 2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 229 'dadd' 'add2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.29>
ST_51 : Operation 230 [4/7] (7.29ns)   --->   "%add2 = dadd i64 %expx, i64 2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 230 'dadd' 'add2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.29>
ST_52 : Operation 231 [3/7] (7.29ns)   --->   "%add2 = dadd i64 %expx, i64 2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 231 'dadd' 'add2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.29>
ST_53 : Operation 232 [2/7] (7.29ns)   --->   "%add2 = dadd i64 %expx, i64 2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 232 'dadd' 'add2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.29>
ST_54 : Operation 233 [1/7] (7.29ns)   --->   "%add2 = dadd i64 %expx, i64 2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 233 'dadd' 'add2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.54>
ST_55 : Operation 234 [59/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 234 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 235 [1/1] (0.00ns)   --->   "%bitcast_ln66 = bitcast i64 %expx" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 235 'bitcast' 'bitcast_ln66' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 0.00>
ST_55 : Operation 236 [1/1] (0.99ns)   --->   "%xor_ln66 = xor i64 %bitcast_ln66, i64 9223372036854775808" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 236 'xor' 'xor_ln66' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 237 [1/1] (0.00ns)   --->   "%bitcast_ln66_1 = bitcast i64 %xor_ln66" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 237 'bitcast' 'bitcast_ln66_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 0.00>
ST_55 : Operation 238 [59/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 238 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.55>
ST_56 : Operation 239 [58/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 239 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 240 [58/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 240 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.55>
ST_57 : Operation 241 [57/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 241 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 242 [57/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 242 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.55>
ST_58 : Operation 243 [56/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 243 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 244 [56/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 244 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.55>
ST_59 : Operation 245 [55/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 245 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 246 [55/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 246 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.55>
ST_60 : Operation 247 [54/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 247 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 248 [54/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 248 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.55>
ST_61 : Operation 249 [53/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 249 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 250 [53/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 250 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.55>
ST_62 : Operation 251 [52/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 251 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 252 [52/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 252 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.55>
ST_63 : Operation 253 [51/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 253 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 254 [51/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 254 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.55>
ST_64 : Operation 255 [50/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 255 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 256 [50/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 256 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.55>
ST_65 : Operation 257 [49/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 257 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 258 [49/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 258 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.55>
ST_66 : Operation 259 [48/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 259 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 260 [48/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 260 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.55>
ST_67 : Operation 261 [47/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 261 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 262 [47/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 262 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.55>
ST_68 : Operation 263 [46/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 263 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 264 [46/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 264 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.55>
ST_69 : Operation 265 [45/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 265 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 266 [45/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 266 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 4.55>
ST_70 : Operation 267 [44/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 267 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 268 [44/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 268 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 4.55>
ST_71 : Operation 269 [43/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 269 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 270 [43/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 270 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 4.55>
ST_72 : Operation 271 [42/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 271 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 272 [42/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 272 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 4.55>
ST_73 : Operation 273 [41/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 273 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 274 [41/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 274 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 4.55>
ST_74 : Operation 275 [40/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 275 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 276 [40/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 276 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 4.55>
ST_75 : Operation 277 [39/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 277 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 278 [39/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 278 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 4.55>
ST_76 : Operation 279 [38/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 279 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 280 [38/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 280 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 4.55>
ST_77 : Operation 281 [37/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 281 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 282 [37/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 282 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 4.55>
ST_78 : Operation 283 [36/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 283 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 284 [36/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 284 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 4.55>
ST_79 : Operation 285 [35/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 285 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 286 [35/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 286 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 4.55>
ST_80 : Operation 287 [34/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 287 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 288 [34/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 288 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 4.55>
ST_81 : Operation 289 [33/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 289 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 290 [33/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 290 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 4.55>
ST_82 : Operation 291 [32/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 291 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 292 [32/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 292 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 4.55>
ST_83 : Operation 293 [31/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 293 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 294 [31/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 294 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 4.55>
ST_84 : Operation 295 [30/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 295 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 296 [30/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 296 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 4.55>
ST_85 : Operation 297 [29/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 297 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 298 [29/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 298 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 4.55>
ST_86 : Operation 299 [28/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 299 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 300 [28/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 300 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 4.55>
ST_87 : Operation 301 [27/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 301 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 302 [27/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 302 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 4.55>
ST_88 : Operation 303 [26/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 303 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 304 [26/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 304 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 4.55>
ST_89 : Operation 305 [25/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 305 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 306 [25/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 306 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 4.55>
ST_90 : Operation 307 [24/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 307 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 308 [24/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 308 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 4.55>
ST_91 : Operation 309 [23/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 309 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 310 [23/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 310 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 4.55>
ST_92 : Operation 311 [22/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 311 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 312 [22/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 312 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 4.55>
ST_93 : Operation 313 [21/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 313 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 314 [21/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 314 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 4.55>
ST_94 : Operation 315 [20/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 315 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 316 [20/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 316 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 4.55>
ST_95 : Operation 317 [19/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 317 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 318 [19/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 318 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 4.55>
ST_96 : Operation 319 [18/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 319 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 320 [18/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 320 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 4.55>
ST_97 : Operation 321 [17/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 321 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 322 [17/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 322 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 4.55>
ST_98 : Operation 323 [16/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 323 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 324 [16/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 324 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 4.55>
ST_99 : Operation 325 [15/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 325 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 326 [15/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 326 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 4.55>
ST_100 : Operation 327 [14/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 327 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 328 [14/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 328 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 4.55>
ST_101 : Operation 329 [13/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 329 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 330 [13/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 330 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 4.55>
ST_102 : Operation 331 [12/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 331 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 332 [12/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 332 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 4.55>
ST_103 : Operation 333 [11/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 333 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 334 [11/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 334 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 4.55>
ST_104 : Operation 335 [10/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 335 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 336 [10/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 336 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 4.55>
ST_105 : Operation 337 [9/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 337 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 338 [9/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 338 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 4.55>
ST_106 : Operation 339 [8/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 339 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 340 [8/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 340 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 4.55>
ST_107 : Operation 341 [7/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 341 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 342 [7/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 342 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 4.55>
ST_108 : Operation 343 [6/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 343 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 344 [6/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 344 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 4.55>
ST_109 : Operation 345 [5/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 345 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 346 [5/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 346 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 4.55>
ST_110 : Operation 347 [4/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 347 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 348 [4/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 348 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 4.55>
ST_111 : Operation 349 [3/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 349 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 350 [3/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 350 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 4.55>
ST_112 : Operation 351 [2/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 351 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 352 [2/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 352 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 6.49>
ST_113 : Operation 353 [1/59] (4.55ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 353 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 354 [1/59] (4.55ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 354 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 355 [1/1] (1.94ns)   --->   "%br_ln67 = br void %if.end38" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:67]   --->   Operation 355 'br' 'br_ln67' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 1.94>

State 114 <SV = 113> <Delay = 8.53>
ST_114 : Operation 356 [7/7] (8.53ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 356 'dsub' 'resultf_2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 8.53> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.29>
ST_115 : Operation 357 [6/7] (7.29ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 357 'dsub' 'resultf_2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.29>
ST_116 : Operation 358 [5/7] (7.29ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 358 'dsub' 'resultf_2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.29>
ST_117 : Operation 359 [4/7] (7.29ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 359 'dsub' 'resultf_2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.29>
ST_118 : Operation 360 [3/7] (7.29ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 360 'dsub' 'resultf_2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.29>
ST_119 : Operation 361 [2/7] (7.29ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 361 'dsub' 'resultf_2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.29>
ST_120 : Operation 362 [1/7] (7.29ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 362 'dsub' 'resultf_2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 363 [1/1] (1.48ns)   --->   "%select_ln38 = select i1 %icmp_ln38, i64 nan, i64 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:38]   --->   Operation 363 'select' 'select_ln38' <Predicate = (icmp_ln36)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 364 [1/1] (1.94ns)   --->   "%br_ln38 = br void %if.end38" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:38]   --->   Operation 364 'br' 'br_ln38' <Predicate = (icmp_ln36)> <Delay = 1.94>

State 121 <SV = 120> <Delay = 3.42>
ST_121 : Operation 365 [1/1] (1.94ns)   --->   "%br_ln0 = br void %if.end38"   --->   Operation 365 'br' 'br_ln0' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 1.94>
ST_121 : Operation 366 [1/1] (0.00ns)   --->   "%resultf_3 = phi i64 %resultf, void %if.then12, i64 %resultf_1, void %if.then25, i64 %resultf_2, void %if.else28, i64 %select_ln38, void %if.then, i64 1, void %if.else13"   --->   Operation 366 'phi' 'resultf_3' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node select_ln79)   --->   "%bitcast_ln83 = bitcast i64 %resultf_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:83]   --->   Operation 367 'bitcast' 'bitcast_ln83' <Predicate = (din_sign)> <Delay = 0.00>
ST_121 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln79)   --->   "%xor_ln83 = xor i64 %bitcast_ln83, i64 9223372036854775808" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:83]   --->   Operation 368 'xor' 'xor_ln83' <Predicate = (din_sign)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln79)   --->   "%bitcast_ln83_1 = bitcast i64 %xor_ln83" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:83]   --->   Operation 369 'bitcast' 'bitcast_ln83_1' <Predicate = (din_sign)> <Delay = 0.00>
ST_121 : Operation 370 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln79 = select i1 %din_sign, i64 %bitcast_ln83_1, i64 %resultf_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:79]   --->   Operation 370 'select' 'select_ln79' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 371 [1/1] (0.00ns)   --->   "%ret_ln85 = ret i64 %select_ln79" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:85]   --->   Operation 371 'ret' 'ret_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_in_read      (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data           (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
din_sign       (bitselect     ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
din_exp        (partselect    ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
din_sig        (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln479    (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
t              (bitconcatenate) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
abst_in        (bitcast       ) [ 01111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln36      (icmp          ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln36        (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln45      (icmp          ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln45        (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln46      (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln46_1    (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln46       (and           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln46        (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln38      (icmp          ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_2          (dcmp          ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln54      (icmp          ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
or_ln55        (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln55   (bitcast       ) [ 00011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln51        (br            ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add            (dadd          ) [ 01111000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x              (dsub          ) [ 00000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_1            (dadd          ) [ 00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_3            (select        ) [ 01111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
data_1         (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sign        (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp_1       (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln9       (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln9_1     (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln9        (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln9_1      (and           ) [ 01111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln9         (br            ) [ 01111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln10       (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln10      (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln10       (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln10_1     (and           ) [ 01111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln10        (br            ) [ 01111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln63        (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
resultf        (dmul          ) [ 01111111111000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln50        (br            ) [ 01111111111000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_4          (call          ) [ 01111110001000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_i          (dadd          ) [ 00000001101000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln11        (br            ) [ 00000001101000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000]
expx           (phi           ) [ 01111100111000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000]
add2           (dadd          ) [ 01111111111000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111100000000]
bitcast_ln66   (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln66       (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln66_1 (bitcast       ) [ 01111111111000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111100000000]
div            (ddiv          ) [ 00001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110]
resultf_1      (ddiv          ) [ 01011111111000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111]
br_ln67        (br            ) [ 01011111111000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111]
resultf_2      (dsub          ) [ 01010100001000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000011]
select_ln38    (select        ) [ 01010100001000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000011]
br_ln38        (br            ) [ 01010100001000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000011]
br_ln0         (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
resultf_3      (phi           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
bitcast_ln83   (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln83       (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln83_1 (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln79    (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln85       (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_generic<double>"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="t_in_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="60" class="1005" name="expx_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="1"/>
<pin id="62" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="expx (phireg) "/>
</bind>
</comp>

<comp id="63" class="1004" name="expx_phi_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="64" slack="2"/>
<pin id="65" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="64" slack="38"/>
<pin id="67" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="68" dir="0" index="4" bw="64" slack="38"/>
<pin id="69" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="expx/48 "/>
</bind>
</comp>

<comp id="72" class="1005" name="resultf_3_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="118"/>
<pin id="74" dir="1" index="1" bw="64" slack="118"/>
</pin_list>
<bind>
<opset="resultf_3 (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="resultf_3_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="107"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="64" slack="8"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="4" bw="64" slack="1"/>
<pin id="82" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="6" bw="64" slack="1"/>
<pin id="84" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="8" bw="64" slack="118"/>
<pin id="86" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="10" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="resultf_3/121 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_exp_generic_double_s_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="1"/>
<pin id="92" dir="0" index="2" bw="58" slack="0"/>
<pin id="93" dir="0" index="3" bw="26" slack="0"/>
<pin id="94" dir="0" index="4" bw="42" slack="0"/>
<pin id="95" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="add/1 x/2 x_1/3 sub_i/40 add2/48 resultf_2/114 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="7"/>
<pin id="111" dir="0" index="1" bw="64" slack="1"/>
<pin id="112" dir="1" index="2" bw="64" slack="107"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="resultf/8 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="1"/>
<pin id="116" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div/55 resultf_1/55 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="123" class="1005" name="reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="1"/>
<pin id="125" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div resultf_1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="data_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="din_sign_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="0"/>
<pin id="136" dir="0" index="2" bw="7" slack="0"/>
<pin id="137" dir="1" index="3" bw="1" slack="120"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="din_sign/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="din_exp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="11" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="0"/>
<pin id="144" dir="0" index="2" bw="7" slack="0"/>
<pin id="145" dir="0" index="3" bw="7" slack="0"/>
<pin id="146" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="din_exp/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="din_sig_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="din_sig/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln479_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="0"/>
<pin id="157" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln479/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="t_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="63" slack="0"/>
<pin id="163" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="abst_in_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="abst_in/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln36_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="11" slack="0"/>
<pin id="175" dir="0" index="1" bw="11" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln45_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="0" index="1" bw="11" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln46_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="11" slack="0"/>
<pin id="187" dir="0" index="1" bw="11" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln46_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="52" slack="0"/>
<pin id="193" dir="0" index="1" bw="52" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46_1/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="and_ln46_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln38_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="52" slack="0"/>
<pin id="205" dir="0" index="1" bw="52" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="119"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln54_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="11" slack="1"/>
<pin id="211" dir="0" index="1" bw="11" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="or_ln55_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="1"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="bitcast_ln55_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="x_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="8"/>
<pin id="226" dir="0" index="1" bw="64" slack="2"/>
<pin id="227" dir="0" index="2" bw="64" slack="1"/>
<pin id="228" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_3/10 "/>
</bind>
</comp>

<comp id="229" class="1004" name="data_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_1/10 "/>
</bind>
</comp>

<comp id="233" class="1004" name="xs_sign_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="0"/>
<pin id="236" dir="0" index="2" bw="7" slack="0"/>
<pin id="237" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign/10 "/>
</bind>
</comp>

<comp id="241" class="1004" name="xs_exp_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="0"/>
<pin id="243" dir="0" index="1" bw="64" slack="0"/>
<pin id="244" dir="0" index="2" bw="7" slack="0"/>
<pin id="245" dir="0" index="3" bw="7" slack="0"/>
<pin id="246" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_1/10 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln9_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="0"/>
<pin id="253" dir="0" index="1" bw="11" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/10 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln9_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="0" index="1" bw="11" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/10 "/>
</bind>
</comp>

<comp id="263" class="1004" name="and_ln9_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln9/10 "/>
</bind>
</comp>

<comp id="269" class="1004" name="and_ln9_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln9_1/10 "/>
</bind>
</comp>

<comp id="275" class="1004" name="xor_ln10_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln10/10 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln10_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="0"/>
<pin id="283" dir="0" index="1" bw="11" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/10 "/>
</bind>
</comp>

<comp id="287" class="1004" name="and_ln10_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln10/10 "/>
</bind>
</comp>

<comp id="293" class="1004" name="and_ln10_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln10_1/10 "/>
</bind>
</comp>

<comp id="299" class="1004" name="bitcast_ln66_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="7"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln66/55 "/>
</bind>
</comp>

<comp id="303" class="1004" name="xor_ln66_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="0" index="1" bw="64" slack="0"/>
<pin id="306" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66/55 "/>
</bind>
</comp>

<comp id="309" class="1004" name="bitcast_ln66_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln66_1/55 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln38_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="119"/>
<pin id="316" dir="0" index="1" bw="64" slack="0"/>
<pin id="317" dir="0" index="2" bw="64" slack="0"/>
<pin id="318" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/120 "/>
</bind>
</comp>

<comp id="321" class="1004" name="bitcast_ln83_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln83/121 "/>
</bind>
</comp>

<comp id="325" class="1004" name="xor_ln83_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="0"/>
<pin id="327" dir="0" index="1" bw="64" slack="0"/>
<pin id="328" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln83/121 "/>
</bind>
</comp>

<comp id="331" class="1004" name="bitcast_ln83_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln83_1/121 "/>
</bind>
</comp>

<comp id="335" class="1004" name="select_ln79_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="120"/>
<pin id="337" dir="0" index="1" bw="64" slack="0"/>
<pin id="338" dir="0" index="2" bw="64" slack="0"/>
<pin id="339" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/121 "/>
</bind>
</comp>

<comp id="342" class="1005" name="din_sign_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="120"/>
<pin id="344" dir="1" index="1" bw="1" slack="120"/>
</pin_list>
<bind>
<opset="din_sign "/>
</bind>
</comp>

<comp id="347" class="1005" name="din_exp_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="11" slack="1"/>
<pin id="349" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="din_exp "/>
</bind>
</comp>

<comp id="352" class="1005" name="t_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="1"/>
<pin id="354" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="357" class="1005" name="abst_in_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="1"/>
<pin id="359" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="abst_in "/>
</bind>
</comp>

<comp id="365" class="1005" name="icmp_ln36_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="369" class="1005" name="icmp_ln45_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="373" class="1005" name="and_ln46_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln46 "/>
</bind>
</comp>

<comp id="377" class="1005" name="icmp_ln38_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="119"/>
<pin id="379" dir="1" index="1" bw="1" slack="119"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="382" class="1005" name="tmp_2_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="386" class="1005" name="icmp_ln54_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="391" class="1005" name="bitcast_ln55_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="1"/>
<pin id="393" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55 "/>
</bind>
</comp>

<comp id="396" class="1005" name="add_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="1"/>
<pin id="398" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="401" class="1005" name="x_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="2"/>
<pin id="403" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="406" class="1005" name="x_1_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="1"/>
<pin id="408" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="411" class="1005" name="x_3_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="1"/>
<pin id="413" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="418" class="1005" name="and_ln9_1_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln9_1 "/>
</bind>
</comp>

<comp id="422" class="1005" name="and_ln10_1_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln10_1 "/>
</bind>
</comp>

<comp id="426" class="1005" name="resultf_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="107"/>
<pin id="428" dir="1" index="1" bw="64" slack="107"/>
</pin_list>
<bind>
<opset="resultf "/>
</bind>
</comp>

<comp id="431" class="1005" name="tmp_4_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="64" slack="1"/>
<pin id="433" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="436" class="1005" name="sub_i_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="2"/>
<pin id="438" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="441" class="1005" name="add2_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="1"/>
<pin id="443" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add2 "/>
</bind>
</comp>

<comp id="446" class="1005" name="bitcast_ln66_1_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="1"/>
<pin id="448" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln66_1 "/>
</bind>
</comp>

<comp id="451" class="1005" name="resultf_2_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="64" slack="1"/>
<pin id="453" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="resultf_2 "/>
</bind>
</comp>

<comp id="456" class="1005" name="select_ln38_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="1"/>
<pin id="458" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln38 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="71"><net_src comp="63" pin="6"/><net_sink comp="60" pin=0"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="88"><net_src comp="72" pin="1"/><net_sink comp="76" pin=8"/></net>

<net id="96"><net_src comp="46" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="89" pin=3"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="89" pin=4"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="105"><net_src comp="48" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="63" pin="6"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="50" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="117"><net_src comp="50" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="113" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="128"><net_src comp="123" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="132"><net_src comp="54" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="129" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="154"><net_src comp="129" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="129" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="155" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="177"><net_src comp="141" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="141" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="141" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="151" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="185" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="191" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="151" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="28" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="214" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="232"><net_src comp="224" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="12" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="229" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="18" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="255"><net_src comp="241" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="241" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="40" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="251" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="257" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="233" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="233" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="241" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="44" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="257" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="275" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="281" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="60" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="36" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="319"><net_src comp="52" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="32" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="324"><net_src comp="76" pin="10"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="36" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="331" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="341"><net_src comp="76" pin="10"/><net_sink comp="335" pin=2"/></net>

<net id="345"><net_src comp="133" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="350"><net_src comp="141" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="355"><net_src comp="159" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="360"><net_src comp="167" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="364"><net_src comp="357" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="368"><net_src comp="173" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="179" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="197" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="203" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="385"><net_src comp="118" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="209" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="394"><net_src comp="219" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="399"><net_src comp="100" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="404"><net_src comp="100" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="409"><net_src comp="100" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="414"><net_src comp="224" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="417"><net_src comp="411" pin="1"/><net_sink comp="63" pin=4"/></net>

<net id="421"><net_src comp="269" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="293" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="109" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="434"><net_src comp="89" pin="5"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="439"><net_src comp="100" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="444"><net_src comp="100" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="449"><net_src comp="309" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="454"><net_src comp="100" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="76" pin=4"/></net>

<net id="459"><net_src comp="314" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="76" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t_in | {}
	Port: table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array | {}
	Port: table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {}
	Port: table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {}
 - Input state : 
	Port: generic_tanh<double> : t_in | {1 }
	Port: generic_tanh<double> : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array | {31 32 }
	Port: generic_tanh<double> : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {21 22 }
	Port: generic_tanh<double> : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {25 26 }
  - Chain level:
	State 1
		din_sign : 1
		din_exp : 1
		din_sig : 1
		trunc_ln479 : 1
		t : 2
		abst_in : 3
		icmp_ln36 : 2
		br_ln36 : 3
		icmp_ln45 : 2
		br_ln45 : 3
		icmp_ln46 : 2
		icmp_ln46_1 : 2
		and_ln46 : 3
		br_ln46 : 3
		tmp_2 : 4
		add : 4
		icmp_ln38 : 2
	State 2
		x : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		data_1 : 1
		xs_sign : 2
		xs_exp_1 : 2
		icmp_ln9 : 3
		icmp_ln9_1 : 3
		and_ln9 : 4
		and_ln9_1 : 4
		br_ln9 : 4
		xor_ln10 : 3
		icmp_ln10 : 3
		and_ln10 : 4
		and_ln10_1 : 4
		br_ln10 : 4
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
		add2 : 1
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
		xor_ln66 : 1
		bitcast_ln66_1 : 1
		resultf_1 : 2
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
		resultf_3 : 1
		bitcast_ln83 : 2
		xor_ln83 : 3
		bitcast_ln83_1 : 3
		select_ln79 : 4
		ret_ln85 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_exp_generic_double_s_fu_89 |    29   | 19.1753 |   3293  |   2940  |
|----------|--------------------------------|---------|---------|---------|---------|
|   dadd   |           grp_fu_100           |    3    |    0    |   630   |   1141  |
|----------|--------------------------------|---------|---------|---------|---------|
|   dmul   |           grp_fu_109           |    11   |    0    |   342   |   586   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        icmp_ln36_fu_173        |    0    |    0    |    0    |    12   |
|          |        icmp_ln45_fu_179        |    0    |    0    |    0    |    12   |
|          |        icmp_ln46_fu_185        |    0    |    0    |    0    |    12   |
|          |       icmp_ln46_1_fu_191       |    0    |    0    |    0    |    59   |
|   icmp   |        icmp_ln38_fu_203        |    0    |    0    |    0    |    59   |
|          |        icmp_ln54_fu_209        |    0    |    0    |    0    |    12   |
|          |         icmp_ln9_fu_251        |    0    |    0    |    0    |    12   |
|          |        icmp_ln9_1_fu_257       |    0    |    0    |    0    |    12   |
|          |        icmp_ln10_fu_281        |    0    |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           x_3_fu_224           |    0    |    0    |    0    |    64   |
|  select  |       select_ln38_fu_314       |    0    |    0    |    0    |    64   |
|          |       select_ln79_fu_335       |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         xor_ln10_fu_275        |    0    |    0    |    0    |    2    |
|    xor   |         xor_ln66_fu_303        |    0    |    0    |    0    |    64   |
|          |         xor_ln83_fu_325        |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         and_ln46_fu_197        |    0    |    0    |    0    |    2    |
|          |         and_ln9_fu_263         |    0    |    0    |    0    |    2    |
|    and   |        and_ln9_1_fu_269        |    0    |    0    |    0    |    2    |
|          |         and_ln10_fu_287        |    0    |    0    |    0    |    2    |
|          |        and_ln10_1_fu_293       |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |      t_in_read_read_fu_54      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   ddiv   |           grp_fu_113           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   dcmp   |           grp_fu_118           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
| bitselect|         din_sign_fu_133        |    0    |    0    |    0    |    0    |
|          |         xs_sign_fu_233         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|partselect|         din_exp_fu_141         |    0    |    0    |    0    |    0    |
|          |         xs_exp_1_fu_241        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   trunc  |         din_sig_fu_151         |    0    |    0    |    0    |    0    |
|          |       trunc_ln479_fu_155       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|bitconcatenate|            t_fu_159            |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|    or    |         or_ln55_fu_214         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    43   | 19.1753 |   4265  |   5201  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    abst_in_reg_357   |   64   |
|     add2_reg_441     |   64   |
|      add_reg_396     |   64   |
|  and_ln10_1_reg_422  |    1   |
|   and_ln46_reg_373   |    1   |
|   and_ln9_1_reg_418  |    1   |
| bitcast_ln55_reg_391 |   64   |
|bitcast_ln66_1_reg_446|   64   |
|    din_exp_reg_347   |   11   |
|   din_sign_reg_342   |    1   |
|      expx_reg_60     |   64   |
|   icmp_ln36_reg_365  |    1   |
|   icmp_ln38_reg_377  |    1   |
|   icmp_ln45_reg_369  |    1   |
|   icmp_ln54_reg_386  |    1   |
|        reg_123       |   64   |
|   resultf_2_reg_451  |   64   |
|   resultf_3_reg_72   |   64   |
|    resultf_reg_426   |   64   |
|  select_ln38_reg_456 |   64   |
|     sub_i_reg_436    |   64   |
|       t_reg_352      |   64   |
|     tmp_2_reg_382    |    1   |
|     tmp_4_reg_431    |   64   |
|      x_1_reg_406     |   64   |
|      x_3_reg_411     |   64   |
|       x_reg_401      |   64   |
+----------------------+--------+
|         Total        |  1108  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_100 |  p0  |   7  |  64  |   448  ||    37   |
| grp_fu_100 |  p1  |   5  |  64  |   320  ||    14   |
| grp_fu_113 |  p0  |   3  |  64  |   192  ||    14   |
| grp_fu_118 |  p0  |   2  |  64  |   128  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  1088  ||  7.4257 ||    74   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   43   |   19   |  4265  |  5201  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   74   |
|  Register |    -   |    -   |  1108  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   43   |   26   |  5373  |  5275  |
+-----------+--------+--------+--------+--------+
