<?xml version="1.0" encoding="UTF-8"?>
<result>
<query id="14333">Trevor N Mudge architecture*</query>
<status code="200">OK</status>
<time unit="msecs">54.87</time>
<completions total="2" computed="2" sent="2">
<c sc="20" dc="19" oc="20" id="20863738">architecture</c>
<c sc="15" dc="15" oc="15" id="20863746">architectures</c>
</completions>
<hits total="34" computed="34" sent="30" first="0">
<hit score="8" id="352163">
<info><authors><author>Trevor N. Mudge</author><author>Dionisios N. Pnevmatikatos</author></authors><title>Proceedings of the 18th International Conference on Embedded Computer Systems - Architectures, Modeling, and Simulation, Pythagorion, Greece, July 15-19, 2018.</title><venue>SAMOS</venue><publisher>ACM</publisher><year>2018</year><type>Editorship</type><key>conf/samos/2018</key><ee>https://dl.acm.org/citation.cfm?id=3229631</ee><url>https://dblp.org/rec/conf/samos/2018</url></info>
<url>URL#352163</url>
</hit>
<hit score="6" id="4152774">
<info><authors><author>Trevor N. Mudge</author></authors><title>Report on the panel - &quot;how can computer architecture researchers avoid becoming the society for irreproducible results?&quot;.</title><venue>SIGARCH Computer Architecture News</venue><volume>24</volume><number>1</number><pages>1-5</pages><year>1996</year><type>Journal Articles</type><key>journals/sigarch/Mudge96</key><doi>10.1145/232790.232791</doi><ee>https://doi.org/10.1145/232790.232791</ee><url>https://dblp.org/rec/journals/sigarch/Mudge96</url></info>
<url>URL#4152774</url>
</hit>
<hit score="5" id="786424">
<info><authors><author>Trevor N. Mudge</author><author>Frederic T. Chong</author><author>Igor L. Markov</author><author>Resit Sendag</author><author>Joshua J. Yi</author><author>Derek Chiou</author></authors><title>Impact of Future Technologies on Architecture.</title><venue>IEEE Micro</venue><volume>36</volume><number>4</number><pages>48-56</pages><year>2016</year><type>Journal Articles</type><key>journals/micro/MudgeCMSYC16</key><doi>10.1109/MM.2016.71</doi><ee>https://doi.org/10.1109/MM.2016.71</ee><url>https://dblp.org/rec/journals/micro/MudgeCMSYC16</url></info>
<url>URL#786424</url>
</hit>
<hit score="5" id="1177089">
<info><authors><author>Trevor N. Mudge</author></authors><title>The Architecture of Smart Phones.</title><venue>HiPC</venue><pages>355</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hipc/Mudge15</key><doi>10.1109/HIPC.2015.61</doi><ee>https://doi.org/10.1109/HiPC.2015.61</ee><url>https://dblp.org/rec/conf/hipc/Mudge15</url></info>
<url>URL#1177089</url>
</hit>
<hit score="5" id="1636051">
<info><authors><author>David Fick</author><author>Ronald G. Dreslinski</author><author>Bharan Giridhar</author><author>Gyouho Kim</author><author>Sangwon Seo</author><author>Matthew Fojtik</author><author>Sudhir Satpathy</author><author>Yoonmyung Lee</author><author>Daeyeon Kim</author><author>Nurrachman Liu</author><author>Michael Wieckowski</author><author>Gregory K. Chen</author><author>Trevor N. Mudge</author><author>David T. Blaauw</author><author>Dennis Sylvester</author></authors><title>Centip3De - A Cluster-Based NTC Architecture With 64 ARM Cortex-M3 Cores in 3D Stacked 130 nm CMOS.</title><venue>J. Solid-State Circuits</venue><volume>48</volume><number>1</number><pages>104-117</pages><year>2013</year><type>Journal Articles</type><key>journals/jssc/FickDGKSFSLKLWCMBS13</key><doi>10.1109/JSSC.2012.2222814</doi><ee>https://doi.org/10.1109/JSSC.2012.2222814</ee><url>https://dblp.org/rec/journals/jssc/FickDGKSFSLKLWCMBS13</url></info>
<url>URL#1636051</url>
</hit>
<hit score="5" id="1959795">
<info><authors><author>Jichuan Chang</author><author>Parthasarathy Ranganathan</author><author>Trevor N. Mudge</author><author>David Roberts</author><author>Mehul A. Shah</author><author>Kevin T. Lim</author></authors><title>A limits study of benefits from nanostore-based future data-centric system architectures.</title><venue>Conf. Computing Frontiers</venue><pages>33-42</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/cf/ChangRMRSL12</key><doi>10.1145/2212908.2212915</doi><ee>https://doi.org/10.1145/2212908.2212915</ee><url>https://dblp.org/rec/conf/cf/ChangRMRSL12</url></info>
<url>URL#1959795</url>
</hit>
<hit score="5" id="1970435">
<info><authors><author>Sangwon Seo</author><author>Ronald G. Dreslinski</author><author>Mark Woh</author><author>Yongjun Park</author><author>Chaitali Chakrabarti</author><author>Scott A. Mahlke</author><author>David T. Blaauw</author><author>Trevor N. Mudge</author></authors><title>Process variation in near-threshold wide SIMD architectures.</title><venue>DAC</venue><pages>980-987</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/dac/SeoDWPCMBM12</key><doi>10.1145/2228360.2228536</doi><ee>https://doi.org/10.1145/2228360.2228536</ee><url>https://dblp.org/rec/conf/dac/SeoDWPCMBM12</url></info>
<url>URL#1970435</url>
</hit>
<hit score="5" id="2185745">
<info><authors><author>Mark Woh</author><author>Yuan Lin 0002</author><author>Sangwon Seo</author><author>Scott A. Mahlke</author><author>Trevor N. Mudge</author></authors><title>Analyzing the Next Generation Software Defined Radio for Future Architectures.</title><venue>Signal Processing Systems</venue><volume>63</volume><number>1</number><pages>83-94</pages><year>2011</year><type>Journal Articles</type><key>journals/vlsisp/WohLSMM11</key><doi>10.1007/S11265-009-0402-Z</doi><ee>https://doi.org/10.1007/s11265-009-0402-z</ee><url>https://dblp.org/rec/journals/vlsisp/WohLSMM11</url></info>
<url>URL#2185745</url>
</hit>
<hit score="5" id="2396072">
<info><authors><author>Trevor N. Mudge</author></authors><title>Guest Editor&apos;s Introduction - Top Picks from the Computer Architecture Conferences of 2009.</title><venue>IEEE Micro</venue><volume>30</volume><number>1</number><pages>8-11</pages><year>2010</year><type>Journal Articles</type><key>journals/micro/Mudge10</key><doi>10.1109/MM.2010.19</doi><ee>https://doi.org/10.1109/MM.2010.19</ee><url>https://dblp.org/rec/journals/micro/Mudge10</url></info>
<url>URL#2396072</url>
</hit>
<hit score="5" id="2642435">
<info><authors><author>Amir Hormati</author><author>Yoonseo Choi</author><author>Manjunath Kudlur</author><author>Rodric M. Rabbah</author><author>Trevor N. Mudge</author><author>Scott A. Mahlke</author></authors><title>Flextream - Adaptive Compilation of Streaming Applications for Heterogeneous Architectures.</title><venue>PACT</venue><pages>214-223</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/IEEEpact/HormatiCKRMM09</key><doi>10.1109/PACT.2009.39</doi><ee>https://doi.org/10.1109/PACT.2009.39</ee><url>https://dblp.org/rec/conf/IEEEpact/HormatiCKRMM09</url></info>
<url>URL#2642435</url>
</hit>
<hit score="5" id="2740978">
<info><authors><author>Sangwon Seo</author><author>Mark Woh</author><author>Scott A. Mahlke</author><author>Trevor N. Mudge</author><author>Sunfaram Vijay</author><author>Chaitali Chakrabarti</author></authors><title>Customizing wide-SIMD architectures for H.264.</title><venue>ICSAMOS</venue><pages>172-179</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/samos/SeoWMMVC09</key><doi>10.1109/ICSAMOS.2009.5289229</doi><ee>https://doi.org/10.1109/ICSAMOS.2009.5289229</ee><url>https://dblp.org/rec/conf/samos/SeoWMMVC09</url></info>
<url>URL#2740978</url>
</hit>
<hit score="5" id="2917927">
<info><authors><author>Kevin T. Lim</author><author>Parthasarathy Ranganathan</author><author>Jichuan Chang</author><author>Chandrakant D. Patel</author><author>Trevor N. Mudge</author><author>Steven K. Reinhardt</author></authors><title>Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments.</title><venue>ISCA</venue><pages>315-326</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/isca/LimRCPMR08</key><doi>10.1109/ISCA.2008.37</doi><ee>https://doi.org/10.1109/ISCA.2008.37</ee><url>https://dblp.org/rec/conf/isca/LimRCPMR08</url></info>
<url>URL#2917927</url>
</hit>
<hit score="5" id="2930139">
<info><authors><author>Ronald G. Dreslinski</author><author>Gregory K. Chen</author><author>Trevor N. Mudge</author><author>David T. Blaauw</author><author>Dennis Sylvester</author><author>Krisztián Flautner</author></authors><title>Reconfigurable energy efficient near threshold cache architectures.</title><venue>MICRO</venue><pages>459-470</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/micro/DreslinskiCMBSF08</key><doi>10.1109/MICRO.2008.4771813</doi><ee>https://doi.org/10.1109/MICRO.2008.4771813</ee><url>https://dblp.org/rec/conf/micro/DreslinskiCMBSF08</url></info>
<url>URL#2930139</url>
</hit>
<hit score="5" id="3017179">
<info><authors><author>Yuan Lin 0002</author><author>Hyunseok Lee</author><author>Mark Woh</author><author>Yoav Harel</author><author>Scott A. Mahlke</author><author>Trevor N. Mudge</author><author>Chaitali Chakrabarti</author><author>Krisztián Flautner</author></authors><title>SODA - A High-Performance DSP Architecture for Software-Defined Radio.</title><venue>IEEE Micro</venue><volume>27</volume><number>1</number><pages>114-123</pages><year>2007</year><type>Journal Articles</type><key>journals/micro/LinLWHMMCF07</key><doi>10.1109/MM.2007.22</doi><ee>https://doi.org/10.1109/MM.2007.22</ee><url>https://dblp.org/rec/journals/micro/LinLWHMMCF07</url></info>
<url>URL#3017179</url>
</hit>
<hit score="5" id="3041839">
<info><authors><author>Ronald G. Dreslinski</author><author>Bo Zhai</author><author>Trevor N. Mudge</author><author>David T. Blaauw</author><author>Dennis Sylvester</author></authors><title>An Energy Efficient Parallel Architecture Using Near Threshold Operation.</title><venue>PACT</venue><pages>175-188</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/IEEEpact/DreslinskiZMBS07</key><doi>10.1109/PACT.2007.14</doi><ee>http://doi.ieeecomputersociety.org/10.1109/PACT.2007.14</ee><url>https://dblp.org/rec/conf/IEEEpact/DreslinskiZMBS07</url></info>
<url>URL#3041839</url>
</hit>
<hit score="5" id="3052246">
<info><authors><author>Trevor N. Mudge</author></authors><title>Multicore architectures.</title><venue>CASES</venue><pages>208</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/cases/Mudge07</key><doi>10.1145/1289881.1289883</doi><ee>https://doi.org/10.1145/1289881.1289883</ee><url>https://dblp.org/rec/conf/cases/Mudge07</url></info>
<url>URL#3052246</url>
</hit>
<hit score="5" id="3278864">
<info><authors><author>Yuan Lin 0002</author><author>Hyunseok Lee</author><author>Mark Woh</author><author>Yoav Harel</author><author>Scott A. Mahlke</author><author>Trevor N. Mudge</author><author>Chaitali Chakrabarti</author><author>Krisztián Flautner</author></authors><title>SODA - A Low-power Architecture For Software Radio.</title><venue>ISCA</venue><pages>89-101</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/isca/LinLWHMMCF06</key><doi>10.1109/ISCA.2006.37</doi><ee>https://doi.org/10.1109/ISCA.2006.37</ee><url>https://dblp.org/rec/conf/isca/LinLWHMMCF06</url></info>
<url>URL#3278864</url>
</hit>
<hit score="5" id="3366325">
<info><authors><author>Taeho Kgil</author><author>Laura Falk</author><author>Trevor N. Mudge</author></authors><title>ChipLock - support for secure microarchitectures.</title><venue>SIGARCH Computer Architecture News</venue><volume>33</volume><number>1</number><pages>134-143</pages><year>2005</year><type>Journal Articles</type><key>journals/sigarch/KgilFM05</key><doi>10.1145/1055626.1055644</doi><ee>https://doi.org/10.1145/1055626.1055644</ee><url>https://dblp.org/rec/journals/sigarch/KgilFM05</url></info>
<url>URL#3366325</url>
</hit>
<hit score="5" id="3640898">
<info><authors><author>Guang R. Gao</author><author>Trevor N. Mudge</author></authors><title>Special issue on compilers, architecture, and synthesis for embedded systems.</title><venue>ACM Trans. Embedded Comput. Syst.</venue><volume>2</volume><number>2</number><pages>131</pages><year>2003</year><type>Journal Articles</type><key>journals/tecs/GuangM03</key><doi>10.1145/643470.643471</doi><ee>https://doi.org/10.1145/643470.643471</ee><url>https://dblp.org/rec/journals/tecs/GuangM03</url></info>
<url>URL#3640898</url>
</hit>
<hit score="5" id="3797801">
<info><authors><author>Shuvra S. Bhattacharyya</author><author>Trevor N. Mudge</author><author>Wayne H. Wolf</author><author>Ahmed Amine Jerraya</author></authors><title>Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2002, Greenoble, France, October 8-11, 2002</title><venue>CASES</venue><publisher>ACM</publisher><year>2002</year><type>Editorship</type><key>conf/cases/2002</key><url>https://dblp.org/rec/conf/cases/2002</url></info>
<url>URL#3797801</url>
</hit>
<hit score="5" id="3878269">
<info><authors><author>Guang R. Gao</author><author>Trevor N. Mudge</author><author>Krishna V. Palem</author></authors><title>Proceedings of the 2001 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2001, Atlanta, Georgia, USA, November 16-17, 2001</title><venue>CASES</venue><publisher>ACM</publisher><year>2001</year><type>Editorship</type><key>conf/cases/2001</key><doi>10.1145/502217</doi><ee>https://doi.org/10.1145/502217</ee><url>https://dblp.org/rec/conf/cases/2001</url></info>
<url>URL#3878269</url>
</hit>
<hit score="5" id="3927008">
<info><authors><author>Trevor N. Mudge</author></authors><title>Power - A First Class Design Constraint for Future Architecture and Automation.</title><venue>HiPC</venue><pages>215-224</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hipc/Mudge00</key><doi>10.1007/3-540-44467-X_20</doi><ee>https://doi.org/10.1007/3-540-44467-X_20</ee><url>https://dblp.org/rec/conf/hipc/Mudge00</url></info>
<url>URL#3927008</url>
</hit>
<hit score="5" id="3978378">
<info><authors><author>Krisztián Flautner</author><author>Gary S. Tyson</author><author>Trevor N. Mudge</author></authors><title>A high level simulator integrated with the Mirv compiler.</title><venue>SIGARCH Computer Architecture News</venue><volume>27</volume><number>1</number><pages>43-46</pages><year>1999</year><type>Journal Articles</type><key>journals/sigarch/FlautnerTM99</key><doi>10.1145/309758.309778</doi><ee>https://doi.org/10.1145/309758.309778</ee><url>https://dblp.org/rec/journals/sigarch/FlautnerTM99</url></info>
<url>URL#3978378</url>
</hit>
<hit score="5" id="3978387">
<info><authors><author>Matthew A. Postiff</author><author>David A. Greene</author><author>Gary S. Tyson</author><author>Trevor N. Mudge</author></authors><title>The limits of instruction level parallelism in SPEC95 applications.</title><venue>SIGARCH Computer Architecture News</venue><volume>27</volume><number>1</number><pages>31-34</pages><year>1999</year><type>Journal Articles</type><key>journals/sigarch/PostiffGTM99</key><doi>10.1145/309758.309771</doi><ee>https://doi.org/10.1145/309758.309771</ee><url>https://dblp.org/rec/journals/sigarch/PostiffGTM99</url></info>
<url>URL#3978387</url>
</hit>
<hit score="5" id="4006451">
<info><authors><author>Vinodh Cuppu</author><author>Bruce L. Jacob</author><author>Brian Davis</author><author>Trevor N. Mudge</author></authors><title>A Performance Comparison of Contemporary DRAM Architectures.</title><venue>ISCA</venue><pages>222-233</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/isca/CuppuJDM99</key><doi>10.1109/ISCA.1999.765953</doi><ee>https://doi.org/10.1109/ISCA.1999.765953</ee><url>https://dblp.org/rec/conf/isca/CuppuJDM99</url></info>
<url>URL#4006451</url>
</hit>
<hit score="5" id="4079015">
<info><authors><author>Gary S. Tyson</author><author>Steven K. Reinhardt</author><author>Trevor N. Mudge</author></authors><title>Computer architecture instruction at the University of Michigan.</title><venue>WCAE@ISCA</venue><pages>2</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/wcae/TysonRM98</key><doi>10.1145/1275182.1275184</doi><ee>https://doi.org/10.1145/1275182.1275184</ee><url>https://dblp.org/rec/conf/wcae/TysonRM98</url></info>
<url>URL#4079015</url>
</hit>
<hit score="5" id="4133565">
<info><authors><author>Andrew R. Pleszkun</author><author>Trevor N. Mudge</author></authors><title>Proceedings of the 24th International Symposium on Computer Architecture, Denver, Colorado, USA, June 2-4, 1997</title><venue>ISCA</venue><publisher>ACM</publisher><year>1997</year><type>Editorship</type><key>conf/isca/1997</key><ee>http://dl.acm.org/citation.cfm?id=264107</ee><url>https://dblp.org/rec/conf/isca/1997</url></info>
<url>URL#4133565</url>
</hit>
<hit score="5" id="4139902">
<info><authors><author>Trevor N. Mudge</author></authors><title>Strategic Directions in Computer Architecture.</title><venue>ACM Comput. Surv.</venue><volume>28</volume><number>4</number><pages>671-678</pages><year>1996</year><type>Journal Articles</type><key>journals/csur/Mudge96</key><doi>10.1145/242223.242271</doi><ee>https://doi.org/10.1145/242223.242271</ee><url>https://dblp.org/rec/journals/csur/Mudge96</url></info>
<url>URL#4139902</url>
</hit>
<hit score="5" id="4205378">
<info><authors><author>Timothy J. Stanley</author><author>Trevor N. Mudge</author></authors><title>Systematic objective-driven computer architecture optimization.</title><venue>ARVLSI</venue><pages>286-303</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/arvlsi/StanleyM95</key><doi>10.1109/ARVLSI.1995.515627</doi><ee>https://doi.org/10.1109/ARVLSI.1995.515627</ee><url>https://dblp.org/rec/conf/arvlsi/StanleyM95</url></info>
<url>URL#4205378</url>
</hit>
<hit score="5" id="4338330">
<info><authors><author>Trevor N. Mudge</author></authors><title>Proceedings of the 1992 International Conference on Parallel Processing, University of Michigan, An Arbor, Michigan, USA, August 17-21, 1992. Volume I - Architecture.</title><venue>ICPP</venue><publisher>CRC Press</publisher><year>1992</year><type>Editorship</type><key>conf/icpp/1992-1</key><url>https://dblp.org/rec/conf/icpp/1992-1</url></info>
<url>URL#4338330</url>
</hit>
</hits>
</result>
