-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition"

-- DATE "05/15/2019 13:32:31"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	digital_cam_impl2 IS
    PORT (
	clk_50 : IN std_logic;
	slide_sw_RESET : IN std_logic;
	slide_sw_resend_reg_values : IN std_logic;
	LED_config_finished : BUFFER std_logic;
	LED_dll_locked : BUFFER std_logic;
	btn_take_snapshot : IN std_logic;
	btn_display_snapshot : IN std_logic;
	vga_hsync : BUFFER std_logic;
	vga_vsync : BUFFER std_logic;
	vga_r : BUFFER std_logic_vector(7 DOWNTO 0);
	vga_g : BUFFER std_logic_vector(7 DOWNTO 0);
	vga_b : BUFFER std_logic_vector(7 DOWNTO 0);
	vga_blank_N : BUFFER std_logic;
	vga_sync_N : BUFFER std_logic;
	vga_CLK : BUFFER std_logic;
	ov7670_pclk : IN std_logic;
	ov7670_xclk : BUFFER std_logic;
	ov7670_vsync : IN std_logic;
	ov7670_href : IN std_logic;
	ov7670_data : IN std_logic_vector(7 DOWNTO 0);
	ov7670_sioc : BUFFER std_logic;
	ov7670_siod : BUFFER std_logic;
	ov7670_pwdn : BUFFER std_logic;
	ov7670_reset : BUFFER std_logic;
	LED_snapshot_retrieved : BUFFER std_logic;
	DRAM_ADDR : BUFFER std_logic_vector(12 DOWNTO 0);
	DRAM_BA_0 : BUFFER std_logic;
	DRAM_BA_1 : BUFFER std_logic;
	DRAM_CAS_N : BUFFER std_logic;
	DRAM_CKE : BUFFER std_logic;
	DRAM_CLK : BUFFER std_logic;
	DRAM_CS_N : BUFFER std_logic;
	DRAM_DQ : BUFFER std_logic_vector(15 DOWNTO 0);
	DRAM_LDQM : BUFFER std_logic;
	DRAM_UDQM : BUFFER std_logic;
	DRAM_RAS_N : BUFFER std_logic;
	DRAM_WE_N : BUFFER std_logic
	);
END digital_cam_impl2;

-- Design Ports Information
-- LED_config_finished	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED_dll_locked	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_hsync	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_vsync	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_blank_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_sync_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ov7670_xclk	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_sioc	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_pwdn	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_reset	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED_snapshot_retrieved	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[0]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[1]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[2]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[3]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[4]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[5]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[6]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[7]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[8]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[9]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[10]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[11]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[12]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_BA_0	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_BA_1	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_CAS_N	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_CLK	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_CS_N	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_LDQM	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_UDQM	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_RAS_N	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_WE_N	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_siod	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[0]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[1]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[2]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[3]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[4]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[5]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[6]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[7]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[8]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[9]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[11]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[12]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[13]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[14]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[15]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- btn_take_snapshot	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- btn_display_snapshot	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_pclk	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- slide_sw_resend_reg_values	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- slide_sw_RESET	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_vsync	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_href	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[7]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[2]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[4]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[5]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[6]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[0]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF digital_cam_impl2 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk_50 : std_logic;
SIGNAL ww_slide_sw_RESET : std_logic;
SIGNAL ww_slide_sw_resend_reg_values : std_logic;
SIGNAL ww_LED_config_finished : std_logic;
SIGNAL ww_LED_dll_locked : std_logic;
SIGNAL ww_btn_take_snapshot : std_logic;
SIGNAL ww_btn_display_snapshot : std_logic;
SIGNAL ww_vga_hsync : std_logic;
SIGNAL ww_vga_vsync : std_logic;
SIGNAL ww_vga_r : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_g : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_b : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_blank_N : std_logic;
SIGNAL ww_vga_sync_N : std_logic;
SIGNAL ww_vga_CLK : std_logic;
SIGNAL ww_ov7670_pclk : std_logic;
SIGNAL ww_ov7670_xclk : std_logic;
SIGNAL ww_ov7670_vsync : std_logic;
SIGNAL ww_ov7670_href : std_logic;
SIGNAL ww_ov7670_data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_ov7670_sioc : std_logic;
SIGNAL ww_ov7670_siod : std_logic;
SIGNAL ww_ov7670_pwdn : std_logic;
SIGNAL ww_ov7670_reset : std_logic;
SIGNAL ww_LED_snapshot_retrieved : std_logic;
SIGNAL ww_DRAM_ADDR : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_DRAM_BA_0 : std_logic;
SIGNAL ww_DRAM_BA_1 : std_logic;
SIGNAL ww_DRAM_CAS_N : std_logic;
SIGNAL ww_DRAM_CKE : std_logic;
SIGNAL ww_DRAM_CLK : std_logic;
SIGNAL ww_DRAM_CS_N : std_logic;
SIGNAL ww_DRAM_DQ : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_DRAM_LDQM : std_logic;
SIGNAL ww_DRAM_UDQM : std_logic;
SIGNAL ww_DRAM_RAS_N : std_logic;
SIGNAL ww_DRAM_WE_N : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ov7670_siod~input_o\ : std_logic;
SIGNAL \DRAM_DQ[12]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[13]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[14]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[15]~input_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_nCEO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~obuf_o\ : std_logic;
SIGNAL \~ALTERA_nCEO~~obuf_o\ : std_logic;
SIGNAL \clk_50~input_o\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~32_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~31_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|taken~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~8_combout\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\ : std_logic;
SIGNAL \Inst_debounce_resend|c[0]~24_combout\ : std_logic;
SIGNAL \slide_sw_resend_reg_values~input_o\ : std_logic;
SIGNAL \Inst_debounce_resend|c[0]~25\ : std_logic;
SIGNAL \Inst_debounce_resend|c[1]~26_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|c[1]~27\ : std_logic;
SIGNAL \Inst_debounce_resend|c[2]~28_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|c[2]~29\ : std_logic;
SIGNAL \Inst_debounce_resend|c[3]~30_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|c[3]~31\ : std_logic;
SIGNAL \Inst_debounce_resend|c[4]~32_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|c[4]~33\ : std_logic;
SIGNAL \Inst_debounce_resend|c[5]~34_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|c[5]~35\ : std_logic;
SIGNAL \Inst_debounce_resend|c[6]~36_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|c[6]~37\ : std_logic;
SIGNAL \Inst_debounce_resend|c[7]~38_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|c[7]~39\ : std_logic;
SIGNAL \Inst_debounce_resend|c[8]~40_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|c[8]~41\ : std_logic;
SIGNAL \Inst_debounce_resend|c[9]~42_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|c[9]~43\ : std_logic;
SIGNAL \Inst_debounce_resend|c[10]~44_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|c[10]~45\ : std_logic;
SIGNAL \Inst_debounce_resend|c[11]~46_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|c[11]~47\ : std_logic;
SIGNAL \Inst_debounce_resend|c[12]~48_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|c[12]~49\ : std_logic;
SIGNAL \Inst_debounce_resend|c[13]~50_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|c[13]~51\ : std_logic;
SIGNAL \Inst_debounce_resend|c[14]~52_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|c[14]~53\ : std_logic;
SIGNAL \Inst_debounce_resend|c[15]~54_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|c[15]~55\ : std_logic;
SIGNAL \Inst_debounce_resend|c[16]~56_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|c[16]~57\ : std_logic;
SIGNAL \Inst_debounce_resend|c[17]~58_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|c[17]~59\ : std_logic;
SIGNAL \Inst_debounce_resend|c[18]~60_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|c[18]~61\ : std_logic;
SIGNAL \Inst_debounce_resend|c[19]~62_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|c[19]~63\ : std_logic;
SIGNAL \Inst_debounce_resend|c[20]~64_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|c[20]~65\ : std_logic;
SIGNAL \Inst_debounce_resend|c[21]~66_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|c[21]~67\ : std_logic;
SIGNAL \Inst_debounce_resend|c[22]~68_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|c[22]~69\ : std_logic;
SIGNAL \Inst_debounce_resend|c[23]~70_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|Equal0~6_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|Equal0~5_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|Equal0~7_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|o~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~12_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~14_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~16_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~18_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~20_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~21\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[7]~22_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider~9_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~16_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~1\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~3\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~7_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~5\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~7\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~9\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~11\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~12_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~13\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~14_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|process_0~1_combout\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \ov7670_pclk~input_o\ : std_logic;
SIGNAL \ov7670_vsync~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_vsync~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_vsync~q\ : std_logic;
SIGNAL \ov7670_href~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_href~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_href~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_hold~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_hold~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|line~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|line~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|we_reg~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|we_reg~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[0]~17_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[0]~18\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[1]~19_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[1]~20\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[2]~21_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[2]~22\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[3]~23_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[3]~24\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[4]~25_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[4]~26\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[5]~27_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[5]~28\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[6]~29_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[6]~30\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[7]~31_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[7]~32\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[8]~33_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[8]~34\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[9]~35_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[9]~36\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[10]~37_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[10]~38\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[11]~39_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[11]~40\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[12]~41_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[12]~42\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[13]~43_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[13]~44\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[14]~45_combout\ : std_logic;
SIGNAL \btn_display_snapshot~input_o\ : std_logic;
SIGNAL \wren_buf_1~0_combout\ : std_logic;
SIGNAL \btn_take_snapshot~input_o\ : std_logic;
SIGNAL \wren_buf_1~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[14]~46\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[15]~47_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[15]~48\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[16]~49_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[0]~17_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal1~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~11\ : std_logic;
SIGNAL \Inst_VGA|Add0~12_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~1\ : std_logic;
SIGNAL \Inst_VGA|Add1~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~3\ : std_logic;
SIGNAL \Inst_VGA|Add1~4_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~5\ : std_logic;
SIGNAL \Inst_VGA|Add1~6_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~7\ : std_logic;
SIGNAL \Inst_VGA|Add1~8_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~9\ : std_logic;
SIGNAL \Inst_VGA|Add1~10_combout\ : std_logic;
SIGNAL \Inst_VGA|Hcnt~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~11\ : std_logic;
SIGNAL \Inst_VGA|Add1~12_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~13\ : std_logic;
SIGNAL \Inst_VGA|Add1~14_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~15\ : std_logic;
SIGNAL \Inst_VGA|Add1~16_combout\ : std_logic;
SIGNAL \Inst_VGA|Hcnt~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~17\ : std_logic;
SIGNAL \Inst_VGA|Add1~18_combout\ : std_logic;
SIGNAL \Inst_VGA|Hcnt~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~13\ : std_logic;
SIGNAL \Inst_VGA|Add0~14_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal1~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~15\ : std_logic;
SIGNAL \Inst_VGA|Add0~16_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~17\ : std_logic;
SIGNAL \Inst_VGA|Add0~18_combout\ : std_logic;
SIGNAL \Inst_VGA|Vcnt~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal1~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Vcnt~3_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~1\ : std_logic;
SIGNAL \Inst_VGA|Add0~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~3\ : std_logic;
SIGNAL \Inst_VGA|Add0~4_combout\ : std_logic;
SIGNAL \Inst_VGA|Vcnt~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~5\ : std_logic;
SIGNAL \Inst_VGA|Add0~6_combout\ : std_logic;
SIGNAL \Inst_VGA|Vcnt~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~7\ : std_logic;
SIGNAL \Inst_VGA|Add0~8_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~9\ : std_logic;
SIGNAL \Inst_VGA|Add0~10_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~0_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~1_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Vsync~q\ : std_logic;
SIGNAL \Inst_VGA|activeArea~3_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~0_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~1_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~2_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~4_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~q\ : std_logic;
SIGNAL \Inst_Address_Generator|val[3]~51_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[14]~46\ : std_logic;
SIGNAL \Inst_Address_Generator|val[15]~47_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[15]~48\ : std_logic;
SIGNAL \Inst_Address_Generator|val[16]~49_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[3]~52_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[3]~53_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[0]~18\ : std_logic;
SIGNAL \Inst_Address_Generator|val[1]~19_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[1]~20\ : std_logic;
SIGNAL \Inst_Address_Generator|val[2]~21_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[2]~22\ : std_logic;
SIGNAL \Inst_Address_Generator|val[3]~23_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[3]~24\ : std_logic;
SIGNAL \Inst_Address_Generator|val[4]~25_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[4]~26\ : std_logic;
SIGNAL \Inst_Address_Generator|val[5]~27_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[5]~28\ : std_logic;
SIGNAL \Inst_Address_Generator|val[6]~29_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[6]~30\ : std_logic;
SIGNAL \Inst_Address_Generator|val[7]~31_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[7]~32\ : std_logic;
SIGNAL \Inst_Address_Generator|val[8]~33_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[8]~34\ : std_logic;
SIGNAL \Inst_Address_Generator|val[9]~35_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[9]~36\ : std_logic;
SIGNAL \Inst_Address_Generator|val[10]~37_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[10]~38\ : std_logic;
SIGNAL \Inst_Address_Generator|val[11]~39_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[11]~40\ : std_logic;
SIGNAL \Inst_Address_Generator|val[12]~41_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[12]~42\ : std_logic;
SIGNAL \Inst_Address_Generator|val[13]~43_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[13]~44\ : std_logic;
SIGNAL \Inst_Address_Generator|val[14]~45_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[0]~17_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[0]~24_combout\ : std_logic;
SIGNAL \slide_sw_RESET~input_o\ : std_logic;
SIGNAL \Inst_debounce_reset|c[0]~25\ : std_logic;
SIGNAL \Inst_debounce_reset|c[1]~26_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[1]~27\ : std_logic;
SIGNAL \Inst_debounce_reset|c[2]~28_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[2]~29\ : std_logic;
SIGNAL \Inst_debounce_reset|c[3]~30_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[3]~31\ : std_logic;
SIGNAL \Inst_debounce_reset|c[4]~32_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[4]~33\ : std_logic;
SIGNAL \Inst_debounce_reset|c[5]~34_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[5]~35\ : std_logic;
SIGNAL \Inst_debounce_reset|c[6]~36_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[6]~37\ : std_logic;
SIGNAL \Inst_debounce_reset|c[7]~38_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[7]~39\ : std_logic;
SIGNAL \Inst_debounce_reset|c[8]~40_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[8]~41\ : std_logic;
SIGNAL \Inst_debounce_reset|c[9]~42_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[9]~43\ : std_logic;
SIGNAL \Inst_debounce_reset|c[10]~44_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[10]~45\ : std_logic;
SIGNAL \Inst_debounce_reset|c[11]~46_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[11]~47\ : std_logic;
SIGNAL \Inst_debounce_reset|c[12]~48_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[12]~49\ : std_logic;
SIGNAL \Inst_debounce_reset|c[13]~50_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[13]~51\ : std_logic;
SIGNAL \Inst_debounce_reset|c[14]~52_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[14]~53\ : std_logic;
SIGNAL \Inst_debounce_reset|c[15]~54_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[15]~55\ : std_logic;
SIGNAL \Inst_debounce_reset|c[16]~56_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[16]~57\ : std_logic;
SIGNAL \Inst_debounce_reset|c[17]~58_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[17]~59\ : std_logic;
SIGNAL \Inst_debounce_reset|c[18]~60_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[18]~61\ : std_logic;
SIGNAL \Inst_debounce_reset|c[19]~62_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[19]~63\ : std_logic;
SIGNAL \Inst_debounce_reset|c[20]~64_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[20]~65\ : std_logic;
SIGNAL \Inst_debounce_reset|c[21]~66_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[21]~67\ : std_logic;
SIGNAL \Inst_debounce_reset|c[22]~68_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|c[22]~69\ : std_logic;
SIGNAL \Inst_debounce_reset|c[23]~70_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|Equal0~6_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|Equal0~5_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|Equal0~7_combout\ : std_logic;
SIGNAL \Inst_debounce_reset|o~q\ : std_logic;
SIGNAL \Inst_sdram_controller|init_pre_cntr~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux2~1_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|init_done~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|init_done~q\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux2~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[0]~16_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[2]~18_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[0]~17\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[1]~19_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[1]~20\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[2]~21_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[2]~22\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[3]~23_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[3]~24\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[4]~25_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[4]~26\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[5]~27_combout\ : std_logic;
SIGNAL \reset_sdram_interface~_wirecell_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[5]~28\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[6]~29_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[6]~30\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[7]~31_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Equal5~1_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[7]~32\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[8]~33_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[8]~34\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[9]~35_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[9]~36\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[10]~37_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[10]~38\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[11]~39_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Equal5~2_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[11]~40\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[12]~41_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[12]~42\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[13]~43_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[13]~44\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[14]~45_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[14]~46\ : std_logic;
SIGNAL \Inst_sdram_controller|wait_200us_cntr[15]~47_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Equal5~3_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Equal5~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Equal5~4_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Add3~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|trcd_cntr~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Equal7~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux2~2_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|init_pre_cntr[0]~1_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux0~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Add4~1_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Add4~2_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Add4~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux0~1_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux1~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux1~1_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux1~2_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux0~2_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_addr_r~2_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|trcd_cntr~1_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Add3~1_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|trcd_cntr~2_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux46~0_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|we_i_r~0_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|dat_i_r[9]~0_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|we_i_r~1_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|we_i_r~q\ : std_logic;
SIGNAL \Inst_sdram_rw|cyc_i_r~0_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|cyc_i_r~1_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|cyc_i_r~2_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|cyc_i_r~q\ : std_logic;
SIGNAL \Inst_sdram_controller|address_r[0]~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|we_i_r~q\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux3~2_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux4~1_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux4~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|process_3~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|trc_cntr~2_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|trc_cntr~3_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Add2~1_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|trc_cntr~1_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Add2~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|trc_cntr~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Equal8~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux4~2_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Equal18~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|stb_i_r~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|stb_i_r~q\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[0]~25_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Equal18~4_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[0]~26\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[1]~29_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[1]~30\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[2]~31_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[2]~32\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[3]~33_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[3]~34\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[4]~35_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[4]~36\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[5]~37_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[5]~38\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[6]~39_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[6]~40\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[7]~41_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[7]~42\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[8]~43_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[8]~44\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[9]~45_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[9]~46\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[10]~47_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[10]~48\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[11]~49_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[11]~50\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[12]~51_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[12]~52\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[13]~53_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[13]~54\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[14]~55_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[14]~56\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[15]~57_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[15]~58\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[16]~59_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[16]~60\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[17]~61_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[17]~62\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[18]~63_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[18]~64\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[19]~65_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[19]~66\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[20]~67_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[20]~68\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[21]~69_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[21]~70\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[22]~71_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[22]~72\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[23]~73_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[23]~74\ : std_logic;
SIGNAL \Inst_sdram_controller|rfsh_int_cntr[24]~75_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Equal2~5_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Equal2~3_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Equal2~2_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Equal2~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Equal2~1_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Equal2~4_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Equal2~6_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Equal2~7_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|do_refresh~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|do_refresh~q\ : std_logic;
SIGNAL \Inst_sdram_controller|Equal18~1_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux5~1_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux5~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux5~2_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux3~1_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux3~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux3~3_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux6~2_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux6~1_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux6~3_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux6~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Mux6~4_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|process_11~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|ack_o_r~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|ack_o_r~q\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux1~0_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux1~1_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[0]~25_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[16]~60_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[16]~59_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[0]~26\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[1]~27_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[1]~28\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[2]~29_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[2]~30\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[3]~31_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[3]~32\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[4]~33_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[4]~34\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[5]~35_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[5]~36\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[6]~37_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[6]~38\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[7]~39_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[7]~40\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[8]~41_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[8]~42\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[9]~43_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[9]~44\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[10]~45_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[10]~46\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[11]~47_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[11]~48\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[12]~49_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[12]~50\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[13]~51_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[13]~52\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[14]~53_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[14]~54\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[15]~55_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[15]~56\ : std_logic;
SIGNAL \Inst_sdram_rw|rw_cntr[16]~57_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|LessThan0~0_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|LessThan0~1_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|LessThan0~3_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|LessThan0~2_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|LessThan0~4_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|LessThan0~5_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux3~0_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux3~1_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux3~2_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux3~3_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux2~0_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|process_0~1_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux2~1_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|we_buf2_r~0_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux2~2_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux2~3_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|process_0~0_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux128~0_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|led_done_r~q\ : std_logic;
SIGNAL \reset_sdram_interface~0_combout\ : std_logic;
SIGNAL \reset_sdram_interface~q\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux0~0_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux0~1_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|process_0~2_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[4]~51_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[16]~52_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[0]~18\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[1]~19_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[1]~20\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[2]~21_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[2]~22\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[3]~23_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[3]~24\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[4]~25_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[4]~26\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[5]~27_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[5]~28\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[6]~29_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[6]~30\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[7]~31_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[7]~32\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[8]~33_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[8]~34\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[9]~35_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[9]~36\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[10]~37_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[10]~38\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[11]~39_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[11]~40\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[12]~41_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[12]~42\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[13]~43_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[13]~44\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[14]~45_combout\ : std_logic;
SIGNAL \rdaddress_buf_1~3_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[14]~46\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[15]~47_combout\ : std_logic;
SIGNAL \rdaddress_buf_1~2_combout\ : std_logic;
SIGNAL \rdaddress_buf_1~1_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\ : std_logic;
SIGNAL \ov7670_data[1]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[1]~feeder_combout\ : std_logic;
SIGNAL \rdaddress_buf_1~4_combout\ : std_logic;
SIGNAL \rdaddress_buf_1~5_combout\ : std_logic;
SIGNAL \rdaddress_buf_1~6_combout\ : std_logic;
SIGNAL \rdaddress_buf_1~7_combout\ : std_logic;
SIGNAL \rdaddress_buf_1~8_combout\ : std_logic;
SIGNAL \rdaddress_buf_1~9_combout\ : std_logic;
SIGNAL \rdaddress_buf_1~10_combout\ : std_logic;
SIGNAL \rdaddress_buf_1~11_combout\ : std_logic;
SIGNAL \rdaddress_buf_1~12_combout\ : std_logic;
SIGNAL \rdaddress_buf_1~13_combout\ : std_logic;
SIGNAL \rdaddress_buf_1~14_combout\ : std_logic;
SIGNAL \rdaddress_buf_1~15_combout\ : std_logic;
SIGNAL \rdaddress_buf_1~16_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[0]~80_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[0]~81_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[15]~48\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r[16]~49_combout\ : std_logic;
SIGNAL \rdaddress_buf_1~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[0]~84_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[0]~85_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[0]~82_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[0]~83_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[0]~86_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[0]~87_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[0]~88_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[0]~89_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|dat_i_r[0]~1_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_i_r[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Equal18~3_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_dq_r[0]~17_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|oe_r~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|oe_r~q\ : std_logic;
SIGNAL \Inst_sdram_controller|Equal18~5_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_dq_r[2]~18_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_dq_r[0]~en_q\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_dq_r[0]~16_combout\ : std_logic;
SIGNAL \ov7670_data[2]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[1]~90_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[1]~91_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[1]~92_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[1]~93_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[1]~94_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[1]~95_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[1]~96_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[1]~97_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[1]~98_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[1]~99_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_i_r[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_dq_r[1]~19_combout\ : std_logic;
SIGNAL \ov7670_data[3]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[3]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[3]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[2]~100_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[2]~101_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[2]~107_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[2]~108_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[2]~104_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[2]~105_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[2]~102_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[2]~103_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[2]~106_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[2]~109_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_i_r[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_dq_r[2]~20_combout\ : std_logic;
SIGNAL \ov7670_data[4]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[4]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[4]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[3]~117_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[3]~118_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[3]~110_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[3]~111_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[3]~114_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[3]~115_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[3]~112_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[3]~113_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[3]~116_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[3]~119_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_i_r[3]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_dq_r[3]~21_combout\ : std_logic;
SIGNAL \ov7670_data[7]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[7]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[7]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[4]~42_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[4]~43_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[4]~44_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[4]~45_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[4]~46_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[4]~47_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[4]~48_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[4]~40_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[4]~41_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[4]~49_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_dq_r[4]~22_combout\ : std_logic;
SIGNAL \ov7670_data[0]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[5]~57_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[5]~58_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[5]~50_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[5]~51_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[5]~54_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[5]~55_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[5]~52_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[5]~53_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[5]~56_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[5]~59_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_i_r[5]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_dq_r[5]~23_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[9]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[6]~67_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[6]~68_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[6]~60_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[6]~61_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[6]~64_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[6]~65_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[6]~62_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[6]~63_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[6]~66_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[6]~69_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_i_r[6]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_dq_r[6]~24_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[7]~70_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[7]~71_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[7]~72_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[7]~73_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[7]~74_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[7]~75_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[7]~76_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[7]~77_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[7]~78_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[7]~79_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_i_r[7]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_dq_r[7]~25_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[12]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[8]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[8]~1_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[8]~7_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[8]~8_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[8]~2_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[8]~3_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[8]~4_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[8]~5_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[8]~6_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[8]~9_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_i_r[8]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_dq_r[8]~26_combout\ : std_logic;
SIGNAL \ov7670_data[5]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[5]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[13]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[9]~17_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[9]~18_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[9]~10_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[9]~11_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[9]~14_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[9]~15_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[9]~12_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[9]~13_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[9]~16_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[9]~19_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_i_r[9]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_dq_r[9]~27_combout\ : std_logic;
SIGNAL \ov7670_data[6]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[6]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[6]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[14]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[10]~27_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[10]~28_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[10]~20_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[10]~21_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[10]~22_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[10]~23_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[10]~24_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[10]~25_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[10]~26_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[10]~29_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_i_r[10]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_dq_r[10]~28_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[11]~37_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[11]~38_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[11]~30_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[11]~31_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[11]~32_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[11]~33_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[11]~34_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[11]~35_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[11]~36_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[11]~39_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_i_r[11]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_dq_r[11]~29_combout\ : std_logic;
SIGNAL \Inst_VGA|process_1~0_combout\ : std_logic;
SIGNAL \Inst_VGA|process_1~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Hsync~q\ : std_logic;
SIGNAL \rdaddress_buf_2[16]~feeder_combout\ : std_logic;
SIGNAL \rdaddress_buf_2[14]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[0]~17_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[2]~51_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[16]~52_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[16]~53_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[0]~18\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[1]~19_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[1]~20\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[2]~21_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[2]~22\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[3]~23_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[3]~24\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[4]~25_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[4]~26\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[5]~27_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[5]~28\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[6]~29_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[6]~30\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[7]~31_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[7]~32\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[8]~33_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[8]~34\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[9]~35_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[9]~36\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[10]~37_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[10]~38\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[11]~39_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[11]~40\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[12]~41_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[12]~42\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[13]~43_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[13]~44\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[14]~45_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[14]~46\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[15]~47_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[15]~48\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf2_r[16]~49_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|we_buf2_r~1_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|we_buf2_r~2_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|we_buf2_r~q\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ : std_logic;
SIGNAL \rdaddress_buf_2[15]~feeder_combout\ : std_logic;
SIGNAL \rdaddress_buf_2[13]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\ : std_logic;
SIGNAL \DRAM_DQ[8]~input_o\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_o_r~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|Equal18~2_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_o_r[11]~1_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux118~0_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|dout_buf2_r[8]~0_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|dout_buf2_r[8]~1_combout\ : std_logic;
SIGNAL \rdaddress_buf_2[0]~feeder_combout\ : std_logic;
SIGNAL \rdaddress_buf_2[1]~feeder_combout\ : std_logic;
SIGNAL \rdaddress_buf_2[2]~feeder_combout\ : std_logic;
SIGNAL \rdaddress_buf_2[3]~feeder_combout\ : std_logic;
SIGNAL \rdaddress_buf_2[4]~feeder_combout\ : std_logic;
SIGNAL \rdaddress_buf_2[6]~feeder_combout\ : std_logic;
SIGNAL \rdaddress_buf_2[7]~feeder_combout\ : std_logic;
SIGNAL \rdaddress_buf_2[8]~feeder_combout\ : std_logic;
SIGNAL \rdaddress_buf_2[9]~feeder_combout\ : std_logic;
SIGNAL \rdaddress_buf_2[11]~feeder_combout\ : std_logic;
SIGNAL \rdaddress_buf_2[12]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~7_combout\ : std_logic;
SIGNAL \data_to_rgb~8_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~2_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~3_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~4_combout\ : std_logic;
SIGNAL \data_to_rgb~5_combout\ : std_logic;
SIGNAL \data_to_rgb~6_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~0_combout\ : std_logic;
SIGNAL \data_to_rgb~1_combout\ : std_logic;
SIGNAL \data_to_rgb~9_combout\ : std_logic;
SIGNAL \data_to_rgb~10_combout\ : std_logic;
SIGNAL \Inst_RGB|R[0]~0_combout\ : std_logic;
SIGNAL \DRAM_DQ[9]~input_o\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_o_r~2_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux117~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~11_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~12_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~13_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~14_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~15_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~16_combout\ : std_logic;
SIGNAL \data_to_rgb~17_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~18_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~19_combout\ : std_logic;
SIGNAL \data_to_rgb~20_combout\ : std_logic;
SIGNAL \data_to_rgb~21_combout\ : std_logic;
SIGNAL \Inst_RGB|R[1]~1_combout\ : std_logic;
SIGNAL \DRAM_DQ[10]~input_o\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_o_r~3_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux116~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~29_combout\ : std_logic;
SIGNAL \data_to_rgb~30_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~24_combout\ : std_logic;
SIGNAL \data_to_rgb~25_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~26_combout\ : std_logic;
SIGNAL \data_to_rgb~27_combout\ : std_logic;
SIGNAL \data_to_rgb~28_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~22_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~23_combout\ : std_logic;
SIGNAL \data_to_rgb~31_combout\ : std_logic;
SIGNAL \data_to_rgb~32_combout\ : std_logic;
SIGNAL \Inst_RGB|R[2]~2_combout\ : std_logic;
SIGNAL \DRAM_DQ[11]~input_o\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_o_r~4_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux115~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~40_combout\ : std_logic;
SIGNAL \data_to_rgb~41_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~37_combout\ : std_logic;
SIGNAL \data_to_rgb~38_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~35_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~36_combout\ : std_logic;
SIGNAL \data_to_rgb~39_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~33_combout\ : std_logic;
SIGNAL \data_to_rgb~34_combout\ : std_logic;
SIGNAL \data_to_rgb~42_combout\ : std_logic;
SIGNAL \data_to_rgb~43_combout\ : std_logic;
SIGNAL \Inst_RGB|R[3]~3_combout\ : std_logic;
SIGNAL \DRAM_DQ[4]~input_o\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_o_r~5_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux122~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~51_combout\ : std_logic;
SIGNAL \data_to_rgb~52_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~48_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~49_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~46_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~47_combout\ : std_logic;
SIGNAL \data_to_rgb~50_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~44_combout\ : std_logic;
SIGNAL \data_to_rgb~45_combout\ : std_logic;
SIGNAL \data_to_rgb~53_combout\ : std_logic;
SIGNAL \data_to_rgb~54_combout\ : std_logic;
SIGNAL \Inst_RGB|G[0]~0_combout\ : std_logic;
SIGNAL \DRAM_DQ[5]~input_o\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_o_r~6_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux121~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~55_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~56_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~62_combout\ : std_logic;
SIGNAL \data_to_rgb~63_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~59_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~60_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~57_combout\ : std_logic;
SIGNAL \data_to_rgb~58_combout\ : std_logic;
SIGNAL \data_to_rgb~61_combout\ : std_logic;
SIGNAL \data_to_rgb~64_combout\ : std_logic;
SIGNAL \data_to_rgb~65_combout\ : std_logic;
SIGNAL \Inst_RGB|G[1]~1_combout\ : std_logic;
SIGNAL \DRAM_DQ[6]~input_o\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_o_r~7_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux120~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~70_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~71_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~68_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~69_combout\ : std_logic;
SIGNAL \data_to_rgb~72_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~73_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~74_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~66_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~67_combout\ : std_logic;
SIGNAL \data_to_rgb~75_combout\ : std_logic;
SIGNAL \data_to_rgb~76_combout\ : std_logic;
SIGNAL \Inst_RGB|G[2]~2_combout\ : std_logic;
SIGNAL \DRAM_DQ[7]~input_o\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_o_r~8_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux119~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~84_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~85_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~77_combout\ : std_logic;
SIGNAL \data_to_rgb~78_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~79_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~80_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~81_combout\ : std_logic;
SIGNAL \data_to_rgb~82_combout\ : std_logic;
SIGNAL \data_to_rgb~83_combout\ : std_logic;
SIGNAL \data_to_rgb~86_combout\ : std_logic;
SIGNAL \data_to_rgb~87_combout\ : std_logic;
SIGNAL \Inst_RGB|G[3]~3_combout\ : std_logic;
SIGNAL \DRAM_DQ[0]~input_o\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_o_r~9_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux126~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~92_combout\ : std_logic;
SIGNAL \data_to_rgb~93_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~90_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~91_combout\ : std_logic;
SIGNAL \data_to_rgb~94_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~95_combout\ : std_logic;
SIGNAL \data_to_rgb~96_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~88_combout\ : std_logic;
SIGNAL \data_to_rgb~89_combout\ : std_logic;
SIGNAL \data_to_rgb~97_combout\ : std_logic;
SIGNAL \data_to_rgb~98_combout\ : std_logic;
SIGNAL \Inst_RGB|B[0]~0_combout\ : std_logic;
SIGNAL \DRAM_DQ[1]~input_o\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_o_r~10_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux125~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~99_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~100_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~103_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~104_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~101_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~102_combout\ : std_logic;
SIGNAL \data_to_rgb~105_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~106_combout\ : std_logic;
SIGNAL \data_to_rgb~107_combout\ : std_logic;
SIGNAL \data_to_rgb~108_combout\ : std_logic;
SIGNAL \data_to_rgb~109_combout\ : std_logic;
SIGNAL \Inst_RGB|B[1]~1_combout\ : std_logic;
SIGNAL \DRAM_DQ[2]~input_o\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_o_r~11_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux124~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~110_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~111_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~117_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~118_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~112_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~113_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~114_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~115_combout\ : std_logic;
SIGNAL \data_to_rgb~116_combout\ : std_logic;
SIGNAL \data_to_rgb~119_combout\ : std_logic;
SIGNAL \data_to_rgb~120_combout\ : std_logic;
SIGNAL \Inst_RGB|B[2]~2_combout\ : std_logic;
SIGNAL \DRAM_DQ[3]~input_o\ : std_logic;
SIGNAL \Inst_sdram_controller|dat_o_r~12_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|Mux123~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~121_combout\ : std_logic;
SIGNAL \data_to_rgb~122_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~128_combout\ : std_logic;
SIGNAL \data_to_rgb~129_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~125_combout\ : std_logic;
SIGNAL \data_to_rgb~126_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~123_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \data_to_rgb~124_combout\ : std_logic;
SIGNAL \data_to_rgb~127_combout\ : std_logic;
SIGNAL \data_to_rgb~130_combout\ : std_logic;
SIGNAL \data_to_rgb~131_combout\ : std_logic;
SIGNAL \Inst_RGB|B[3]~3_combout\ : std_logic;
SIGNAL \Inst_VGA|Nblank~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Nblank~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|sys_clk~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|sys_clk~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|sioc~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|sioc~q\ : std_logic;
SIGNAL \Inst_sdram_controller|Equal14~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|process_13~0_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_addr_r~3_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[1]~24_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[1]~25\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[2]~26_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[2]~27\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[3]~28_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[3]~29\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[4]~30_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[4]~31\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[5]~32_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[5]~33\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[6]~34_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[6]~35\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[7]~36_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[7]~37\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[8]~38_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[8]~39\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[9]~40_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[9]~41\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[10]~42_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|address_r[10]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_addr_r~4_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[10]~43\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[11]~44_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|address_r[11]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|address_r[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_addr_r~5_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|address_r[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[11]~45\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[12]~46_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|address_r[12]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_addr_r~6_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[12]~47\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[13]~48_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_addr_r~7_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[13]~49\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[14]~50_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|address_r[14]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_addr_r~8_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_addr_r~9_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[14]~51\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[15]~52_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|address_r[15]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_addr_r~10_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_addr_r~11_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|address_r[6]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[15]~53\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[16]~54_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|address_r[16]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_addr_r~12_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[16]~55\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[17]~56_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|address_r[7]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_addr_r~13_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|address_r[8]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[17]~57\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[18]~58_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|address_r[18]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_addr_r~14_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|address_r[9]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[18]~59\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[19]~60_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_addr_r~15_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[19]~61\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[20]~62_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_addr_r~18_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_addr_r~19_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[20]~63\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[21]~64_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_addr_r~16_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[21]~65\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[22]~66_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|address_r[22]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_addr_r~17_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[22]~67\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[23]~68_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|address_r[23]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_bank_r~0_combout\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[23]~69\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_i_r[24]~70_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|address_r[24]~feeder_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_bank_r~1_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|process_14~2_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_cas_n_r~q\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK_outclk\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_locked\ : std_logic;
SIGNAL \Inst_sdram_controller|process_14~3_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_ras_n_r~q\ : std_logic;
SIGNAL \Inst_sdram_controller|process_14~4_combout\ : std_logic;
SIGNAL \Inst_sdram_controller|dram_we_n_r~q\ : std_logic;
SIGNAL \Inst_sdram_rw|addr_buf1_r\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_Address_Generator|val\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_sdram_controller|current_state\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_sdram_controller|current_init_state\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_sdram_controller|address_r\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \Inst_sdram_rw|state\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_sdram_rw|addr_buf2_r\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|address\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_sdram_rw|rw_cntr\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_sdram_controller|init_pre_cntr\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_sdram_controller|wait_200us_cntr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_sdram_rw|addr_i_r\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \Inst_debounce_resend|c\ : std_logic_vector(23 DOWNTO 0);
SIGNAL data_to_rgb : std_logic_vector(11 DOWNTO 0);
SIGNAL \Inst_debounce_reset|c\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \Inst_sdram_controller|rfsh_int_cntr\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|line\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_VGA|Vcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_VGA|Hcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_sdram_controller|dram_addr_r\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_sdram_controller|dram_bank_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL rdaddress_buf_1 : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL rdaddress_buf_2 : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|d_latch\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_sdram_rw|dout_buf2_r\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_sdram_controller|trcd_cntr\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_sdram_controller|trc_cntr\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_sdram_controller|dram_dq_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_sdram_controller|dat_o_r\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|latched_d\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_sdram_controller|dat_i_r\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|href_last\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Inst_sdram_rw|dat_i_r\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_slide_sw_RESET~input_o\ : std_logic;
SIGNAL \ALT_INV_slide_sw_resend_reg_values~input_o\ : std_logic;
SIGNAL \ALT_INV_ov7670_pclk~input_o\ : std_logic;
SIGNAL \ALT_INV_btn_take_snapshot~input_o\ : std_logic;
SIGNAL \Inst_sdram_controller|ALT_INV_dram_dq_r[0]~16_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\ : std_logic_vector(31 DOWNTO 31);
SIGNAL \ALT_INV_reset_sdram_interface~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\ : std_logic_vector(31 DOWNTO 31);
SIGNAL \Inst_VGA|ALT_INV_Vsync~q\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_locked\ : std_logic;

BEGIN

ww_clk_50 <= clk_50;
ww_slide_sw_RESET <= slide_sw_RESET;
ww_slide_sw_resend_reg_values <= slide_sw_resend_reg_values;
LED_config_finished <= ww_LED_config_finished;
LED_dll_locked <= ww_LED_dll_locked;
ww_btn_take_snapshot <= btn_take_snapshot;
ww_btn_display_snapshot <= btn_display_snapshot;
vga_hsync <= ww_vga_hsync;
vga_vsync <= ww_vga_vsync;
vga_r <= ww_vga_r;
vga_g <= ww_vga_g;
vga_b <= ww_vga_b;
vga_blank_N <= ww_vga_blank_N;
vga_sync_N <= ww_vga_sync_N;
vga_CLK <= ww_vga_CLK;
ww_ov7670_pclk <= ov7670_pclk;
ov7670_xclk <= ww_ov7670_xclk;
ww_ov7670_vsync <= ov7670_vsync;
ww_ov7670_href <= ov7670_href;
ww_ov7670_data <= ov7670_data;
ov7670_sioc <= ww_ov7670_sioc;
ov7670_siod <= ww_ov7670_siod;
ov7670_pwdn <= ww_ov7670_pwdn;
ov7670_reset <= ww_ov7670_reset;
LED_snapshot_retrieved <= ww_LED_snapshot_retrieved;
DRAM_ADDR <= ww_DRAM_ADDR;
DRAM_BA_0 <= ww_DRAM_BA_0;
DRAM_BA_1 <= ww_DRAM_BA_1;
DRAM_CAS_N <= ww_DRAM_CAS_N;
DRAM_CKE <= ww_DRAM_CKE;
DRAM_CLK <= ww_DRAM_CLK;
DRAM_CS_N <= ww_DRAM_CS_N;
DRAM_DQ <= ww_DRAM_DQ;
DRAM_LDQM <= ww_DRAM_LDQM;
DRAM_UDQM <= ww_DRAM_UDQM;
DRAM_RAS_N <= ww_DRAM_RAS_N;
DRAM_WE_N <= ww_DRAM_WE_N;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Inst_ov7670_controller|Inst_ov7670_registers|address\(7) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(6) & 
\Inst_ov7670_controller|Inst_ov7670_registers|address\(5) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(4) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(3) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(2) & 
\Inst_ov7670_controller|Inst_ov7670_registers|address\(1) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(0));

\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\Inst_four_clocks_pll|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \clk_50~input_o\);

\Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk\(0) <= \Inst_four_clocks_pll|altpll_component|auto_generated|pll1_CLK_bus\(0);
\Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk\(1) <= \Inst_four_clocks_pll|altpll_component|auto_generated|pll1_CLK_bus\(1);
\Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk\(2) <= \Inst_four_clocks_pll|altpll_component|auto_generated|pll1_CLK_bus\(2);
\Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk\(3) <= \Inst_four_clocks_pll|altpll_component|auto_generated|pll1_CLK_bus\(3);
\Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk\(4) <= \Inst_four_clocks_pll|altpll_component|auto_generated|pll1_CLK_bus\(4);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(8);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(8);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(8);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(8);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(8);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(8);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(8);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(8);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(8);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(8);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(8);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(8);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(8);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(8);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(8);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(8);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(9);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(9);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(9);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(9);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(9);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(9);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(9);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(9);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(9);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(9);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(9);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(9);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(9);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(9);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(9);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(9);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(10);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(10);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(10);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(10);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(10);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(10);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(10);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(10);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(10);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(10);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(10);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(10);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(10);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(10);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(10);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(10);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(11);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(11);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(11);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(11);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(11);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(11);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(11);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(11);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(11);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(11);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(11);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(11);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(11);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(11);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(11);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(11);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(1);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(1);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(1);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(1);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(1);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(1);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(1);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(1);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(1);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(1);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(1);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(1);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(1);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(1);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(1);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(1);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(2);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(2);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(2);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(2);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(2);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(2);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(2);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(2);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(2);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(2);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(2);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(2);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(2);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(2);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(2);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(2);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (rdaddress_buf_1(12) & rdaddress_buf_1(11) & rdaddress_buf_1(10) & rdaddress_buf_1(9) & rdaddress_buf_1(8) & rdaddress_buf_1(7) & 
rdaddress_buf_1(6) & rdaddress_buf_1(5) & rdaddress_buf_1(4) & rdaddress_buf_1(3) & rdaddress_buf_1(2) & rdaddress_buf_1(1) & rdaddress_buf_1(0));

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(3);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(3);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(3);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(3);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(3);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(3);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(3);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(3);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(3);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(3);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(3);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(3);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(3);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(3);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(3);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \Inst_sdram_rw|dout_buf2_r\(3);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\Inst_sdram_rw|addr_buf2_r\(12) & \Inst_sdram_rw|addr_buf2_r\(11) & \Inst_sdram_rw|addr_buf2_r\(10) & \Inst_sdram_rw|addr_buf2_r\(9) & 
\Inst_sdram_rw|addr_buf2_r\(8) & \Inst_sdram_rw|addr_buf2_r\(7) & \Inst_sdram_rw|addr_buf2_r\(6) & \Inst_sdram_rw|addr_buf2_r\(5) & \Inst_sdram_rw|addr_buf2_r\(4) & \Inst_sdram_rw|addr_buf2_r\(3) & \Inst_sdram_rw|addr_buf2_r\(2) & 
\Inst_sdram_rw|addr_buf2_r\(1) & \Inst_sdram_rw|addr_buf2_r\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (rdaddress_buf_2(12) & rdaddress_buf_2(11) & rdaddress_buf_2(10) & rdaddress_buf_2(9) & rdaddress_buf_2(8) & rdaddress_buf_2(7) & 
rdaddress_buf_2(6) & rdaddress_buf_2(5) & rdaddress_buf_2(4) & rdaddress_buf_2(3) & rdaddress_buf_2(2) & rdaddress_buf_2(1) & rdaddress_buf_2(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk\(3));

\Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk\(0));

\Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK_INCLK_bus\ <= (vcc & vcc & vcc & \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk\(1));

\Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk\(2));
\ALT_INV_slide_sw_RESET~input_o\ <= NOT \slide_sw_RESET~input_o\;
\ALT_INV_slide_sw_resend_reg_values~input_o\ <= NOT \slide_sw_resend_reg_values~input_o\;
\ALT_INV_ov7670_pclk~input_o\ <= NOT \ov7670_pclk~input_o\;
\ALT_INV_btn_take_snapshot~input_o\ <= NOT \btn_take_snapshot~input_o\;
\Inst_sdram_controller|ALT_INV_dram_dq_r[0]~16_combout\ <= NOT \Inst_sdram_controller|dram_dq_r[0]~16_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(31) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(31);
\ALT_INV_reset_sdram_interface~q\ <= NOT \reset_sdram_interface~q\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31);
\Inst_VGA|ALT_INV_Vsync~q\ <= NOT \Inst_VGA|Vsync~q\;
\Inst_four_clocks_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_locked\ <= NOT \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_locked\;

-- Location: IOOBUF_X94_Y73_N2
\LED_config_finished~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\,
	devoe => ww_devoe,
	o => ww_LED_config_finished);

-- Location: IOOBUF_X69_Y73_N16
\LED_dll_locked~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_LED_dll_locked);

-- Location: IOOBUF_X38_Y73_N16
\vga_hsync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|Hsync~q\,
	devoe => ww_devoe,
	o => ww_vga_hsync);

-- Location: IOOBUF_X54_Y73_N2
\vga_vsync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|Vsync~q\,
	devoe => ww_devoe,
	o => ww_vga_vsync);

-- Location: IOOBUF_X33_Y73_N2
\vga_r[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(0));

-- Location: IOOBUF_X31_Y73_N2
\vga_r[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(1));

-- Location: IOOBUF_X35_Y73_N23
\vga_r[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(2));

-- Location: IOOBUF_X33_Y73_N9
\vga_r[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(3));

-- Location: IOOBUF_X20_Y73_N9
\vga_r[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(4));

-- Location: IOOBUF_X40_Y73_N9
\vga_r[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(5));

-- Location: IOOBUF_X11_Y73_N23
\vga_r[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(6));

-- Location: IOOBUF_X20_Y73_N16
\vga_r[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(7));

-- Location: IOOBUF_X11_Y73_N16
\vga_g[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(0));

-- Location: IOOBUF_X25_Y73_N16
\vga_g[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(1));

-- Location: IOOBUF_X11_Y73_N9
\vga_g[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(2));

-- Location: IOOBUF_X25_Y73_N23
\vga_g[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(3));

-- Location: IOOBUF_X16_Y73_N9
\vga_g[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(4));

-- Location: IOOBUF_X16_Y73_N2
\vga_g[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(5));

-- Location: IOOBUF_X20_Y73_N2
\vga_g[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(6));

-- Location: IOOBUF_X23_Y73_N16
\vga_g[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(7));

-- Location: IOOBUF_X38_Y73_N9
\vga_b[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(0));

-- Location: IOOBUF_X38_Y73_N2
\vga_b[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(1));

-- Location: IOOBUF_X23_Y73_N2
\vga_b[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(2));

-- Location: IOOBUF_X42_Y73_N9
\vga_b[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(3));

-- Location: IOOBUF_X42_Y73_N2
\vga_b[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(4));

-- Location: IOOBUF_X52_Y73_N16
\vga_b[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(5));

-- Location: IOOBUF_X23_Y73_N9
\vga_b[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(6));

-- Location: IOOBUF_X52_Y73_N23
\vga_b[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(7));

-- Location: IOOBUF_X31_Y73_N9
\vga_blank_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|Nblank~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_blank_N);

-- Location: IOOBUF_X35_Y73_N16
\vga_sync_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_vga_sync_N);

-- Location: IOOBUF_X47_Y73_N2
\vga_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_vga_CLK);

-- Location: IOOBUF_X65_Y0_N16
\ov7670_xclk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|sys_clk~q\,
	devoe => ww_devoe,
	o => ww_ov7670_xclk);

-- Location: IOOBUF_X85_Y0_N2
\ov7670_sioc~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|Inst_i2c_sender|sioc~q\,
	devoe => ww_devoe,
	o => ww_ov7670_sioc);

-- Location: IOOBUF_X107_Y0_N2
\ov7670_pwdn~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ov7670_pwdn);

-- Location: IOOBUF_X60_Y0_N23
\ov7670_reset~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ov7670_reset);

-- Location: IOOBUF_X111_Y73_N9
\LED_snapshot_retrieved~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_rw|led_done_r~q\,
	devoe => ww_devoe,
	o => ww_LED_snapshot_retrieved);

-- Location: IOOBUF_X0_Y34_N2
\DRAM_ADDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_addr_r\(0),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(0));

-- Location: IOOBUF_X0_Y15_N23
\DRAM_ADDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_addr_r\(1),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(1));

-- Location: IOOBUF_X0_Y18_N23
\DRAM_ADDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_addr_r\(2),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(2));

-- Location: IOOBUF_X0_Y42_N2
\DRAM_ADDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_addr_r\(3),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(3));

-- Location: IOOBUF_X0_Y15_N16
\DRAM_ADDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_addr_r\(4),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(4));

-- Location: IOOBUF_X0_Y11_N16
\DRAM_ADDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_addr_r\(5),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(5));

-- Location: IOOBUF_X0_Y12_N23
\DRAM_ADDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_addr_r\(6),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(6));

-- Location: IOOBUF_X0_Y9_N16
\DRAM_ADDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_addr_r\(7),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(7));

-- Location: IOOBUF_X0_Y12_N16
\DRAM_ADDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_addr_r\(8),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(8));

-- Location: IOOBUF_X0_Y13_N9
\DRAM_ADDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_addr_r\(9),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(9));

-- Location: IOOBUF_X0_Y32_N23
\DRAM_ADDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_addr_r\(10),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(10));

-- Location: IOOBUF_X0_Y10_N23
\DRAM_ADDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_addr_r\(11),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(11));

-- Location: IOOBUF_X0_Y11_N23
\DRAM_ADDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_addr_r\(12),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(12));

-- Location: IOOBUF_X0_Y18_N16
\DRAM_BA_0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_bank_r\(0),
	devoe => ww_devoe,
	o => ww_DRAM_BA_0);

-- Location: IOOBUF_X0_Y33_N16
\DRAM_BA_1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_bank_r\(1),
	devoe => ww_devoe,
	o => ww_DRAM_BA_1);

-- Location: IOOBUF_X0_Y14_N2
\DRAM_CAS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_cas_n_r~q\,
	devoe => ww_devoe,
	o => ww_DRAM_CAS_N);

-- Location: IOOBUF_X0_Y10_N16
\DRAM_CKE~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_CKE);

-- Location: IOOBUF_X5_Y0_N23
\DRAM_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK_outclk\,
	devoe => ww_devoe,
	o => ww_DRAM_CLK);

-- Location: IOOBUF_X0_Y33_N23
\DRAM_CS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_four_clocks_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_locked\,
	devoe => ww_devoe,
	o => ww_DRAM_CS_N);

-- Location: IOOBUF_X0_Y30_N2
\DRAM_LDQM~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_LDQM);

-- Location: IOOBUF_X0_Y14_N9
\DRAM_UDQM~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_UDQM);

-- Location: IOOBUF_X0_Y25_N23
\DRAM_RAS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_ras_n_r~q\,
	devoe => ww_devoe,
	o => ww_DRAM_RAS_N);

-- Location: IOOBUF_X0_Y16_N23
\DRAM_WE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_we_n_r~q\,
	devoe => ww_devoe,
	o => ww_DRAM_WE_N);

-- Location: IOOBUF_X83_Y0_N9
\ov7670_siod~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(31),
	oe => \Inst_ov7670_controller|Inst_i2c_sender|process_0~1_combout\,
	devoe => ww_devoe,
	o => ww_ov7670_siod);

-- Location: IOOBUF_X0_Y13_N2
\DRAM_DQ[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_dq_r\(0),
	oe => \Inst_sdram_controller|dram_dq_r[0]~16_combout\,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(0));

-- Location: IOOBUF_X0_Y26_N16
\DRAM_DQ[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_dq_r\(1),
	oe => \Inst_sdram_controller|dram_dq_r[0]~16_combout\,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(1));

-- Location: IOOBUF_X0_Y29_N16
\DRAM_DQ[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_dq_r\(2),
	oe => \Inst_sdram_controller|dram_dq_r[0]~16_combout\,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(2));

-- Location: IOOBUF_X0_Y25_N16
\DRAM_DQ[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_dq_r\(3),
	oe => \Inst_sdram_controller|dram_dq_r[0]~16_combout\,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(3));

-- Location: IOOBUF_X0_Y29_N23
\DRAM_DQ[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_dq_r\(4),
	oe => \Inst_sdram_controller|dram_dq_r[0]~16_combout\,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(4));

-- Location: IOOBUF_X0_Y28_N16
\DRAM_DQ[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_dq_r\(5),
	oe => \Inst_sdram_controller|dram_dq_r[0]~16_combout\,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(5));

-- Location: IOOBUF_X0_Y28_N23
\DRAM_DQ[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_dq_r\(6),
	oe => \Inst_sdram_controller|dram_dq_r[0]~16_combout\,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(6));

-- Location: IOOBUF_X0_Y34_N9
\DRAM_DQ[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_dq_r\(7),
	oe => \Inst_sdram_controller|dram_dq_r[0]~16_combout\,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(7));

-- Location: IOOBUF_X0_Y24_N16
\DRAM_DQ[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_dq_r\(8),
	oe => \Inst_sdram_controller|dram_dq_r[0]~16_combout\,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(8));

-- Location: IOOBUF_X0_Y24_N9
\DRAM_DQ[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_dq_r\(9),
	oe => \Inst_sdram_controller|dram_dq_r[0]~16_combout\,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(9));

-- Location: IOOBUF_X0_Y27_N23
\DRAM_DQ[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_dq_r\(10),
	oe => \Inst_sdram_controller|dram_dq_r[0]~16_combout\,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(10));

-- Location: IOOBUF_X0_Y19_N9
\DRAM_DQ[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|dram_dq_r\(11),
	oe => \Inst_sdram_controller|dram_dq_r[0]~16_combout\,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(11));

-- Location: IOOBUF_X0_Y27_N16
\DRAM_DQ[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|ALT_INV_dram_dq_r[0]~16_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(12));

-- Location: IOOBUF_X0_Y23_N16
\DRAM_DQ[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|ALT_INV_dram_dq_r[0]~16_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(13));

-- Location: IOOBUF_X0_Y21_N23
\DRAM_DQ[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|ALT_INV_dram_dq_r[0]~16_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(14));

-- Location: IOOBUF_X0_Y24_N23
\DRAM_DQ[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \Inst_sdram_controller|ALT_INV_dram_dq_r[0]~16_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(15));

-- Location: IOIBUF_X0_Y36_N15
\clk_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_50,
	o => \clk_50~input_o\);

-- Location: PLL_1
\Inst_four_clocks_pll|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 3,
	c0_initial => 1,
	c0_low => 2,
	c0_mode => "odd",
	c0_ph => 0,
	c1_high => 10,
	c1_initial => 2,
	c1_low => 10,
	c1_mode => "even",
	c1_ph => 4,
	c1_use_casc_in => "off",
	c2_high => 5,
	c2_initial => 2,
	c2_low => 5,
	c2_mode => "even",
	c2_ph => 4,
	c2_use_casc_in => "off",
	c3_high => 3,
	c3_initial => 2,
	c3_low => 2,
	c3_mode => "odd",
	c3_ph => 4,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c3",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 2,
	clk0_phase_shift => "0",
	clk1_counter => "c0",
	clk1_divide_by => 1,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 2,
	clk1_phase_shift => "-3000",
	clk2_counter => "c2",
	clk2_divide_by => 1,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 1,
	clk2_phase_shift => "0",
	clk3_counter => "c1",
	clk3_divide_by => 2,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 1,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 10,
	m_initial => 2,
	m_ph => 4,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 250,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => GND,
	fbin => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \Inst_four_clocks_pll|altpll_component|auto_generated|pll1_INCLK_bus\,
	locked => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_locked\,
	fbout => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G2
\Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\);

-- Location: LCCOMB_X21_Y8_N12
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~32_combout\ = !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~32_combout\);

-- Location: LCCOMB_X19_Y8_N0
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~31_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~31_combout\);

-- Location: FF_X19_Y8_N1
\Inst_ov7670_controller|Inst_i2c_sender|taken\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~31_combout\,
	sclr => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|taken~q\);

-- Location: LCCOMB_X14_Y9_N4
\Inst_ov7670_controller|Inst_ov7670_registers|address[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~8_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|taken~q\ & (\Inst_ov7670_controller|Inst_ov7670_registers|address\(0) $ (VCC))) # (!\Inst_ov7670_controller|Inst_i2c_sender|taken~q\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|address\(0) & VCC))
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9\ = CARRY((\Inst_ov7670_controller|Inst_i2c_sender|taken~q\ & \Inst_ov7670_controller|Inst_ov7670_registers|address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|taken~q\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|address\(0),
	datad => VCC,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~8_combout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9\);

-- Location: CLKCTRL_G4
\Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\);

-- Location: LCCOMB_X114_Y10_N8
\Inst_debounce_resend|c[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[0]~24_combout\ = \Inst_debounce_resend|c\(0) $ (VCC)
-- \Inst_debounce_resend|c[0]~25\ = CARRY(\Inst_debounce_resend|c\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_resend|c\(0),
	datad => VCC,
	combout => \Inst_debounce_resend|c[0]~24_combout\,
	cout => \Inst_debounce_resend|c[0]~25\);

-- Location: IOIBUF_X115_Y14_N1
\slide_sw_resend_reg_values~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_slide_sw_resend_reg_values,
	o => \slide_sw_resend_reg_values~input_o\);

-- Location: FF_X114_Y10_N9
\Inst_debounce_resend|c[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[0]~24_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(0));

-- Location: LCCOMB_X114_Y10_N10
\Inst_debounce_resend|c[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[1]~26_combout\ = (\Inst_debounce_resend|c\(1) & (!\Inst_debounce_resend|c[0]~25\)) # (!\Inst_debounce_resend|c\(1) & ((\Inst_debounce_resend|c[0]~25\) # (GND)))
-- \Inst_debounce_resend|c[1]~27\ = CARRY((!\Inst_debounce_resend|c[0]~25\) # (!\Inst_debounce_resend|c\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_resend|c\(1),
	datad => VCC,
	cin => \Inst_debounce_resend|c[0]~25\,
	combout => \Inst_debounce_resend|c[1]~26_combout\,
	cout => \Inst_debounce_resend|c[1]~27\);

-- Location: FF_X114_Y10_N11
\Inst_debounce_resend|c[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[1]~26_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(1));

-- Location: LCCOMB_X114_Y10_N12
\Inst_debounce_resend|c[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[2]~28_combout\ = (\Inst_debounce_resend|c\(2) & (\Inst_debounce_resend|c[1]~27\ $ (GND))) # (!\Inst_debounce_resend|c\(2) & (!\Inst_debounce_resend|c[1]~27\ & VCC))
-- \Inst_debounce_resend|c[2]~29\ = CARRY((\Inst_debounce_resend|c\(2) & !\Inst_debounce_resend|c[1]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_resend|c\(2),
	datad => VCC,
	cin => \Inst_debounce_resend|c[1]~27\,
	combout => \Inst_debounce_resend|c[2]~28_combout\,
	cout => \Inst_debounce_resend|c[2]~29\);

-- Location: FF_X114_Y10_N13
\Inst_debounce_resend|c[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[2]~28_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(2));

-- Location: LCCOMB_X114_Y10_N14
\Inst_debounce_resend|c[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[3]~30_combout\ = (\Inst_debounce_resend|c\(3) & (!\Inst_debounce_resend|c[2]~29\)) # (!\Inst_debounce_resend|c\(3) & ((\Inst_debounce_resend|c[2]~29\) # (GND)))
-- \Inst_debounce_resend|c[3]~31\ = CARRY((!\Inst_debounce_resend|c[2]~29\) # (!\Inst_debounce_resend|c\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_resend|c\(3),
	datad => VCC,
	cin => \Inst_debounce_resend|c[2]~29\,
	combout => \Inst_debounce_resend|c[3]~30_combout\,
	cout => \Inst_debounce_resend|c[3]~31\);

-- Location: FF_X114_Y10_N15
\Inst_debounce_resend|c[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[3]~30_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(3));

-- Location: LCCOMB_X114_Y10_N16
\Inst_debounce_resend|c[4]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[4]~32_combout\ = (\Inst_debounce_resend|c\(4) & (\Inst_debounce_resend|c[3]~31\ $ (GND))) # (!\Inst_debounce_resend|c\(4) & (!\Inst_debounce_resend|c[3]~31\ & VCC))
-- \Inst_debounce_resend|c[4]~33\ = CARRY((\Inst_debounce_resend|c\(4) & !\Inst_debounce_resend|c[3]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_resend|c\(4),
	datad => VCC,
	cin => \Inst_debounce_resend|c[3]~31\,
	combout => \Inst_debounce_resend|c[4]~32_combout\,
	cout => \Inst_debounce_resend|c[4]~33\);

-- Location: FF_X114_Y10_N17
\Inst_debounce_resend|c[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[4]~32_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(4));

-- Location: LCCOMB_X114_Y10_N18
\Inst_debounce_resend|c[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[5]~34_combout\ = (\Inst_debounce_resend|c\(5) & (!\Inst_debounce_resend|c[4]~33\)) # (!\Inst_debounce_resend|c\(5) & ((\Inst_debounce_resend|c[4]~33\) # (GND)))
-- \Inst_debounce_resend|c[5]~35\ = CARRY((!\Inst_debounce_resend|c[4]~33\) # (!\Inst_debounce_resend|c\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_resend|c\(5),
	datad => VCC,
	cin => \Inst_debounce_resend|c[4]~33\,
	combout => \Inst_debounce_resend|c[5]~34_combout\,
	cout => \Inst_debounce_resend|c[5]~35\);

-- Location: FF_X114_Y10_N19
\Inst_debounce_resend|c[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[5]~34_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(5));

-- Location: LCCOMB_X114_Y10_N20
\Inst_debounce_resend|c[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[6]~36_combout\ = (\Inst_debounce_resend|c\(6) & (\Inst_debounce_resend|c[5]~35\ $ (GND))) # (!\Inst_debounce_resend|c\(6) & (!\Inst_debounce_resend|c[5]~35\ & VCC))
-- \Inst_debounce_resend|c[6]~37\ = CARRY((\Inst_debounce_resend|c\(6) & !\Inst_debounce_resend|c[5]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_resend|c\(6),
	datad => VCC,
	cin => \Inst_debounce_resend|c[5]~35\,
	combout => \Inst_debounce_resend|c[6]~36_combout\,
	cout => \Inst_debounce_resend|c[6]~37\);

-- Location: FF_X114_Y10_N21
\Inst_debounce_resend|c[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[6]~36_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(6));

-- Location: LCCOMB_X114_Y10_N22
\Inst_debounce_resend|c[7]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[7]~38_combout\ = (\Inst_debounce_resend|c\(7) & (!\Inst_debounce_resend|c[6]~37\)) # (!\Inst_debounce_resend|c\(7) & ((\Inst_debounce_resend|c[6]~37\) # (GND)))
-- \Inst_debounce_resend|c[7]~39\ = CARRY((!\Inst_debounce_resend|c[6]~37\) # (!\Inst_debounce_resend|c\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_resend|c\(7),
	datad => VCC,
	cin => \Inst_debounce_resend|c[6]~37\,
	combout => \Inst_debounce_resend|c[7]~38_combout\,
	cout => \Inst_debounce_resend|c[7]~39\);

-- Location: FF_X114_Y10_N23
\Inst_debounce_resend|c[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[7]~38_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(7));

-- Location: LCCOMB_X114_Y10_N24
\Inst_debounce_resend|c[8]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[8]~40_combout\ = (\Inst_debounce_resend|c\(8) & (\Inst_debounce_resend|c[7]~39\ $ (GND))) # (!\Inst_debounce_resend|c\(8) & (!\Inst_debounce_resend|c[7]~39\ & VCC))
-- \Inst_debounce_resend|c[8]~41\ = CARRY((\Inst_debounce_resend|c\(8) & !\Inst_debounce_resend|c[7]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_resend|c\(8),
	datad => VCC,
	cin => \Inst_debounce_resend|c[7]~39\,
	combout => \Inst_debounce_resend|c[8]~40_combout\,
	cout => \Inst_debounce_resend|c[8]~41\);

-- Location: FF_X114_Y10_N25
\Inst_debounce_resend|c[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[8]~40_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(8));

-- Location: LCCOMB_X114_Y10_N26
\Inst_debounce_resend|c[9]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[9]~42_combout\ = (\Inst_debounce_resend|c\(9) & (!\Inst_debounce_resend|c[8]~41\)) # (!\Inst_debounce_resend|c\(9) & ((\Inst_debounce_resend|c[8]~41\) # (GND)))
-- \Inst_debounce_resend|c[9]~43\ = CARRY((!\Inst_debounce_resend|c[8]~41\) # (!\Inst_debounce_resend|c\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_resend|c\(9),
	datad => VCC,
	cin => \Inst_debounce_resend|c[8]~41\,
	combout => \Inst_debounce_resend|c[9]~42_combout\,
	cout => \Inst_debounce_resend|c[9]~43\);

-- Location: FF_X114_Y10_N27
\Inst_debounce_resend|c[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[9]~42_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(9));

-- Location: LCCOMB_X114_Y10_N28
\Inst_debounce_resend|c[10]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[10]~44_combout\ = (\Inst_debounce_resend|c\(10) & (\Inst_debounce_resend|c[9]~43\ $ (GND))) # (!\Inst_debounce_resend|c\(10) & (!\Inst_debounce_resend|c[9]~43\ & VCC))
-- \Inst_debounce_resend|c[10]~45\ = CARRY((\Inst_debounce_resend|c\(10) & !\Inst_debounce_resend|c[9]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_resend|c\(10),
	datad => VCC,
	cin => \Inst_debounce_resend|c[9]~43\,
	combout => \Inst_debounce_resend|c[10]~44_combout\,
	cout => \Inst_debounce_resend|c[10]~45\);

-- Location: FF_X114_Y10_N29
\Inst_debounce_resend|c[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[10]~44_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(10));

-- Location: LCCOMB_X114_Y10_N30
\Inst_debounce_resend|c[11]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[11]~46_combout\ = (\Inst_debounce_resend|c\(11) & (!\Inst_debounce_resend|c[10]~45\)) # (!\Inst_debounce_resend|c\(11) & ((\Inst_debounce_resend|c[10]~45\) # (GND)))
-- \Inst_debounce_resend|c[11]~47\ = CARRY((!\Inst_debounce_resend|c[10]~45\) # (!\Inst_debounce_resend|c\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_resend|c\(11),
	datad => VCC,
	cin => \Inst_debounce_resend|c[10]~45\,
	combout => \Inst_debounce_resend|c[11]~46_combout\,
	cout => \Inst_debounce_resend|c[11]~47\);

-- Location: FF_X114_Y10_N31
\Inst_debounce_resend|c[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[11]~46_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(11));

-- Location: LCCOMB_X114_Y9_N0
\Inst_debounce_resend|c[12]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[12]~48_combout\ = (\Inst_debounce_resend|c\(12) & (\Inst_debounce_resend|c[11]~47\ $ (GND))) # (!\Inst_debounce_resend|c\(12) & (!\Inst_debounce_resend|c[11]~47\ & VCC))
-- \Inst_debounce_resend|c[12]~49\ = CARRY((\Inst_debounce_resend|c\(12) & !\Inst_debounce_resend|c[11]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_resend|c\(12),
	datad => VCC,
	cin => \Inst_debounce_resend|c[11]~47\,
	combout => \Inst_debounce_resend|c[12]~48_combout\,
	cout => \Inst_debounce_resend|c[12]~49\);

-- Location: FF_X114_Y9_N1
\Inst_debounce_resend|c[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[12]~48_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(12));

-- Location: LCCOMB_X114_Y9_N2
\Inst_debounce_resend|c[13]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[13]~50_combout\ = (\Inst_debounce_resend|c\(13) & (!\Inst_debounce_resend|c[12]~49\)) # (!\Inst_debounce_resend|c\(13) & ((\Inst_debounce_resend|c[12]~49\) # (GND)))
-- \Inst_debounce_resend|c[13]~51\ = CARRY((!\Inst_debounce_resend|c[12]~49\) # (!\Inst_debounce_resend|c\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_resend|c\(13),
	datad => VCC,
	cin => \Inst_debounce_resend|c[12]~49\,
	combout => \Inst_debounce_resend|c[13]~50_combout\,
	cout => \Inst_debounce_resend|c[13]~51\);

-- Location: FF_X114_Y9_N3
\Inst_debounce_resend|c[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[13]~50_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(13));

-- Location: LCCOMB_X114_Y9_N4
\Inst_debounce_resend|c[14]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[14]~52_combout\ = (\Inst_debounce_resend|c\(14) & (\Inst_debounce_resend|c[13]~51\ $ (GND))) # (!\Inst_debounce_resend|c\(14) & (!\Inst_debounce_resend|c[13]~51\ & VCC))
-- \Inst_debounce_resend|c[14]~53\ = CARRY((\Inst_debounce_resend|c\(14) & !\Inst_debounce_resend|c[13]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_resend|c\(14),
	datad => VCC,
	cin => \Inst_debounce_resend|c[13]~51\,
	combout => \Inst_debounce_resend|c[14]~52_combout\,
	cout => \Inst_debounce_resend|c[14]~53\);

-- Location: FF_X114_Y9_N5
\Inst_debounce_resend|c[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[14]~52_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(14));

-- Location: LCCOMB_X114_Y9_N6
\Inst_debounce_resend|c[15]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[15]~54_combout\ = (\Inst_debounce_resend|c\(15) & (!\Inst_debounce_resend|c[14]~53\)) # (!\Inst_debounce_resend|c\(15) & ((\Inst_debounce_resend|c[14]~53\) # (GND)))
-- \Inst_debounce_resend|c[15]~55\ = CARRY((!\Inst_debounce_resend|c[14]~53\) # (!\Inst_debounce_resend|c\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_resend|c\(15),
	datad => VCC,
	cin => \Inst_debounce_resend|c[14]~53\,
	combout => \Inst_debounce_resend|c[15]~54_combout\,
	cout => \Inst_debounce_resend|c[15]~55\);

-- Location: FF_X114_Y9_N7
\Inst_debounce_resend|c[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[15]~54_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(15));

-- Location: LCCOMB_X114_Y9_N8
\Inst_debounce_resend|c[16]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[16]~56_combout\ = (\Inst_debounce_resend|c\(16) & (\Inst_debounce_resend|c[15]~55\ $ (GND))) # (!\Inst_debounce_resend|c\(16) & (!\Inst_debounce_resend|c[15]~55\ & VCC))
-- \Inst_debounce_resend|c[16]~57\ = CARRY((\Inst_debounce_resend|c\(16) & !\Inst_debounce_resend|c[15]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_resend|c\(16),
	datad => VCC,
	cin => \Inst_debounce_resend|c[15]~55\,
	combout => \Inst_debounce_resend|c[16]~56_combout\,
	cout => \Inst_debounce_resend|c[16]~57\);

-- Location: FF_X114_Y9_N9
\Inst_debounce_resend|c[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[16]~56_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(16));

-- Location: LCCOMB_X114_Y9_N10
\Inst_debounce_resend|c[17]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[17]~58_combout\ = (\Inst_debounce_resend|c\(17) & (!\Inst_debounce_resend|c[16]~57\)) # (!\Inst_debounce_resend|c\(17) & ((\Inst_debounce_resend|c[16]~57\) # (GND)))
-- \Inst_debounce_resend|c[17]~59\ = CARRY((!\Inst_debounce_resend|c[16]~57\) # (!\Inst_debounce_resend|c\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_resend|c\(17),
	datad => VCC,
	cin => \Inst_debounce_resend|c[16]~57\,
	combout => \Inst_debounce_resend|c[17]~58_combout\,
	cout => \Inst_debounce_resend|c[17]~59\);

-- Location: FF_X114_Y9_N11
\Inst_debounce_resend|c[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[17]~58_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(17));

-- Location: LCCOMB_X114_Y9_N12
\Inst_debounce_resend|c[18]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[18]~60_combout\ = (\Inst_debounce_resend|c\(18) & (\Inst_debounce_resend|c[17]~59\ $ (GND))) # (!\Inst_debounce_resend|c\(18) & (!\Inst_debounce_resend|c[17]~59\ & VCC))
-- \Inst_debounce_resend|c[18]~61\ = CARRY((\Inst_debounce_resend|c\(18) & !\Inst_debounce_resend|c[17]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_resend|c\(18),
	datad => VCC,
	cin => \Inst_debounce_resend|c[17]~59\,
	combout => \Inst_debounce_resend|c[18]~60_combout\,
	cout => \Inst_debounce_resend|c[18]~61\);

-- Location: FF_X114_Y9_N13
\Inst_debounce_resend|c[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[18]~60_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(18));

-- Location: LCCOMB_X114_Y9_N14
\Inst_debounce_resend|c[19]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[19]~62_combout\ = (\Inst_debounce_resend|c\(19) & (!\Inst_debounce_resend|c[18]~61\)) # (!\Inst_debounce_resend|c\(19) & ((\Inst_debounce_resend|c[18]~61\) # (GND)))
-- \Inst_debounce_resend|c[19]~63\ = CARRY((!\Inst_debounce_resend|c[18]~61\) # (!\Inst_debounce_resend|c\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_resend|c\(19),
	datad => VCC,
	cin => \Inst_debounce_resend|c[18]~61\,
	combout => \Inst_debounce_resend|c[19]~62_combout\,
	cout => \Inst_debounce_resend|c[19]~63\);

-- Location: FF_X114_Y9_N15
\Inst_debounce_resend|c[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[19]~62_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(19));

-- Location: LCCOMB_X114_Y9_N16
\Inst_debounce_resend|c[20]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[20]~64_combout\ = (\Inst_debounce_resend|c\(20) & (\Inst_debounce_resend|c[19]~63\ $ (GND))) # (!\Inst_debounce_resend|c\(20) & (!\Inst_debounce_resend|c[19]~63\ & VCC))
-- \Inst_debounce_resend|c[20]~65\ = CARRY((\Inst_debounce_resend|c\(20) & !\Inst_debounce_resend|c[19]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_resend|c\(20),
	datad => VCC,
	cin => \Inst_debounce_resend|c[19]~63\,
	combout => \Inst_debounce_resend|c[20]~64_combout\,
	cout => \Inst_debounce_resend|c[20]~65\);

-- Location: FF_X114_Y9_N17
\Inst_debounce_resend|c[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[20]~64_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(20));

-- Location: LCCOMB_X114_Y9_N18
\Inst_debounce_resend|c[21]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[21]~66_combout\ = (\Inst_debounce_resend|c\(21) & (!\Inst_debounce_resend|c[20]~65\)) # (!\Inst_debounce_resend|c\(21) & ((\Inst_debounce_resend|c[20]~65\) # (GND)))
-- \Inst_debounce_resend|c[21]~67\ = CARRY((!\Inst_debounce_resend|c[20]~65\) # (!\Inst_debounce_resend|c\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_resend|c\(21),
	datad => VCC,
	cin => \Inst_debounce_resend|c[20]~65\,
	combout => \Inst_debounce_resend|c[21]~66_combout\,
	cout => \Inst_debounce_resend|c[21]~67\);

-- Location: FF_X114_Y9_N19
\Inst_debounce_resend|c[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[21]~66_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(21));

-- Location: LCCOMB_X114_Y9_N20
\Inst_debounce_resend|c[22]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[22]~68_combout\ = (\Inst_debounce_resend|c\(22) & (\Inst_debounce_resend|c[21]~67\ $ (GND))) # (!\Inst_debounce_resend|c\(22) & (!\Inst_debounce_resend|c[21]~67\ & VCC))
-- \Inst_debounce_resend|c[22]~69\ = CARRY((\Inst_debounce_resend|c\(22) & !\Inst_debounce_resend|c[21]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_resend|c\(22),
	datad => VCC,
	cin => \Inst_debounce_resend|c[21]~67\,
	combout => \Inst_debounce_resend|c[22]~68_combout\,
	cout => \Inst_debounce_resend|c[22]~69\);

-- Location: FF_X114_Y9_N21
\Inst_debounce_resend|c[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[22]~68_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(22));

-- Location: LCCOMB_X114_Y9_N22
\Inst_debounce_resend|c[23]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|c[23]~70_combout\ = \Inst_debounce_resend|c\(23) $ (\Inst_debounce_resend|c[22]~69\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_resend|c\(23),
	cin => \Inst_debounce_resend|c[22]~69\,
	combout => \Inst_debounce_resend|c[23]~70_combout\);

-- Location: FF_X114_Y9_N23
\Inst_debounce_resend|c[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|c[23]~70_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|c\(23));

-- Location: LCCOMB_X114_Y9_N26
\Inst_debounce_resend|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|Equal0~6_combout\ = (\Inst_debounce_resend|c\(22) & (\Inst_debounce_resend|c\(21) & (\Inst_debounce_resend|c\(23) & \Inst_debounce_resend|c\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_resend|c\(22),
	datab => \Inst_debounce_resend|c\(21),
	datac => \Inst_debounce_resend|c\(23),
	datad => \Inst_debounce_resend|c\(20),
	combout => \Inst_debounce_resend|Equal0~6_combout\);

-- Location: LCCOMB_X114_Y10_N6
\Inst_debounce_resend|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|Equal0~1_combout\ = (\Inst_debounce_resend|c\(6) & (\Inst_debounce_resend|c\(5) & (\Inst_debounce_resend|c\(7) & \Inst_debounce_resend|c\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_resend|c\(6),
	datab => \Inst_debounce_resend|c\(5),
	datac => \Inst_debounce_resend|c\(7),
	datad => \Inst_debounce_resend|c\(4),
	combout => \Inst_debounce_resend|Equal0~1_combout\);

-- Location: LCCOMB_X114_Y10_N0
\Inst_debounce_resend|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|Equal0~2_combout\ = (\Inst_debounce_resend|c\(11) & (\Inst_debounce_resend|c\(10) & (\Inst_debounce_resend|c\(9) & \Inst_debounce_resend|c\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_resend|c\(11),
	datab => \Inst_debounce_resend|c\(10),
	datac => \Inst_debounce_resend|c\(9),
	datad => \Inst_debounce_resend|c\(8),
	combout => \Inst_debounce_resend|Equal0~2_combout\);

-- Location: LCCOMB_X114_Y10_N4
\Inst_debounce_resend|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|Equal0~0_combout\ = (\Inst_debounce_resend|c\(2) & (\Inst_debounce_resend|c\(3) & (\Inst_debounce_resend|c\(0) & \Inst_debounce_resend|c\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_resend|c\(2),
	datab => \Inst_debounce_resend|c\(3),
	datac => \Inst_debounce_resend|c\(0),
	datad => \Inst_debounce_resend|c\(1),
	combout => \Inst_debounce_resend|Equal0~0_combout\);

-- Location: LCCOMB_X114_Y9_N30
\Inst_debounce_resend|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|Equal0~3_combout\ = (\Inst_debounce_resend|c\(15) & (\Inst_debounce_resend|c\(12) & (\Inst_debounce_resend|c\(14) & \Inst_debounce_resend|c\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_resend|c\(15),
	datab => \Inst_debounce_resend|c\(12),
	datac => \Inst_debounce_resend|c\(14),
	datad => \Inst_debounce_resend|c\(13),
	combout => \Inst_debounce_resend|Equal0~3_combout\);

-- Location: LCCOMB_X114_Y10_N2
\Inst_debounce_resend|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|Equal0~4_combout\ = (\Inst_debounce_resend|Equal0~1_combout\ & (\Inst_debounce_resend|Equal0~2_combout\ & (\Inst_debounce_resend|Equal0~0_combout\ & \Inst_debounce_resend|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_resend|Equal0~1_combout\,
	datab => \Inst_debounce_resend|Equal0~2_combout\,
	datac => \Inst_debounce_resend|Equal0~0_combout\,
	datad => \Inst_debounce_resend|Equal0~3_combout\,
	combout => \Inst_debounce_resend|Equal0~4_combout\);

-- Location: LCCOMB_X114_Y9_N28
\Inst_debounce_resend|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|Equal0~5_combout\ = (\Inst_debounce_resend|c\(18) & (\Inst_debounce_resend|c\(19) & (\Inst_debounce_resend|c\(16) & \Inst_debounce_resend|c\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_resend|c\(18),
	datab => \Inst_debounce_resend|c\(19),
	datac => \Inst_debounce_resend|c\(16),
	datad => \Inst_debounce_resend|c\(17),
	combout => \Inst_debounce_resend|Equal0~5_combout\);

-- Location: LCCOMB_X114_Y9_N24
\Inst_debounce_resend|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|Equal0~7_combout\ = (\Inst_debounce_resend|Equal0~6_combout\ & (\Inst_debounce_resend|Equal0~4_combout\ & \Inst_debounce_resend|Equal0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_resend|Equal0~6_combout\,
	datac => \Inst_debounce_resend|Equal0~4_combout\,
	datad => \Inst_debounce_resend|Equal0~5_combout\,
	combout => \Inst_debounce_resend|Equal0~7_combout\);

-- Location: FF_X114_Y9_N25
\Inst_debounce_resend|o\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_resend|Equal0~7_combout\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|o~q\);

-- Location: FF_X14_Y9_N5
\Inst_ov7670_controller|Inst_ov7670_registers|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~8_combout\,
	sclr => \Inst_debounce_resend|o~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(0));

-- Location: LCCOMB_X14_Y9_N6
\Inst_ov7670_controller|Inst_ov7670_registers|address[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~10_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|address\(1) & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9\)) # 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(1) & ((\Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9\) # (GND)))
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11\ = CARRY((!\Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|address\(1),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~10_combout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11\);

-- Location: FF_X14_Y9_N7
\Inst_ov7670_controller|Inst_ov7670_registers|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~10_combout\,
	sclr => \Inst_debounce_resend|o~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(1));

-- Location: LCCOMB_X14_Y9_N8
\Inst_ov7670_controller|Inst_ov7670_registers|address[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~12_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|address\(2) & (\Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11\ $ (GND))) # 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(2) & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11\ & VCC))
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13\ = CARRY((\Inst_ov7670_controller|Inst_ov7670_registers|address\(2) & !\Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|address\(2),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~12_combout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13\);

-- Location: FF_X14_Y9_N9
\Inst_ov7670_controller|Inst_ov7670_registers|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~12_combout\,
	sclr => \Inst_debounce_resend|o~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(2));

-- Location: LCCOMB_X14_Y9_N10
\Inst_ov7670_controller|Inst_ov7670_registers|address[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~14_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|address\(3) & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13\)) # 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(3) & ((\Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13\) # (GND)))
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15\ = CARRY((!\Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|address\(3),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~14_combout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15\);

-- Location: FF_X14_Y9_N11
\Inst_ov7670_controller|Inst_ov7670_registers|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~14_combout\,
	sclr => \Inst_debounce_resend|o~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(3));

-- Location: LCCOMB_X14_Y9_N12
\Inst_ov7670_controller|Inst_ov7670_registers|address[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~16_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|address\(4) & (\Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15\ $ (GND))) # 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(4) & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15\ & VCC))
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17\ = CARRY((\Inst_ov7670_controller|Inst_ov7670_registers|address\(4) & !\Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|address\(4),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~16_combout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17\);

-- Location: FF_X14_Y9_N13
\Inst_ov7670_controller|Inst_ov7670_registers|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~16_combout\,
	sclr => \Inst_debounce_resend|o~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(4));

-- Location: LCCOMB_X14_Y9_N14
\Inst_ov7670_controller|Inst_ov7670_registers|address[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~18_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|address\(5) & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17\)) # 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(5) & ((\Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17\) # (GND)))
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19\ = CARRY((!\Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|address\(5),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~18_combout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19\);

-- Location: FF_X14_Y9_N15
\Inst_ov7670_controller|Inst_ov7670_registers|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~18_combout\,
	sclr => \Inst_debounce_resend|o~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(5));

-- Location: LCCOMB_X14_Y9_N16
\Inst_ov7670_controller|Inst_ov7670_registers|address[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~20_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|address\(6) & (\Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19\ $ (GND))) # 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(6) & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19\ & VCC))
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~21\ = CARRY((\Inst_ov7670_controller|Inst_ov7670_registers|address\(6) & !\Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|address\(6),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~20_combout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~21\);

-- Location: FF_X14_Y9_N17
\Inst_ov7670_controller|Inst_ov7670_registers|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~20_combout\,
	sclr => \Inst_debounce_resend|o~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(6));

-- Location: LCCOMB_X14_Y9_N18
\Inst_ov7670_controller|Inst_ov7670_registers|address[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[7]~22_combout\ = \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~21\ $ (\Inst_ov7670_controller|Inst_ov7670_registers|address\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|address\(7),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~21\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[7]~22_combout\);

-- Location: FF_X14_Y9_N19
\Inst_ov7670_controller|Inst_ov7670_registers|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[7]~22_combout\,
	sclr => \Inst_debounce_resend|o~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(7));

-- Location: M9K_X15_Y9_N0
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3F",
	mem_init1 => X"FFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3",
	mem_init0 => X"FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF1407441CD1C134308D084340059001A400890002400F1001C4F2B1020B852D600258047200AC81E3C152708E1C2E3B0D0AC34330E0942251040843B1E0406834BC0867014300DE5830260254C2186088E80022003BC1E068022A25328E84A0C2282C0A00BC81C28081700802000800031001F00030002202048005200148",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "digital_cam_impl2.digital_cam_impl20.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	portaaddr => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X16_Y9_N12
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ & \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\);

-- Location: LCCOMB_X16_Y9_N28
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\ & \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\);

-- Location: LCCOMB_X16_Y9_N22
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\ & \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\);

-- Location: LCCOMB_X17_Y9_N28
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\ 
-- & (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\ & \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\);

-- Location: LCCOMB_X16_Y9_N30
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ & \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\);

-- Location: LCCOMB_X19_Y8_N12
\Inst_ov7670_controller|Inst_i2c_sender|divider~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider~9_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (((\Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\) # ((\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider~9_combout\);

-- Location: LCCOMB_X20_Y8_N10
\Inst_ov7670_controller|Inst_i2c_sender|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~0_combout\ = \Inst_ov7670_controller|Inst_i2c_sender|divider\(0) $ (GND)
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~1\ = CARRY(!\Inst_ov7670_controller|Inst_i2c_sender|divider\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(0),
	datad => VCC,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~0_combout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~1\);

-- Location: LCCOMB_X19_Y8_N16
\Inst_ov7670_controller|Inst_i2c_sender|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~16_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider~9_combout\ & (((\Inst_ov7670_controller|Inst_i2c_sender|divider\(0)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))))) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|divider~9_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider~9_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|Add0~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(0),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~16_combout\);

-- Location: FF_X19_Y8_N17
\Inst_ov7670_controller|Inst_i2c_sender|divider[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(0));

-- Location: LCCOMB_X20_Y8_N12
\Inst_ov7670_controller|Inst_i2c_sender|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~2_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider\(1) & (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~1\)) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(1) & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~1\) # (GND)))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~3\ = CARRY((!\Inst_ov7670_controller|Inst_i2c_sender|Add0~1\) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(1),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~1\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~2_combout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~3\);

-- Location: LCCOMB_X20_Y8_N30
\Inst_ov7670_controller|Inst_i2c_sender|divider[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~8_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(1)) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & 
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~2_combout\)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(1),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Add0~2_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~8_combout\);

-- Location: FF_X20_Y8_N31
\Inst_ov7670_controller|Inst_i2c_sender|divider[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(1));

-- Location: LCCOMB_X20_Y8_N14
\Inst_ov7670_controller|Inst_i2c_sender|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~4_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & (\Inst_ov7670_controller|Inst_i2c_sender|Add0~3\ $ (GND))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~3\ & VCC))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~5\ = CARRY((\Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & !\Inst_ov7670_controller|Inst_i2c_sender|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(2),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~3\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~4_combout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~5\);

-- Location: LCCOMB_X20_Y8_N4
\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~7_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(2)) # ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~4_combout\ & 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|Add0~4_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|Add0~4_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(2),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~7_combout\);

-- Location: FF_X20_Y8_N5
\Inst_ov7670_controller|Inst_i2c_sender|divider[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(2));

-- Location: LCCOMB_X20_Y8_N16
\Inst_ov7670_controller|Inst_i2c_sender|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~6_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider\(3) & (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~5\)) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(3) & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~5\) # (GND)))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~7\ = CARRY((!\Inst_ov7670_controller|Inst_i2c_sender|Add0~5\) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(3),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~5\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~6_combout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~7\);

-- Location: LCCOMB_X20_Y8_N26
\Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(3)) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & 
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~6_combout\)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(3),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Add0~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6_combout\);

-- Location: FF_X20_Y8_N27
\Inst_ov7670_controller|Inst_i2c_sender|divider[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(3));

-- Location: LCCOMB_X20_Y8_N18
\Inst_ov7670_controller|Inst_i2c_sender|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~8_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & (\Inst_ov7670_controller|Inst_i2c_sender|Add0~7\ $ (GND))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~7\ & VCC))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~9\ = CARRY((\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & !\Inst_ov7670_controller|Inst_i2c_sender|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(4),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~7\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~8_combout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~9\);

-- Location: LCCOMB_X20_Y8_N8
\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~5_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(4)) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & 
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~8_combout\)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(4),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Add0~8_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~5_combout\);

-- Location: FF_X20_Y8_N9
\Inst_ov7670_controller|Inst_i2c_sender|divider[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(4));

-- Location: LCCOMB_X20_Y8_N20
\Inst_ov7670_controller|Inst_i2c_sender|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~10_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider\(5) & (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~9\)) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(5) & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~9\) # (GND)))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~11\ = CARRY((!\Inst_ov7670_controller|Inst_i2c_sender|Add0~9\) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(5),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~9\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~10_combout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~11\);

-- Location: LCCOMB_X20_Y8_N22
\Inst_ov7670_controller|Inst_i2c_sender|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~12_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & (\Inst_ov7670_controller|Inst_i2c_sender|Add0~11\ $ (GND))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~11\ & VCC))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~13\ = CARRY((\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & !\Inst_ov7670_controller|Inst_i2c_sender|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(6),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~11\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~12_combout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~13\);

-- Location: LCCOMB_X20_Y8_N28
\Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|Add0~12_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~12_combout\ & (((\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|Add0~12_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(6),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2_combout\);

-- Location: FF_X20_Y8_N29
\Inst_ov7670_controller|Inst_i2c_sender|divider[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(6));

-- Location: LCCOMB_X19_Y8_N6
\Inst_ov7670_controller|Inst_i2c_sender|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider\(5) & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(5),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(6),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(4),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|divider\(7),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout\);

-- Location: LCCOMB_X19_Y8_N28
\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(0) & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(1) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(2),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(0),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(1),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|divider\(3),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\);

-- Location: LCCOMB_X19_Y8_N24
\Inst_ov7670_controller|Inst_i2c_sender|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\);

-- Location: LCCOMB_X19_Y8_N30
\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (((!\Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\ & ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\);

-- Location: LCCOMB_X20_Y8_N2
\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~4_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(5)) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & 
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~10_combout\)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(5),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Add0~10_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~4_combout\);

-- Location: FF_X20_Y8_N3
\Inst_ov7670_controller|Inst_i2c_sender|divider[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(5));

-- Location: LCCOMB_X19_Y8_N20
\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(5) & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(3) & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|divider\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(5),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(3),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(4),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|divider\(2),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\);

-- Location: LCCOMB_X19_Y8_N8
\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\) # ((\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & 
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\);

-- Location: LCCOMB_X20_Y8_N24
\Inst_ov7670_controller|Inst_i2c_sender|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~14_combout\ = \Inst_ov7670_controller|Inst_i2c_sender|Add0~13\ $ (\Inst_ov7670_controller|Inst_i2c_sender|divider\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_i2c_sender|divider\(7),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~13\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~14_combout\);

-- Location: LCCOMB_X20_Y8_N6
\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~3_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(7)) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & 
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~14_combout\)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~1_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(7),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Add0~14_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~3_combout\);

-- Location: FF_X20_Y8_N7
\Inst_ov7670_controller|Inst_i2c_sender|divider[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(7));

-- Location: LCCOMB_X19_Y8_N26
\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(0) & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(1) & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|divider\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(7),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(0),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(1),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|divider\(6),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\);

-- Location: LCCOMB_X19_Y8_N22
\Inst_ov7670_controller|Inst_i2c_sender|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\);

-- Location: LCCOMB_X19_Y8_N10
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (((\Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\ & ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\);

-- Location: FF_X21_Y8_N13
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~32_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0));

-- Location: LCCOMB_X21_Y8_N0
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\);

-- Location: FF_X21_Y8_N1
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1));

-- Location: LCCOMB_X21_Y8_N2
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\);

-- Location: FF_X21_Y8_N3
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2));

-- Location: LCCOMB_X21_Y8_N18
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\);

-- Location: FF_X21_Y8_N19
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3));

-- Location: LCCOMB_X21_Y8_N28
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\);

-- Location: FF_X21_Y8_N29
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4));

-- Location: LCCOMB_X21_Y8_N30
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\);

-- Location: FF_X21_Y8_N31
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5));

-- Location: LCCOMB_X21_Y7_N18
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\);

-- Location: FF_X21_Y7_N19
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6));

-- Location: LCCOMB_X21_Y7_N26
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\);

-- Location: FF_X21_Y7_N27
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7));

-- Location: LCCOMB_X20_Y7_N26
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\);

-- Location: FF_X20_Y7_N27
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8));

-- Location: LCCOMB_X20_Y7_N30
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\);

-- Location: FF_X20_Y7_N31
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9));

-- Location: LCCOMB_X20_Y7_N16
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\);

-- Location: FF_X20_Y7_N17
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10));

-- Location: LCCOMB_X20_Y7_N0
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\);

-- Location: FF_X20_Y7_N1
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11));

-- Location: LCCOMB_X20_Y7_N10
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\);

-- Location: FF_X20_Y7_N11
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12));

-- Location: LCCOMB_X20_Y7_N18
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\);

-- Location: FF_X20_Y7_N19
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13));

-- Location: LCCOMB_X20_Y7_N14
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\);

-- Location: FF_X20_Y7_N15
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14));

-- Location: LCCOMB_X20_Y7_N12
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\);

-- Location: FF_X20_Y7_N13
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(15));

-- Location: LCCOMB_X20_Y7_N2
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(15)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(15),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\);

-- Location: FF_X20_Y7_N3
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16));

-- Location: LCCOMB_X20_Y7_N20
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\);

-- Location: FF_X20_Y7_N21
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17));

-- Location: LCCOMB_X20_Y7_N28
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\);

-- Location: FF_X20_Y7_N29
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18));

-- Location: LCCOMB_X20_Y7_N6
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\);

-- Location: FF_X20_Y7_N7
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19));

-- Location: LCCOMB_X20_Y7_N22
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\);

-- Location: FF_X20_Y7_N23
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20));

-- Location: LCCOMB_X20_Y7_N4
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\);

-- Location: FF_X20_Y7_N5
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21));

-- Location: LCCOMB_X20_Y7_N24
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\);

-- Location: FF_X20_Y7_N25
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22));

-- Location: LCCOMB_X21_Y7_N12
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\);

-- Location: FF_X21_Y7_N13
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23));

-- Location: LCCOMB_X21_Y7_N20
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\);

-- Location: FF_X21_Y7_N21
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24));

-- Location: LCCOMB_X21_Y7_N8
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\);

-- Location: FF_X21_Y7_N9
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25));

-- Location: LCCOMB_X21_Y7_N30
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\);

-- Location: FF_X21_Y7_N31
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(26));

-- Location: LCCOMB_X21_Y7_N4
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(26)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(26),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\);

-- Location: FF_X21_Y7_N5
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27));

-- Location: LCCOMB_X21_Y7_N10
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\);

-- Location: FF_X21_Y7_N11
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28));

-- Location: LCCOMB_X21_Y7_N0
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\);

-- Location: FF_X21_Y7_N1
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29));

-- Location: LCCOMB_X21_Y8_N6
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\);

-- Location: FF_X21_Y8_N7
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30));

-- Location: LCCOMB_X19_Y8_N18
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30)) # ((!\Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\)))) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~31_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\);

-- Location: FF_X19_Y8_N19
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31));

-- Location: LCCOMB_X17_Y9_N30
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\);

-- Location: FF_X17_Y9_N31
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3));

-- Location: LCCOMB_X16_Y9_N2
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\);

-- Location: FF_X16_Y9_N3
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4));

-- Location: LCCOMB_X16_Y9_N4
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\);

-- Location: FF_X16_Y9_N5
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5));

-- Location: LCCOMB_X16_Y9_N6
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\);

-- Location: FF_X16_Y9_N7
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6));

-- Location: LCCOMB_X16_Y9_N20
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6),
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\);

-- Location: FF_X16_Y9_N21
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7));

-- Location: LCCOMB_X16_Y9_N18
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\);

-- Location: FF_X16_Y9_N19
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8));

-- Location: LCCOMB_X16_Y9_N0
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\);

-- Location: FF_X16_Y9_N1
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9));

-- Location: LCCOMB_X16_Y9_N14
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\);

-- Location: FF_X16_Y9_N15
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10));

-- Location: LCCOMB_X16_Y9_N24
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\);

-- Location: FF_X16_Y9_N25
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11));

-- Location: LCCOMB_X16_Y9_N26
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\);

-- Location: FF_X16_Y9_N27
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12));

-- Location: LCCOMB_X16_Y9_N16
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\);

-- Location: FF_X16_Y9_N17
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13));

-- Location: LCCOMB_X16_Y9_N10
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\);

-- Location: FF_X16_Y9_N11
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14));

-- Location: LCCOMB_X16_Y9_N8
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\);

-- Location: FF_X16_Y9_N9
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15));

-- Location: LCCOMB_X17_Y9_N12
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\);

-- Location: FF_X17_Y9_N13
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16));

-- Location: LCCOMB_X17_Y9_N6
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\);

-- Location: FF_X17_Y9_N7
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17));

-- Location: LCCOMB_X17_Y9_N8
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17),
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\);

-- Location: FF_X17_Y9_N9
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18));

-- Location: LCCOMB_X17_Y9_N14
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\);

-- Location: FF_X17_Y9_N15
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19));

-- Location: LCCOMB_X17_Y9_N4
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\);

-- Location: FF_X17_Y9_N5
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20));

-- Location: LCCOMB_X17_Y9_N18
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\);

-- Location: FF_X17_Y9_N19
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21));

-- Location: LCCOMB_X17_Y9_N24
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21) & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\);

-- Location: FF_X17_Y9_N25
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22));

-- Location: LCCOMB_X18_Y9_N12
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\);

-- Location: FF_X18_Y9_N13
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23));

-- Location: LCCOMB_X17_Y9_N26
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\);

-- Location: FF_X17_Y9_N27
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24));

-- Location: LCCOMB_X17_Y9_N16
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\);

-- Location: FF_X17_Y9_N17
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25));

-- Location: LCCOMB_X17_Y9_N2
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\);

-- Location: FF_X17_Y9_N3
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26));

-- Location: LCCOMB_X17_Y9_N20
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26) & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\);

-- Location: FF_X17_Y9_N21
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27));

-- Location: LCCOMB_X17_Y9_N10
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\);

-- Location: FF_X17_Y9_N11
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28));

-- Location: LCCOMB_X17_Y9_N0
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\);

-- Location: FF_X17_Y9_N1
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29));

-- Location: LCCOMB_X17_Y9_N22
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\);

-- Location: FF_X17_Y9_N23
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30));

-- Location: LCCOMB_X21_Y7_N24
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30) & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\);

-- Location: FF_X21_Y7_N25
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(31));

-- Location: LCCOMB_X20_Y7_N8
\Inst_ov7670_controller|Inst_i2c_sender|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19) & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10) & ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11))))) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19) & ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20)) # ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10) & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\);

-- Location: LCCOMB_X21_Y7_N22
\Inst_ov7670_controller|Inst_i2c_sender|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|process_0~1_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|process_0~1_combout\);

-- Location: CLKCTRL_G3
\Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: IOIBUF_X94_Y0_N8
\ov7670_pclk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_pclk,
	o => \ov7670_pclk~input_o\);

-- Location: IOIBUF_X60_Y0_N1
\ov7670_vsync~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_vsync,
	o => \ov7670_vsync~input_o\);

-- Location: LCCOMB_X70_Y19_N4
\Inst_ov7670_capture|latched_vsync~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_vsync~feeder_combout\ = \ov7670_vsync~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_vsync~input_o\,
	combout => \Inst_ov7670_capture|latched_vsync~feeder_combout\);

-- Location: FF_X70_Y19_N5
\Inst_ov7670_capture|latched_vsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_vsync~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_vsync~q\);

-- Location: IOIBUF_X94_Y0_N1
\ov7670_href~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_href,
	o => \ov7670_href~input_o\);

-- Location: LCCOMB_X69_Y14_N28
\Inst_ov7670_capture|latched_href~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_href~feeder_combout\ = \ov7670_href~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_href~input_o\,
	combout => \Inst_ov7670_capture|latched_href~feeder_combout\);

-- Location: FF_X69_Y14_N29
\Inst_ov7670_capture|latched_href\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_href~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_href~q\);

-- Location: LCCOMB_X70_Y19_N0
\Inst_ov7670_capture|href_last~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~2_combout\ = (!\Inst_ov7670_capture|latched_vsync~q\ & (!\Inst_ov7670_capture|href_last\(2) & \Inst_ov7670_capture|latched_href~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|latched_vsync~q\,
	datab => \Inst_ov7670_capture|href_last\(2),
	datac => \Inst_ov7670_capture|latched_href~q\,
	combout => \Inst_ov7670_capture|href_last~2_combout\);

-- Location: FF_X70_Y19_N1
\Inst_ov7670_capture|href_last[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|href_last~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(0));

-- Location: LCCOMB_X70_Y19_N12
\Inst_ov7670_capture|href_last~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~1_combout\ = (!\Inst_ov7670_capture|href_last\(2) & (!\Inst_ov7670_capture|latched_vsync~q\ & \Inst_ov7670_capture|href_last\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|href_last\(2),
	datac => \Inst_ov7670_capture|latched_vsync~q\,
	datad => \Inst_ov7670_capture|href_last\(0),
	combout => \Inst_ov7670_capture|href_last~1_combout\);

-- Location: FF_X70_Y19_N13
\Inst_ov7670_capture|href_last[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|href_last~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(1));

-- Location: LCCOMB_X70_Y19_N14
\Inst_ov7670_capture|href_last~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~0_combout\ = (\Inst_ov7670_capture|href_last\(1) & (!\Inst_ov7670_capture|href_last\(2) & !\Inst_ov7670_capture|latched_vsync~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|href_last\(1),
	datac => \Inst_ov7670_capture|href_last\(2),
	datad => \Inst_ov7670_capture|latched_vsync~q\,
	combout => \Inst_ov7670_capture|href_last~0_combout\);

-- Location: FF_X70_Y19_N15
\Inst_ov7670_capture|href_last[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|href_last~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(2));

-- Location: LCCOMB_X70_Y19_N6
\Inst_ov7670_capture|href_hold~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_hold~feeder_combout\ = \Inst_ov7670_capture|latched_href~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|latched_href~q\,
	combout => \Inst_ov7670_capture|href_hold~feeder_combout\);

-- Location: FF_X70_Y19_N7
\Inst_ov7670_capture|href_hold\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|href_hold~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_hold~q\);

-- Location: LCCOMB_X70_Y19_N2
\Inst_ov7670_capture|line~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|line~1_combout\ = \Inst_ov7670_capture|line\(0) $ (((!\Inst_ov7670_capture|href_hold~q\ & \Inst_ov7670_capture|latched_href~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|href_hold~q\,
	datab => \Inst_ov7670_capture|latched_href~q\,
	datac => \Inst_ov7670_capture|line\(0),
	combout => \Inst_ov7670_capture|line~1_combout\);

-- Location: FF_X70_Y19_N3
\Inst_ov7670_capture|line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|line~1_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|line\(0));

-- Location: LCCOMB_X70_Y19_N8
\Inst_ov7670_capture|line~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|line~0_combout\ = \Inst_ov7670_capture|line\(1) $ (((!\Inst_ov7670_capture|href_hold~q\ & (\Inst_ov7670_capture|latched_href~q\ & \Inst_ov7670_capture|line\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|href_hold~q\,
	datab => \Inst_ov7670_capture|latched_href~q\,
	datac => \Inst_ov7670_capture|line\(1),
	datad => \Inst_ov7670_capture|line\(0),
	combout => \Inst_ov7670_capture|line~0_combout\);

-- Location: FF_X70_Y19_N9
\Inst_ov7670_capture|line[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|line~0_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|line\(1));

-- Location: LCCOMB_X70_Y18_N26
\Inst_ov7670_capture|we_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|we_reg~0_combout\ = (\Inst_ov7670_capture|href_last\(2) & \Inst_ov7670_capture|line\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|href_last\(2),
	datad => \Inst_ov7670_capture|line\(1),
	combout => \Inst_ov7670_capture|we_reg~0_combout\);

-- Location: FF_X70_Y18_N27
\Inst_ov7670_capture|we_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|we_reg~0_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|we_reg~q\);

-- Location: LCCOMB_X70_Y19_N16
\Inst_ov7670_capture|address[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[0]~17_combout\ = (\Inst_ov7670_capture|we_reg~q\ & (\Inst_ov7670_capture|address\(0) $ (VCC))) # (!\Inst_ov7670_capture|we_reg~q\ & (\Inst_ov7670_capture|address\(0) & VCC))
-- \Inst_ov7670_capture|address[0]~18\ = CARRY((\Inst_ov7670_capture|we_reg~q\ & \Inst_ov7670_capture|address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|we_reg~q\,
	datab => \Inst_ov7670_capture|address\(0),
	datad => VCC,
	combout => \Inst_ov7670_capture|address[0]~17_combout\,
	cout => \Inst_ov7670_capture|address[0]~18\);

-- Location: FF_X70_Y19_N17
\Inst_ov7670_capture|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[0]~17_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(0));

-- Location: LCCOMB_X70_Y19_N18
\Inst_ov7670_capture|address[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[1]~19_combout\ = (\Inst_ov7670_capture|address\(1) & (!\Inst_ov7670_capture|address[0]~18\)) # (!\Inst_ov7670_capture|address\(1) & ((\Inst_ov7670_capture|address[0]~18\) # (GND)))
-- \Inst_ov7670_capture|address[1]~20\ = CARRY((!\Inst_ov7670_capture|address[0]~18\) # (!\Inst_ov7670_capture|address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(1),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[0]~18\,
	combout => \Inst_ov7670_capture|address[1]~19_combout\,
	cout => \Inst_ov7670_capture|address[1]~20\);

-- Location: FF_X70_Y19_N19
\Inst_ov7670_capture|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[1]~19_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(1));

-- Location: LCCOMB_X70_Y19_N20
\Inst_ov7670_capture|address[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[2]~21_combout\ = (\Inst_ov7670_capture|address\(2) & (\Inst_ov7670_capture|address[1]~20\ $ (GND))) # (!\Inst_ov7670_capture|address\(2) & (!\Inst_ov7670_capture|address[1]~20\ & VCC))
-- \Inst_ov7670_capture|address[2]~22\ = CARRY((\Inst_ov7670_capture|address\(2) & !\Inst_ov7670_capture|address[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(2),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[1]~20\,
	combout => \Inst_ov7670_capture|address[2]~21_combout\,
	cout => \Inst_ov7670_capture|address[2]~22\);

-- Location: FF_X70_Y19_N21
\Inst_ov7670_capture|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[2]~21_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(2));

-- Location: LCCOMB_X70_Y19_N22
\Inst_ov7670_capture|address[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[3]~23_combout\ = (\Inst_ov7670_capture|address\(3) & (!\Inst_ov7670_capture|address[2]~22\)) # (!\Inst_ov7670_capture|address\(3) & ((\Inst_ov7670_capture|address[2]~22\) # (GND)))
-- \Inst_ov7670_capture|address[3]~24\ = CARRY((!\Inst_ov7670_capture|address[2]~22\) # (!\Inst_ov7670_capture|address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(3),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[2]~22\,
	combout => \Inst_ov7670_capture|address[3]~23_combout\,
	cout => \Inst_ov7670_capture|address[3]~24\);

-- Location: FF_X70_Y19_N23
\Inst_ov7670_capture|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[3]~23_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(3));

-- Location: LCCOMB_X70_Y19_N24
\Inst_ov7670_capture|address[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[4]~25_combout\ = (\Inst_ov7670_capture|address\(4) & (\Inst_ov7670_capture|address[3]~24\ $ (GND))) # (!\Inst_ov7670_capture|address\(4) & (!\Inst_ov7670_capture|address[3]~24\ & VCC))
-- \Inst_ov7670_capture|address[4]~26\ = CARRY((\Inst_ov7670_capture|address\(4) & !\Inst_ov7670_capture|address[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(4),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[3]~24\,
	combout => \Inst_ov7670_capture|address[4]~25_combout\,
	cout => \Inst_ov7670_capture|address[4]~26\);

-- Location: FF_X70_Y19_N25
\Inst_ov7670_capture|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[4]~25_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(4));

-- Location: LCCOMB_X70_Y19_N26
\Inst_ov7670_capture|address[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[5]~27_combout\ = (\Inst_ov7670_capture|address\(5) & (!\Inst_ov7670_capture|address[4]~26\)) # (!\Inst_ov7670_capture|address\(5) & ((\Inst_ov7670_capture|address[4]~26\) # (GND)))
-- \Inst_ov7670_capture|address[5]~28\ = CARRY((!\Inst_ov7670_capture|address[4]~26\) # (!\Inst_ov7670_capture|address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(5),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[4]~26\,
	combout => \Inst_ov7670_capture|address[5]~27_combout\,
	cout => \Inst_ov7670_capture|address[5]~28\);

-- Location: FF_X70_Y19_N27
\Inst_ov7670_capture|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[5]~27_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(5));

-- Location: LCCOMB_X70_Y19_N28
\Inst_ov7670_capture|address[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[6]~29_combout\ = (\Inst_ov7670_capture|address\(6) & (\Inst_ov7670_capture|address[5]~28\ $ (GND))) # (!\Inst_ov7670_capture|address\(6) & (!\Inst_ov7670_capture|address[5]~28\ & VCC))
-- \Inst_ov7670_capture|address[6]~30\ = CARRY((\Inst_ov7670_capture|address\(6) & !\Inst_ov7670_capture|address[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(6),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[5]~28\,
	combout => \Inst_ov7670_capture|address[6]~29_combout\,
	cout => \Inst_ov7670_capture|address[6]~30\);

-- Location: FF_X70_Y19_N29
\Inst_ov7670_capture|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[6]~29_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(6));

-- Location: LCCOMB_X70_Y19_N30
\Inst_ov7670_capture|address[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[7]~31_combout\ = (\Inst_ov7670_capture|address\(7) & (!\Inst_ov7670_capture|address[6]~30\)) # (!\Inst_ov7670_capture|address\(7) & ((\Inst_ov7670_capture|address[6]~30\) # (GND)))
-- \Inst_ov7670_capture|address[7]~32\ = CARRY((!\Inst_ov7670_capture|address[6]~30\) # (!\Inst_ov7670_capture|address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(7),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[6]~30\,
	combout => \Inst_ov7670_capture|address[7]~31_combout\,
	cout => \Inst_ov7670_capture|address[7]~32\);

-- Location: FF_X70_Y19_N31
\Inst_ov7670_capture|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[7]~31_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(7));

-- Location: LCCOMB_X70_Y18_N0
\Inst_ov7670_capture|address[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[8]~33_combout\ = (\Inst_ov7670_capture|address\(8) & (\Inst_ov7670_capture|address[7]~32\ $ (GND))) # (!\Inst_ov7670_capture|address\(8) & (!\Inst_ov7670_capture|address[7]~32\ & VCC))
-- \Inst_ov7670_capture|address[8]~34\ = CARRY((\Inst_ov7670_capture|address\(8) & !\Inst_ov7670_capture|address[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(8),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[7]~32\,
	combout => \Inst_ov7670_capture|address[8]~33_combout\,
	cout => \Inst_ov7670_capture|address[8]~34\);

-- Location: FF_X70_Y18_N1
\Inst_ov7670_capture|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[8]~33_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(8));

-- Location: LCCOMB_X70_Y18_N2
\Inst_ov7670_capture|address[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[9]~35_combout\ = (\Inst_ov7670_capture|address\(9) & (!\Inst_ov7670_capture|address[8]~34\)) # (!\Inst_ov7670_capture|address\(9) & ((\Inst_ov7670_capture|address[8]~34\) # (GND)))
-- \Inst_ov7670_capture|address[9]~36\ = CARRY((!\Inst_ov7670_capture|address[8]~34\) # (!\Inst_ov7670_capture|address\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(9),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[8]~34\,
	combout => \Inst_ov7670_capture|address[9]~35_combout\,
	cout => \Inst_ov7670_capture|address[9]~36\);

-- Location: FF_X70_Y18_N3
\Inst_ov7670_capture|address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[9]~35_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(9));

-- Location: LCCOMB_X70_Y18_N4
\Inst_ov7670_capture|address[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[10]~37_combout\ = (\Inst_ov7670_capture|address\(10) & (\Inst_ov7670_capture|address[9]~36\ $ (GND))) # (!\Inst_ov7670_capture|address\(10) & (!\Inst_ov7670_capture|address[9]~36\ & VCC))
-- \Inst_ov7670_capture|address[10]~38\ = CARRY((\Inst_ov7670_capture|address\(10) & !\Inst_ov7670_capture|address[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(10),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[9]~36\,
	combout => \Inst_ov7670_capture|address[10]~37_combout\,
	cout => \Inst_ov7670_capture|address[10]~38\);

-- Location: FF_X70_Y18_N5
\Inst_ov7670_capture|address[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[10]~37_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(10));

-- Location: LCCOMB_X70_Y18_N6
\Inst_ov7670_capture|address[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[11]~39_combout\ = (\Inst_ov7670_capture|address\(11) & (!\Inst_ov7670_capture|address[10]~38\)) # (!\Inst_ov7670_capture|address\(11) & ((\Inst_ov7670_capture|address[10]~38\) # (GND)))
-- \Inst_ov7670_capture|address[11]~40\ = CARRY((!\Inst_ov7670_capture|address[10]~38\) # (!\Inst_ov7670_capture|address\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(11),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[10]~38\,
	combout => \Inst_ov7670_capture|address[11]~39_combout\,
	cout => \Inst_ov7670_capture|address[11]~40\);

-- Location: FF_X70_Y18_N7
\Inst_ov7670_capture|address[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[11]~39_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(11));

-- Location: LCCOMB_X70_Y18_N8
\Inst_ov7670_capture|address[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[12]~41_combout\ = (\Inst_ov7670_capture|address\(12) & (\Inst_ov7670_capture|address[11]~40\ $ (GND))) # (!\Inst_ov7670_capture|address\(12) & (!\Inst_ov7670_capture|address[11]~40\ & VCC))
-- \Inst_ov7670_capture|address[12]~42\ = CARRY((\Inst_ov7670_capture|address\(12) & !\Inst_ov7670_capture|address[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(12),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[11]~40\,
	combout => \Inst_ov7670_capture|address[12]~41_combout\,
	cout => \Inst_ov7670_capture|address[12]~42\);

-- Location: FF_X70_Y18_N9
\Inst_ov7670_capture|address[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[12]~41_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(12));

-- Location: LCCOMB_X70_Y18_N10
\Inst_ov7670_capture|address[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[13]~43_combout\ = (\Inst_ov7670_capture|address\(13) & (!\Inst_ov7670_capture|address[12]~42\)) # (!\Inst_ov7670_capture|address\(13) & ((\Inst_ov7670_capture|address[12]~42\) # (GND)))
-- \Inst_ov7670_capture|address[13]~44\ = CARRY((!\Inst_ov7670_capture|address[12]~42\) # (!\Inst_ov7670_capture|address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(13),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[12]~42\,
	combout => \Inst_ov7670_capture|address[13]~43_combout\,
	cout => \Inst_ov7670_capture|address[13]~44\);

-- Location: FF_X70_Y18_N11
\Inst_ov7670_capture|address[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[13]~43_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(13));

-- Location: LCCOMB_X70_Y18_N12
\Inst_ov7670_capture|address[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[14]~45_combout\ = (\Inst_ov7670_capture|address\(14) & (\Inst_ov7670_capture|address[13]~44\ $ (GND))) # (!\Inst_ov7670_capture|address\(14) & (!\Inst_ov7670_capture|address[13]~44\ & VCC))
-- \Inst_ov7670_capture|address[14]~46\ = CARRY((\Inst_ov7670_capture|address\(14) & !\Inst_ov7670_capture|address[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(14),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[13]~44\,
	combout => \Inst_ov7670_capture|address[14]~45_combout\,
	cout => \Inst_ov7670_capture|address[14]~46\);

-- Location: FF_X70_Y18_N13
\Inst_ov7670_capture|address[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[14]~45_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(14));

-- Location: IOIBUF_X115_Y53_N15
\btn_display_snapshot~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_btn_display_snapshot,
	o => \btn_display_snapshot~input_o\);

-- Location: LCCOMB_X69_Y18_N12
\wren_buf_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wren_buf_1~0_combout\ = (\btn_display_snapshot~input_o\ & \Inst_ov7670_capture|we_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \btn_display_snapshot~input_o\,
	datad => \Inst_ov7670_capture|we_reg~q\,
	combout => \wren_buf_1~0_combout\);

-- Location: IOIBUF_X115_Y40_N8
\btn_take_snapshot~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_btn_take_snapshot,
	o => \btn_take_snapshot~input_o\);

-- Location: FF_X69_Y18_N13
wren_buf_1 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \wren_buf_1~0_combout\,
	sclr => \ALT_INV_btn_take_snapshot~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wren_buf_1~q\);

-- Location: LCCOMB_X70_Y18_N14
\Inst_ov7670_capture|address[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[15]~47_combout\ = (\Inst_ov7670_capture|address\(15) & (!\Inst_ov7670_capture|address[14]~46\)) # (!\Inst_ov7670_capture|address\(15) & ((\Inst_ov7670_capture|address[14]~46\) # (GND)))
-- \Inst_ov7670_capture|address[15]~48\ = CARRY((!\Inst_ov7670_capture|address[14]~46\) # (!\Inst_ov7670_capture|address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(15),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[14]~46\,
	combout => \Inst_ov7670_capture|address[15]~47_combout\,
	cout => \Inst_ov7670_capture|address[15]~48\);

-- Location: FF_X70_Y18_N15
\Inst_ov7670_capture|address[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[15]~47_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(15));

-- Location: LCCOMB_X70_Y18_N16
\Inst_ov7670_capture|address[16]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[16]~49_combout\ = \Inst_ov7670_capture|address\(16) $ (!\Inst_ov7670_capture|address[15]~48\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(16),
	cin => \Inst_ov7670_capture|address[15]~48\,
	combout => \Inst_ov7670_capture|address[16]~49_combout\);

-- Location: FF_X70_Y18_N17
\Inst_ov7670_capture|address[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[16]~49_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(16));

-- Location: LCCOMB_X69_Y18_N14
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ = (\wren_buf_1~q\ & (\Inst_ov7670_capture|address\(13) & \Inst_ov7670_capture|address\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wren_buf_1~q\,
	datac => \Inst_ov7670_capture|address\(13),
	datad => \Inst_ov7670_capture|address\(16),
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\);

-- Location: LCCOMB_X69_Y18_N20
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3) = (!\Inst_ov7670_capture|address\(14) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ & 
-- !\Inst_ov7670_capture|address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(14),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	datad => \Inst_ov7670_capture|address\(15),
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3));

-- Location: LCCOMB_X55_Y38_N16
\Inst_Address_Generator|val[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[0]~17_combout\ = \Inst_Address_Generator|val\(0) $ (VCC)
-- \Inst_Address_Generator|val[0]~18\ = CARRY(\Inst_Address_Generator|val\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(0),
	datad => VCC,
	combout => \Inst_Address_Generator|val[0]~17_combout\,
	cout => \Inst_Address_Generator|val[0]~18\);

-- Location: LCCOMB_X50_Y45_N8
\Inst_VGA|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~0_combout\ = \Inst_VGA|Vcnt\(0) $ (VCC)
-- \Inst_VGA|Add0~1\ = CARRY(\Inst_VGA|Vcnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Vcnt\(0),
	datad => VCC,
	combout => \Inst_VGA|Add0~0_combout\,
	cout => \Inst_VGA|Add0~1\);

-- Location: LCCOMB_X49_Y45_N8
\Inst_VGA|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal1~0_combout\ = (!\Inst_VGA|Vcnt\(0) & (!\Inst_VGA|Vcnt\(1) & (\Inst_VGA|Vcnt\(2) & !\Inst_VGA|Vcnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(0),
	datab => \Inst_VGA|Vcnt\(1),
	datac => \Inst_VGA|Vcnt\(2),
	datad => \Inst_VGA|Vcnt\(3),
	combout => \Inst_VGA|Equal1~0_combout\);

-- Location: LCCOMB_X50_Y45_N18
\Inst_VGA|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~10_combout\ = (\Inst_VGA|Vcnt\(5) & (!\Inst_VGA|Add0~9\)) # (!\Inst_VGA|Vcnt\(5) & ((\Inst_VGA|Add0~9\) # (GND)))
-- \Inst_VGA|Add0~11\ = CARRY((!\Inst_VGA|Add0~9\) # (!\Inst_VGA|Vcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Vcnt\(5),
	datad => VCC,
	cin => \Inst_VGA|Add0~9\,
	combout => \Inst_VGA|Add0~10_combout\,
	cout => \Inst_VGA|Add0~11\);

-- Location: LCCOMB_X50_Y45_N20
\Inst_VGA|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~12_combout\ = (\Inst_VGA|Vcnt\(6) & (\Inst_VGA|Add0~11\ $ (GND))) # (!\Inst_VGA|Vcnt\(6) & (!\Inst_VGA|Add0~11\ & VCC))
-- \Inst_VGA|Add0~13\ = CARRY((\Inst_VGA|Vcnt\(6) & !\Inst_VGA|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Vcnt\(6),
	datad => VCC,
	cin => \Inst_VGA|Add0~11\,
	combout => \Inst_VGA|Add0~12_combout\,
	cout => \Inst_VGA|Add0~13\);

-- Location: LCCOMB_X52_Y45_N6
\Inst_VGA|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~0_combout\ = \Inst_VGA|Hcnt\(0) $ (VCC)
-- \Inst_VGA|Add1~1\ = CARRY(\Inst_VGA|Hcnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(0),
	datad => VCC,
	combout => \Inst_VGA|Add1~0_combout\,
	cout => \Inst_VGA|Add1~1\);

-- Location: FF_X52_Y45_N7
\Inst_VGA|Hcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|Add1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(0));

-- Location: LCCOMB_X52_Y45_N8
\Inst_VGA|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~2_combout\ = (\Inst_VGA|Hcnt\(1) & (!\Inst_VGA|Add1~1\)) # (!\Inst_VGA|Hcnt\(1) & ((\Inst_VGA|Add1~1\) # (GND)))
-- \Inst_VGA|Add1~3\ = CARRY((!\Inst_VGA|Add1~1\) # (!\Inst_VGA|Hcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Hcnt\(1),
	datad => VCC,
	cin => \Inst_VGA|Add1~1\,
	combout => \Inst_VGA|Add1~2_combout\,
	cout => \Inst_VGA|Add1~3\);

-- Location: FF_X52_Y45_N9
\Inst_VGA|Hcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|Add1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(1));

-- Location: LCCOMB_X52_Y45_N10
\Inst_VGA|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~4_combout\ = (\Inst_VGA|Hcnt\(2) & (\Inst_VGA|Add1~3\ $ (GND))) # (!\Inst_VGA|Hcnt\(2) & (!\Inst_VGA|Add1~3\ & VCC))
-- \Inst_VGA|Add1~5\ = CARRY((\Inst_VGA|Hcnt\(2) & !\Inst_VGA|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(2),
	datad => VCC,
	cin => \Inst_VGA|Add1~3\,
	combout => \Inst_VGA|Add1~4_combout\,
	cout => \Inst_VGA|Add1~5\);

-- Location: FF_X52_Y45_N11
\Inst_VGA|Hcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|Add1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(2));

-- Location: LCCOMB_X52_Y45_N12
\Inst_VGA|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~6_combout\ = (\Inst_VGA|Hcnt\(3) & (!\Inst_VGA|Add1~5\)) # (!\Inst_VGA|Hcnt\(3) & ((\Inst_VGA|Add1~5\) # (GND)))
-- \Inst_VGA|Add1~7\ = CARRY((!\Inst_VGA|Add1~5\) # (!\Inst_VGA|Hcnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Hcnt\(3),
	datad => VCC,
	cin => \Inst_VGA|Add1~5\,
	combout => \Inst_VGA|Add1~6_combout\,
	cout => \Inst_VGA|Add1~7\);

-- Location: FF_X52_Y45_N13
\Inst_VGA|Hcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|Add1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(3));

-- Location: LCCOMB_X52_Y45_N30
\Inst_VGA|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal0~0_combout\ = (\Inst_VGA|Hcnt\(2) & (\Inst_VGA|Hcnt\(3) & (\Inst_VGA|Hcnt\(1) & \Inst_VGA|Hcnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(2),
	datab => \Inst_VGA|Hcnt\(3),
	datac => \Inst_VGA|Hcnt\(1),
	datad => \Inst_VGA|Hcnt\(0),
	combout => \Inst_VGA|Equal0~0_combout\);

-- Location: LCCOMB_X52_Y45_N14
\Inst_VGA|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~8_combout\ = (\Inst_VGA|Hcnt\(4) & (\Inst_VGA|Add1~7\ $ (GND))) # (!\Inst_VGA|Hcnt\(4) & (!\Inst_VGA|Add1~7\ & VCC))
-- \Inst_VGA|Add1~9\ = CARRY((\Inst_VGA|Hcnt\(4) & !\Inst_VGA|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Hcnt\(4),
	datad => VCC,
	cin => \Inst_VGA|Add1~7\,
	combout => \Inst_VGA|Add1~8_combout\,
	cout => \Inst_VGA|Add1~9\);

-- Location: FF_X52_Y45_N15
\Inst_VGA|Hcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|Add1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(4));

-- Location: LCCOMB_X52_Y45_N16
\Inst_VGA|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~10_combout\ = (\Inst_VGA|Hcnt\(5) & (!\Inst_VGA|Add1~9\)) # (!\Inst_VGA|Hcnt\(5) & ((\Inst_VGA|Add1~9\) # (GND)))
-- \Inst_VGA|Add1~11\ = CARRY((!\Inst_VGA|Add1~9\) # (!\Inst_VGA|Hcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Hcnt\(5),
	datad => VCC,
	cin => \Inst_VGA|Add1~9\,
	combout => \Inst_VGA|Add1~10_combout\,
	cout => \Inst_VGA|Add1~11\);

-- Location: LCCOMB_X52_Y45_N28
\Inst_VGA|Hcnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Hcnt~2_combout\ = (!\Inst_VGA|Equal0~2_combout\ & \Inst_VGA|Add1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Equal0~2_combout\,
	datad => \Inst_VGA|Add1~10_combout\,
	combout => \Inst_VGA|Hcnt~2_combout\);

-- Location: FF_X52_Y45_N29
\Inst_VGA|Hcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|Hcnt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(5));

-- Location: LCCOMB_X52_Y45_N18
\Inst_VGA|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~12_combout\ = (\Inst_VGA|Hcnt\(6) & (\Inst_VGA|Add1~11\ $ (GND))) # (!\Inst_VGA|Hcnt\(6) & (!\Inst_VGA|Add1~11\ & VCC))
-- \Inst_VGA|Add1~13\ = CARRY((\Inst_VGA|Hcnt\(6) & !\Inst_VGA|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Hcnt\(6),
	datad => VCC,
	cin => \Inst_VGA|Add1~11\,
	combout => \Inst_VGA|Add1~12_combout\,
	cout => \Inst_VGA|Add1~13\);

-- Location: FF_X52_Y45_N19
\Inst_VGA|Hcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|Add1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(6));

-- Location: LCCOMB_X52_Y45_N20
\Inst_VGA|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~14_combout\ = (\Inst_VGA|Hcnt\(7) & (!\Inst_VGA|Add1~13\)) # (!\Inst_VGA|Hcnt\(7) & ((\Inst_VGA|Add1~13\) # (GND)))
-- \Inst_VGA|Add1~15\ = CARRY((!\Inst_VGA|Add1~13\) # (!\Inst_VGA|Hcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Hcnt\(7),
	datad => VCC,
	cin => \Inst_VGA|Add1~13\,
	combout => \Inst_VGA|Add1~14_combout\,
	cout => \Inst_VGA|Add1~15\);

-- Location: FF_X52_Y45_N21
\Inst_VGA|Hcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|Add1~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(7));

-- Location: LCCOMB_X52_Y45_N22
\Inst_VGA|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~16_combout\ = (\Inst_VGA|Hcnt\(8) & (\Inst_VGA|Add1~15\ $ (GND))) # (!\Inst_VGA|Hcnt\(8) & (!\Inst_VGA|Add1~15\ & VCC))
-- \Inst_VGA|Add1~17\ = CARRY((\Inst_VGA|Hcnt\(8) & !\Inst_VGA|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Hcnt\(8),
	datad => VCC,
	cin => \Inst_VGA|Add1~15\,
	combout => \Inst_VGA|Add1~16_combout\,
	cout => \Inst_VGA|Add1~17\);

-- Location: LCCOMB_X52_Y45_N4
\Inst_VGA|Hcnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Hcnt~0_combout\ = (!\Inst_VGA|Equal0~2_combout\ & \Inst_VGA|Add1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Equal0~2_combout\,
	datac => \Inst_VGA|Add1~16_combout\,
	combout => \Inst_VGA|Hcnt~0_combout\);

-- Location: FF_X52_Y45_N5
\Inst_VGA|Hcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|Hcnt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(8));

-- Location: LCCOMB_X52_Y45_N24
\Inst_VGA|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~18_combout\ = \Inst_VGA|Hcnt\(9) $ (\Inst_VGA|Add1~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(9),
	cin => \Inst_VGA|Add1~17\,
	combout => \Inst_VGA|Add1~18_combout\);

-- Location: LCCOMB_X52_Y45_N26
\Inst_VGA|Hcnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Hcnt~1_combout\ = (!\Inst_VGA|Equal0~2_combout\ & \Inst_VGA|Add1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Equal0~2_combout\,
	datad => \Inst_VGA|Add1~18_combout\,
	combout => \Inst_VGA|Hcnt~1_combout\);

-- Location: FF_X52_Y45_N27
\Inst_VGA|Hcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|Hcnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(9));

-- Location: LCCOMB_X49_Y45_N4
\Inst_VGA|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal0~1_combout\ = (!\Inst_VGA|Hcnt\(6) & (!\Inst_VGA|Hcnt\(7) & (\Inst_VGA|Hcnt\(8) & \Inst_VGA|Hcnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(6),
	datab => \Inst_VGA|Hcnt\(7),
	datac => \Inst_VGA|Hcnt\(8),
	datad => \Inst_VGA|Hcnt\(4),
	combout => \Inst_VGA|Equal0~1_combout\);

-- Location: LCCOMB_X49_Y45_N18
\Inst_VGA|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal0~2_combout\ = (\Inst_VGA|Equal0~0_combout\ & (\Inst_VGA|Hcnt\(9) & (\Inst_VGA|Equal0~1_combout\ & !\Inst_VGA|Hcnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Equal0~0_combout\,
	datab => \Inst_VGA|Hcnt\(9),
	datac => \Inst_VGA|Equal0~1_combout\,
	datad => \Inst_VGA|Hcnt\(5),
	combout => \Inst_VGA|Equal0~2_combout\);

-- Location: FF_X50_Y45_N21
\Inst_VGA|Vcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|Add0~12_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(6));

-- Location: LCCOMB_X50_Y45_N22
\Inst_VGA|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~14_combout\ = (\Inst_VGA|Vcnt\(7) & (!\Inst_VGA|Add0~13\)) # (!\Inst_VGA|Vcnt\(7) & ((\Inst_VGA|Add0~13\) # (GND)))
-- \Inst_VGA|Add0~15\ = CARRY((!\Inst_VGA|Add0~13\) # (!\Inst_VGA|Vcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(7),
	datad => VCC,
	cin => \Inst_VGA|Add0~13\,
	combout => \Inst_VGA|Add0~14_combout\,
	cout => \Inst_VGA|Add0~15\);

-- Location: FF_X50_Y45_N23
\Inst_VGA|Vcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|Add0~14_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(7));

-- Location: LCCOMB_X50_Y45_N0
\Inst_VGA|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal1~1_combout\ = (!\Inst_VGA|Vcnt\(4) & (!\Inst_VGA|Vcnt\(5) & (!\Inst_VGA|Vcnt\(7) & !\Inst_VGA|Vcnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(4),
	datab => \Inst_VGA|Vcnt\(5),
	datac => \Inst_VGA|Vcnt\(7),
	datad => \Inst_VGA|Vcnt\(6),
	combout => \Inst_VGA|Equal1~1_combout\);

-- Location: LCCOMB_X50_Y45_N24
\Inst_VGA|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~16_combout\ = (\Inst_VGA|Vcnt\(8) & (\Inst_VGA|Add0~15\ $ (GND))) # (!\Inst_VGA|Vcnt\(8) & (!\Inst_VGA|Add0~15\ & VCC))
-- \Inst_VGA|Add0~17\ = CARRY((\Inst_VGA|Vcnt\(8) & !\Inst_VGA|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Vcnt\(8),
	datad => VCC,
	cin => \Inst_VGA|Add0~15\,
	combout => \Inst_VGA|Add0~16_combout\,
	cout => \Inst_VGA|Add0~17\);

-- Location: FF_X50_Y45_N25
\Inst_VGA|Vcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|Add0~16_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(8));

-- Location: LCCOMB_X50_Y45_N26
\Inst_VGA|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~18_combout\ = \Inst_VGA|Vcnt\(9) $ (!\Inst_VGA|Add0~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Vcnt\(9),
	cin => \Inst_VGA|Add0~17\,
	combout => \Inst_VGA|Add0~18_combout\);

-- Location: LCCOMB_X50_Y45_N4
\Inst_VGA|Vcnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Vcnt~0_combout\ = (\Inst_VGA|Equal1~2_combout\) # (!\Inst_VGA|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Add0~18_combout\,
	datad => \Inst_VGA|Equal1~2_combout\,
	combout => \Inst_VGA|Vcnt~0_combout\);

-- Location: FF_X50_Y45_N5
\Inst_VGA|Vcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|Vcnt~0_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(9));

-- Location: LCCOMB_X50_Y45_N6
\Inst_VGA|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal1~2_combout\ = (\Inst_VGA|Equal1~0_combout\ & (\Inst_VGA|Equal1~1_combout\ & (!\Inst_VGA|Vcnt\(9) & !\Inst_VGA|Vcnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Equal1~0_combout\,
	datab => \Inst_VGA|Equal1~1_combout\,
	datac => \Inst_VGA|Vcnt\(9),
	datad => \Inst_VGA|Vcnt\(8),
	combout => \Inst_VGA|Equal1~2_combout\);

-- Location: LCCOMB_X49_Y45_N6
\Inst_VGA|Vcnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Vcnt~3_combout\ = (\Inst_VGA|Add0~0_combout\ & !\Inst_VGA|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Add0~0_combout\,
	datad => \Inst_VGA|Equal1~2_combout\,
	combout => \Inst_VGA|Vcnt~3_combout\);

-- Location: FF_X49_Y45_N7
\Inst_VGA|Vcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|Vcnt~3_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(0));

-- Location: LCCOMB_X50_Y45_N10
\Inst_VGA|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~2_combout\ = (\Inst_VGA|Vcnt\(1) & (!\Inst_VGA|Add0~1\)) # (!\Inst_VGA|Vcnt\(1) & ((\Inst_VGA|Add0~1\) # (GND)))
-- \Inst_VGA|Add0~3\ = CARRY((!\Inst_VGA|Add0~1\) # (!\Inst_VGA|Vcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(1),
	datad => VCC,
	cin => \Inst_VGA|Add0~1\,
	combout => \Inst_VGA|Add0~2_combout\,
	cout => \Inst_VGA|Add0~3\);

-- Location: FF_X50_Y45_N11
\Inst_VGA|Vcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|Add0~2_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(1));

-- Location: LCCOMB_X50_Y45_N12
\Inst_VGA|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~4_combout\ = (\Inst_VGA|Vcnt\(2) & (\Inst_VGA|Add0~3\ $ (GND))) # (!\Inst_VGA|Vcnt\(2) & (!\Inst_VGA|Add0~3\ & VCC))
-- \Inst_VGA|Add0~5\ = CARRY((\Inst_VGA|Vcnt\(2) & !\Inst_VGA|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(2),
	datad => VCC,
	cin => \Inst_VGA|Add0~3\,
	combout => \Inst_VGA|Add0~4_combout\,
	cout => \Inst_VGA|Add0~5\);

-- Location: LCCOMB_X50_Y45_N30
\Inst_VGA|Vcnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Vcnt~2_combout\ = (\Inst_VGA|Add0~4_combout\ & !\Inst_VGA|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Add0~4_combout\,
	datad => \Inst_VGA|Equal1~2_combout\,
	combout => \Inst_VGA|Vcnt~2_combout\);

-- Location: FF_X50_Y45_N31
\Inst_VGA|Vcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|Vcnt~2_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(2));

-- Location: LCCOMB_X50_Y45_N14
\Inst_VGA|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~6_combout\ = (\Inst_VGA|Vcnt\(3) & ((\Inst_VGA|Add0~5\) # (GND))) # (!\Inst_VGA|Vcnt\(3) & (!\Inst_VGA|Add0~5\))
-- \Inst_VGA|Add0~7\ = CARRY((\Inst_VGA|Vcnt\(3)) # (!\Inst_VGA|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Vcnt\(3),
	datad => VCC,
	cin => \Inst_VGA|Add0~5\,
	combout => \Inst_VGA|Add0~6_combout\,
	cout => \Inst_VGA|Add0~7\);

-- Location: LCCOMB_X50_Y45_N28
\Inst_VGA|Vcnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Vcnt~1_combout\ = (\Inst_VGA|Equal1~2_combout\) # (!\Inst_VGA|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Add0~6_combout\,
	datad => \Inst_VGA|Equal1~2_combout\,
	combout => \Inst_VGA|Vcnt~1_combout\);

-- Location: FF_X50_Y45_N29
\Inst_VGA|Vcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|Vcnt~1_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(3));

-- Location: LCCOMB_X50_Y45_N16
\Inst_VGA|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~8_combout\ = (\Inst_VGA|Vcnt\(4) & (\Inst_VGA|Add0~7\ $ (GND))) # (!\Inst_VGA|Vcnt\(4) & (!\Inst_VGA|Add0~7\ & VCC))
-- \Inst_VGA|Add0~9\ = CARRY((\Inst_VGA|Vcnt\(4) & !\Inst_VGA|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(4),
	datad => VCC,
	cin => \Inst_VGA|Add0~7\,
	combout => \Inst_VGA|Add0~8_combout\,
	cout => \Inst_VGA|Add0~9\);

-- Location: FF_X50_Y45_N17
\Inst_VGA|Vcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|Add0~8_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(4));

-- Location: FF_X50_Y45_N19
\Inst_VGA|Vcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|Add0~10_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(5));

-- Location: LCCOMB_X50_Y45_N2
\Inst_VGA|process_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~0_combout\ = (\Inst_VGA|Vcnt\(5) & (\Inst_VGA|Vcnt\(7) & \Inst_VGA|Vcnt\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Vcnt\(5),
	datac => \Inst_VGA|Vcnt\(7),
	datad => \Inst_VGA|Vcnt\(6),
	combout => \Inst_VGA|process_2~0_combout\);

-- Location: LCCOMB_X49_Y45_N28
\Inst_VGA|process_2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~1_combout\ = (\Inst_VGA|Vcnt\(2)) # ((\Inst_VGA|Vcnt\(4)) # ((\Inst_VGA|Vcnt\(3)) # (!\Inst_VGA|Vcnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(2),
	datab => \Inst_VGA|Vcnt\(4),
	datac => \Inst_VGA|Vcnt\(1),
	datad => \Inst_VGA|Vcnt\(3),
	combout => \Inst_VGA|process_2~1_combout\);

-- Location: LCCOMB_X49_Y45_N14
\Inst_VGA|process_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~2_combout\ = ((\Inst_VGA|process_2~1_combout\) # ((!\Inst_VGA|Vcnt\(9)) # (!\Inst_VGA|Vcnt\(8)))) # (!\Inst_VGA|process_2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|process_2~0_combout\,
	datab => \Inst_VGA|process_2~1_combout\,
	datac => \Inst_VGA|Vcnt\(8),
	datad => \Inst_VGA|Vcnt\(9),
	combout => \Inst_VGA|process_2~2_combout\);

-- Location: FF_X49_Y45_N15
\Inst_VGA|Vsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vsync~q\);

-- Location: LCCOMB_X49_Y45_N12
\Inst_VGA|activeArea~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~3_combout\ = ((\Inst_VGA|Hcnt\(9)) # ((!\Inst_VGA|Hcnt\(5)) # (!\Inst_VGA|Equal0~1_combout\))) # (!\Inst_VGA|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Equal0~0_combout\,
	datab => \Inst_VGA|Hcnt\(9),
	datac => \Inst_VGA|Equal0~1_combout\,
	datad => \Inst_VGA|Hcnt\(5),
	combout => \Inst_VGA|activeArea~3_combout\);

-- Location: LCCOMB_X49_Y45_N22
\Inst_VGA|activeArea~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~0_combout\ = (((\Inst_VGA|Vcnt\(3)) # (!\Inst_VGA|Vcnt\(2))) # (!\Inst_VGA|Vcnt\(1))) # (!\Inst_VGA|Vcnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(0),
	datab => \Inst_VGA|Vcnt\(1),
	datac => \Inst_VGA|Vcnt\(2),
	datad => \Inst_VGA|Vcnt\(3),
	combout => \Inst_VGA|activeArea~0_combout\);

-- Location: LCCOMB_X49_Y45_N20
\Inst_VGA|activeArea~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~1_combout\ = ((\Inst_VGA|activeArea~0_combout\ & !\Inst_VGA|Vcnt\(4))) # (!\Inst_VGA|process_2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|process_2~0_combout\,
	datac => \Inst_VGA|activeArea~0_combout\,
	datad => \Inst_VGA|Vcnt\(4),
	combout => \Inst_VGA|activeArea~1_combout\);

-- Location: LCCOMB_X49_Y45_N10
\Inst_VGA|activeArea~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~2_combout\ = (\Inst_VGA|Equal1~2_combout\) # ((\Inst_VGA|activeArea~1_combout\ & (!\Inst_VGA|Vcnt\(8) & \Inst_VGA|Vcnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Equal1~2_combout\,
	datab => \Inst_VGA|activeArea~1_combout\,
	datac => \Inst_VGA|Vcnt\(8),
	datad => \Inst_VGA|Vcnt\(9),
	combout => \Inst_VGA|activeArea~2_combout\);

-- Location: LCCOMB_X49_Y45_N16
\Inst_VGA|activeArea~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~4_combout\ = (\Inst_VGA|activeArea~3_combout\ & ((\Inst_VGA|activeArea~q\) # ((\Inst_VGA|Equal0~2_combout\ & \Inst_VGA|activeArea~2_combout\)))) # (!\Inst_VGA|activeArea~3_combout\ & (\Inst_VGA|Equal0~2_combout\ & 
-- ((\Inst_VGA|activeArea~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|activeArea~3_combout\,
	datab => \Inst_VGA|Equal0~2_combout\,
	datac => \Inst_VGA|activeArea~q\,
	datad => \Inst_VGA|activeArea~2_combout\,
	combout => \Inst_VGA|activeArea~4_combout\);

-- Location: FF_X49_Y45_N17
\Inst_VGA|activeArea\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|activeArea~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|activeArea~q\);

-- Location: LCCOMB_X55_Y37_N30
\Inst_Address_Generator|val[3]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[3]~51_combout\ = (\Inst_Address_Generator|val\(13) & ((\Inst_Address_Generator|val\(12)) # ((\Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(13),
	datab => \Inst_Address_Generator|val\(11),
	datac => \Inst_Address_Generator|val\(10),
	datad => \Inst_Address_Generator|val\(12),
	combout => \Inst_Address_Generator|val[3]~51_combout\);

-- Location: LCCOMB_X55_Y37_N12
\Inst_Address_Generator|val[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[14]~45_combout\ = (\Inst_Address_Generator|val\(14) & (\Inst_Address_Generator|val[13]~44\ $ (GND))) # (!\Inst_Address_Generator|val\(14) & (!\Inst_Address_Generator|val[13]~44\ & VCC))
-- \Inst_Address_Generator|val[14]~46\ = CARRY((\Inst_Address_Generator|val\(14) & !\Inst_Address_Generator|val[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(14),
	datad => VCC,
	cin => \Inst_Address_Generator|val[13]~44\,
	combout => \Inst_Address_Generator|val[14]~45_combout\,
	cout => \Inst_Address_Generator|val[14]~46\);

-- Location: LCCOMB_X55_Y37_N14
\Inst_Address_Generator|val[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[15]~47_combout\ = (\Inst_Address_Generator|val\(15) & (!\Inst_Address_Generator|val[14]~46\)) # (!\Inst_Address_Generator|val\(15) & ((\Inst_Address_Generator|val[14]~46\) # (GND)))
-- \Inst_Address_Generator|val[15]~48\ = CARRY((!\Inst_Address_Generator|val[14]~46\) # (!\Inst_Address_Generator|val\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(15),
	datad => VCC,
	cin => \Inst_Address_Generator|val[14]~46\,
	combout => \Inst_Address_Generator|val[15]~47_combout\,
	cout => \Inst_Address_Generator|val[15]~48\);

-- Location: FF_X55_Y37_N15
\Inst_Address_Generator|val[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[15]~47_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(15));

-- Location: LCCOMB_X55_Y37_N16
\Inst_Address_Generator|val[16]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[16]~49_combout\ = \Inst_Address_Generator|val\(16) $ (!\Inst_Address_Generator|val[15]~48\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(16),
	cin => \Inst_Address_Generator|val[15]~48\,
	combout => \Inst_Address_Generator|val[16]~49_combout\);

-- Location: FF_X55_Y37_N17
\Inst_Address_Generator|val[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[16]~49_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(16));

-- Location: LCCOMB_X55_Y37_N24
\Inst_Address_Generator|val[3]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[3]~52_combout\ = (\Inst_Address_Generator|val\(16) & ((\Inst_Address_Generator|val[3]~51_combout\) # ((\Inst_Address_Generator|val\(15)) # (\Inst_Address_Generator|val\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val[3]~51_combout\,
	datab => \Inst_Address_Generator|val\(15),
	datac => \Inst_Address_Generator|val\(14),
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_Address_Generator|val[3]~52_combout\);

-- Location: LCCOMB_X55_Y37_N26
\Inst_Address_Generator|val[3]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[3]~53_combout\ = ((\Inst_VGA|activeArea~q\ & !\Inst_Address_Generator|val[3]~52_combout\)) # (!\Inst_VGA|Vsync~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|activeArea~q\,
	datac => \Inst_VGA|Vsync~q\,
	datad => \Inst_Address_Generator|val[3]~52_combout\,
	combout => \Inst_Address_Generator|val[3]~53_combout\);

-- Location: FF_X55_Y38_N17
\Inst_Address_Generator|val[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[0]~17_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(0));

-- Location: LCCOMB_X55_Y38_N18
\Inst_Address_Generator|val[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[1]~19_combout\ = (\Inst_Address_Generator|val\(1) & (!\Inst_Address_Generator|val[0]~18\)) # (!\Inst_Address_Generator|val\(1) & ((\Inst_Address_Generator|val[0]~18\) # (GND)))
-- \Inst_Address_Generator|val[1]~20\ = CARRY((!\Inst_Address_Generator|val[0]~18\) # (!\Inst_Address_Generator|val\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(1),
	datad => VCC,
	cin => \Inst_Address_Generator|val[0]~18\,
	combout => \Inst_Address_Generator|val[1]~19_combout\,
	cout => \Inst_Address_Generator|val[1]~20\);

-- Location: FF_X55_Y38_N19
\Inst_Address_Generator|val[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[1]~19_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(1));

-- Location: LCCOMB_X55_Y38_N20
\Inst_Address_Generator|val[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[2]~21_combout\ = (\Inst_Address_Generator|val\(2) & (\Inst_Address_Generator|val[1]~20\ $ (GND))) # (!\Inst_Address_Generator|val\(2) & (!\Inst_Address_Generator|val[1]~20\ & VCC))
-- \Inst_Address_Generator|val[2]~22\ = CARRY((\Inst_Address_Generator|val\(2) & !\Inst_Address_Generator|val[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(2),
	datad => VCC,
	cin => \Inst_Address_Generator|val[1]~20\,
	combout => \Inst_Address_Generator|val[2]~21_combout\,
	cout => \Inst_Address_Generator|val[2]~22\);

-- Location: FF_X55_Y38_N21
\Inst_Address_Generator|val[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[2]~21_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(2));

-- Location: LCCOMB_X55_Y38_N22
\Inst_Address_Generator|val[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[3]~23_combout\ = (\Inst_Address_Generator|val\(3) & (!\Inst_Address_Generator|val[2]~22\)) # (!\Inst_Address_Generator|val\(3) & ((\Inst_Address_Generator|val[2]~22\) # (GND)))
-- \Inst_Address_Generator|val[3]~24\ = CARRY((!\Inst_Address_Generator|val[2]~22\) # (!\Inst_Address_Generator|val\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(3),
	datad => VCC,
	cin => \Inst_Address_Generator|val[2]~22\,
	combout => \Inst_Address_Generator|val[3]~23_combout\,
	cout => \Inst_Address_Generator|val[3]~24\);

-- Location: FF_X55_Y38_N23
\Inst_Address_Generator|val[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[3]~23_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(3));

-- Location: LCCOMB_X55_Y38_N24
\Inst_Address_Generator|val[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[4]~25_combout\ = (\Inst_Address_Generator|val\(4) & (\Inst_Address_Generator|val[3]~24\ $ (GND))) # (!\Inst_Address_Generator|val\(4) & (!\Inst_Address_Generator|val[3]~24\ & VCC))
-- \Inst_Address_Generator|val[4]~26\ = CARRY((\Inst_Address_Generator|val\(4) & !\Inst_Address_Generator|val[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(4),
	datad => VCC,
	cin => \Inst_Address_Generator|val[3]~24\,
	combout => \Inst_Address_Generator|val[4]~25_combout\,
	cout => \Inst_Address_Generator|val[4]~26\);

-- Location: FF_X55_Y38_N25
\Inst_Address_Generator|val[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[4]~25_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(4));

-- Location: LCCOMB_X55_Y38_N26
\Inst_Address_Generator|val[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[5]~27_combout\ = (\Inst_Address_Generator|val\(5) & (!\Inst_Address_Generator|val[4]~26\)) # (!\Inst_Address_Generator|val\(5) & ((\Inst_Address_Generator|val[4]~26\) # (GND)))
-- \Inst_Address_Generator|val[5]~28\ = CARRY((!\Inst_Address_Generator|val[4]~26\) # (!\Inst_Address_Generator|val\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(5),
	datad => VCC,
	cin => \Inst_Address_Generator|val[4]~26\,
	combout => \Inst_Address_Generator|val[5]~27_combout\,
	cout => \Inst_Address_Generator|val[5]~28\);

-- Location: FF_X55_Y38_N27
\Inst_Address_Generator|val[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[5]~27_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(5));

-- Location: LCCOMB_X55_Y38_N28
\Inst_Address_Generator|val[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[6]~29_combout\ = (\Inst_Address_Generator|val\(6) & (\Inst_Address_Generator|val[5]~28\ $ (GND))) # (!\Inst_Address_Generator|val\(6) & (!\Inst_Address_Generator|val[5]~28\ & VCC))
-- \Inst_Address_Generator|val[6]~30\ = CARRY((\Inst_Address_Generator|val\(6) & !\Inst_Address_Generator|val[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(6),
	datad => VCC,
	cin => \Inst_Address_Generator|val[5]~28\,
	combout => \Inst_Address_Generator|val[6]~29_combout\,
	cout => \Inst_Address_Generator|val[6]~30\);

-- Location: FF_X55_Y38_N29
\Inst_Address_Generator|val[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[6]~29_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(6));

-- Location: LCCOMB_X55_Y38_N30
\Inst_Address_Generator|val[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[7]~31_combout\ = (\Inst_Address_Generator|val\(7) & (!\Inst_Address_Generator|val[6]~30\)) # (!\Inst_Address_Generator|val\(7) & ((\Inst_Address_Generator|val[6]~30\) # (GND)))
-- \Inst_Address_Generator|val[7]~32\ = CARRY((!\Inst_Address_Generator|val[6]~30\) # (!\Inst_Address_Generator|val\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(7),
	datad => VCC,
	cin => \Inst_Address_Generator|val[6]~30\,
	combout => \Inst_Address_Generator|val[7]~31_combout\,
	cout => \Inst_Address_Generator|val[7]~32\);

-- Location: FF_X55_Y38_N31
\Inst_Address_Generator|val[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[7]~31_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(7));

-- Location: LCCOMB_X55_Y37_N0
\Inst_Address_Generator|val[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[8]~33_combout\ = (\Inst_Address_Generator|val\(8) & (\Inst_Address_Generator|val[7]~32\ $ (GND))) # (!\Inst_Address_Generator|val\(8) & (!\Inst_Address_Generator|val[7]~32\ & VCC))
-- \Inst_Address_Generator|val[8]~34\ = CARRY((\Inst_Address_Generator|val\(8) & !\Inst_Address_Generator|val[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(8),
	datad => VCC,
	cin => \Inst_Address_Generator|val[7]~32\,
	combout => \Inst_Address_Generator|val[8]~33_combout\,
	cout => \Inst_Address_Generator|val[8]~34\);

-- Location: FF_X55_Y37_N1
\Inst_Address_Generator|val[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[8]~33_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(8));

-- Location: LCCOMB_X55_Y37_N2
\Inst_Address_Generator|val[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[9]~35_combout\ = (\Inst_Address_Generator|val\(9) & (!\Inst_Address_Generator|val[8]~34\)) # (!\Inst_Address_Generator|val\(9) & ((\Inst_Address_Generator|val[8]~34\) # (GND)))
-- \Inst_Address_Generator|val[9]~36\ = CARRY((!\Inst_Address_Generator|val[8]~34\) # (!\Inst_Address_Generator|val\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(9),
	datad => VCC,
	cin => \Inst_Address_Generator|val[8]~34\,
	combout => \Inst_Address_Generator|val[9]~35_combout\,
	cout => \Inst_Address_Generator|val[9]~36\);

-- Location: FF_X55_Y37_N3
\Inst_Address_Generator|val[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[9]~35_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(9));

-- Location: LCCOMB_X55_Y37_N4
\Inst_Address_Generator|val[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[10]~37_combout\ = (\Inst_Address_Generator|val\(10) & (\Inst_Address_Generator|val[9]~36\ $ (GND))) # (!\Inst_Address_Generator|val\(10) & (!\Inst_Address_Generator|val[9]~36\ & VCC))
-- \Inst_Address_Generator|val[10]~38\ = CARRY((\Inst_Address_Generator|val\(10) & !\Inst_Address_Generator|val[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(10),
	datad => VCC,
	cin => \Inst_Address_Generator|val[9]~36\,
	combout => \Inst_Address_Generator|val[10]~37_combout\,
	cout => \Inst_Address_Generator|val[10]~38\);

-- Location: FF_X55_Y37_N5
\Inst_Address_Generator|val[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[10]~37_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(10));

-- Location: LCCOMB_X55_Y37_N6
\Inst_Address_Generator|val[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[11]~39_combout\ = (\Inst_Address_Generator|val\(11) & (!\Inst_Address_Generator|val[10]~38\)) # (!\Inst_Address_Generator|val\(11) & ((\Inst_Address_Generator|val[10]~38\) # (GND)))
-- \Inst_Address_Generator|val[11]~40\ = CARRY((!\Inst_Address_Generator|val[10]~38\) # (!\Inst_Address_Generator|val\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(11),
	datad => VCC,
	cin => \Inst_Address_Generator|val[10]~38\,
	combout => \Inst_Address_Generator|val[11]~39_combout\,
	cout => \Inst_Address_Generator|val[11]~40\);

-- Location: FF_X55_Y37_N7
\Inst_Address_Generator|val[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[11]~39_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(11));

-- Location: LCCOMB_X55_Y37_N8
\Inst_Address_Generator|val[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[12]~41_combout\ = (\Inst_Address_Generator|val\(12) & (\Inst_Address_Generator|val[11]~40\ $ (GND))) # (!\Inst_Address_Generator|val\(12) & (!\Inst_Address_Generator|val[11]~40\ & VCC))
-- \Inst_Address_Generator|val[12]~42\ = CARRY((\Inst_Address_Generator|val\(12) & !\Inst_Address_Generator|val[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(12),
	datad => VCC,
	cin => \Inst_Address_Generator|val[11]~40\,
	combout => \Inst_Address_Generator|val[12]~41_combout\,
	cout => \Inst_Address_Generator|val[12]~42\);

-- Location: FF_X55_Y37_N9
\Inst_Address_Generator|val[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[12]~41_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(12));

-- Location: LCCOMB_X55_Y37_N10
\Inst_Address_Generator|val[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[13]~43_combout\ = (\Inst_Address_Generator|val\(13) & (!\Inst_Address_Generator|val[12]~42\)) # (!\Inst_Address_Generator|val\(13) & ((\Inst_Address_Generator|val[12]~42\) # (GND)))
-- \Inst_Address_Generator|val[13]~44\ = CARRY((!\Inst_Address_Generator|val[12]~42\) # (!\Inst_Address_Generator|val\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(13),
	datad => VCC,
	cin => \Inst_Address_Generator|val[12]~42\,
	combout => \Inst_Address_Generator|val[13]~43_combout\,
	cout => \Inst_Address_Generator|val[13]~44\);

-- Location: FF_X55_Y37_N11
\Inst_Address_Generator|val[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[13]~43_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(13));

-- Location: FF_X55_Y37_N13
\Inst_Address_Generator|val[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[14]~45_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[3]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(14));

-- Location: LCCOMB_X54_Y38_N16
\Inst_sdram_rw|addr_buf1_r[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf1_r[0]~17_combout\ = \Inst_sdram_rw|addr_buf1_r\(0) $ (VCC)
-- \Inst_sdram_rw|addr_buf1_r[0]~18\ = CARRY(\Inst_sdram_rw|addr_buf1_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_buf1_r\(0),
	datad => VCC,
	combout => \Inst_sdram_rw|addr_buf1_r[0]~17_combout\,
	cout => \Inst_sdram_rw|addr_buf1_r[0]~18\);

-- Location: LCCOMB_X114_Y20_N8
\Inst_debounce_reset|c[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[0]~24_combout\ = \Inst_debounce_reset|c\(0) $ (VCC)
-- \Inst_debounce_reset|c[0]~25\ = CARRY(\Inst_debounce_reset|c\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_reset|c\(0),
	datad => VCC,
	combout => \Inst_debounce_reset|c[0]~24_combout\,
	cout => \Inst_debounce_reset|c[0]~25\);

-- Location: IOIBUF_X115_Y17_N1
\slide_sw_RESET~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_slide_sw_RESET,
	o => \slide_sw_RESET~input_o\);

-- Location: FF_X114_Y20_N9
\Inst_debounce_reset|c[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[0]~24_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(0));

-- Location: LCCOMB_X114_Y20_N10
\Inst_debounce_reset|c[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[1]~26_combout\ = (\Inst_debounce_reset|c\(1) & (!\Inst_debounce_reset|c[0]~25\)) # (!\Inst_debounce_reset|c\(1) & ((\Inst_debounce_reset|c[0]~25\) # (GND)))
-- \Inst_debounce_reset|c[1]~27\ = CARRY((!\Inst_debounce_reset|c[0]~25\) # (!\Inst_debounce_reset|c\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_reset|c\(1),
	datad => VCC,
	cin => \Inst_debounce_reset|c[0]~25\,
	combout => \Inst_debounce_reset|c[1]~26_combout\,
	cout => \Inst_debounce_reset|c[1]~27\);

-- Location: FF_X114_Y20_N11
\Inst_debounce_reset|c[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[1]~26_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(1));

-- Location: LCCOMB_X114_Y20_N12
\Inst_debounce_reset|c[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[2]~28_combout\ = (\Inst_debounce_reset|c\(2) & (\Inst_debounce_reset|c[1]~27\ $ (GND))) # (!\Inst_debounce_reset|c\(2) & (!\Inst_debounce_reset|c[1]~27\ & VCC))
-- \Inst_debounce_reset|c[2]~29\ = CARRY((\Inst_debounce_reset|c\(2) & !\Inst_debounce_reset|c[1]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_reset|c\(2),
	datad => VCC,
	cin => \Inst_debounce_reset|c[1]~27\,
	combout => \Inst_debounce_reset|c[2]~28_combout\,
	cout => \Inst_debounce_reset|c[2]~29\);

-- Location: FF_X114_Y20_N13
\Inst_debounce_reset|c[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[2]~28_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(2));

-- Location: LCCOMB_X114_Y20_N14
\Inst_debounce_reset|c[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[3]~30_combout\ = (\Inst_debounce_reset|c\(3) & (!\Inst_debounce_reset|c[2]~29\)) # (!\Inst_debounce_reset|c\(3) & ((\Inst_debounce_reset|c[2]~29\) # (GND)))
-- \Inst_debounce_reset|c[3]~31\ = CARRY((!\Inst_debounce_reset|c[2]~29\) # (!\Inst_debounce_reset|c\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_reset|c\(3),
	datad => VCC,
	cin => \Inst_debounce_reset|c[2]~29\,
	combout => \Inst_debounce_reset|c[3]~30_combout\,
	cout => \Inst_debounce_reset|c[3]~31\);

-- Location: FF_X114_Y20_N15
\Inst_debounce_reset|c[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[3]~30_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(3));

-- Location: LCCOMB_X114_Y20_N16
\Inst_debounce_reset|c[4]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[4]~32_combout\ = (\Inst_debounce_reset|c\(4) & (\Inst_debounce_reset|c[3]~31\ $ (GND))) # (!\Inst_debounce_reset|c\(4) & (!\Inst_debounce_reset|c[3]~31\ & VCC))
-- \Inst_debounce_reset|c[4]~33\ = CARRY((\Inst_debounce_reset|c\(4) & !\Inst_debounce_reset|c[3]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_reset|c\(4),
	datad => VCC,
	cin => \Inst_debounce_reset|c[3]~31\,
	combout => \Inst_debounce_reset|c[4]~32_combout\,
	cout => \Inst_debounce_reset|c[4]~33\);

-- Location: FF_X114_Y20_N17
\Inst_debounce_reset|c[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[4]~32_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(4));

-- Location: LCCOMB_X114_Y20_N18
\Inst_debounce_reset|c[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[5]~34_combout\ = (\Inst_debounce_reset|c\(5) & (!\Inst_debounce_reset|c[4]~33\)) # (!\Inst_debounce_reset|c\(5) & ((\Inst_debounce_reset|c[4]~33\) # (GND)))
-- \Inst_debounce_reset|c[5]~35\ = CARRY((!\Inst_debounce_reset|c[4]~33\) # (!\Inst_debounce_reset|c\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_reset|c\(5),
	datad => VCC,
	cin => \Inst_debounce_reset|c[4]~33\,
	combout => \Inst_debounce_reset|c[5]~34_combout\,
	cout => \Inst_debounce_reset|c[5]~35\);

-- Location: FF_X114_Y20_N19
\Inst_debounce_reset|c[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[5]~34_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(5));

-- Location: LCCOMB_X114_Y20_N20
\Inst_debounce_reset|c[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[6]~36_combout\ = (\Inst_debounce_reset|c\(6) & (\Inst_debounce_reset|c[5]~35\ $ (GND))) # (!\Inst_debounce_reset|c\(6) & (!\Inst_debounce_reset|c[5]~35\ & VCC))
-- \Inst_debounce_reset|c[6]~37\ = CARRY((\Inst_debounce_reset|c\(6) & !\Inst_debounce_reset|c[5]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_reset|c\(6),
	datad => VCC,
	cin => \Inst_debounce_reset|c[5]~35\,
	combout => \Inst_debounce_reset|c[6]~36_combout\,
	cout => \Inst_debounce_reset|c[6]~37\);

-- Location: FF_X114_Y20_N21
\Inst_debounce_reset|c[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[6]~36_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(6));

-- Location: LCCOMB_X114_Y20_N22
\Inst_debounce_reset|c[7]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[7]~38_combout\ = (\Inst_debounce_reset|c\(7) & (!\Inst_debounce_reset|c[6]~37\)) # (!\Inst_debounce_reset|c\(7) & ((\Inst_debounce_reset|c[6]~37\) # (GND)))
-- \Inst_debounce_reset|c[7]~39\ = CARRY((!\Inst_debounce_reset|c[6]~37\) # (!\Inst_debounce_reset|c\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_reset|c\(7),
	datad => VCC,
	cin => \Inst_debounce_reset|c[6]~37\,
	combout => \Inst_debounce_reset|c[7]~38_combout\,
	cout => \Inst_debounce_reset|c[7]~39\);

-- Location: FF_X114_Y20_N23
\Inst_debounce_reset|c[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[7]~38_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(7));

-- Location: LCCOMB_X114_Y20_N24
\Inst_debounce_reset|c[8]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[8]~40_combout\ = (\Inst_debounce_reset|c\(8) & (\Inst_debounce_reset|c[7]~39\ $ (GND))) # (!\Inst_debounce_reset|c\(8) & (!\Inst_debounce_reset|c[7]~39\ & VCC))
-- \Inst_debounce_reset|c[8]~41\ = CARRY((\Inst_debounce_reset|c\(8) & !\Inst_debounce_reset|c[7]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_reset|c\(8),
	datad => VCC,
	cin => \Inst_debounce_reset|c[7]~39\,
	combout => \Inst_debounce_reset|c[8]~40_combout\,
	cout => \Inst_debounce_reset|c[8]~41\);

-- Location: FF_X114_Y20_N25
\Inst_debounce_reset|c[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[8]~40_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(8));

-- Location: LCCOMB_X114_Y20_N26
\Inst_debounce_reset|c[9]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[9]~42_combout\ = (\Inst_debounce_reset|c\(9) & (!\Inst_debounce_reset|c[8]~41\)) # (!\Inst_debounce_reset|c\(9) & ((\Inst_debounce_reset|c[8]~41\) # (GND)))
-- \Inst_debounce_reset|c[9]~43\ = CARRY((!\Inst_debounce_reset|c[8]~41\) # (!\Inst_debounce_reset|c\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_reset|c\(9),
	datad => VCC,
	cin => \Inst_debounce_reset|c[8]~41\,
	combout => \Inst_debounce_reset|c[9]~42_combout\,
	cout => \Inst_debounce_reset|c[9]~43\);

-- Location: FF_X114_Y20_N27
\Inst_debounce_reset|c[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[9]~42_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(9));

-- Location: LCCOMB_X114_Y20_N28
\Inst_debounce_reset|c[10]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[10]~44_combout\ = (\Inst_debounce_reset|c\(10) & (\Inst_debounce_reset|c[9]~43\ $ (GND))) # (!\Inst_debounce_reset|c\(10) & (!\Inst_debounce_reset|c[9]~43\ & VCC))
-- \Inst_debounce_reset|c[10]~45\ = CARRY((\Inst_debounce_reset|c\(10) & !\Inst_debounce_reset|c[9]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_reset|c\(10),
	datad => VCC,
	cin => \Inst_debounce_reset|c[9]~43\,
	combout => \Inst_debounce_reset|c[10]~44_combout\,
	cout => \Inst_debounce_reset|c[10]~45\);

-- Location: FF_X114_Y20_N29
\Inst_debounce_reset|c[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[10]~44_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(10));

-- Location: LCCOMB_X114_Y20_N30
\Inst_debounce_reset|c[11]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[11]~46_combout\ = (\Inst_debounce_reset|c\(11) & (!\Inst_debounce_reset|c[10]~45\)) # (!\Inst_debounce_reset|c\(11) & ((\Inst_debounce_reset|c[10]~45\) # (GND)))
-- \Inst_debounce_reset|c[11]~47\ = CARRY((!\Inst_debounce_reset|c[10]~45\) # (!\Inst_debounce_reset|c\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_reset|c\(11),
	datad => VCC,
	cin => \Inst_debounce_reset|c[10]~45\,
	combout => \Inst_debounce_reset|c[11]~46_combout\,
	cout => \Inst_debounce_reset|c[11]~47\);

-- Location: FF_X114_Y20_N31
\Inst_debounce_reset|c[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[11]~46_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(11));

-- Location: LCCOMB_X114_Y19_N0
\Inst_debounce_reset|c[12]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[12]~48_combout\ = (\Inst_debounce_reset|c\(12) & (\Inst_debounce_reset|c[11]~47\ $ (GND))) # (!\Inst_debounce_reset|c\(12) & (!\Inst_debounce_reset|c[11]~47\ & VCC))
-- \Inst_debounce_reset|c[12]~49\ = CARRY((\Inst_debounce_reset|c\(12) & !\Inst_debounce_reset|c[11]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_reset|c\(12),
	datad => VCC,
	cin => \Inst_debounce_reset|c[11]~47\,
	combout => \Inst_debounce_reset|c[12]~48_combout\,
	cout => \Inst_debounce_reset|c[12]~49\);

-- Location: FF_X114_Y19_N1
\Inst_debounce_reset|c[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[12]~48_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(12));

-- Location: LCCOMB_X114_Y19_N2
\Inst_debounce_reset|c[13]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[13]~50_combout\ = (\Inst_debounce_reset|c\(13) & (!\Inst_debounce_reset|c[12]~49\)) # (!\Inst_debounce_reset|c\(13) & ((\Inst_debounce_reset|c[12]~49\) # (GND)))
-- \Inst_debounce_reset|c[13]~51\ = CARRY((!\Inst_debounce_reset|c[12]~49\) # (!\Inst_debounce_reset|c\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_reset|c\(13),
	datad => VCC,
	cin => \Inst_debounce_reset|c[12]~49\,
	combout => \Inst_debounce_reset|c[13]~50_combout\,
	cout => \Inst_debounce_reset|c[13]~51\);

-- Location: FF_X114_Y19_N3
\Inst_debounce_reset|c[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[13]~50_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(13));

-- Location: LCCOMB_X114_Y19_N4
\Inst_debounce_reset|c[14]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[14]~52_combout\ = (\Inst_debounce_reset|c\(14) & (\Inst_debounce_reset|c[13]~51\ $ (GND))) # (!\Inst_debounce_reset|c\(14) & (!\Inst_debounce_reset|c[13]~51\ & VCC))
-- \Inst_debounce_reset|c[14]~53\ = CARRY((\Inst_debounce_reset|c\(14) & !\Inst_debounce_reset|c[13]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_reset|c\(14),
	datad => VCC,
	cin => \Inst_debounce_reset|c[13]~51\,
	combout => \Inst_debounce_reset|c[14]~52_combout\,
	cout => \Inst_debounce_reset|c[14]~53\);

-- Location: FF_X114_Y19_N5
\Inst_debounce_reset|c[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[14]~52_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(14));

-- Location: LCCOMB_X114_Y19_N6
\Inst_debounce_reset|c[15]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[15]~54_combout\ = (\Inst_debounce_reset|c\(15) & (!\Inst_debounce_reset|c[14]~53\)) # (!\Inst_debounce_reset|c\(15) & ((\Inst_debounce_reset|c[14]~53\) # (GND)))
-- \Inst_debounce_reset|c[15]~55\ = CARRY((!\Inst_debounce_reset|c[14]~53\) # (!\Inst_debounce_reset|c\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_reset|c\(15),
	datad => VCC,
	cin => \Inst_debounce_reset|c[14]~53\,
	combout => \Inst_debounce_reset|c[15]~54_combout\,
	cout => \Inst_debounce_reset|c[15]~55\);

-- Location: FF_X114_Y19_N7
\Inst_debounce_reset|c[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[15]~54_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(15));

-- Location: LCCOMB_X114_Y19_N8
\Inst_debounce_reset|c[16]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[16]~56_combout\ = (\Inst_debounce_reset|c\(16) & (\Inst_debounce_reset|c[15]~55\ $ (GND))) # (!\Inst_debounce_reset|c\(16) & (!\Inst_debounce_reset|c[15]~55\ & VCC))
-- \Inst_debounce_reset|c[16]~57\ = CARRY((\Inst_debounce_reset|c\(16) & !\Inst_debounce_reset|c[15]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_reset|c\(16),
	datad => VCC,
	cin => \Inst_debounce_reset|c[15]~55\,
	combout => \Inst_debounce_reset|c[16]~56_combout\,
	cout => \Inst_debounce_reset|c[16]~57\);

-- Location: FF_X114_Y19_N9
\Inst_debounce_reset|c[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[16]~56_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(16));

-- Location: LCCOMB_X114_Y19_N10
\Inst_debounce_reset|c[17]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[17]~58_combout\ = (\Inst_debounce_reset|c\(17) & (!\Inst_debounce_reset|c[16]~57\)) # (!\Inst_debounce_reset|c\(17) & ((\Inst_debounce_reset|c[16]~57\) # (GND)))
-- \Inst_debounce_reset|c[17]~59\ = CARRY((!\Inst_debounce_reset|c[16]~57\) # (!\Inst_debounce_reset|c\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_reset|c\(17),
	datad => VCC,
	cin => \Inst_debounce_reset|c[16]~57\,
	combout => \Inst_debounce_reset|c[17]~58_combout\,
	cout => \Inst_debounce_reset|c[17]~59\);

-- Location: FF_X114_Y19_N11
\Inst_debounce_reset|c[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[17]~58_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(17));

-- Location: LCCOMB_X114_Y19_N12
\Inst_debounce_reset|c[18]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[18]~60_combout\ = (\Inst_debounce_reset|c\(18) & (\Inst_debounce_reset|c[17]~59\ $ (GND))) # (!\Inst_debounce_reset|c\(18) & (!\Inst_debounce_reset|c[17]~59\ & VCC))
-- \Inst_debounce_reset|c[18]~61\ = CARRY((\Inst_debounce_reset|c\(18) & !\Inst_debounce_reset|c[17]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_reset|c\(18),
	datad => VCC,
	cin => \Inst_debounce_reset|c[17]~59\,
	combout => \Inst_debounce_reset|c[18]~60_combout\,
	cout => \Inst_debounce_reset|c[18]~61\);

-- Location: FF_X114_Y19_N13
\Inst_debounce_reset|c[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[18]~60_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(18));

-- Location: LCCOMB_X114_Y19_N14
\Inst_debounce_reset|c[19]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[19]~62_combout\ = (\Inst_debounce_reset|c\(19) & (!\Inst_debounce_reset|c[18]~61\)) # (!\Inst_debounce_reset|c\(19) & ((\Inst_debounce_reset|c[18]~61\) # (GND)))
-- \Inst_debounce_reset|c[19]~63\ = CARRY((!\Inst_debounce_reset|c[18]~61\) # (!\Inst_debounce_reset|c\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_reset|c\(19),
	datad => VCC,
	cin => \Inst_debounce_reset|c[18]~61\,
	combout => \Inst_debounce_reset|c[19]~62_combout\,
	cout => \Inst_debounce_reset|c[19]~63\);

-- Location: FF_X114_Y19_N15
\Inst_debounce_reset|c[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[19]~62_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(19));

-- Location: LCCOMB_X114_Y19_N16
\Inst_debounce_reset|c[20]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[20]~64_combout\ = (\Inst_debounce_reset|c\(20) & (\Inst_debounce_reset|c[19]~63\ $ (GND))) # (!\Inst_debounce_reset|c\(20) & (!\Inst_debounce_reset|c[19]~63\ & VCC))
-- \Inst_debounce_reset|c[20]~65\ = CARRY((\Inst_debounce_reset|c\(20) & !\Inst_debounce_reset|c[19]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_reset|c\(20),
	datad => VCC,
	cin => \Inst_debounce_reset|c[19]~63\,
	combout => \Inst_debounce_reset|c[20]~64_combout\,
	cout => \Inst_debounce_reset|c[20]~65\);

-- Location: FF_X114_Y19_N17
\Inst_debounce_reset|c[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[20]~64_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(20));

-- Location: LCCOMB_X114_Y19_N18
\Inst_debounce_reset|c[21]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[21]~66_combout\ = (\Inst_debounce_reset|c\(21) & (!\Inst_debounce_reset|c[20]~65\)) # (!\Inst_debounce_reset|c\(21) & ((\Inst_debounce_reset|c[20]~65\) # (GND)))
-- \Inst_debounce_reset|c[21]~67\ = CARRY((!\Inst_debounce_reset|c[20]~65\) # (!\Inst_debounce_reset|c\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_reset|c\(21),
	datad => VCC,
	cin => \Inst_debounce_reset|c[20]~65\,
	combout => \Inst_debounce_reset|c[21]~66_combout\,
	cout => \Inst_debounce_reset|c[21]~67\);

-- Location: FF_X114_Y19_N19
\Inst_debounce_reset|c[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[21]~66_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(21));

-- Location: LCCOMB_X114_Y19_N20
\Inst_debounce_reset|c[22]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[22]~68_combout\ = (\Inst_debounce_reset|c\(22) & (\Inst_debounce_reset|c[21]~67\ $ (GND))) # (!\Inst_debounce_reset|c\(22) & (!\Inst_debounce_reset|c[21]~67\ & VCC))
-- \Inst_debounce_reset|c[22]~69\ = CARRY((\Inst_debounce_reset|c\(22) & !\Inst_debounce_reset|c[21]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_reset|c\(22),
	datad => VCC,
	cin => \Inst_debounce_reset|c[21]~67\,
	combout => \Inst_debounce_reset|c[22]~68_combout\,
	cout => \Inst_debounce_reset|c[22]~69\);

-- Location: FF_X114_Y19_N21
\Inst_debounce_reset|c[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[22]~68_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(22));

-- Location: LCCOMB_X114_Y19_N22
\Inst_debounce_reset|c[23]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|c[23]~70_combout\ = \Inst_debounce_reset|c\(23) $ (\Inst_debounce_reset|c[22]~69\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_reset|c\(23),
	cin => \Inst_debounce_reset|c[22]~69\,
	combout => \Inst_debounce_reset|c[23]~70_combout\);

-- Location: FF_X114_Y19_N23
\Inst_debounce_reset|c[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|c[23]~70_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|c\(23));

-- Location: LCCOMB_X114_Y19_N30
\Inst_debounce_reset|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|Equal0~6_combout\ = (\Inst_debounce_reset|c\(22) & (\Inst_debounce_reset|c\(21) & (\Inst_debounce_reset|c\(23) & \Inst_debounce_reset|c\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_reset|c\(22),
	datab => \Inst_debounce_reset|c\(21),
	datac => \Inst_debounce_reset|c\(23),
	datad => \Inst_debounce_reset|c\(20),
	combout => \Inst_debounce_reset|Equal0~6_combout\);

-- Location: LCCOMB_X114_Y20_N6
\Inst_debounce_reset|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|Equal0~1_combout\ = (\Inst_debounce_reset|c\(6) & (\Inst_debounce_reset|c\(5) & (\Inst_debounce_reset|c\(7) & \Inst_debounce_reset|c\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_reset|c\(6),
	datab => \Inst_debounce_reset|c\(5),
	datac => \Inst_debounce_reset|c\(7),
	datad => \Inst_debounce_reset|c\(4),
	combout => \Inst_debounce_reset|Equal0~1_combout\);

-- Location: LCCOMB_X114_Y20_N0
\Inst_debounce_reset|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|Equal0~2_combout\ = (\Inst_debounce_reset|c\(11) & (\Inst_debounce_reset|c\(10) & (\Inst_debounce_reset|c\(9) & \Inst_debounce_reset|c\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_reset|c\(11),
	datab => \Inst_debounce_reset|c\(10),
	datac => \Inst_debounce_reset|c\(9),
	datad => \Inst_debounce_reset|c\(8),
	combout => \Inst_debounce_reset|Equal0~2_combout\);

-- Location: LCCOMB_X114_Y20_N4
\Inst_debounce_reset|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|Equal0~0_combout\ = (\Inst_debounce_reset|c\(2) & (\Inst_debounce_reset|c\(3) & (\Inst_debounce_reset|c\(0) & \Inst_debounce_reset|c\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_reset|c\(2),
	datab => \Inst_debounce_reset|c\(3),
	datac => \Inst_debounce_reset|c\(0),
	datad => \Inst_debounce_reset|c\(1),
	combout => \Inst_debounce_reset|Equal0~0_combout\);

-- Location: LCCOMB_X114_Y19_N26
\Inst_debounce_reset|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|Equal0~3_combout\ = (\Inst_debounce_reset|c\(15) & (\Inst_debounce_reset|c\(12) & (\Inst_debounce_reset|c\(14) & \Inst_debounce_reset|c\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_reset|c\(15),
	datab => \Inst_debounce_reset|c\(12),
	datac => \Inst_debounce_reset|c\(14),
	datad => \Inst_debounce_reset|c\(13),
	combout => \Inst_debounce_reset|Equal0~3_combout\);

-- Location: LCCOMB_X114_Y20_N2
\Inst_debounce_reset|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|Equal0~4_combout\ = (\Inst_debounce_reset|Equal0~1_combout\ & (\Inst_debounce_reset|Equal0~2_combout\ & (\Inst_debounce_reset|Equal0~0_combout\ & \Inst_debounce_reset|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_reset|Equal0~1_combout\,
	datab => \Inst_debounce_reset|Equal0~2_combout\,
	datac => \Inst_debounce_reset|Equal0~0_combout\,
	datad => \Inst_debounce_reset|Equal0~3_combout\,
	combout => \Inst_debounce_reset|Equal0~4_combout\);

-- Location: LCCOMB_X114_Y19_N28
\Inst_debounce_reset|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|Equal0~5_combout\ = (\Inst_debounce_reset|c\(18) & (\Inst_debounce_reset|c\(19) & (\Inst_debounce_reset|c\(16) & \Inst_debounce_reset|c\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_reset|c\(18),
	datab => \Inst_debounce_reset|c\(19),
	datac => \Inst_debounce_reset|c\(16),
	datad => \Inst_debounce_reset|c\(17),
	combout => \Inst_debounce_reset|Equal0~5_combout\);

-- Location: LCCOMB_X114_Y19_N24
\Inst_debounce_reset|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_debounce_reset|Equal0~7_combout\ = (\Inst_debounce_reset|Equal0~6_combout\ & (\Inst_debounce_reset|Equal0~4_combout\ & \Inst_debounce_reset|Equal0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_reset|Equal0~6_combout\,
	datac => \Inst_debounce_reset|Equal0~4_combout\,
	datad => \Inst_debounce_reset|Equal0~5_combout\,
	combout => \Inst_debounce_reset|Equal0~7_combout\);

-- Location: FF_X114_Y19_N25
\Inst_debounce_reset|o\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_debounce_reset|Equal0~7_combout\,
	sclr => \ALT_INV_slide_sw_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_reset|o~q\);

-- Location: LCCOMB_X49_Y34_N2
\Inst_sdram_controller|init_pre_cntr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|init_pre_cntr~0_combout\ = (!\Inst_sdram_controller|init_pre_cntr\(0) & !\reset_sdram_interface~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_sdram_controller|init_pre_cntr\(0),
	datad => \reset_sdram_interface~q\,
	combout => \Inst_sdram_controller|init_pre_cntr~0_combout\);

-- Location: LCCOMB_X48_Y34_N26
\Inst_sdram_controller|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux2~1_combout\ = (\Inst_sdram_controller|current_init_state\(0) & ((!\Inst_sdram_controller|current_init_state\(2)) # (!\Inst_sdram_controller|current_init_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_init_state\(1),
	datab => \Inst_sdram_controller|current_init_state\(2),
	datad => \Inst_sdram_controller|current_init_state\(0),
	combout => \Inst_sdram_controller|Mux2~1_combout\);

-- Location: LCCOMB_X48_Y34_N14
\Inst_sdram_controller|init_done~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|init_done~0_combout\ = (\Inst_sdram_controller|init_done~q\) # ((\Inst_sdram_controller|current_init_state\(1) & (\Inst_sdram_controller|current_init_state\(2) & !\Inst_sdram_controller|current_init_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_init_state\(1),
	datab => \Inst_sdram_controller|current_init_state\(2),
	datac => \Inst_sdram_controller|init_done~q\,
	datad => \Inst_sdram_controller|current_init_state\(0),
	combout => \Inst_sdram_controller|init_done~0_combout\);

-- Location: FF_X48_Y34_N15
\Inst_sdram_controller|init_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|init_done~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|init_done~q\);

-- Location: LCCOMB_X48_Y34_N28
\Inst_sdram_controller|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux2~0_combout\ = (\Inst_sdram_controller|current_init_state\(1) & ((\Inst_sdram_controller|current_init_state\(2)) # ((\Inst_sdram_controller|current_init_state\(0))))) # (!\Inst_sdram_controller|current_init_state\(1) & 
-- ((\Inst_sdram_controller|current_init_state\(2) & ((\Inst_sdram_controller|current_init_state\(0)))) # (!\Inst_sdram_controller|current_init_state\(2) & (\Inst_sdram_controller|init_done~q\ & !\Inst_sdram_controller|current_init_state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_init_state\(1),
	datab => \Inst_sdram_controller|current_init_state\(2),
	datac => \Inst_sdram_controller|init_done~q\,
	datad => \Inst_sdram_controller|current_init_state\(0),
	combout => \Inst_sdram_controller|Mux2~0_combout\);

-- Location: LCCOMB_X49_Y40_N0
\Inst_sdram_controller|wait_200us_cntr[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|wait_200us_cntr[0]~16_combout\ = \Inst_sdram_controller|wait_200us_cntr\(0) $ (VCC)
-- \Inst_sdram_controller|wait_200us_cntr[0]~17\ = CARRY(\Inst_sdram_controller|wait_200us_cntr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|wait_200us_cntr\(0),
	datad => VCC,
	combout => \Inst_sdram_controller|wait_200us_cntr[0]~16_combout\,
	cout => \Inst_sdram_controller|wait_200us_cntr[0]~17\);

-- Location: LCCOMB_X49_Y39_N18
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X48_Y34_N22
\Inst_sdram_controller|wait_200us_cntr[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|wait_200us_cntr[2]~18_combout\ = (\reset_sdram_interface~q\) # ((!\Inst_sdram_controller|current_init_state\(1) & (!\Inst_sdram_controller|current_init_state\(2) & !\Inst_sdram_controller|current_init_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_init_state\(1),
	datab => \Inst_sdram_controller|current_init_state\(2),
	datac => \Inst_sdram_controller|current_init_state\(0),
	datad => \reset_sdram_interface~q\,
	combout => \Inst_sdram_controller|wait_200us_cntr[2]~18_combout\);

-- Location: FF_X49_Y40_N1
\Inst_sdram_controller|wait_200us_cntr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|wait_200us_cntr[0]~16_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|wait_200us_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|wait_200us_cntr\(0));

-- Location: LCCOMB_X49_Y40_N2
\Inst_sdram_controller|wait_200us_cntr[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|wait_200us_cntr[1]~19_combout\ = (\Inst_sdram_controller|wait_200us_cntr\(1) & (\Inst_sdram_controller|wait_200us_cntr[0]~17\ & VCC)) # (!\Inst_sdram_controller|wait_200us_cntr\(1) & (!\Inst_sdram_controller|wait_200us_cntr[0]~17\))
-- \Inst_sdram_controller|wait_200us_cntr[1]~20\ = CARRY((!\Inst_sdram_controller|wait_200us_cntr\(1) & !\Inst_sdram_controller|wait_200us_cntr[0]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|wait_200us_cntr\(1),
	datad => VCC,
	cin => \Inst_sdram_controller|wait_200us_cntr[0]~17\,
	combout => \Inst_sdram_controller|wait_200us_cntr[1]~19_combout\,
	cout => \Inst_sdram_controller|wait_200us_cntr[1]~20\);

-- Location: FF_X49_Y40_N3
\Inst_sdram_controller|wait_200us_cntr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|wait_200us_cntr[1]~19_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|wait_200us_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|wait_200us_cntr\(1));

-- Location: LCCOMB_X49_Y40_N4
\Inst_sdram_controller|wait_200us_cntr[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|wait_200us_cntr[2]~21_combout\ = (\Inst_sdram_controller|wait_200us_cntr\(2) & ((GND) # (!\Inst_sdram_controller|wait_200us_cntr[1]~20\))) # (!\Inst_sdram_controller|wait_200us_cntr\(2) & 
-- (\Inst_sdram_controller|wait_200us_cntr[1]~20\ $ (GND)))
-- \Inst_sdram_controller|wait_200us_cntr[2]~22\ = CARRY((\Inst_sdram_controller|wait_200us_cntr\(2)) # (!\Inst_sdram_controller|wait_200us_cntr[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|wait_200us_cntr\(2),
	datad => VCC,
	cin => \Inst_sdram_controller|wait_200us_cntr[1]~20\,
	combout => \Inst_sdram_controller|wait_200us_cntr[2]~21_combout\,
	cout => \Inst_sdram_controller|wait_200us_cntr[2]~22\);

-- Location: FF_X49_Y40_N5
\Inst_sdram_controller|wait_200us_cntr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|wait_200us_cntr[2]~21_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|wait_200us_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|wait_200us_cntr\(2));

-- Location: LCCOMB_X49_Y40_N6
\Inst_sdram_controller|wait_200us_cntr[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|wait_200us_cntr[3]~23_combout\ = (\Inst_sdram_controller|wait_200us_cntr\(3) & (\Inst_sdram_controller|wait_200us_cntr[2]~22\ & VCC)) # (!\Inst_sdram_controller|wait_200us_cntr\(3) & (!\Inst_sdram_controller|wait_200us_cntr[2]~22\))
-- \Inst_sdram_controller|wait_200us_cntr[3]~24\ = CARRY((!\Inst_sdram_controller|wait_200us_cntr\(3) & !\Inst_sdram_controller|wait_200us_cntr[2]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|wait_200us_cntr\(3),
	datad => VCC,
	cin => \Inst_sdram_controller|wait_200us_cntr[2]~22\,
	combout => \Inst_sdram_controller|wait_200us_cntr[3]~23_combout\,
	cout => \Inst_sdram_controller|wait_200us_cntr[3]~24\);

-- Location: FF_X49_Y40_N7
\Inst_sdram_controller|wait_200us_cntr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|wait_200us_cntr[3]~23_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|wait_200us_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|wait_200us_cntr\(3));

-- Location: LCCOMB_X49_Y40_N8
\Inst_sdram_controller|wait_200us_cntr[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|wait_200us_cntr[4]~25_combout\ = (\Inst_sdram_controller|wait_200us_cntr\(4) & ((GND) # (!\Inst_sdram_controller|wait_200us_cntr[3]~24\))) # (!\Inst_sdram_controller|wait_200us_cntr\(4) & 
-- (\Inst_sdram_controller|wait_200us_cntr[3]~24\ $ (GND)))
-- \Inst_sdram_controller|wait_200us_cntr[4]~26\ = CARRY((\Inst_sdram_controller|wait_200us_cntr\(4)) # (!\Inst_sdram_controller|wait_200us_cntr[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|wait_200us_cntr\(4),
	datad => VCC,
	cin => \Inst_sdram_controller|wait_200us_cntr[3]~24\,
	combout => \Inst_sdram_controller|wait_200us_cntr[4]~25_combout\,
	cout => \Inst_sdram_controller|wait_200us_cntr[4]~26\);

-- Location: FF_X49_Y40_N9
\Inst_sdram_controller|wait_200us_cntr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|wait_200us_cntr[4]~25_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|wait_200us_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|wait_200us_cntr\(4));

-- Location: LCCOMB_X49_Y40_N10
\Inst_sdram_controller|wait_200us_cntr[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|wait_200us_cntr[5]~27_combout\ = (\Inst_sdram_controller|wait_200us_cntr\(5) & (\Inst_sdram_controller|wait_200us_cntr[4]~26\ & VCC)) # (!\Inst_sdram_controller|wait_200us_cntr\(5) & (!\Inst_sdram_controller|wait_200us_cntr[4]~26\))
-- \Inst_sdram_controller|wait_200us_cntr[5]~28\ = CARRY((!\Inst_sdram_controller|wait_200us_cntr\(5) & !\Inst_sdram_controller|wait_200us_cntr[4]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|wait_200us_cntr\(5),
	datad => VCC,
	cin => \Inst_sdram_controller|wait_200us_cntr[4]~26\,
	combout => \Inst_sdram_controller|wait_200us_cntr[5]~27_combout\,
	cout => \Inst_sdram_controller|wait_200us_cntr[5]~28\);

-- Location: LCCOMB_X49_Y39_N28
\reset_sdram_interface~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \reset_sdram_interface~_wirecell_combout\ = !\reset_sdram_interface~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reset_sdram_interface~q\,
	combout => \reset_sdram_interface~_wirecell_combout\);

-- Location: FF_X49_Y40_N11
\Inst_sdram_controller|wait_200us_cntr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|wait_200us_cntr[5]~27_combout\,
	asdata => \reset_sdram_interface~_wirecell_combout\,
	sload => \Inst_sdram_controller|wait_200us_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|wait_200us_cntr\(5));

-- Location: LCCOMB_X49_Y40_N12
\Inst_sdram_controller|wait_200us_cntr[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|wait_200us_cntr[6]~29_combout\ = (\Inst_sdram_controller|wait_200us_cntr\(6) & ((GND) # (!\Inst_sdram_controller|wait_200us_cntr[5]~28\))) # (!\Inst_sdram_controller|wait_200us_cntr\(6) & 
-- (\Inst_sdram_controller|wait_200us_cntr[5]~28\ $ (GND)))
-- \Inst_sdram_controller|wait_200us_cntr[6]~30\ = CARRY((\Inst_sdram_controller|wait_200us_cntr\(6)) # (!\Inst_sdram_controller|wait_200us_cntr[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|wait_200us_cntr\(6),
	datad => VCC,
	cin => \Inst_sdram_controller|wait_200us_cntr[5]~28\,
	combout => \Inst_sdram_controller|wait_200us_cntr[6]~29_combout\,
	cout => \Inst_sdram_controller|wait_200us_cntr[6]~30\);

-- Location: FF_X49_Y40_N13
\Inst_sdram_controller|wait_200us_cntr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|wait_200us_cntr[6]~29_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|wait_200us_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|wait_200us_cntr\(6));

-- Location: LCCOMB_X49_Y40_N14
\Inst_sdram_controller|wait_200us_cntr[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|wait_200us_cntr[7]~31_combout\ = (\Inst_sdram_controller|wait_200us_cntr\(7) & (\Inst_sdram_controller|wait_200us_cntr[6]~30\ & VCC)) # (!\Inst_sdram_controller|wait_200us_cntr\(7) & (!\Inst_sdram_controller|wait_200us_cntr[6]~30\))
-- \Inst_sdram_controller|wait_200us_cntr[7]~32\ = CARRY((!\Inst_sdram_controller|wait_200us_cntr\(7) & !\Inst_sdram_controller|wait_200us_cntr[6]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|wait_200us_cntr\(7),
	datad => VCC,
	cin => \Inst_sdram_controller|wait_200us_cntr[6]~30\,
	combout => \Inst_sdram_controller|wait_200us_cntr[7]~31_combout\,
	cout => \Inst_sdram_controller|wait_200us_cntr[7]~32\);

-- Location: FF_X49_Y40_N15
\Inst_sdram_controller|wait_200us_cntr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|wait_200us_cntr[7]~31_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|wait_200us_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|wait_200us_cntr\(7));

-- Location: LCCOMB_X48_Y40_N12
\Inst_sdram_controller|Equal5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Equal5~1_combout\ = (!\Inst_sdram_controller|wait_200us_cntr\(5) & (!\Inst_sdram_controller|wait_200us_cntr\(6) & (!\Inst_sdram_controller|wait_200us_cntr\(4) & !\Inst_sdram_controller|wait_200us_cntr\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|wait_200us_cntr\(5),
	datab => \Inst_sdram_controller|wait_200us_cntr\(6),
	datac => \Inst_sdram_controller|wait_200us_cntr\(4),
	datad => \Inst_sdram_controller|wait_200us_cntr\(7),
	combout => \Inst_sdram_controller|Equal5~1_combout\);

-- Location: LCCOMB_X49_Y40_N16
\Inst_sdram_controller|wait_200us_cntr[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|wait_200us_cntr[8]~33_combout\ = (\Inst_sdram_controller|wait_200us_cntr\(8) & ((GND) # (!\Inst_sdram_controller|wait_200us_cntr[7]~32\))) # (!\Inst_sdram_controller|wait_200us_cntr\(8) & 
-- (\Inst_sdram_controller|wait_200us_cntr[7]~32\ $ (GND)))
-- \Inst_sdram_controller|wait_200us_cntr[8]~34\ = CARRY((\Inst_sdram_controller|wait_200us_cntr\(8)) # (!\Inst_sdram_controller|wait_200us_cntr[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|wait_200us_cntr\(8),
	datad => VCC,
	cin => \Inst_sdram_controller|wait_200us_cntr[7]~32\,
	combout => \Inst_sdram_controller|wait_200us_cntr[8]~33_combout\,
	cout => \Inst_sdram_controller|wait_200us_cntr[8]~34\);

-- Location: FF_X49_Y40_N17
\Inst_sdram_controller|wait_200us_cntr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|wait_200us_cntr[8]~33_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|wait_200us_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|wait_200us_cntr\(8));

-- Location: LCCOMB_X49_Y40_N18
\Inst_sdram_controller|wait_200us_cntr[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|wait_200us_cntr[9]~35_combout\ = (\Inst_sdram_controller|wait_200us_cntr\(9) & (\Inst_sdram_controller|wait_200us_cntr[8]~34\ & VCC)) # (!\Inst_sdram_controller|wait_200us_cntr\(9) & (!\Inst_sdram_controller|wait_200us_cntr[8]~34\))
-- \Inst_sdram_controller|wait_200us_cntr[9]~36\ = CARRY((!\Inst_sdram_controller|wait_200us_cntr\(9) & !\Inst_sdram_controller|wait_200us_cntr[8]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|wait_200us_cntr\(9),
	datad => VCC,
	cin => \Inst_sdram_controller|wait_200us_cntr[8]~34\,
	combout => \Inst_sdram_controller|wait_200us_cntr[9]~35_combout\,
	cout => \Inst_sdram_controller|wait_200us_cntr[9]~36\);

-- Location: FF_X49_Y40_N19
\Inst_sdram_controller|wait_200us_cntr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|wait_200us_cntr[9]~35_combout\,
	asdata => \reset_sdram_interface~_wirecell_combout\,
	sload => \Inst_sdram_controller|wait_200us_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|wait_200us_cntr\(9));

-- Location: LCCOMB_X49_Y40_N20
\Inst_sdram_controller|wait_200us_cntr[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|wait_200us_cntr[10]~37_combout\ = (\Inst_sdram_controller|wait_200us_cntr\(10) & ((GND) # (!\Inst_sdram_controller|wait_200us_cntr[9]~36\))) # (!\Inst_sdram_controller|wait_200us_cntr\(10) & 
-- (\Inst_sdram_controller|wait_200us_cntr[9]~36\ $ (GND)))
-- \Inst_sdram_controller|wait_200us_cntr[10]~38\ = CARRY((\Inst_sdram_controller|wait_200us_cntr\(10)) # (!\Inst_sdram_controller|wait_200us_cntr[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|wait_200us_cntr\(10),
	datad => VCC,
	cin => \Inst_sdram_controller|wait_200us_cntr[9]~36\,
	combout => \Inst_sdram_controller|wait_200us_cntr[10]~37_combout\,
	cout => \Inst_sdram_controller|wait_200us_cntr[10]~38\);

-- Location: FF_X49_Y40_N21
\Inst_sdram_controller|wait_200us_cntr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|wait_200us_cntr[10]~37_combout\,
	asdata => \reset_sdram_interface~_wirecell_combout\,
	sload => \Inst_sdram_controller|wait_200us_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|wait_200us_cntr\(10));

-- Location: LCCOMB_X49_Y40_N22
\Inst_sdram_controller|wait_200us_cntr[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|wait_200us_cntr[11]~39_combout\ = (\Inst_sdram_controller|wait_200us_cntr\(11) & (\Inst_sdram_controller|wait_200us_cntr[10]~38\ & VCC)) # (!\Inst_sdram_controller|wait_200us_cntr\(11) & 
-- (!\Inst_sdram_controller|wait_200us_cntr[10]~38\))
-- \Inst_sdram_controller|wait_200us_cntr[11]~40\ = CARRY((!\Inst_sdram_controller|wait_200us_cntr\(11) & !\Inst_sdram_controller|wait_200us_cntr[10]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|wait_200us_cntr\(11),
	datad => VCC,
	cin => \Inst_sdram_controller|wait_200us_cntr[10]~38\,
	combout => \Inst_sdram_controller|wait_200us_cntr[11]~39_combout\,
	cout => \Inst_sdram_controller|wait_200us_cntr[11]~40\);

-- Location: FF_X49_Y40_N23
\Inst_sdram_controller|wait_200us_cntr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|wait_200us_cntr[11]~39_combout\,
	asdata => \reset_sdram_interface~_wirecell_combout\,
	sload => \Inst_sdram_controller|wait_200us_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|wait_200us_cntr\(11));

-- Location: LCCOMB_X48_Y40_N2
\Inst_sdram_controller|Equal5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Equal5~2_combout\ = (!\Inst_sdram_controller|wait_200us_cntr\(11) & (!\Inst_sdram_controller|wait_200us_cntr\(9) & (!\Inst_sdram_controller|wait_200us_cntr\(10) & !\Inst_sdram_controller|wait_200us_cntr\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|wait_200us_cntr\(11),
	datab => \Inst_sdram_controller|wait_200us_cntr\(9),
	datac => \Inst_sdram_controller|wait_200us_cntr\(10),
	datad => \Inst_sdram_controller|wait_200us_cntr\(8),
	combout => \Inst_sdram_controller|Equal5~2_combout\);

-- Location: LCCOMB_X49_Y40_N24
\Inst_sdram_controller|wait_200us_cntr[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|wait_200us_cntr[12]~41_combout\ = (\Inst_sdram_controller|wait_200us_cntr\(12) & ((GND) # (!\Inst_sdram_controller|wait_200us_cntr[11]~40\))) # (!\Inst_sdram_controller|wait_200us_cntr\(12) & 
-- (\Inst_sdram_controller|wait_200us_cntr[11]~40\ $ (GND)))
-- \Inst_sdram_controller|wait_200us_cntr[12]~42\ = CARRY((\Inst_sdram_controller|wait_200us_cntr\(12)) # (!\Inst_sdram_controller|wait_200us_cntr[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|wait_200us_cntr\(12),
	datad => VCC,
	cin => \Inst_sdram_controller|wait_200us_cntr[11]~40\,
	combout => \Inst_sdram_controller|wait_200us_cntr[12]~41_combout\,
	cout => \Inst_sdram_controller|wait_200us_cntr[12]~42\);

-- Location: FF_X49_Y40_N25
\Inst_sdram_controller|wait_200us_cntr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|wait_200us_cntr[12]~41_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|wait_200us_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|wait_200us_cntr\(12));

-- Location: LCCOMB_X49_Y40_N26
\Inst_sdram_controller|wait_200us_cntr[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|wait_200us_cntr[13]~43_combout\ = (\Inst_sdram_controller|wait_200us_cntr\(13) & (\Inst_sdram_controller|wait_200us_cntr[12]~42\ & VCC)) # (!\Inst_sdram_controller|wait_200us_cntr\(13) & 
-- (!\Inst_sdram_controller|wait_200us_cntr[12]~42\))
-- \Inst_sdram_controller|wait_200us_cntr[13]~44\ = CARRY((!\Inst_sdram_controller|wait_200us_cntr\(13) & !\Inst_sdram_controller|wait_200us_cntr[12]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|wait_200us_cntr\(13),
	datad => VCC,
	cin => \Inst_sdram_controller|wait_200us_cntr[12]~42\,
	combout => \Inst_sdram_controller|wait_200us_cntr[13]~43_combout\,
	cout => \Inst_sdram_controller|wait_200us_cntr[13]~44\);

-- Location: FF_X49_Y40_N27
\Inst_sdram_controller|wait_200us_cntr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|wait_200us_cntr[13]~43_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|wait_200us_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|wait_200us_cntr\(13));

-- Location: LCCOMB_X49_Y40_N28
\Inst_sdram_controller|wait_200us_cntr[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|wait_200us_cntr[14]~45_combout\ = (\Inst_sdram_controller|wait_200us_cntr\(14) & ((GND) # (!\Inst_sdram_controller|wait_200us_cntr[13]~44\))) # (!\Inst_sdram_controller|wait_200us_cntr\(14) & 
-- (\Inst_sdram_controller|wait_200us_cntr[13]~44\ $ (GND)))
-- \Inst_sdram_controller|wait_200us_cntr[14]~46\ = CARRY((\Inst_sdram_controller|wait_200us_cntr\(14)) # (!\Inst_sdram_controller|wait_200us_cntr[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|wait_200us_cntr\(14),
	datad => VCC,
	cin => \Inst_sdram_controller|wait_200us_cntr[13]~44\,
	combout => \Inst_sdram_controller|wait_200us_cntr[14]~45_combout\,
	cout => \Inst_sdram_controller|wait_200us_cntr[14]~46\);

-- Location: FF_X49_Y40_N29
\Inst_sdram_controller|wait_200us_cntr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|wait_200us_cntr[14]~45_combout\,
	asdata => \reset_sdram_interface~_wirecell_combout\,
	sload => \Inst_sdram_controller|wait_200us_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|wait_200us_cntr\(14));

-- Location: LCCOMB_X49_Y40_N30
\Inst_sdram_controller|wait_200us_cntr[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|wait_200us_cntr[15]~47_combout\ = \Inst_sdram_controller|wait_200us_cntr\(15) $ (!\Inst_sdram_controller|wait_200us_cntr[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|wait_200us_cntr\(15),
	cin => \Inst_sdram_controller|wait_200us_cntr[14]~46\,
	combout => \Inst_sdram_controller|wait_200us_cntr[15]~47_combout\);

-- Location: FF_X49_Y40_N31
\Inst_sdram_controller|wait_200us_cntr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|wait_200us_cntr[15]~47_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|wait_200us_cntr[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|wait_200us_cntr\(15));

-- Location: LCCOMB_X48_Y40_N4
\Inst_sdram_controller|Equal5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Equal5~3_combout\ = (!\Inst_sdram_controller|wait_200us_cntr\(13) & (!\Inst_sdram_controller|wait_200us_cntr\(14) & (!\Inst_sdram_controller|wait_200us_cntr\(15) & !\Inst_sdram_controller|wait_200us_cntr\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|wait_200us_cntr\(13),
	datab => \Inst_sdram_controller|wait_200us_cntr\(14),
	datac => \Inst_sdram_controller|wait_200us_cntr\(15),
	datad => \Inst_sdram_controller|wait_200us_cntr\(12),
	combout => \Inst_sdram_controller|Equal5~3_combout\);

-- Location: LCCOMB_X49_Y39_N0
\Inst_sdram_controller|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Equal5~0_combout\ = (!\Inst_sdram_controller|wait_200us_cntr\(3) & (!\Inst_sdram_controller|wait_200us_cntr\(2) & (!\Inst_sdram_controller|wait_200us_cntr\(1) & !\Inst_sdram_controller|wait_200us_cntr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|wait_200us_cntr\(3),
	datab => \Inst_sdram_controller|wait_200us_cntr\(2),
	datac => \Inst_sdram_controller|wait_200us_cntr\(1),
	datad => \Inst_sdram_controller|wait_200us_cntr\(0),
	combout => \Inst_sdram_controller|Equal5~0_combout\);

-- Location: LCCOMB_X48_Y40_N10
\Inst_sdram_controller|Equal5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Equal5~4_combout\ = (\Inst_sdram_controller|Equal5~1_combout\ & (\Inst_sdram_controller|Equal5~2_combout\ & (\Inst_sdram_controller|Equal5~3_combout\ & \Inst_sdram_controller|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|Equal5~1_combout\,
	datab => \Inst_sdram_controller|Equal5~2_combout\,
	datac => \Inst_sdram_controller|Equal5~3_combout\,
	datad => \Inst_sdram_controller|Equal5~0_combout\,
	combout => \Inst_sdram_controller|Equal5~4_combout\);

-- Location: LCCOMB_X49_Y34_N8
\Inst_sdram_controller|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Add3~0_combout\ = \Inst_sdram_controller|trcd_cntr\(2) $ (((\Inst_sdram_controller|trcd_cntr\(1)) # (\Inst_sdram_controller|trcd_cntr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|trcd_cntr\(1),
	datac => \Inst_sdram_controller|trcd_cntr\(0),
	datad => \Inst_sdram_controller|trcd_cntr\(2),
	combout => \Inst_sdram_controller|Add3~0_combout\);

-- Location: LCCOMB_X49_Y34_N28
\Inst_sdram_controller|trcd_cntr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|trcd_cntr~0_combout\ = (!\Inst_sdram_controller|Equal18~0_combout\ & (\Inst_sdram_controller|dram_addr_r~2_combout\ & (!\Inst_sdram_controller|Add3~0_combout\ & !\reset_sdram_interface~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|Equal18~0_combout\,
	datab => \Inst_sdram_controller|dram_addr_r~2_combout\,
	datac => \Inst_sdram_controller|Add3~0_combout\,
	datad => \reset_sdram_interface~q\,
	combout => \Inst_sdram_controller|trcd_cntr~0_combout\);

-- Location: FF_X49_Y34_N29
\Inst_sdram_controller|trcd_cntr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|trcd_cntr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|trcd_cntr\(2));

-- Location: LCCOMB_X49_Y34_N18
\Inst_sdram_controller|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Equal7~0_combout\ = (!\Inst_sdram_controller|trcd_cntr\(1) & (!\Inst_sdram_controller|trcd_cntr\(0) & !\Inst_sdram_controller|trcd_cntr\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|trcd_cntr\(1),
	datac => \Inst_sdram_controller|trcd_cntr\(0),
	datad => \Inst_sdram_controller|trcd_cntr\(2),
	combout => \Inst_sdram_controller|Equal7~0_combout\);

-- Location: LCCOMB_X48_Y34_N24
\Inst_sdram_controller|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux2~2_combout\ = (\Inst_sdram_controller|Mux2~1_combout\ & ((\Inst_sdram_controller|Mux2~0_combout\ & ((!\Inst_sdram_controller|Equal7~0_combout\))) # (!\Inst_sdram_controller|Mux2~0_combout\ & 
-- (!\Inst_sdram_controller|Equal5~4_combout\)))) # (!\Inst_sdram_controller|Mux2~1_combout\ & (!\Inst_sdram_controller|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|Mux2~1_combout\,
	datab => \Inst_sdram_controller|Mux2~0_combout\,
	datac => \Inst_sdram_controller|Equal5~4_combout\,
	datad => \Inst_sdram_controller|Equal7~0_combout\,
	combout => \Inst_sdram_controller|Mux2~2_combout\);

-- Location: FF_X48_Y34_N25
\Inst_sdram_controller|current_init_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|Mux2~2_combout\,
	sclr => \reset_sdram_interface~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|current_init_state\(0));

-- Location: LCCOMB_X48_Y34_N20
\Inst_sdram_controller|init_pre_cntr[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|init_pre_cntr[0]~1_combout\ = (\reset_sdram_interface~q\) # ((\Inst_sdram_controller|current_init_state\(1) & (!\Inst_sdram_controller|current_init_state\(2) & !\Inst_sdram_controller|current_init_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_init_state\(1),
	datab => \Inst_sdram_controller|current_init_state\(2),
	datac => \Inst_sdram_controller|current_init_state\(0),
	datad => \reset_sdram_interface~q\,
	combout => \Inst_sdram_controller|init_pre_cntr[0]~1_combout\);

-- Location: FF_X49_Y34_N3
\Inst_sdram_controller|init_pre_cntr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|init_pre_cntr~0_combout\,
	ena => \Inst_sdram_controller|init_pre_cntr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|init_pre_cntr\(0));

-- Location: LCCOMB_X49_Y34_N14
\Inst_sdram_controller|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux0~0_combout\ = (!\Inst_sdram_controller|trcd_cntr\(1) & (!\Inst_sdram_controller|init_pre_cntr\(0) & (!\Inst_sdram_controller|trcd_cntr\(0) & !\Inst_sdram_controller|trcd_cntr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|trcd_cntr\(1),
	datab => \Inst_sdram_controller|init_pre_cntr\(0),
	datac => \Inst_sdram_controller|trcd_cntr\(0),
	datad => \Inst_sdram_controller|trcd_cntr\(2),
	combout => \Inst_sdram_controller|Mux0~0_combout\);

-- Location: LCCOMB_X49_Y34_N22
\Inst_sdram_controller|Add4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Add4~1_combout\ = \Inst_sdram_controller|init_pre_cntr\(1) $ (\Inst_sdram_controller|init_pre_cntr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_sdram_controller|init_pre_cntr\(1),
	datad => \Inst_sdram_controller|init_pre_cntr\(0),
	combout => \Inst_sdram_controller|Add4~1_combout\);

-- Location: FF_X49_Y34_N23
\Inst_sdram_controller|init_pre_cntr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|Add4~1_combout\,
	sclr => \reset_sdram_interface~q\,
	ena => \Inst_sdram_controller|init_pre_cntr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|init_pre_cntr\(1));

-- Location: LCCOMB_X49_Y34_N4
\Inst_sdram_controller|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Add4~2_combout\ = \Inst_sdram_controller|init_pre_cntr\(2) $ (((\Inst_sdram_controller|init_pre_cntr\(1) & \Inst_sdram_controller|init_pre_cntr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|init_pre_cntr\(1),
	datac => \Inst_sdram_controller|init_pre_cntr\(2),
	datad => \Inst_sdram_controller|init_pre_cntr\(0),
	combout => \Inst_sdram_controller|Add4~2_combout\);

-- Location: FF_X49_Y34_N5
\Inst_sdram_controller|init_pre_cntr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|Add4~2_combout\,
	sclr => \reset_sdram_interface~q\,
	ena => \Inst_sdram_controller|init_pre_cntr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|init_pre_cntr\(2));

-- Location: LCCOMB_X49_Y34_N0
\Inst_sdram_controller|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Add4~0_combout\ = \Inst_sdram_controller|init_pre_cntr\(3) $ (((\Inst_sdram_controller|init_pre_cntr\(1) & (\Inst_sdram_controller|init_pre_cntr\(2) & \Inst_sdram_controller|init_pre_cntr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|init_pre_cntr\(1),
	datab => \Inst_sdram_controller|init_pre_cntr\(2),
	datac => \Inst_sdram_controller|init_pre_cntr\(3),
	datad => \Inst_sdram_controller|init_pre_cntr\(0),
	combout => \Inst_sdram_controller|Add4~0_combout\);

-- Location: FF_X49_Y34_N1
\Inst_sdram_controller|init_pre_cntr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|Add4~0_combout\,
	sclr => \reset_sdram_interface~q\,
	ena => \Inst_sdram_controller|init_pre_cntr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|init_pre_cntr\(3));

-- Location: LCCOMB_X49_Y34_N24
\Inst_sdram_controller|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux0~1_combout\ = (!\Inst_sdram_controller|init_pre_cntr\(1) & (\Inst_sdram_controller|current_init_state\(0) & (!\Inst_sdram_controller|init_pre_cntr\(2) & \Inst_sdram_controller|init_pre_cntr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|init_pre_cntr\(1),
	datab => \Inst_sdram_controller|current_init_state\(0),
	datac => \Inst_sdram_controller|init_pre_cntr\(2),
	datad => \Inst_sdram_controller|init_pre_cntr\(3),
	combout => \Inst_sdram_controller|Mux0~1_combout\);

-- Location: LCCOMB_X48_Y34_N10
\Inst_sdram_controller|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux1~0_combout\ = (\Inst_sdram_controller|current_init_state\(1) & (!\Inst_sdram_controller|current_init_state\(2) & ((!\Inst_sdram_controller|Mux0~1_combout\) # (!\Inst_sdram_controller|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_init_state\(1),
	datab => \Inst_sdram_controller|current_init_state\(2),
	datac => \Inst_sdram_controller|Mux0~0_combout\,
	datad => \Inst_sdram_controller|Mux0~1_combout\,
	combout => \Inst_sdram_controller|Mux1~0_combout\);

-- Location: LCCOMB_X48_Y34_N12
\Inst_sdram_controller|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux1~1_combout\ = (\Inst_sdram_controller|current_init_state\(2) & ((\Inst_sdram_controller|Equal7~0_combout\))) # (!\Inst_sdram_controller|current_init_state\(2) & (\Inst_sdram_controller|Equal5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|current_init_state\(2),
	datac => \Inst_sdram_controller|Equal5~4_combout\,
	datad => \Inst_sdram_controller|Equal7~0_combout\,
	combout => \Inst_sdram_controller|Mux1~1_combout\);

-- Location: LCCOMB_X48_Y34_N6
\Inst_sdram_controller|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux1~2_combout\ = (\Inst_sdram_controller|Mux1~0_combout\) # ((\Inst_sdram_controller|current_init_state\(0) & (!\Inst_sdram_controller|current_init_state\(1) & \Inst_sdram_controller|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|Mux1~0_combout\,
	datab => \Inst_sdram_controller|current_init_state\(0),
	datac => \Inst_sdram_controller|current_init_state\(1),
	datad => \Inst_sdram_controller|Mux1~1_combout\,
	combout => \Inst_sdram_controller|Mux1~2_combout\);

-- Location: FF_X48_Y34_N7
\Inst_sdram_controller|current_init_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|Mux1~2_combout\,
	sclr => \reset_sdram_interface~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|current_init_state\(1));

-- Location: LCCOMB_X48_Y34_N16
\Inst_sdram_controller|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux0~2_combout\ = (\Inst_sdram_controller|current_init_state\(1) & (\Inst_sdram_controller|Mux0~0_combout\ & (!\Inst_sdram_controller|current_init_state\(2) & \Inst_sdram_controller|Mux0~1_combout\))) # 
-- (!\Inst_sdram_controller|current_init_state\(1) & (((\Inst_sdram_controller|current_init_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_init_state\(1),
	datab => \Inst_sdram_controller|Mux0~0_combout\,
	datac => \Inst_sdram_controller|current_init_state\(2),
	datad => \Inst_sdram_controller|Mux0~1_combout\,
	combout => \Inst_sdram_controller|Mux0~2_combout\);

-- Location: FF_X48_Y34_N17
\Inst_sdram_controller|current_init_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|Mux0~2_combout\,
	sclr => \reset_sdram_interface~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|current_init_state\(2));

-- Location: LCCOMB_X49_Y34_N20
\Inst_sdram_controller|dram_addr_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_addr_r~2_combout\ = (\Inst_sdram_controller|current_init_state\(0)) # (\Inst_sdram_controller|current_init_state\(2) $ (!\Inst_sdram_controller|current_init_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_init_state\(2),
	datac => \Inst_sdram_controller|current_init_state\(1),
	datad => \Inst_sdram_controller|current_init_state\(0),
	combout => \Inst_sdram_controller|dram_addr_r~2_combout\);

-- Location: LCCOMB_X49_Y34_N26
\Inst_sdram_controller|trcd_cntr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|trcd_cntr~1_combout\ = (!\Inst_sdram_controller|Equal18~0_combout\ & (!\reset_sdram_interface~q\ & (!\Inst_sdram_controller|trcd_cntr\(0) & \Inst_sdram_controller|dram_addr_r~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|Equal18~0_combout\,
	datab => \reset_sdram_interface~q\,
	datac => \Inst_sdram_controller|trcd_cntr\(0),
	datad => \Inst_sdram_controller|dram_addr_r~2_combout\,
	combout => \Inst_sdram_controller|trcd_cntr~1_combout\);

-- Location: FF_X49_Y34_N27
\Inst_sdram_controller|trcd_cntr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|trcd_cntr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|trcd_cntr\(0));

-- Location: LCCOMB_X49_Y34_N6
\Inst_sdram_controller|Add3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Add3~1_combout\ = \Inst_sdram_controller|trcd_cntr\(1) $ (\Inst_sdram_controller|trcd_cntr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|trcd_cntr\(1),
	datac => \Inst_sdram_controller|trcd_cntr\(0),
	combout => \Inst_sdram_controller|Add3~1_combout\);

-- Location: LCCOMB_X49_Y34_N12
\Inst_sdram_controller|trcd_cntr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|trcd_cntr~2_combout\ = (!\reset_sdram_interface~q\ & (((\Inst_sdram_controller|Equal18~0_combout\) # (!\Inst_sdram_controller|dram_addr_r~2_combout\)) # (!\Inst_sdram_controller|Add3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|Add3~1_combout\,
	datab => \reset_sdram_interface~q\,
	datac => \Inst_sdram_controller|Equal18~0_combout\,
	datad => \Inst_sdram_controller|dram_addr_r~2_combout\,
	combout => \Inst_sdram_controller|trcd_cntr~2_combout\);

-- Location: FF_X49_Y34_N13
\Inst_sdram_controller|trcd_cntr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|trcd_cntr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|trcd_cntr\(1));

-- Location: LCCOMB_X47_Y36_N8
\Inst_sdram_rw|Mux46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux46~0_combout\ = (\Inst_sdram_rw|state\(2) $ (((\Inst_sdram_rw|state\(1) & \Inst_sdram_rw|state\(0))))) # (!\Inst_sdram_rw|state\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|state\(1),
	datab => \Inst_sdram_rw|state\(2),
	datac => \Inst_sdram_rw|state\(0),
	datad => \Inst_sdram_rw|state\(3),
	combout => \Inst_sdram_rw|Mux46~0_combout\);

-- Location: LCCOMB_X47_Y36_N2
\Inst_sdram_rw|we_i_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|we_i_r~0_combout\ = (!\Inst_sdram_rw|state\(1) & (\Inst_sdram_rw|state\(3) & (!\Inst_sdram_rw|state\(2) & !\reset_sdram_interface~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|state\(1),
	datab => \Inst_sdram_rw|state\(3),
	datac => \Inst_sdram_rw|state\(2),
	datad => \reset_sdram_interface~q\,
	combout => \Inst_sdram_rw|we_i_r~0_combout\);

-- Location: LCCOMB_X47_Y40_N18
\Inst_sdram_rw|dat_i_r[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|dat_i_r[9]~0_combout\ = (\Inst_sdram_rw|process_0~2_combout\) # ((\Inst_sdram_rw|process_0~1_combout\) # (\reset_sdram_interface~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|process_0~2_combout\,
	datac => \Inst_sdram_rw|process_0~1_combout\,
	datad => \reset_sdram_interface~q\,
	combout => \Inst_sdram_rw|dat_i_r[9]~0_combout\);

-- Location: LCCOMB_X47_Y36_N6
\Inst_sdram_rw|we_i_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|we_i_r~1_combout\ = (\Inst_sdram_rw|Mux46~0_combout\ & (((\Inst_sdram_rw|we_i_r~q\)))) # (!\Inst_sdram_rw|Mux46~0_combout\ & ((\Inst_sdram_rw|we_i_r~0_combout\) # ((\Inst_sdram_rw|we_i_r~q\ & \Inst_sdram_rw|dat_i_r[9]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|Mux46~0_combout\,
	datab => \Inst_sdram_rw|we_i_r~0_combout\,
	datac => \Inst_sdram_rw|we_i_r~q\,
	datad => \Inst_sdram_rw|dat_i_r[9]~0_combout\,
	combout => \Inst_sdram_rw|we_i_r~1_combout\);

-- Location: FF_X47_Y36_N7
\Inst_sdram_rw|we_i_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|we_i_r~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|we_i_r~q\);

-- Location: LCCOMB_X48_Y36_N26
\Inst_sdram_rw|cyc_i_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|cyc_i_r~0_combout\ = (\Inst_sdram_rw|state\(0) & (\Inst_sdram_controller|ack_o_r~q\ & (\Inst_sdram_rw|state\(1) $ (\Inst_sdram_rw|state\(2))))) # (!\Inst_sdram_rw|state\(0) & (((\Inst_sdram_rw|state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|ack_o_r~q\,
	datab => \Inst_sdram_rw|state\(0),
	datac => \Inst_sdram_rw|state\(1),
	datad => \Inst_sdram_rw|state\(2),
	combout => \Inst_sdram_rw|cyc_i_r~0_combout\);

-- Location: LCCOMB_X47_Y36_N0
\Inst_sdram_rw|cyc_i_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|cyc_i_r~1_combout\ = (\Inst_sdram_rw|state\(0) & (((\Inst_sdram_rw|cyc_i_r~0_combout\)) # (!\Inst_sdram_rw|cyc_i_r~q\))) # (!\Inst_sdram_rw|state\(0) & ((\Inst_sdram_rw|cyc_i_r~0_combout\ & (!\Inst_sdram_rw|cyc_i_r~q\)) # 
-- (!\Inst_sdram_rw|cyc_i_r~0_combout\ & ((\reset_sdram_interface~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|cyc_i_r~q\,
	datab => \reset_sdram_interface~q\,
	datac => \Inst_sdram_rw|state\(0),
	datad => \Inst_sdram_rw|cyc_i_r~0_combout\,
	combout => \Inst_sdram_rw|cyc_i_r~1_combout\);

-- Location: LCCOMB_X47_Y36_N10
\Inst_sdram_rw|cyc_i_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|cyc_i_r~2_combout\ = (\Inst_sdram_rw|state\(3) & (((\Inst_sdram_rw|dat_i_r[9]~0_combout\ & \Inst_sdram_rw|cyc_i_r~q\)) # (!\Inst_sdram_rw|cyc_i_r~1_combout\))) # (!\Inst_sdram_rw|state\(3) & (((\Inst_sdram_rw|cyc_i_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|state\(3),
	datab => \Inst_sdram_rw|dat_i_r[9]~0_combout\,
	datac => \Inst_sdram_rw|cyc_i_r~q\,
	datad => \Inst_sdram_rw|cyc_i_r~1_combout\,
	combout => \Inst_sdram_rw|cyc_i_r~2_combout\);

-- Location: FF_X47_Y36_N11
\Inst_sdram_rw|cyc_i_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|cyc_i_r~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|cyc_i_r~q\);

-- Location: LCCOMB_X46_Y34_N8
\Inst_sdram_controller|address_r[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|address_r[0]~0_combout\ = (\Inst_sdram_rw|cyc_i_r~q\ & ((!\Inst_sdram_controller|Equal18~0_combout\) # (!\Inst_sdram_controller|stb_i_r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|stb_i_r~q\,
	datac => \Inst_sdram_controller|Equal18~0_combout\,
	datad => \Inst_sdram_rw|cyc_i_r~q\,
	combout => \Inst_sdram_controller|address_r[0]~0_combout\);

-- Location: FF_X46_Y34_N27
\Inst_sdram_controller|we_i_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_sdram_rw|we_i_r~q\,
	sload => VCC,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|we_i_r~q\);

-- Location: LCCOMB_X49_Y34_N16
\Inst_sdram_controller|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux3~2_combout\ = (!\Inst_sdram_controller|trcd_cntr\(1) & (!\Inst_sdram_controller|we_i_r~q\ & (!\Inst_sdram_controller|trcd_cntr\(0) & !\Inst_sdram_controller|trcd_cntr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|trcd_cntr\(1),
	datab => \Inst_sdram_controller|we_i_r~q\,
	datac => \Inst_sdram_controller|trcd_cntr\(0),
	datad => \Inst_sdram_controller|trcd_cntr\(2),
	combout => \Inst_sdram_controller|Mux3~2_combout\);

-- Location: LCCOMB_X47_Y34_N16
\Inst_sdram_controller|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux4~1_combout\ = (\Inst_sdram_controller|current_state\(1) & (((!\Inst_sdram_controller|current_state\(0))) # (!\Inst_sdram_controller|current_state\(3)))) # (!\Inst_sdram_controller|current_state\(1) & 
-- ((\Inst_sdram_controller|current_state\(3)) # ((\Inst_sdram_controller|current_state\(0)) # (!\Inst_sdram_controller|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_state\(1),
	datab => \Inst_sdram_controller|current_state\(3),
	datac => \Inst_sdram_controller|current_state\(0),
	datad => \Inst_sdram_controller|Mux3~2_combout\,
	combout => \Inst_sdram_controller|Mux4~1_combout\);

-- Location: LCCOMB_X47_Y34_N22
\Inst_sdram_controller|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux4~0_combout\ = (\Inst_sdram_controller|current_state\(0) & \Inst_sdram_controller|current_state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_sdram_controller|current_state\(0),
	datad => \Inst_sdram_controller|current_state\(1),
	combout => \Inst_sdram_controller|Mux4~0_combout\);

-- Location: LCCOMB_X47_Y34_N0
\Inst_sdram_controller|process_3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|process_3~0_combout\ = (\Inst_sdram_controller|current_state\(0) & (!\Inst_sdram_controller|current_state\(3) & (!\Inst_sdram_controller|current_state\(2) & !\Inst_sdram_controller|current_state\(1)))) # 
-- (!\Inst_sdram_controller|current_state\(0) & (\Inst_sdram_controller|current_state\(3) & (\Inst_sdram_controller|current_state\(2) & \Inst_sdram_controller|current_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_state\(0),
	datab => \Inst_sdram_controller|current_state\(3),
	datac => \Inst_sdram_controller|current_state\(2),
	datad => \Inst_sdram_controller|current_state\(1),
	combout => \Inst_sdram_controller|process_3~0_combout\);

-- Location: LCCOMB_X47_Y37_N8
\Inst_sdram_controller|trc_cntr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|trc_cntr~2_combout\ = (!\Inst_sdram_controller|process_3~0_combout\ & (!\Inst_sdram_controller|trc_cntr\(0) & !\reset_sdram_interface~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|process_3~0_combout\,
	datac => \Inst_sdram_controller|trc_cntr\(0),
	datad => \reset_sdram_interface~q\,
	combout => \Inst_sdram_controller|trc_cntr~2_combout\);

-- Location: FF_X47_Y37_N9
\Inst_sdram_controller|trc_cntr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|trc_cntr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|trc_cntr\(0));

-- Location: LCCOMB_X47_Y37_N22
\Inst_sdram_controller|trc_cntr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|trc_cntr~3_combout\ = (!\reset_sdram_interface~q\ & ((\Inst_sdram_controller|process_3~0_combout\) # (\Inst_sdram_controller|trc_cntr\(1) $ (!\Inst_sdram_controller|trc_cntr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sdram_interface~q\,
	datab => \Inst_sdram_controller|process_3~0_combout\,
	datac => \Inst_sdram_controller|trc_cntr\(1),
	datad => \Inst_sdram_controller|trc_cntr\(0),
	combout => \Inst_sdram_controller|trc_cntr~3_combout\);

-- Location: FF_X47_Y37_N23
\Inst_sdram_controller|trc_cntr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|trc_cntr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|trc_cntr\(1));

-- Location: LCCOMB_X47_Y37_N20
\Inst_sdram_controller|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Add2~1_combout\ = \Inst_sdram_controller|trc_cntr\(2) $ (((\Inst_sdram_controller|trc_cntr\(0)) # (\Inst_sdram_controller|trc_cntr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|trc_cntr\(0),
	datac => \Inst_sdram_controller|trc_cntr\(1),
	datad => \Inst_sdram_controller|trc_cntr\(2),
	combout => \Inst_sdram_controller|Add2~1_combout\);

-- Location: LCCOMB_X47_Y37_N10
\Inst_sdram_controller|trc_cntr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|trc_cntr~1_combout\ = (!\reset_sdram_interface~q\ & (!\Inst_sdram_controller|process_3~0_combout\ & !\Inst_sdram_controller|Add2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sdram_interface~q\,
	datac => \Inst_sdram_controller|process_3~0_combout\,
	datad => \Inst_sdram_controller|Add2~1_combout\,
	combout => \Inst_sdram_controller|trc_cntr~1_combout\);

-- Location: FF_X47_Y37_N11
\Inst_sdram_controller|trc_cntr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|trc_cntr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|trc_cntr\(2));

-- Location: LCCOMB_X47_Y37_N2
\Inst_sdram_controller|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Add2~0_combout\ = \Inst_sdram_controller|trc_cntr\(3) $ (((\Inst_sdram_controller|trc_cntr\(2)) # ((\Inst_sdram_controller|trc_cntr\(0)) # (\Inst_sdram_controller|trc_cntr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|trc_cntr\(2),
	datab => \Inst_sdram_controller|trc_cntr\(0),
	datac => \Inst_sdram_controller|trc_cntr\(1),
	datad => \Inst_sdram_controller|trc_cntr\(3),
	combout => \Inst_sdram_controller|Add2~0_combout\);

-- Location: LCCOMB_X47_Y37_N12
\Inst_sdram_controller|trc_cntr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|trc_cntr~0_combout\ = (!\reset_sdram_interface~q\ & ((\Inst_sdram_controller|process_3~0_combout\) # (!\Inst_sdram_controller|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sdram_interface~q\,
	datac => \Inst_sdram_controller|process_3~0_combout\,
	datad => \Inst_sdram_controller|Add2~0_combout\,
	combout => \Inst_sdram_controller|trc_cntr~0_combout\);

-- Location: FF_X47_Y37_N13
\Inst_sdram_controller|trc_cntr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|trc_cntr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|trc_cntr\(3));

-- Location: LCCOMB_X47_Y37_N28
\Inst_sdram_controller|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Equal8~0_combout\ = (\Inst_sdram_controller|trc_cntr\(2)) # ((\Inst_sdram_controller|trc_cntr\(0)) # ((\Inst_sdram_controller|trc_cntr\(1)) # (\Inst_sdram_controller|trc_cntr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|trc_cntr\(2),
	datab => \Inst_sdram_controller|trc_cntr\(0),
	datac => \Inst_sdram_controller|trc_cntr\(1),
	datad => \Inst_sdram_controller|trc_cntr\(3),
	combout => \Inst_sdram_controller|Equal8~0_combout\);

-- Location: LCCOMB_X47_Y37_N4
\Inst_sdram_controller|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux4~2_combout\ = (\Inst_sdram_controller|current_state\(2) & ((\Inst_sdram_controller|Mux4~1_combout\) # ((\Inst_sdram_controller|Mux4~0_combout\ & \Inst_sdram_controller|Equal8~0_combout\)))) # 
-- (!\Inst_sdram_controller|current_state\(2) & (((\Inst_sdram_controller|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|Mux4~1_combout\,
	datab => \Inst_sdram_controller|Mux4~0_combout\,
	datac => \Inst_sdram_controller|current_state\(2),
	datad => \Inst_sdram_controller|Equal8~0_combout\,
	combout => \Inst_sdram_controller|Mux4~2_combout\);

-- Location: FF_X47_Y37_N5
\Inst_sdram_controller|current_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|Mux4~2_combout\,
	sclr => \reset_sdram_interface~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|current_state\(2));

-- Location: LCCOMB_X46_Y34_N4
\Inst_sdram_controller|Equal18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Equal18~0_combout\ = (!\Inst_sdram_controller|current_state\(3) & (\Inst_sdram_controller|current_state\(1) & (\Inst_sdram_controller|current_state\(0) & !\Inst_sdram_controller|current_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_state\(3),
	datab => \Inst_sdram_controller|current_state\(1),
	datac => \Inst_sdram_controller|current_state\(0),
	datad => \Inst_sdram_controller|current_state\(2),
	combout => \Inst_sdram_controller|Equal18~0_combout\);

-- Location: LCCOMB_X46_Y34_N6
\Inst_sdram_controller|stb_i_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|stb_i_r~0_combout\ = (\Inst_sdram_controller|stb_i_r~q\ & (!\Inst_sdram_controller|Equal18~0_combout\)) # (!\Inst_sdram_controller|stb_i_r~q\ & ((\Inst_sdram_rw|cyc_i_r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|Equal18~0_combout\,
	datac => \Inst_sdram_controller|stb_i_r~q\,
	datad => \Inst_sdram_rw|cyc_i_r~q\,
	combout => \Inst_sdram_controller|stb_i_r~0_combout\);

-- Location: FF_X46_Y34_N7
\Inst_sdram_controller|stb_i_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|stb_i_r~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|stb_i_r~q\);

-- Location: LCCOMB_X49_Y37_N8
\Inst_sdram_controller|rfsh_int_cntr[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[0]~25_combout\ = \Inst_sdram_controller|rfsh_int_cntr\(0) $ (VCC)
-- \Inst_sdram_controller|rfsh_int_cntr[0]~26\ = CARRY(\Inst_sdram_controller|rfsh_int_cntr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|rfsh_int_cntr\(0),
	datad => VCC,
	combout => \Inst_sdram_controller|rfsh_int_cntr[0]~25_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[0]~26\);

-- Location: LCCOMB_X53_Y37_N4
\Inst_sdram_controller|Equal18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Equal18~4_combout\ = (\Inst_sdram_controller|current_state\(1) & (!\Inst_sdram_controller|current_state\(0) & !\Inst_sdram_controller|current_state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_state\(1),
	datac => \Inst_sdram_controller|current_state\(0),
	datad => \Inst_sdram_controller|current_state\(3),
	combout => \Inst_sdram_controller|Equal18~4_combout\);

-- Location: LCCOMB_X53_Y37_N28
\Inst_sdram_controller|rfsh_int_cntr[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\ = (\reset_sdram_interface~q\) # ((\Inst_sdram_controller|Equal18~4_combout\ & !\Inst_sdram_controller|current_state\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|Equal18~4_combout\,
	datac => \reset_sdram_interface~q\,
	datad => \Inst_sdram_controller|current_state\(2),
	combout => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\);

-- Location: LCCOMB_X47_Y34_N6
\Inst_sdram_controller|rfsh_int_cntr[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\ = ((\reset_sdram_interface~q\) # ((!\Inst_sdram_controller|current_state\(2) & \Inst_sdram_controller|Equal18~4_combout\))) # (!\Inst_sdram_controller|Equal2~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|Equal2~7_combout\,
	datab => \Inst_sdram_controller|current_state\(2),
	datac => \reset_sdram_interface~q\,
	datad => \Inst_sdram_controller|Equal18~4_combout\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\);

-- Location: FF_X49_Y37_N9
\Inst_sdram_controller|rfsh_int_cntr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[0]~25_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(0));

-- Location: LCCOMB_X49_Y37_N10
\Inst_sdram_controller|rfsh_int_cntr[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[1]~29_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(1) & (\Inst_sdram_controller|rfsh_int_cntr[0]~26\ & VCC)) # (!\Inst_sdram_controller|rfsh_int_cntr\(1) & (!\Inst_sdram_controller|rfsh_int_cntr[0]~26\))
-- \Inst_sdram_controller|rfsh_int_cntr[1]~30\ = CARRY((!\Inst_sdram_controller|rfsh_int_cntr\(1) & !\Inst_sdram_controller|rfsh_int_cntr[0]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|rfsh_int_cntr\(1),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[0]~26\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[1]~29_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[1]~30\);

-- Location: FF_X49_Y37_N11
\Inst_sdram_controller|rfsh_int_cntr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[1]~29_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(1));

-- Location: LCCOMB_X49_Y37_N12
\Inst_sdram_controller|rfsh_int_cntr[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[2]~31_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(2) & ((GND) # (!\Inst_sdram_controller|rfsh_int_cntr[1]~30\))) # (!\Inst_sdram_controller|rfsh_int_cntr\(2) & (\Inst_sdram_controller|rfsh_int_cntr[1]~30\ $ 
-- (GND)))
-- \Inst_sdram_controller|rfsh_int_cntr[2]~32\ = CARRY((\Inst_sdram_controller|rfsh_int_cntr\(2)) # (!\Inst_sdram_controller|rfsh_int_cntr[1]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|rfsh_int_cntr\(2),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[1]~30\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[2]~31_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[2]~32\);

-- Location: FF_X49_Y37_N13
\Inst_sdram_controller|rfsh_int_cntr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[2]~31_combout\,
	asdata => \reset_sdram_interface~_wirecell_combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(2));

-- Location: LCCOMB_X49_Y37_N14
\Inst_sdram_controller|rfsh_int_cntr[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[3]~33_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(3) & (\Inst_sdram_controller|rfsh_int_cntr[2]~32\ & VCC)) # (!\Inst_sdram_controller|rfsh_int_cntr\(3) & (!\Inst_sdram_controller|rfsh_int_cntr[2]~32\))
-- \Inst_sdram_controller|rfsh_int_cntr[3]~34\ = CARRY((!\Inst_sdram_controller|rfsh_int_cntr\(3) & !\Inst_sdram_controller|rfsh_int_cntr[2]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|rfsh_int_cntr\(3),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[2]~32\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[3]~33_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[3]~34\);

-- Location: FF_X49_Y37_N15
\Inst_sdram_controller|rfsh_int_cntr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[3]~33_combout\,
	asdata => \reset_sdram_interface~_wirecell_combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(3));

-- Location: LCCOMB_X49_Y37_N16
\Inst_sdram_controller|rfsh_int_cntr[4]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[4]~35_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(4) & ((GND) # (!\Inst_sdram_controller|rfsh_int_cntr[3]~34\))) # (!\Inst_sdram_controller|rfsh_int_cntr\(4) & (\Inst_sdram_controller|rfsh_int_cntr[3]~34\ $ 
-- (GND)))
-- \Inst_sdram_controller|rfsh_int_cntr[4]~36\ = CARRY((\Inst_sdram_controller|rfsh_int_cntr\(4)) # (!\Inst_sdram_controller|rfsh_int_cntr[3]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|rfsh_int_cntr\(4),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[3]~34\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[4]~35_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[4]~36\);

-- Location: FF_X49_Y37_N17
\Inst_sdram_controller|rfsh_int_cntr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[4]~35_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(4));

-- Location: LCCOMB_X49_Y37_N18
\Inst_sdram_controller|rfsh_int_cntr[5]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[5]~37_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(5) & (\Inst_sdram_controller|rfsh_int_cntr[4]~36\ & VCC)) # (!\Inst_sdram_controller|rfsh_int_cntr\(5) & (!\Inst_sdram_controller|rfsh_int_cntr[4]~36\))
-- \Inst_sdram_controller|rfsh_int_cntr[5]~38\ = CARRY((!\Inst_sdram_controller|rfsh_int_cntr\(5) & !\Inst_sdram_controller|rfsh_int_cntr[4]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|rfsh_int_cntr\(5),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[4]~36\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[5]~37_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[5]~38\);

-- Location: FF_X49_Y37_N19
\Inst_sdram_controller|rfsh_int_cntr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[5]~37_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(5));

-- Location: LCCOMB_X49_Y37_N20
\Inst_sdram_controller|rfsh_int_cntr[6]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[6]~39_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(6) & ((GND) # (!\Inst_sdram_controller|rfsh_int_cntr[5]~38\))) # (!\Inst_sdram_controller|rfsh_int_cntr\(6) & (\Inst_sdram_controller|rfsh_int_cntr[5]~38\ $ 
-- (GND)))
-- \Inst_sdram_controller|rfsh_int_cntr[6]~40\ = CARRY((\Inst_sdram_controller|rfsh_int_cntr\(6)) # (!\Inst_sdram_controller|rfsh_int_cntr[5]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|rfsh_int_cntr\(6),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[5]~38\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[6]~39_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[6]~40\);

-- Location: FF_X49_Y37_N21
\Inst_sdram_controller|rfsh_int_cntr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[6]~39_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(6));

-- Location: LCCOMB_X49_Y37_N22
\Inst_sdram_controller|rfsh_int_cntr[7]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[7]~41_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(7) & (\Inst_sdram_controller|rfsh_int_cntr[6]~40\ & VCC)) # (!\Inst_sdram_controller|rfsh_int_cntr\(7) & (!\Inst_sdram_controller|rfsh_int_cntr[6]~40\))
-- \Inst_sdram_controller|rfsh_int_cntr[7]~42\ = CARRY((!\Inst_sdram_controller|rfsh_int_cntr\(7) & !\Inst_sdram_controller|rfsh_int_cntr[6]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|rfsh_int_cntr\(7),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[6]~40\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[7]~41_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[7]~42\);

-- Location: FF_X49_Y37_N23
\Inst_sdram_controller|rfsh_int_cntr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[7]~41_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(7));

-- Location: LCCOMB_X49_Y37_N24
\Inst_sdram_controller|rfsh_int_cntr[8]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[8]~43_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(8) & ((GND) # (!\Inst_sdram_controller|rfsh_int_cntr[7]~42\))) # (!\Inst_sdram_controller|rfsh_int_cntr\(8) & (\Inst_sdram_controller|rfsh_int_cntr[7]~42\ $ 
-- (GND)))
-- \Inst_sdram_controller|rfsh_int_cntr[8]~44\ = CARRY((\Inst_sdram_controller|rfsh_int_cntr\(8)) # (!\Inst_sdram_controller|rfsh_int_cntr[7]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|rfsh_int_cntr\(8),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[7]~42\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[8]~43_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[8]~44\);

-- Location: FF_X49_Y37_N25
\Inst_sdram_controller|rfsh_int_cntr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[8]~43_combout\,
	asdata => \reset_sdram_interface~_wirecell_combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(8));

-- Location: LCCOMB_X49_Y37_N26
\Inst_sdram_controller|rfsh_int_cntr[9]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[9]~45_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(9) & (\Inst_sdram_controller|rfsh_int_cntr[8]~44\ & VCC)) # (!\Inst_sdram_controller|rfsh_int_cntr\(9) & (!\Inst_sdram_controller|rfsh_int_cntr[8]~44\))
-- \Inst_sdram_controller|rfsh_int_cntr[9]~46\ = CARRY((!\Inst_sdram_controller|rfsh_int_cntr\(9) & !\Inst_sdram_controller|rfsh_int_cntr[8]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|rfsh_int_cntr\(9),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[8]~44\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[9]~45_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[9]~46\);

-- Location: FF_X49_Y37_N27
\Inst_sdram_controller|rfsh_int_cntr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[9]~45_combout\,
	asdata => \reset_sdram_interface~_wirecell_combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(9));

-- Location: LCCOMB_X49_Y37_N28
\Inst_sdram_controller|rfsh_int_cntr[10]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[10]~47_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(10) & ((GND) # (!\Inst_sdram_controller|rfsh_int_cntr[9]~46\))) # (!\Inst_sdram_controller|rfsh_int_cntr\(10) & (\Inst_sdram_controller|rfsh_int_cntr[9]~46\ $ 
-- (GND)))
-- \Inst_sdram_controller|rfsh_int_cntr[10]~48\ = CARRY((\Inst_sdram_controller|rfsh_int_cntr\(10)) # (!\Inst_sdram_controller|rfsh_int_cntr[9]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|rfsh_int_cntr\(10),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[9]~46\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[10]~47_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[10]~48\);

-- Location: FF_X49_Y37_N29
\Inst_sdram_controller|rfsh_int_cntr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[10]~47_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(10));

-- Location: LCCOMB_X49_Y37_N30
\Inst_sdram_controller|rfsh_int_cntr[11]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[11]~49_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(11) & (\Inst_sdram_controller|rfsh_int_cntr[10]~48\ & VCC)) # (!\Inst_sdram_controller|rfsh_int_cntr\(11) & (!\Inst_sdram_controller|rfsh_int_cntr[10]~48\))
-- \Inst_sdram_controller|rfsh_int_cntr[11]~50\ = CARRY((!\Inst_sdram_controller|rfsh_int_cntr\(11) & !\Inst_sdram_controller|rfsh_int_cntr[10]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|rfsh_int_cntr\(11),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[10]~48\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[11]~49_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[11]~50\);

-- Location: FF_X49_Y37_N31
\Inst_sdram_controller|rfsh_int_cntr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[11]~49_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(11));

-- Location: LCCOMB_X49_Y36_N0
\Inst_sdram_controller|rfsh_int_cntr[12]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[12]~51_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(12) & ((GND) # (!\Inst_sdram_controller|rfsh_int_cntr[11]~50\))) # (!\Inst_sdram_controller|rfsh_int_cntr\(12) & (\Inst_sdram_controller|rfsh_int_cntr[11]~50\ $ 
-- (GND)))
-- \Inst_sdram_controller|rfsh_int_cntr[12]~52\ = CARRY((\Inst_sdram_controller|rfsh_int_cntr\(12)) # (!\Inst_sdram_controller|rfsh_int_cntr[11]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|rfsh_int_cntr\(12),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[11]~50\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[12]~51_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[12]~52\);

-- Location: FF_X49_Y36_N1
\Inst_sdram_controller|rfsh_int_cntr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[12]~51_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(12));

-- Location: LCCOMB_X49_Y36_N2
\Inst_sdram_controller|rfsh_int_cntr[13]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[13]~53_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(13) & (\Inst_sdram_controller|rfsh_int_cntr[12]~52\ & VCC)) # (!\Inst_sdram_controller|rfsh_int_cntr\(13) & (!\Inst_sdram_controller|rfsh_int_cntr[12]~52\))
-- \Inst_sdram_controller|rfsh_int_cntr[13]~54\ = CARRY((!\Inst_sdram_controller|rfsh_int_cntr\(13) & !\Inst_sdram_controller|rfsh_int_cntr[12]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|rfsh_int_cntr\(13),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[12]~52\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[13]~53_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[13]~54\);

-- Location: FF_X49_Y36_N3
\Inst_sdram_controller|rfsh_int_cntr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[13]~53_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(13));

-- Location: LCCOMB_X49_Y36_N4
\Inst_sdram_controller|rfsh_int_cntr[14]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[14]~55_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(14) & ((GND) # (!\Inst_sdram_controller|rfsh_int_cntr[13]~54\))) # (!\Inst_sdram_controller|rfsh_int_cntr\(14) & (\Inst_sdram_controller|rfsh_int_cntr[13]~54\ $ 
-- (GND)))
-- \Inst_sdram_controller|rfsh_int_cntr[14]~56\ = CARRY((\Inst_sdram_controller|rfsh_int_cntr\(14)) # (!\Inst_sdram_controller|rfsh_int_cntr[13]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|rfsh_int_cntr\(14),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[13]~54\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[14]~55_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[14]~56\);

-- Location: FF_X49_Y36_N5
\Inst_sdram_controller|rfsh_int_cntr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[14]~55_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(14));

-- Location: LCCOMB_X49_Y36_N6
\Inst_sdram_controller|rfsh_int_cntr[15]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[15]~57_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(15) & (\Inst_sdram_controller|rfsh_int_cntr[14]~56\ & VCC)) # (!\Inst_sdram_controller|rfsh_int_cntr\(15) & (!\Inst_sdram_controller|rfsh_int_cntr[14]~56\))
-- \Inst_sdram_controller|rfsh_int_cntr[15]~58\ = CARRY((!\Inst_sdram_controller|rfsh_int_cntr\(15) & !\Inst_sdram_controller|rfsh_int_cntr[14]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|rfsh_int_cntr\(15),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[14]~56\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[15]~57_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[15]~58\);

-- Location: FF_X49_Y36_N7
\Inst_sdram_controller|rfsh_int_cntr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[15]~57_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(15));

-- Location: LCCOMB_X49_Y36_N8
\Inst_sdram_controller|rfsh_int_cntr[16]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[16]~59_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(16) & ((GND) # (!\Inst_sdram_controller|rfsh_int_cntr[15]~58\))) # (!\Inst_sdram_controller|rfsh_int_cntr\(16) & (\Inst_sdram_controller|rfsh_int_cntr[15]~58\ $ 
-- (GND)))
-- \Inst_sdram_controller|rfsh_int_cntr[16]~60\ = CARRY((\Inst_sdram_controller|rfsh_int_cntr\(16)) # (!\Inst_sdram_controller|rfsh_int_cntr[15]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|rfsh_int_cntr\(16),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[15]~58\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[16]~59_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[16]~60\);

-- Location: FF_X49_Y36_N9
\Inst_sdram_controller|rfsh_int_cntr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[16]~59_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(16));

-- Location: LCCOMB_X49_Y36_N10
\Inst_sdram_controller|rfsh_int_cntr[17]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[17]~61_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(17) & (\Inst_sdram_controller|rfsh_int_cntr[16]~60\ & VCC)) # (!\Inst_sdram_controller|rfsh_int_cntr\(17) & (!\Inst_sdram_controller|rfsh_int_cntr[16]~60\))
-- \Inst_sdram_controller|rfsh_int_cntr[17]~62\ = CARRY((!\Inst_sdram_controller|rfsh_int_cntr\(17) & !\Inst_sdram_controller|rfsh_int_cntr[16]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|rfsh_int_cntr\(17),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[16]~60\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[17]~61_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[17]~62\);

-- Location: FF_X49_Y36_N11
\Inst_sdram_controller|rfsh_int_cntr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[17]~61_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(17));

-- Location: LCCOMB_X49_Y36_N12
\Inst_sdram_controller|rfsh_int_cntr[18]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[18]~63_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(18) & ((GND) # (!\Inst_sdram_controller|rfsh_int_cntr[17]~62\))) # (!\Inst_sdram_controller|rfsh_int_cntr\(18) & (\Inst_sdram_controller|rfsh_int_cntr[17]~62\ $ 
-- (GND)))
-- \Inst_sdram_controller|rfsh_int_cntr[18]~64\ = CARRY((\Inst_sdram_controller|rfsh_int_cntr\(18)) # (!\Inst_sdram_controller|rfsh_int_cntr[17]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|rfsh_int_cntr\(18),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[17]~62\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[18]~63_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[18]~64\);

-- Location: FF_X49_Y36_N13
\Inst_sdram_controller|rfsh_int_cntr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[18]~63_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(18));

-- Location: LCCOMB_X49_Y36_N14
\Inst_sdram_controller|rfsh_int_cntr[19]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[19]~65_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(19) & (\Inst_sdram_controller|rfsh_int_cntr[18]~64\ & VCC)) # (!\Inst_sdram_controller|rfsh_int_cntr\(19) & (!\Inst_sdram_controller|rfsh_int_cntr[18]~64\))
-- \Inst_sdram_controller|rfsh_int_cntr[19]~66\ = CARRY((!\Inst_sdram_controller|rfsh_int_cntr\(19) & !\Inst_sdram_controller|rfsh_int_cntr[18]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|rfsh_int_cntr\(19),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[18]~64\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[19]~65_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[19]~66\);

-- Location: FF_X49_Y36_N15
\Inst_sdram_controller|rfsh_int_cntr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[19]~65_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(19));

-- Location: LCCOMB_X49_Y36_N16
\Inst_sdram_controller|rfsh_int_cntr[20]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[20]~67_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(20) & ((GND) # (!\Inst_sdram_controller|rfsh_int_cntr[19]~66\))) # (!\Inst_sdram_controller|rfsh_int_cntr\(20) & (\Inst_sdram_controller|rfsh_int_cntr[19]~66\ $ 
-- (GND)))
-- \Inst_sdram_controller|rfsh_int_cntr[20]~68\ = CARRY((\Inst_sdram_controller|rfsh_int_cntr\(20)) # (!\Inst_sdram_controller|rfsh_int_cntr[19]~66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|rfsh_int_cntr\(20),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[19]~66\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[20]~67_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[20]~68\);

-- Location: FF_X49_Y36_N17
\Inst_sdram_controller|rfsh_int_cntr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[20]~67_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(20));

-- Location: LCCOMB_X49_Y36_N18
\Inst_sdram_controller|rfsh_int_cntr[21]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[21]~69_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(21) & (\Inst_sdram_controller|rfsh_int_cntr[20]~68\ & VCC)) # (!\Inst_sdram_controller|rfsh_int_cntr\(21) & (!\Inst_sdram_controller|rfsh_int_cntr[20]~68\))
-- \Inst_sdram_controller|rfsh_int_cntr[21]~70\ = CARRY((!\Inst_sdram_controller|rfsh_int_cntr\(21) & !\Inst_sdram_controller|rfsh_int_cntr[20]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|rfsh_int_cntr\(21),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[20]~68\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[21]~69_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[21]~70\);

-- Location: FF_X49_Y36_N19
\Inst_sdram_controller|rfsh_int_cntr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[21]~69_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(21));

-- Location: LCCOMB_X49_Y36_N20
\Inst_sdram_controller|rfsh_int_cntr[22]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[22]~71_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(22) & ((GND) # (!\Inst_sdram_controller|rfsh_int_cntr[21]~70\))) # (!\Inst_sdram_controller|rfsh_int_cntr\(22) & (\Inst_sdram_controller|rfsh_int_cntr[21]~70\ $ 
-- (GND)))
-- \Inst_sdram_controller|rfsh_int_cntr[22]~72\ = CARRY((\Inst_sdram_controller|rfsh_int_cntr\(22)) # (!\Inst_sdram_controller|rfsh_int_cntr[21]~70\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|rfsh_int_cntr\(22),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[21]~70\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[22]~71_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[22]~72\);

-- Location: FF_X49_Y36_N21
\Inst_sdram_controller|rfsh_int_cntr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[22]~71_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(22));

-- Location: LCCOMB_X49_Y36_N22
\Inst_sdram_controller|rfsh_int_cntr[23]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[23]~73_combout\ = (\Inst_sdram_controller|rfsh_int_cntr\(23) & (\Inst_sdram_controller|rfsh_int_cntr[22]~72\ & VCC)) # (!\Inst_sdram_controller|rfsh_int_cntr\(23) & (!\Inst_sdram_controller|rfsh_int_cntr[22]~72\))
-- \Inst_sdram_controller|rfsh_int_cntr[23]~74\ = CARRY((!\Inst_sdram_controller|rfsh_int_cntr\(23) & !\Inst_sdram_controller|rfsh_int_cntr[22]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|rfsh_int_cntr\(23),
	datad => VCC,
	cin => \Inst_sdram_controller|rfsh_int_cntr[22]~72\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[23]~73_combout\,
	cout => \Inst_sdram_controller|rfsh_int_cntr[23]~74\);

-- Location: FF_X49_Y36_N23
\Inst_sdram_controller|rfsh_int_cntr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[23]~73_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(23));

-- Location: LCCOMB_X49_Y36_N24
\Inst_sdram_controller|rfsh_int_cntr[24]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|rfsh_int_cntr[24]~75_combout\ = \Inst_sdram_controller|rfsh_int_cntr[23]~74\ $ (\Inst_sdram_controller|rfsh_int_cntr\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_sdram_controller|rfsh_int_cntr\(24),
	cin => \Inst_sdram_controller|rfsh_int_cntr[23]~74\,
	combout => \Inst_sdram_controller|rfsh_int_cntr[24]~75_combout\);

-- Location: FF_X49_Y36_N25
\Inst_sdram_controller|rfsh_int_cntr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|rfsh_int_cntr[24]~75_combout\,
	asdata => \~GND~combout\,
	sload => \Inst_sdram_controller|rfsh_int_cntr[5]~27_combout\,
	ena => \Inst_sdram_controller|rfsh_int_cntr[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|rfsh_int_cntr\(24));

-- Location: LCCOMB_X49_Y36_N28
\Inst_sdram_controller|Equal2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Equal2~5_combout\ = (!\Inst_sdram_controller|rfsh_int_cntr\(17) & (!\Inst_sdram_controller|rfsh_int_cntr\(19) & (!\Inst_sdram_controller|rfsh_int_cntr\(16) & !\Inst_sdram_controller|rfsh_int_cntr\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|rfsh_int_cntr\(17),
	datab => \Inst_sdram_controller|rfsh_int_cntr\(19),
	datac => \Inst_sdram_controller|rfsh_int_cntr\(16),
	datad => \Inst_sdram_controller|rfsh_int_cntr\(18),
	combout => \Inst_sdram_controller|Equal2~5_combout\);

-- Location: LCCOMB_X49_Y36_N30
\Inst_sdram_controller|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Equal2~3_combout\ = (!\Inst_sdram_controller|rfsh_int_cntr\(15) & (!\Inst_sdram_controller|rfsh_int_cntr\(13) & (!\Inst_sdram_controller|rfsh_int_cntr\(14) & !\Inst_sdram_controller|rfsh_int_cntr\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|rfsh_int_cntr\(15),
	datab => \Inst_sdram_controller|rfsh_int_cntr\(13),
	datac => \Inst_sdram_controller|rfsh_int_cntr\(14),
	datad => \Inst_sdram_controller|rfsh_int_cntr\(12),
	combout => \Inst_sdram_controller|Equal2~3_combout\);

-- Location: LCCOMB_X49_Y37_N0
\Inst_sdram_controller|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Equal2~2_combout\ = (!\Inst_sdram_controller|rfsh_int_cntr\(11) & (!\Inst_sdram_controller|rfsh_int_cntr\(8) & (!\Inst_sdram_controller|rfsh_int_cntr\(9) & !\Inst_sdram_controller|rfsh_int_cntr\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|rfsh_int_cntr\(11),
	datab => \Inst_sdram_controller|rfsh_int_cntr\(8),
	datac => \Inst_sdram_controller|rfsh_int_cntr\(9),
	datad => \Inst_sdram_controller|rfsh_int_cntr\(10),
	combout => \Inst_sdram_controller|Equal2~2_combout\);

-- Location: LCCOMB_X49_Y37_N4
\Inst_sdram_controller|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Equal2~0_combout\ = (!\Inst_sdram_controller|rfsh_int_cntr\(2) & (!\Inst_sdram_controller|rfsh_int_cntr\(3) & (!\Inst_sdram_controller|rfsh_int_cntr\(0) & !\Inst_sdram_controller|rfsh_int_cntr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|rfsh_int_cntr\(2),
	datab => \Inst_sdram_controller|rfsh_int_cntr\(3),
	datac => \Inst_sdram_controller|rfsh_int_cntr\(0),
	datad => \Inst_sdram_controller|rfsh_int_cntr\(1),
	combout => \Inst_sdram_controller|Equal2~0_combout\);

-- Location: LCCOMB_X49_Y37_N2
\Inst_sdram_controller|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Equal2~1_combout\ = (!\Inst_sdram_controller|rfsh_int_cntr\(4) & (!\Inst_sdram_controller|rfsh_int_cntr\(6) & (!\Inst_sdram_controller|rfsh_int_cntr\(7) & !\Inst_sdram_controller|rfsh_int_cntr\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|rfsh_int_cntr\(4),
	datab => \Inst_sdram_controller|rfsh_int_cntr\(6),
	datac => \Inst_sdram_controller|rfsh_int_cntr\(7),
	datad => \Inst_sdram_controller|rfsh_int_cntr\(5),
	combout => \Inst_sdram_controller|Equal2~1_combout\);

-- Location: LCCOMB_X49_Y37_N6
\Inst_sdram_controller|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Equal2~4_combout\ = (\Inst_sdram_controller|Equal2~3_combout\ & (\Inst_sdram_controller|Equal2~2_combout\ & (\Inst_sdram_controller|Equal2~0_combout\ & \Inst_sdram_controller|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|Equal2~3_combout\,
	datab => \Inst_sdram_controller|Equal2~2_combout\,
	datac => \Inst_sdram_controller|Equal2~0_combout\,
	datad => \Inst_sdram_controller|Equal2~1_combout\,
	combout => \Inst_sdram_controller|Equal2~4_combout\);

-- Location: LCCOMB_X49_Y36_N26
\Inst_sdram_controller|Equal2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Equal2~6_combout\ = (!\Inst_sdram_controller|rfsh_int_cntr\(20) & (!\Inst_sdram_controller|rfsh_int_cntr\(22) & (!\Inst_sdram_controller|rfsh_int_cntr\(23) & !\Inst_sdram_controller|rfsh_int_cntr\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|rfsh_int_cntr\(20),
	datab => \Inst_sdram_controller|rfsh_int_cntr\(22),
	datac => \Inst_sdram_controller|rfsh_int_cntr\(23),
	datad => \Inst_sdram_controller|rfsh_int_cntr\(21),
	combout => \Inst_sdram_controller|Equal2~6_combout\);

-- Location: LCCOMB_X45_Y36_N0
\Inst_sdram_controller|Equal2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Equal2~7_combout\ = (!\Inst_sdram_controller|rfsh_int_cntr\(24) & (\Inst_sdram_controller|Equal2~5_combout\ & (\Inst_sdram_controller|Equal2~4_combout\ & \Inst_sdram_controller|Equal2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|rfsh_int_cntr\(24),
	datab => \Inst_sdram_controller|Equal2~5_combout\,
	datac => \Inst_sdram_controller|Equal2~4_combout\,
	datad => \Inst_sdram_controller|Equal2~6_combout\,
	combout => \Inst_sdram_controller|Equal2~7_combout\);

-- Location: LCCOMB_X47_Y34_N18
\Inst_sdram_controller|do_refresh~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|do_refresh~0_combout\ = (\Inst_sdram_controller|Equal2~7_combout\ & ((\Inst_sdram_controller|current_state\(2)) # ((!\Inst_sdram_controller|Equal18~4_combout\)))) # (!\Inst_sdram_controller|Equal2~7_combout\ & 
-- (\Inst_sdram_controller|do_refresh~q\ & ((\Inst_sdram_controller|current_state\(2)) # (!\Inst_sdram_controller|Equal18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|Equal2~7_combout\,
	datab => \Inst_sdram_controller|current_state\(2),
	datac => \Inst_sdram_controller|do_refresh~q\,
	datad => \Inst_sdram_controller|Equal18~4_combout\,
	combout => \Inst_sdram_controller|do_refresh~0_combout\);

-- Location: FF_X47_Y34_N19
\Inst_sdram_controller|do_refresh\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|do_refresh~0_combout\,
	ena => \ALT_INV_reset_sdram_interface~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|do_refresh~q\);

-- Location: LCCOMB_X46_Y34_N18
\Inst_sdram_controller|Equal18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Equal18~1_combout\ = (!\Inst_sdram_controller|current_state\(3) & !\Inst_sdram_controller|current_state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_state\(3),
	datad => \Inst_sdram_controller|current_state\(2),
	combout => \Inst_sdram_controller|Equal18~1_combout\);

-- Location: LCCOMB_X46_Y34_N24
\Inst_sdram_controller|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux5~1_combout\ = (\Inst_sdram_controller|stb_i_r~q\ & (!\Inst_sdram_controller|do_refresh~q\ & (\Inst_sdram_controller|init_done~q\ & \Inst_sdram_controller|Equal18~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|stb_i_r~q\,
	datab => \Inst_sdram_controller|do_refresh~q\,
	datac => \Inst_sdram_controller|init_done~q\,
	datad => \Inst_sdram_controller|Equal18~1_combout\,
	combout => \Inst_sdram_controller|Mux5~1_combout\);

-- Location: LCCOMB_X47_Y34_N28
\Inst_sdram_controller|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux5~0_combout\ = (\Inst_sdram_controller|Equal8~0_combout\ & (((\Inst_sdram_controller|current_state\(2))) # (!\Inst_sdram_controller|current_state\(0)))) # (!\Inst_sdram_controller|Equal8~0_combout\ & 
-- ((\Inst_sdram_controller|current_state\(3) & (!\Inst_sdram_controller|current_state\(0))) # (!\Inst_sdram_controller|current_state\(3) & ((\Inst_sdram_controller|current_state\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_state\(0),
	datab => \Inst_sdram_controller|current_state\(3),
	datac => \Inst_sdram_controller|current_state\(2),
	datad => \Inst_sdram_controller|Equal8~0_combout\,
	combout => \Inst_sdram_controller|Mux5~0_combout\);

-- Location: LCCOMB_X47_Y34_N12
\Inst_sdram_controller|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux5~2_combout\ = (\Inst_sdram_controller|current_state\(1) & (((\Inst_sdram_controller|Mux5~0_combout\)))) # (!\Inst_sdram_controller|current_state\(1) & ((\Inst_sdram_controller|current_state\(0)) # 
-- ((\Inst_sdram_controller|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_state\(0),
	datab => \Inst_sdram_controller|Mux5~1_combout\,
	datac => \Inst_sdram_controller|current_state\(1),
	datad => \Inst_sdram_controller|Mux5~0_combout\,
	combout => \Inst_sdram_controller|Mux5~2_combout\);

-- Location: FF_X47_Y34_N13
\Inst_sdram_controller|current_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|Mux5~2_combout\,
	sclr => \reset_sdram_interface~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|current_state\(1));

-- Location: LCCOMB_X47_Y34_N2
\Inst_sdram_controller|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux3~1_combout\ = (!\Inst_sdram_controller|current_state\(3) & (\Inst_sdram_controller|current_state\(2) & (\Inst_sdram_controller|current_state\(0) $ (!\Inst_sdram_controller|current_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_state\(0),
	datab => \Inst_sdram_controller|current_state\(3),
	datac => \Inst_sdram_controller|current_state\(2),
	datad => \Inst_sdram_controller|current_state\(1),
	combout => \Inst_sdram_controller|Mux3~1_combout\);

-- Location: LCCOMB_X47_Y34_N8
\Inst_sdram_controller|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux3~0_combout\ = (\Inst_sdram_controller|current_state\(3) & (((\Inst_sdram_controller|Equal8~0_combout\) # (!\Inst_sdram_controller|current_state\(2))) # (!\Inst_sdram_controller|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|Mux4~0_combout\,
	datab => \Inst_sdram_controller|current_state\(3),
	datac => \Inst_sdram_controller|current_state\(2),
	datad => \Inst_sdram_controller|Equal8~0_combout\,
	combout => \Inst_sdram_controller|Mux3~0_combout\);

-- Location: LCCOMB_X47_Y34_N4
\Inst_sdram_controller|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux3~3_combout\ = (\Inst_sdram_controller|Mux3~0_combout\) # ((\Inst_sdram_controller|Mux3~1_combout\ & ((\Inst_sdram_controller|current_state\(1)) # (\Inst_sdram_controller|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_state\(1),
	datab => \Inst_sdram_controller|Mux3~1_combout\,
	datac => \Inst_sdram_controller|Mux3~0_combout\,
	datad => \Inst_sdram_controller|Mux3~2_combout\,
	combout => \Inst_sdram_controller|Mux3~3_combout\);

-- Location: FF_X47_Y34_N5
\Inst_sdram_controller|current_state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|Mux3~3_combout\,
	sclr => \reset_sdram_interface~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|current_state\(3));

-- Location: LCCOMB_X46_Y34_N0
\Inst_sdram_controller|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux6~2_combout\ = (!\Inst_sdram_controller|current_state\(1) & (\Inst_sdram_controller|init_done~q\ & ((\Inst_sdram_controller|stb_i_r~q\) # (\Inst_sdram_controller|do_refresh~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|stb_i_r~q\,
	datab => \Inst_sdram_controller|do_refresh~q\,
	datac => \Inst_sdram_controller|current_state\(1),
	datad => \Inst_sdram_controller|init_done~q\,
	combout => \Inst_sdram_controller|Mux6~2_combout\);

-- Location: LCCOMB_X46_Y34_N26
\Inst_sdram_controller|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux6~1_combout\ = (\Inst_sdram_controller|current_state\(2) & ((\Inst_sdram_controller|current_state\(1)) # ((\Inst_sdram_controller|Equal7~0_combout\ & \Inst_sdram_controller|we_i_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|Equal7~0_combout\,
	datab => \Inst_sdram_controller|current_state\(1),
	datac => \Inst_sdram_controller|we_i_r~q\,
	datad => \Inst_sdram_controller|current_state\(2),
	combout => \Inst_sdram_controller|Mux6~1_combout\);

-- Location: LCCOMB_X46_Y34_N10
\Inst_sdram_controller|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux6~3_combout\ = (\Inst_sdram_controller|current_state\(3)) # ((\Inst_sdram_controller|Mux6~1_combout\) # ((\Inst_sdram_controller|Mux6~2_combout\ & !\Inst_sdram_controller|current_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_state\(3),
	datab => \Inst_sdram_controller|Mux6~2_combout\,
	datac => \Inst_sdram_controller|Mux6~1_combout\,
	datad => \Inst_sdram_controller|current_state\(2),
	combout => \Inst_sdram_controller|Mux6~3_combout\);

-- Location: LCCOMB_X47_Y34_N20
\Inst_sdram_controller|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux6~0_combout\ = (\Inst_sdram_controller|current_state\(1) & (\Inst_sdram_controller|current_state\(2) & \Inst_sdram_controller|current_state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_state\(1),
	datab => \Inst_sdram_controller|current_state\(2),
	datac => \Inst_sdram_controller|current_state\(3),
	combout => \Inst_sdram_controller|Mux6~0_combout\);

-- Location: LCCOMB_X47_Y34_N30
\Inst_sdram_controller|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Mux6~4_combout\ = (\Inst_sdram_controller|Mux6~3_combout\ & (((\Inst_sdram_controller|Mux6~0_combout\ & \Inst_sdram_controller|Equal8~0_combout\)) # (!\Inst_sdram_controller|current_state\(0)))) # 
-- (!\Inst_sdram_controller|Mux6~3_combout\ & (\Inst_sdram_controller|Mux6~0_combout\ & ((\Inst_sdram_controller|Equal8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|Mux6~3_combout\,
	datab => \Inst_sdram_controller|Mux6~0_combout\,
	datac => \Inst_sdram_controller|current_state\(0),
	datad => \Inst_sdram_controller|Equal8~0_combout\,
	combout => \Inst_sdram_controller|Mux6~4_combout\);

-- Location: FF_X47_Y34_N31
\Inst_sdram_controller|current_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|Mux6~4_combout\,
	sclr => \reset_sdram_interface~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|current_state\(0));

-- Location: LCCOMB_X47_Y34_N10
\Inst_sdram_controller|process_11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|process_11~0_combout\ = (\Inst_sdram_controller|current_state\(0) & (\Inst_sdram_controller|current_state\(2) & (\Inst_sdram_controller|current_state\(3) $ (\Inst_sdram_controller|current_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_state\(0),
	datab => \Inst_sdram_controller|current_state\(3),
	datac => \Inst_sdram_controller|current_state\(2),
	datad => \Inst_sdram_controller|current_state\(1),
	combout => \Inst_sdram_controller|process_11~0_combout\);

-- Location: LCCOMB_X47_Y34_N14
\Inst_sdram_controller|ack_o_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|ack_o_r~0_combout\ = (\Inst_sdram_controller|process_11~0_combout\) # ((\Inst_sdram_controller|ack_o_r~q\ & ((!\Inst_sdram_controller|Mux6~0_combout\) # (!\Inst_sdram_controller|current_state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_state\(0),
	datab => \Inst_sdram_controller|Mux6~0_combout\,
	datac => \Inst_sdram_controller|ack_o_r~q\,
	datad => \Inst_sdram_controller|process_11~0_combout\,
	combout => \Inst_sdram_controller|ack_o_r~0_combout\);

-- Location: FF_X47_Y34_N15
\Inst_sdram_controller|ack_o_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|ack_o_r~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|ack_o_r~q\);

-- Location: LCCOMB_X48_Y36_N20
\Inst_sdram_rw|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux1~0_combout\ = (\Inst_sdram_rw|state\(1) & (!\Inst_sdram_rw|state\(2) & ((\Inst_sdram_controller|ack_o_r~q\) # (!\Inst_sdram_rw|state\(0))))) # (!\Inst_sdram_rw|state\(1) & (((\Inst_sdram_rw|state\(0) & \Inst_sdram_rw|state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|ack_o_r~q\,
	datab => \Inst_sdram_rw|state\(0),
	datac => \Inst_sdram_rw|state\(1),
	datad => \Inst_sdram_rw|state\(2),
	combout => \Inst_sdram_rw|Mux1~0_combout\);

-- Location: LCCOMB_X48_Y36_N14
\Inst_sdram_rw|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux1~1_combout\ = (!\Inst_sdram_rw|process_0~2_combout\ & ((\Inst_sdram_rw|process_0~1_combout\) # ((\Inst_sdram_rw|state\(3) & \Inst_sdram_rw|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|state\(3),
	datab => \Inst_sdram_rw|process_0~1_combout\,
	datac => \Inst_sdram_rw|process_0~2_combout\,
	datad => \Inst_sdram_rw|Mux1~0_combout\,
	combout => \Inst_sdram_rw|Mux1~1_combout\);

-- Location: FF_X48_Y36_N15
\Inst_sdram_rw|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|Mux1~1_combout\,
	sclr => \reset_sdram_interface~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|state\(2));

-- Location: LCCOMB_X47_Y36_N16
\Inst_sdram_rw|rw_cntr[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|rw_cntr[0]~25_combout\ = \Inst_sdram_rw|rw_cntr\(0) $ (VCC)
-- \Inst_sdram_rw|rw_cntr[0]~26\ = CARRY(\Inst_sdram_rw|rw_cntr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|rw_cntr\(0),
	datad => VCC,
	combout => \Inst_sdram_rw|rw_cntr[0]~25_combout\,
	cout => \Inst_sdram_rw|rw_cntr[0]~26\);

-- Location: LCCOMB_X47_Y36_N14
\Inst_sdram_rw|rw_cntr[16]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|rw_cntr[16]~60_combout\ = (\reset_sdram_interface~q\) # (\Inst_sdram_rw|state\(2) $ (((\Inst_sdram_rw|state\(1)) # (!\Inst_sdram_rw|state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|state\(1),
	datab => \Inst_sdram_rw|state\(0),
	datac => \Inst_sdram_rw|state\(2),
	datad => \reset_sdram_interface~q\,
	combout => \Inst_sdram_rw|rw_cntr[16]~60_combout\);

-- Location: LCCOMB_X47_Y35_N24
\Inst_sdram_rw|rw_cntr[16]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|rw_cntr[16]~59_combout\ = (\Inst_sdram_rw|state\(3) & (!\Inst_sdram_rw|rw_cntr[16]~60_combout\ & ((\Inst_sdram_rw|state\(0)) # (!\Inst_sdram_rw|LessThan0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|LessThan0~5_combout\,
	datab => \Inst_sdram_rw|state\(3),
	datac => \Inst_sdram_rw|state\(0),
	datad => \Inst_sdram_rw|rw_cntr[16]~60_combout\,
	combout => \Inst_sdram_rw|rw_cntr[16]~59_combout\);

-- Location: FF_X47_Y36_N17
\Inst_sdram_rw|rw_cntr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|rw_cntr[0]~25_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|rw_cntr\(0));

-- Location: LCCOMB_X47_Y36_N18
\Inst_sdram_rw|rw_cntr[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|rw_cntr[1]~27_combout\ = (\Inst_sdram_rw|rw_cntr\(1) & (!\Inst_sdram_rw|rw_cntr[0]~26\)) # (!\Inst_sdram_rw|rw_cntr\(1) & ((\Inst_sdram_rw|rw_cntr[0]~26\) # (GND)))
-- \Inst_sdram_rw|rw_cntr[1]~28\ = CARRY((!\Inst_sdram_rw|rw_cntr[0]~26\) # (!\Inst_sdram_rw|rw_cntr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|rw_cntr\(1),
	datad => VCC,
	cin => \Inst_sdram_rw|rw_cntr[0]~26\,
	combout => \Inst_sdram_rw|rw_cntr[1]~27_combout\,
	cout => \Inst_sdram_rw|rw_cntr[1]~28\);

-- Location: FF_X47_Y36_N19
\Inst_sdram_rw|rw_cntr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|rw_cntr[1]~27_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|rw_cntr\(1));

-- Location: LCCOMB_X47_Y36_N20
\Inst_sdram_rw|rw_cntr[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|rw_cntr[2]~29_combout\ = (\Inst_sdram_rw|rw_cntr\(2) & (\Inst_sdram_rw|rw_cntr[1]~28\ $ (GND))) # (!\Inst_sdram_rw|rw_cntr\(2) & (!\Inst_sdram_rw|rw_cntr[1]~28\ & VCC))
-- \Inst_sdram_rw|rw_cntr[2]~30\ = CARRY((\Inst_sdram_rw|rw_cntr\(2) & !\Inst_sdram_rw|rw_cntr[1]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|rw_cntr\(2),
	datad => VCC,
	cin => \Inst_sdram_rw|rw_cntr[1]~28\,
	combout => \Inst_sdram_rw|rw_cntr[2]~29_combout\,
	cout => \Inst_sdram_rw|rw_cntr[2]~30\);

-- Location: FF_X47_Y36_N21
\Inst_sdram_rw|rw_cntr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|rw_cntr[2]~29_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|rw_cntr\(2));

-- Location: LCCOMB_X47_Y36_N22
\Inst_sdram_rw|rw_cntr[3]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|rw_cntr[3]~31_combout\ = (\Inst_sdram_rw|rw_cntr\(3) & (!\Inst_sdram_rw|rw_cntr[2]~30\)) # (!\Inst_sdram_rw|rw_cntr\(3) & ((\Inst_sdram_rw|rw_cntr[2]~30\) # (GND)))
-- \Inst_sdram_rw|rw_cntr[3]~32\ = CARRY((!\Inst_sdram_rw|rw_cntr[2]~30\) # (!\Inst_sdram_rw|rw_cntr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|rw_cntr\(3),
	datad => VCC,
	cin => \Inst_sdram_rw|rw_cntr[2]~30\,
	combout => \Inst_sdram_rw|rw_cntr[3]~31_combout\,
	cout => \Inst_sdram_rw|rw_cntr[3]~32\);

-- Location: FF_X47_Y36_N23
\Inst_sdram_rw|rw_cntr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|rw_cntr[3]~31_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|rw_cntr\(3));

-- Location: LCCOMB_X47_Y36_N24
\Inst_sdram_rw|rw_cntr[4]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|rw_cntr[4]~33_combout\ = (\Inst_sdram_rw|rw_cntr\(4) & (\Inst_sdram_rw|rw_cntr[3]~32\ $ (GND))) # (!\Inst_sdram_rw|rw_cntr\(4) & (!\Inst_sdram_rw|rw_cntr[3]~32\ & VCC))
-- \Inst_sdram_rw|rw_cntr[4]~34\ = CARRY((\Inst_sdram_rw|rw_cntr\(4) & !\Inst_sdram_rw|rw_cntr[3]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|rw_cntr\(4),
	datad => VCC,
	cin => \Inst_sdram_rw|rw_cntr[3]~32\,
	combout => \Inst_sdram_rw|rw_cntr[4]~33_combout\,
	cout => \Inst_sdram_rw|rw_cntr[4]~34\);

-- Location: FF_X47_Y36_N25
\Inst_sdram_rw|rw_cntr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|rw_cntr[4]~33_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|rw_cntr\(4));

-- Location: LCCOMB_X47_Y36_N26
\Inst_sdram_rw|rw_cntr[5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|rw_cntr[5]~35_combout\ = (\Inst_sdram_rw|rw_cntr\(5) & (!\Inst_sdram_rw|rw_cntr[4]~34\)) # (!\Inst_sdram_rw|rw_cntr\(5) & ((\Inst_sdram_rw|rw_cntr[4]~34\) # (GND)))
-- \Inst_sdram_rw|rw_cntr[5]~36\ = CARRY((!\Inst_sdram_rw|rw_cntr[4]~34\) # (!\Inst_sdram_rw|rw_cntr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|rw_cntr\(5),
	datad => VCC,
	cin => \Inst_sdram_rw|rw_cntr[4]~34\,
	combout => \Inst_sdram_rw|rw_cntr[5]~35_combout\,
	cout => \Inst_sdram_rw|rw_cntr[5]~36\);

-- Location: FF_X47_Y36_N27
\Inst_sdram_rw|rw_cntr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|rw_cntr[5]~35_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|rw_cntr\(5));

-- Location: LCCOMB_X47_Y36_N28
\Inst_sdram_rw|rw_cntr[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|rw_cntr[6]~37_combout\ = (\Inst_sdram_rw|rw_cntr\(6) & (\Inst_sdram_rw|rw_cntr[5]~36\ $ (GND))) # (!\Inst_sdram_rw|rw_cntr\(6) & (!\Inst_sdram_rw|rw_cntr[5]~36\ & VCC))
-- \Inst_sdram_rw|rw_cntr[6]~38\ = CARRY((\Inst_sdram_rw|rw_cntr\(6) & !\Inst_sdram_rw|rw_cntr[5]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|rw_cntr\(6),
	datad => VCC,
	cin => \Inst_sdram_rw|rw_cntr[5]~36\,
	combout => \Inst_sdram_rw|rw_cntr[6]~37_combout\,
	cout => \Inst_sdram_rw|rw_cntr[6]~38\);

-- Location: FF_X47_Y36_N29
\Inst_sdram_rw|rw_cntr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|rw_cntr[6]~37_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|rw_cntr\(6));

-- Location: LCCOMB_X47_Y36_N30
\Inst_sdram_rw|rw_cntr[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|rw_cntr[7]~39_combout\ = (\Inst_sdram_rw|rw_cntr\(7) & (!\Inst_sdram_rw|rw_cntr[6]~38\)) # (!\Inst_sdram_rw|rw_cntr\(7) & ((\Inst_sdram_rw|rw_cntr[6]~38\) # (GND)))
-- \Inst_sdram_rw|rw_cntr[7]~40\ = CARRY((!\Inst_sdram_rw|rw_cntr[6]~38\) # (!\Inst_sdram_rw|rw_cntr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|rw_cntr\(7),
	datad => VCC,
	cin => \Inst_sdram_rw|rw_cntr[6]~38\,
	combout => \Inst_sdram_rw|rw_cntr[7]~39_combout\,
	cout => \Inst_sdram_rw|rw_cntr[7]~40\);

-- Location: FF_X47_Y36_N31
\Inst_sdram_rw|rw_cntr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|rw_cntr[7]~39_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|rw_cntr\(7));

-- Location: LCCOMB_X47_Y35_N0
\Inst_sdram_rw|rw_cntr[8]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|rw_cntr[8]~41_combout\ = (\Inst_sdram_rw|rw_cntr\(8) & (\Inst_sdram_rw|rw_cntr[7]~40\ $ (GND))) # (!\Inst_sdram_rw|rw_cntr\(8) & (!\Inst_sdram_rw|rw_cntr[7]~40\ & VCC))
-- \Inst_sdram_rw|rw_cntr[8]~42\ = CARRY((\Inst_sdram_rw|rw_cntr\(8) & !\Inst_sdram_rw|rw_cntr[7]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|rw_cntr\(8),
	datad => VCC,
	cin => \Inst_sdram_rw|rw_cntr[7]~40\,
	combout => \Inst_sdram_rw|rw_cntr[8]~41_combout\,
	cout => \Inst_sdram_rw|rw_cntr[8]~42\);

-- Location: FF_X47_Y35_N1
\Inst_sdram_rw|rw_cntr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|rw_cntr[8]~41_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|rw_cntr\(8));

-- Location: LCCOMB_X47_Y35_N2
\Inst_sdram_rw|rw_cntr[9]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|rw_cntr[9]~43_combout\ = (\Inst_sdram_rw|rw_cntr\(9) & (!\Inst_sdram_rw|rw_cntr[8]~42\)) # (!\Inst_sdram_rw|rw_cntr\(9) & ((\Inst_sdram_rw|rw_cntr[8]~42\) # (GND)))
-- \Inst_sdram_rw|rw_cntr[9]~44\ = CARRY((!\Inst_sdram_rw|rw_cntr[8]~42\) # (!\Inst_sdram_rw|rw_cntr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|rw_cntr\(9),
	datad => VCC,
	cin => \Inst_sdram_rw|rw_cntr[8]~42\,
	combout => \Inst_sdram_rw|rw_cntr[9]~43_combout\,
	cout => \Inst_sdram_rw|rw_cntr[9]~44\);

-- Location: FF_X47_Y35_N3
\Inst_sdram_rw|rw_cntr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|rw_cntr[9]~43_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|rw_cntr\(9));

-- Location: LCCOMB_X47_Y35_N4
\Inst_sdram_rw|rw_cntr[10]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|rw_cntr[10]~45_combout\ = (\Inst_sdram_rw|rw_cntr\(10) & (\Inst_sdram_rw|rw_cntr[9]~44\ $ (GND))) # (!\Inst_sdram_rw|rw_cntr\(10) & (!\Inst_sdram_rw|rw_cntr[9]~44\ & VCC))
-- \Inst_sdram_rw|rw_cntr[10]~46\ = CARRY((\Inst_sdram_rw|rw_cntr\(10) & !\Inst_sdram_rw|rw_cntr[9]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|rw_cntr\(10),
	datad => VCC,
	cin => \Inst_sdram_rw|rw_cntr[9]~44\,
	combout => \Inst_sdram_rw|rw_cntr[10]~45_combout\,
	cout => \Inst_sdram_rw|rw_cntr[10]~46\);

-- Location: FF_X47_Y35_N5
\Inst_sdram_rw|rw_cntr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|rw_cntr[10]~45_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|rw_cntr\(10));

-- Location: LCCOMB_X47_Y35_N6
\Inst_sdram_rw|rw_cntr[11]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|rw_cntr[11]~47_combout\ = (\Inst_sdram_rw|rw_cntr\(11) & (!\Inst_sdram_rw|rw_cntr[10]~46\)) # (!\Inst_sdram_rw|rw_cntr\(11) & ((\Inst_sdram_rw|rw_cntr[10]~46\) # (GND)))
-- \Inst_sdram_rw|rw_cntr[11]~48\ = CARRY((!\Inst_sdram_rw|rw_cntr[10]~46\) # (!\Inst_sdram_rw|rw_cntr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|rw_cntr\(11),
	datad => VCC,
	cin => \Inst_sdram_rw|rw_cntr[10]~46\,
	combout => \Inst_sdram_rw|rw_cntr[11]~47_combout\,
	cout => \Inst_sdram_rw|rw_cntr[11]~48\);

-- Location: FF_X47_Y35_N7
\Inst_sdram_rw|rw_cntr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|rw_cntr[11]~47_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|rw_cntr\(11));

-- Location: LCCOMB_X47_Y35_N8
\Inst_sdram_rw|rw_cntr[12]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|rw_cntr[12]~49_combout\ = (\Inst_sdram_rw|rw_cntr\(12) & (\Inst_sdram_rw|rw_cntr[11]~48\ $ (GND))) # (!\Inst_sdram_rw|rw_cntr\(12) & (!\Inst_sdram_rw|rw_cntr[11]~48\ & VCC))
-- \Inst_sdram_rw|rw_cntr[12]~50\ = CARRY((\Inst_sdram_rw|rw_cntr\(12) & !\Inst_sdram_rw|rw_cntr[11]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|rw_cntr\(12),
	datad => VCC,
	cin => \Inst_sdram_rw|rw_cntr[11]~48\,
	combout => \Inst_sdram_rw|rw_cntr[12]~49_combout\,
	cout => \Inst_sdram_rw|rw_cntr[12]~50\);

-- Location: FF_X47_Y35_N9
\Inst_sdram_rw|rw_cntr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|rw_cntr[12]~49_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|rw_cntr\(12));

-- Location: LCCOMB_X47_Y35_N10
\Inst_sdram_rw|rw_cntr[13]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|rw_cntr[13]~51_combout\ = (\Inst_sdram_rw|rw_cntr\(13) & (!\Inst_sdram_rw|rw_cntr[12]~50\)) # (!\Inst_sdram_rw|rw_cntr\(13) & ((\Inst_sdram_rw|rw_cntr[12]~50\) # (GND)))
-- \Inst_sdram_rw|rw_cntr[13]~52\ = CARRY((!\Inst_sdram_rw|rw_cntr[12]~50\) # (!\Inst_sdram_rw|rw_cntr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|rw_cntr\(13),
	datad => VCC,
	cin => \Inst_sdram_rw|rw_cntr[12]~50\,
	combout => \Inst_sdram_rw|rw_cntr[13]~51_combout\,
	cout => \Inst_sdram_rw|rw_cntr[13]~52\);

-- Location: FF_X47_Y35_N11
\Inst_sdram_rw|rw_cntr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|rw_cntr[13]~51_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|rw_cntr\(13));

-- Location: LCCOMB_X47_Y35_N12
\Inst_sdram_rw|rw_cntr[14]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|rw_cntr[14]~53_combout\ = (\Inst_sdram_rw|rw_cntr\(14) & (\Inst_sdram_rw|rw_cntr[13]~52\ $ (GND))) # (!\Inst_sdram_rw|rw_cntr\(14) & (!\Inst_sdram_rw|rw_cntr[13]~52\ & VCC))
-- \Inst_sdram_rw|rw_cntr[14]~54\ = CARRY((\Inst_sdram_rw|rw_cntr\(14) & !\Inst_sdram_rw|rw_cntr[13]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|rw_cntr\(14),
	datad => VCC,
	cin => \Inst_sdram_rw|rw_cntr[13]~52\,
	combout => \Inst_sdram_rw|rw_cntr[14]~53_combout\,
	cout => \Inst_sdram_rw|rw_cntr[14]~54\);

-- Location: FF_X47_Y35_N13
\Inst_sdram_rw|rw_cntr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|rw_cntr[14]~53_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|rw_cntr\(14));

-- Location: LCCOMB_X47_Y35_N14
\Inst_sdram_rw|rw_cntr[15]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|rw_cntr[15]~55_combout\ = (\Inst_sdram_rw|rw_cntr\(15) & (!\Inst_sdram_rw|rw_cntr[14]~54\)) # (!\Inst_sdram_rw|rw_cntr\(15) & ((\Inst_sdram_rw|rw_cntr[14]~54\) # (GND)))
-- \Inst_sdram_rw|rw_cntr[15]~56\ = CARRY((!\Inst_sdram_rw|rw_cntr[14]~54\) # (!\Inst_sdram_rw|rw_cntr\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|rw_cntr\(15),
	datad => VCC,
	cin => \Inst_sdram_rw|rw_cntr[14]~54\,
	combout => \Inst_sdram_rw|rw_cntr[15]~55_combout\,
	cout => \Inst_sdram_rw|rw_cntr[15]~56\);

-- Location: FF_X47_Y35_N15
\Inst_sdram_rw|rw_cntr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|rw_cntr[15]~55_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|rw_cntr\(15));

-- Location: LCCOMB_X47_Y35_N16
\Inst_sdram_rw|rw_cntr[16]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|rw_cntr[16]~57_combout\ = \Inst_sdram_rw|rw_cntr\(16) $ (!\Inst_sdram_rw|rw_cntr[15]~56\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|rw_cntr\(16),
	cin => \Inst_sdram_rw|rw_cntr[15]~56\,
	combout => \Inst_sdram_rw|rw_cntr[16]~57_combout\);

-- Location: FF_X47_Y35_N17
\Inst_sdram_rw|rw_cntr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|rw_cntr[16]~57_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|rw_cntr\(16));

-- Location: LCCOMB_X47_Y35_N30
\Inst_sdram_rw|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|LessThan0~0_combout\ = (\Inst_sdram_rw|rw_cntr\(13) & ((\Inst_sdram_rw|rw_cntr\(12)) # ((\Inst_sdram_rw|rw_cntr\(11) & \Inst_sdram_rw|rw_cntr\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|rw_cntr\(11),
	datab => \Inst_sdram_rw|rw_cntr\(10),
	datac => \Inst_sdram_rw|rw_cntr\(12),
	datad => \Inst_sdram_rw|rw_cntr\(13),
	combout => \Inst_sdram_rw|LessThan0~0_combout\);

-- Location: LCCOMB_X47_Y35_N20
\Inst_sdram_rw|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|LessThan0~1_combout\ = (\Inst_sdram_rw|rw_cntr\(11) & (\Inst_sdram_rw|rw_cntr\(0) & (\Inst_sdram_rw|rw_cntr\(1) & \Inst_sdram_rw|rw_cntr\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|rw_cntr\(11),
	datab => \Inst_sdram_rw|rw_cntr\(0),
	datac => \Inst_sdram_rw|rw_cntr\(1),
	datad => \Inst_sdram_rw|rw_cntr\(13),
	combout => \Inst_sdram_rw|LessThan0~1_combout\);

-- Location: LCCOMB_X47_Y35_N26
\Inst_sdram_rw|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|LessThan0~3_combout\ = (\Inst_sdram_rw|rw_cntr\(6) & (\Inst_sdram_rw|rw_cntr\(9) & (\Inst_sdram_rw|rw_cntr\(7) & \Inst_sdram_rw|rw_cntr\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|rw_cntr\(6),
	datab => \Inst_sdram_rw|rw_cntr\(9),
	datac => \Inst_sdram_rw|rw_cntr\(7),
	datad => \Inst_sdram_rw|rw_cntr\(8),
	combout => \Inst_sdram_rw|LessThan0~3_combout\);

-- Location: LCCOMB_X47_Y36_N4
\Inst_sdram_rw|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|LessThan0~2_combout\ = (\Inst_sdram_rw|rw_cntr\(5) & (\Inst_sdram_rw|rw_cntr\(4) & (\Inst_sdram_rw|rw_cntr\(3) & \Inst_sdram_rw|rw_cntr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|rw_cntr\(5),
	datab => \Inst_sdram_rw|rw_cntr\(4),
	datac => \Inst_sdram_rw|rw_cntr\(3),
	datad => \Inst_sdram_rw|rw_cntr\(2),
	combout => \Inst_sdram_rw|LessThan0~2_combout\);

-- Location: LCCOMB_X47_Y35_N28
\Inst_sdram_rw|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|LessThan0~4_combout\ = (\Inst_sdram_rw|LessThan0~0_combout\) # ((\Inst_sdram_rw|LessThan0~1_combout\ & (\Inst_sdram_rw|LessThan0~3_combout\ & \Inst_sdram_rw|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|LessThan0~0_combout\,
	datab => \Inst_sdram_rw|LessThan0~1_combout\,
	datac => \Inst_sdram_rw|LessThan0~3_combout\,
	datad => \Inst_sdram_rw|LessThan0~2_combout\,
	combout => \Inst_sdram_rw|LessThan0~4_combout\);

-- Location: LCCOMB_X47_Y35_N22
\Inst_sdram_rw|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|LessThan0~5_combout\ = (\Inst_sdram_rw|rw_cntr\(16) & ((\Inst_sdram_rw|rw_cntr\(14)) # ((\Inst_sdram_rw|rw_cntr\(15)) # (\Inst_sdram_rw|LessThan0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|rw_cntr\(14),
	datab => \Inst_sdram_rw|rw_cntr\(16),
	datac => \Inst_sdram_rw|rw_cntr\(15),
	datad => \Inst_sdram_rw|LessThan0~4_combout\,
	combout => \Inst_sdram_rw|LessThan0~5_combout\);

-- Location: LCCOMB_X48_Y36_N6
\Inst_sdram_rw|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux3~0_combout\ = (\Inst_sdram_rw|state\(3) & ((\Inst_sdram_controller|ack_o_r~q\) # (\Inst_sdram_rw|state\(1) $ (!\Inst_sdram_rw|state\(2))))) # (!\Inst_sdram_rw|state\(3) & (((\Inst_sdram_rw|state\(1) & \Inst_sdram_rw|state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|ack_o_r~q\,
	datab => \Inst_sdram_rw|state\(3),
	datac => \Inst_sdram_rw|state\(1),
	datad => \Inst_sdram_rw|state\(2),
	combout => \Inst_sdram_rw|Mux3~0_combout\);

-- Location: LCCOMB_X48_Y36_N28
\Inst_sdram_rw|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux3~1_combout\ = (\Inst_sdram_rw|state\(0) & ((\Inst_sdram_rw|Mux3~0_combout\) # ((!\Inst_sdram_rw|process_0~0_combout\ & !\Inst_sdram_rw|state\(3))))) # (!\Inst_sdram_rw|state\(0) & (((!\Inst_sdram_rw|state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|Mux3~0_combout\,
	datab => \Inst_sdram_rw|state\(0),
	datac => \Inst_sdram_rw|process_0~0_combout\,
	datad => \Inst_sdram_rw|state\(3),
	combout => \Inst_sdram_rw|Mux3~1_combout\);

-- Location: LCCOMB_X48_Y36_N18
\Inst_sdram_rw|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux3~2_combout\ = (\Inst_sdram_rw|Mux3~1_combout\) # ((\Inst_sdram_rw|state\(2) & (!\Inst_sdram_rw|state\(0) & !\Inst_sdram_rw|LessThan0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|state\(2),
	datab => \Inst_sdram_rw|state\(0),
	datac => \Inst_sdram_rw|LessThan0~5_combout\,
	datad => \Inst_sdram_rw|Mux3~1_combout\,
	combout => \Inst_sdram_rw|Mux3~2_combout\);

-- Location: LCCOMB_X48_Y36_N4
\Inst_sdram_rw|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux3~3_combout\ = (!\reset_sdram_interface~q\ & ((\Inst_sdram_rw|process_0~2_combout\) # ((\Inst_sdram_rw|process_0~1_combout\) # (!\Inst_sdram_rw|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sdram_interface~q\,
	datab => \Inst_sdram_rw|process_0~2_combout\,
	datac => \Inst_sdram_rw|process_0~1_combout\,
	datad => \Inst_sdram_rw|Mux3~2_combout\,
	combout => \Inst_sdram_rw|Mux3~3_combout\);

-- Location: FF_X48_Y36_N5
\Inst_sdram_rw|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|Mux3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|state\(0));

-- Location: LCCOMB_X47_Y37_N18
\Inst_sdram_rw|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux2~0_combout\ = (!\Inst_sdram_rw|state\(0) & (!\Inst_sdram_rw|state\(1) & !\Inst_sdram_rw|state\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|state\(0),
	datac => \Inst_sdram_rw|state\(1),
	datad => \Inst_sdram_rw|state\(2),
	combout => \Inst_sdram_rw|Mux2~0_combout\);

-- Location: LCCOMB_X47_Y37_N16
\Inst_sdram_rw|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|process_0~1_combout\ = (!\Inst_VGA|Vsync~q\ & (!\btn_display_snapshot~input_o\ & (!\Inst_sdram_rw|state\(3) & \Inst_sdram_rw|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vsync~q\,
	datab => \btn_display_snapshot~input_o\,
	datac => \Inst_sdram_rw|state\(3),
	datad => \Inst_sdram_rw|Mux2~0_combout\,
	combout => \Inst_sdram_rw|process_0~1_combout\);

-- Location: LCCOMB_X48_Y36_N10
\Inst_sdram_rw|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux2~1_combout\ = (\Inst_sdram_rw|state\(0) & ((\Inst_sdram_controller|ack_o_r~q\ & ((\Inst_sdram_rw|state\(2)))) # (!\Inst_sdram_controller|ack_o_r~q\ & (\Inst_sdram_rw|state\(1))))) # (!\Inst_sdram_rw|state\(0) & 
-- (((!\Inst_sdram_rw|state\(1) & !\Inst_sdram_rw|state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|ack_o_r~q\,
	datab => \Inst_sdram_rw|state\(0),
	datac => \Inst_sdram_rw|state\(1),
	datad => \Inst_sdram_rw|state\(2),
	combout => \Inst_sdram_rw|Mux2~1_combout\);

-- Location: LCCOMB_X48_Y36_N0
\Inst_sdram_rw|we_buf2_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|we_buf2_r~0_combout\ = (\Inst_sdram_rw|state\(1) & \Inst_sdram_rw|state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_sdram_rw|state\(1),
	datad => \Inst_sdram_rw|state\(2),
	combout => \Inst_sdram_rw|we_buf2_r~0_combout\);

-- Location: LCCOMB_X48_Y36_N2
\Inst_sdram_rw|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux2~2_combout\ = (\Inst_sdram_rw|state\(3) & ((\Inst_sdram_rw|Mux2~1_combout\) # ((!\Inst_sdram_rw|LessThan0~5_combout\ & \Inst_sdram_rw|we_buf2_r~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|Mux2~1_combout\,
	datab => \Inst_sdram_rw|state\(3),
	datac => \Inst_sdram_rw|LessThan0~5_combout\,
	datad => \Inst_sdram_rw|we_buf2_r~0_combout\,
	combout => \Inst_sdram_rw|Mux2~2_combout\);

-- Location: LCCOMB_X47_Y40_N24
\Inst_sdram_rw|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux2~3_combout\ = (!\Inst_sdram_rw|process_0~2_combout\ & ((\Inst_sdram_rw|process_0~1_combout\) # (\Inst_sdram_rw|Mux2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|process_0~2_combout\,
	datac => \Inst_sdram_rw|process_0~1_combout\,
	datad => \Inst_sdram_rw|Mux2~2_combout\,
	combout => \Inst_sdram_rw|Mux2~3_combout\);

-- Location: FF_X47_Y40_N25
\Inst_sdram_rw|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|Mux2~3_combout\,
	sclr => \reset_sdram_interface~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|state\(1));

-- Location: LCCOMB_X48_Y36_N30
\Inst_sdram_rw|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|process_0~0_combout\ = (!\Inst_sdram_rw|state\(1) & !\Inst_sdram_rw|state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_sdram_rw|state\(1),
	datad => \Inst_sdram_rw|state\(2),
	combout => \Inst_sdram_rw|process_0~0_combout\);

-- Location: LCCOMB_X48_Y36_N8
\Inst_sdram_rw|Mux128~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux128~0_combout\ = (\Inst_sdram_rw|state\(3) & (((\Inst_sdram_rw|led_done_r~q\)))) # (!\Inst_sdram_rw|state\(3) & (\Inst_sdram_rw|process_0~0_combout\ & (\Inst_sdram_rw|state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|process_0~0_combout\,
	datab => \Inst_sdram_rw|state\(0),
	datac => \Inst_sdram_rw|led_done_r~q\,
	datad => \Inst_sdram_rw|state\(3),
	combout => \Inst_sdram_rw|Mux128~0_combout\);

-- Location: FF_X48_Y36_N9
\Inst_sdram_rw|led_done_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|Mux128~0_combout\,
	sclr => \reset_sdram_interface~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|led_done_r~q\);

-- Location: LCCOMB_X53_Y37_N22
\reset_sdram_interface~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \reset_sdram_interface~0_combout\ = (\Inst_debounce_reset|o~q\) # ((\btn_take_snapshot~input_o\ & (\btn_display_snapshot~input_o\ & \Inst_sdram_rw|led_done_r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \btn_take_snapshot~input_o\,
	datab => \Inst_debounce_reset|o~q\,
	datac => \btn_display_snapshot~input_o\,
	datad => \Inst_sdram_rw|led_done_r~q\,
	combout => \reset_sdram_interface~0_combout\);

-- Location: FF_X53_Y37_N23
reset_sdram_interface : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \reset_sdram_interface~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reset_sdram_interface~q\);

-- Location: LCCOMB_X48_Y36_N24
\Inst_sdram_rw|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux0~0_combout\ = ((\Inst_sdram_rw|state\(2) & (\Inst_sdram_rw|LessThan0~5_combout\ & !\Inst_sdram_rw|state\(0)))) # (!\Inst_sdram_rw|state\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|state\(2),
	datab => \Inst_sdram_rw|LessThan0~5_combout\,
	datac => \Inst_sdram_rw|state\(0),
	datad => \Inst_sdram_rw|state\(3),
	combout => \Inst_sdram_rw|Mux0~0_combout\);

-- Location: LCCOMB_X48_Y36_N16
\Inst_sdram_rw|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux0~1_combout\ = (!\reset_sdram_interface~q\ & ((\Inst_sdram_rw|process_0~2_combout\) # ((\Inst_sdram_rw|process_0~1_combout\) # (!\Inst_sdram_rw|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sdram_interface~q\,
	datab => \Inst_sdram_rw|process_0~2_combout\,
	datac => \Inst_sdram_rw|process_0~1_combout\,
	datad => \Inst_sdram_rw|Mux0~0_combout\,
	combout => \Inst_sdram_rw|Mux0~1_combout\);

-- Location: FF_X48_Y36_N17
\Inst_sdram_rw|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|state\(3));

-- Location: LCCOMB_X47_Y37_N26
\Inst_sdram_rw|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|process_0~2_combout\ = (!\Inst_VGA|Vsync~q\ & (!\Inst_sdram_rw|state\(3) & (!\btn_take_snapshot~input_o\ & \Inst_sdram_rw|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vsync~q\,
	datab => \Inst_sdram_rw|state\(3),
	datac => \btn_take_snapshot~input_o\,
	datad => \Inst_sdram_rw|Mux2~0_combout\,
	combout => \Inst_sdram_rw|process_0~2_combout\);

-- Location: LCCOMB_X47_Y37_N14
\Inst_sdram_rw|addr_buf1_r[4]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf1_r[4]~51_combout\ = (\Inst_sdram_rw|process_0~2_combout\) # (\Inst_sdram_rw|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_sdram_rw|process_0~2_combout\,
	datad => \Inst_sdram_rw|state\(0),
	combout => \Inst_sdram_rw|addr_buf1_r[4]~51_combout\);

-- Location: LCCOMB_X48_Y36_N22
\Inst_sdram_rw|addr_buf1_r[16]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf1_r[16]~52_combout\ = (!\reset_sdram_interface~q\ & ((\Inst_sdram_rw|process_0~2_combout\) # ((\Inst_sdram_rw|process_0~0_combout\ & \Inst_sdram_rw|state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sdram_interface~q\,
	datab => \Inst_sdram_rw|process_0~2_combout\,
	datac => \Inst_sdram_rw|process_0~0_combout\,
	datad => \Inst_sdram_rw|state\(3),
	combout => \Inst_sdram_rw|addr_buf1_r[16]~52_combout\);

-- Location: FF_X54_Y38_N17
\Inst_sdram_rw|addr_buf1_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf1_r[0]~17_combout\,
	sclr => \Inst_sdram_rw|addr_buf1_r[4]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf1_r[16]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf1_r\(0));

-- Location: LCCOMB_X54_Y38_N18
\Inst_sdram_rw|addr_buf1_r[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf1_r[1]~19_combout\ = (\Inst_sdram_rw|addr_buf1_r\(1) & (!\Inst_sdram_rw|addr_buf1_r[0]~18\)) # (!\Inst_sdram_rw|addr_buf1_r\(1) & ((\Inst_sdram_rw|addr_buf1_r[0]~18\) # (GND)))
-- \Inst_sdram_rw|addr_buf1_r[1]~20\ = CARRY((!\Inst_sdram_rw|addr_buf1_r[0]~18\) # (!\Inst_sdram_rw|addr_buf1_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf1_r\(1),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf1_r[0]~18\,
	combout => \Inst_sdram_rw|addr_buf1_r[1]~19_combout\,
	cout => \Inst_sdram_rw|addr_buf1_r[1]~20\);

-- Location: FF_X54_Y38_N19
\Inst_sdram_rw|addr_buf1_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf1_r[1]~19_combout\,
	sclr => \Inst_sdram_rw|addr_buf1_r[4]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf1_r[16]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf1_r\(1));

-- Location: LCCOMB_X54_Y38_N20
\Inst_sdram_rw|addr_buf1_r[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf1_r[2]~21_combout\ = (\Inst_sdram_rw|addr_buf1_r\(2) & (\Inst_sdram_rw|addr_buf1_r[1]~20\ $ (GND))) # (!\Inst_sdram_rw|addr_buf1_r\(2) & (!\Inst_sdram_rw|addr_buf1_r[1]~20\ & VCC))
-- \Inst_sdram_rw|addr_buf1_r[2]~22\ = CARRY((\Inst_sdram_rw|addr_buf1_r\(2) & !\Inst_sdram_rw|addr_buf1_r[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_buf1_r\(2),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf1_r[1]~20\,
	combout => \Inst_sdram_rw|addr_buf1_r[2]~21_combout\,
	cout => \Inst_sdram_rw|addr_buf1_r[2]~22\);

-- Location: FF_X54_Y38_N21
\Inst_sdram_rw|addr_buf1_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf1_r[2]~21_combout\,
	sclr => \Inst_sdram_rw|addr_buf1_r[4]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf1_r[16]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf1_r\(2));

-- Location: LCCOMB_X54_Y38_N22
\Inst_sdram_rw|addr_buf1_r[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf1_r[3]~23_combout\ = (\Inst_sdram_rw|addr_buf1_r\(3) & (!\Inst_sdram_rw|addr_buf1_r[2]~22\)) # (!\Inst_sdram_rw|addr_buf1_r\(3) & ((\Inst_sdram_rw|addr_buf1_r[2]~22\) # (GND)))
-- \Inst_sdram_rw|addr_buf1_r[3]~24\ = CARRY((!\Inst_sdram_rw|addr_buf1_r[2]~22\) # (!\Inst_sdram_rw|addr_buf1_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_buf1_r\(3),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf1_r[2]~22\,
	combout => \Inst_sdram_rw|addr_buf1_r[3]~23_combout\,
	cout => \Inst_sdram_rw|addr_buf1_r[3]~24\);

-- Location: FF_X54_Y38_N23
\Inst_sdram_rw|addr_buf1_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf1_r[3]~23_combout\,
	sclr => \Inst_sdram_rw|addr_buf1_r[4]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf1_r[16]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf1_r\(3));

-- Location: LCCOMB_X54_Y38_N24
\Inst_sdram_rw|addr_buf1_r[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf1_r[4]~25_combout\ = (\Inst_sdram_rw|addr_buf1_r\(4) & (\Inst_sdram_rw|addr_buf1_r[3]~24\ $ (GND))) # (!\Inst_sdram_rw|addr_buf1_r\(4) & (!\Inst_sdram_rw|addr_buf1_r[3]~24\ & VCC))
-- \Inst_sdram_rw|addr_buf1_r[4]~26\ = CARRY((\Inst_sdram_rw|addr_buf1_r\(4) & !\Inst_sdram_rw|addr_buf1_r[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf1_r\(4),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf1_r[3]~24\,
	combout => \Inst_sdram_rw|addr_buf1_r[4]~25_combout\,
	cout => \Inst_sdram_rw|addr_buf1_r[4]~26\);

-- Location: FF_X54_Y38_N25
\Inst_sdram_rw|addr_buf1_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf1_r[4]~25_combout\,
	sclr => \Inst_sdram_rw|addr_buf1_r[4]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf1_r[16]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf1_r\(4));

-- Location: LCCOMB_X54_Y38_N26
\Inst_sdram_rw|addr_buf1_r[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf1_r[5]~27_combout\ = (\Inst_sdram_rw|addr_buf1_r\(5) & (!\Inst_sdram_rw|addr_buf1_r[4]~26\)) # (!\Inst_sdram_rw|addr_buf1_r\(5) & ((\Inst_sdram_rw|addr_buf1_r[4]~26\) # (GND)))
-- \Inst_sdram_rw|addr_buf1_r[5]~28\ = CARRY((!\Inst_sdram_rw|addr_buf1_r[4]~26\) # (!\Inst_sdram_rw|addr_buf1_r\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf1_r\(5),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf1_r[4]~26\,
	combout => \Inst_sdram_rw|addr_buf1_r[5]~27_combout\,
	cout => \Inst_sdram_rw|addr_buf1_r[5]~28\);

-- Location: FF_X54_Y38_N27
\Inst_sdram_rw|addr_buf1_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf1_r[5]~27_combout\,
	sclr => \Inst_sdram_rw|addr_buf1_r[4]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf1_r[16]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf1_r\(5));

-- Location: LCCOMB_X54_Y38_N28
\Inst_sdram_rw|addr_buf1_r[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf1_r[6]~29_combout\ = (\Inst_sdram_rw|addr_buf1_r\(6) & (\Inst_sdram_rw|addr_buf1_r[5]~28\ $ (GND))) # (!\Inst_sdram_rw|addr_buf1_r\(6) & (!\Inst_sdram_rw|addr_buf1_r[5]~28\ & VCC))
-- \Inst_sdram_rw|addr_buf1_r[6]~30\ = CARRY((\Inst_sdram_rw|addr_buf1_r\(6) & !\Inst_sdram_rw|addr_buf1_r[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf1_r\(6),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf1_r[5]~28\,
	combout => \Inst_sdram_rw|addr_buf1_r[6]~29_combout\,
	cout => \Inst_sdram_rw|addr_buf1_r[6]~30\);

-- Location: FF_X54_Y38_N29
\Inst_sdram_rw|addr_buf1_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf1_r[6]~29_combout\,
	sclr => \Inst_sdram_rw|addr_buf1_r[4]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf1_r[16]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf1_r\(6));

-- Location: LCCOMB_X54_Y38_N30
\Inst_sdram_rw|addr_buf1_r[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf1_r[7]~31_combout\ = (\Inst_sdram_rw|addr_buf1_r\(7) & (!\Inst_sdram_rw|addr_buf1_r[6]~30\)) # (!\Inst_sdram_rw|addr_buf1_r\(7) & ((\Inst_sdram_rw|addr_buf1_r[6]~30\) # (GND)))
-- \Inst_sdram_rw|addr_buf1_r[7]~32\ = CARRY((!\Inst_sdram_rw|addr_buf1_r[6]~30\) # (!\Inst_sdram_rw|addr_buf1_r\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_buf1_r\(7),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf1_r[6]~30\,
	combout => \Inst_sdram_rw|addr_buf1_r[7]~31_combout\,
	cout => \Inst_sdram_rw|addr_buf1_r[7]~32\);

-- Location: FF_X54_Y38_N31
\Inst_sdram_rw|addr_buf1_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf1_r[7]~31_combout\,
	sclr => \Inst_sdram_rw|addr_buf1_r[4]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf1_r[16]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf1_r\(7));

-- Location: LCCOMB_X54_Y37_N0
\Inst_sdram_rw|addr_buf1_r[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf1_r[8]~33_combout\ = (\Inst_sdram_rw|addr_buf1_r\(8) & (\Inst_sdram_rw|addr_buf1_r[7]~32\ $ (GND))) # (!\Inst_sdram_rw|addr_buf1_r\(8) & (!\Inst_sdram_rw|addr_buf1_r[7]~32\ & VCC))
-- \Inst_sdram_rw|addr_buf1_r[8]~34\ = CARRY((\Inst_sdram_rw|addr_buf1_r\(8) & !\Inst_sdram_rw|addr_buf1_r[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf1_r\(8),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf1_r[7]~32\,
	combout => \Inst_sdram_rw|addr_buf1_r[8]~33_combout\,
	cout => \Inst_sdram_rw|addr_buf1_r[8]~34\);

-- Location: FF_X54_Y37_N1
\Inst_sdram_rw|addr_buf1_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf1_r[8]~33_combout\,
	sclr => \Inst_sdram_rw|addr_buf1_r[4]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf1_r[16]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf1_r\(8));

-- Location: LCCOMB_X54_Y37_N2
\Inst_sdram_rw|addr_buf1_r[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf1_r[9]~35_combout\ = (\Inst_sdram_rw|addr_buf1_r\(9) & (!\Inst_sdram_rw|addr_buf1_r[8]~34\)) # (!\Inst_sdram_rw|addr_buf1_r\(9) & ((\Inst_sdram_rw|addr_buf1_r[8]~34\) # (GND)))
-- \Inst_sdram_rw|addr_buf1_r[9]~36\ = CARRY((!\Inst_sdram_rw|addr_buf1_r[8]~34\) # (!\Inst_sdram_rw|addr_buf1_r\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf1_r\(9),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf1_r[8]~34\,
	combout => \Inst_sdram_rw|addr_buf1_r[9]~35_combout\,
	cout => \Inst_sdram_rw|addr_buf1_r[9]~36\);

-- Location: FF_X54_Y37_N3
\Inst_sdram_rw|addr_buf1_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf1_r[9]~35_combout\,
	sclr => \Inst_sdram_rw|addr_buf1_r[4]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf1_r[16]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf1_r\(9));

-- Location: LCCOMB_X54_Y37_N4
\Inst_sdram_rw|addr_buf1_r[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf1_r[10]~37_combout\ = (\Inst_sdram_rw|addr_buf1_r\(10) & (\Inst_sdram_rw|addr_buf1_r[9]~36\ $ (GND))) # (!\Inst_sdram_rw|addr_buf1_r\(10) & (!\Inst_sdram_rw|addr_buf1_r[9]~36\ & VCC))
-- \Inst_sdram_rw|addr_buf1_r[10]~38\ = CARRY((\Inst_sdram_rw|addr_buf1_r\(10) & !\Inst_sdram_rw|addr_buf1_r[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf1_r\(10),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf1_r[9]~36\,
	combout => \Inst_sdram_rw|addr_buf1_r[10]~37_combout\,
	cout => \Inst_sdram_rw|addr_buf1_r[10]~38\);

-- Location: FF_X54_Y37_N5
\Inst_sdram_rw|addr_buf1_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf1_r[10]~37_combout\,
	sclr => \Inst_sdram_rw|addr_buf1_r[4]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf1_r[16]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf1_r\(10));

-- Location: LCCOMB_X54_Y37_N6
\Inst_sdram_rw|addr_buf1_r[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf1_r[11]~39_combout\ = (\Inst_sdram_rw|addr_buf1_r\(11) & (!\Inst_sdram_rw|addr_buf1_r[10]~38\)) # (!\Inst_sdram_rw|addr_buf1_r\(11) & ((\Inst_sdram_rw|addr_buf1_r[10]~38\) # (GND)))
-- \Inst_sdram_rw|addr_buf1_r[11]~40\ = CARRY((!\Inst_sdram_rw|addr_buf1_r[10]~38\) # (!\Inst_sdram_rw|addr_buf1_r\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_buf1_r\(11),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf1_r[10]~38\,
	combout => \Inst_sdram_rw|addr_buf1_r[11]~39_combout\,
	cout => \Inst_sdram_rw|addr_buf1_r[11]~40\);

-- Location: FF_X54_Y37_N7
\Inst_sdram_rw|addr_buf1_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf1_r[11]~39_combout\,
	sclr => \Inst_sdram_rw|addr_buf1_r[4]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf1_r[16]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf1_r\(11));

-- Location: LCCOMB_X54_Y37_N8
\Inst_sdram_rw|addr_buf1_r[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf1_r[12]~41_combout\ = (\Inst_sdram_rw|addr_buf1_r\(12) & (\Inst_sdram_rw|addr_buf1_r[11]~40\ $ (GND))) # (!\Inst_sdram_rw|addr_buf1_r\(12) & (!\Inst_sdram_rw|addr_buf1_r[11]~40\ & VCC))
-- \Inst_sdram_rw|addr_buf1_r[12]~42\ = CARRY((\Inst_sdram_rw|addr_buf1_r\(12) & !\Inst_sdram_rw|addr_buf1_r[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf1_r\(12),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf1_r[11]~40\,
	combout => \Inst_sdram_rw|addr_buf1_r[12]~41_combout\,
	cout => \Inst_sdram_rw|addr_buf1_r[12]~42\);

-- Location: FF_X54_Y37_N9
\Inst_sdram_rw|addr_buf1_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf1_r[12]~41_combout\,
	sclr => \Inst_sdram_rw|addr_buf1_r[4]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf1_r[16]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf1_r\(12));

-- Location: LCCOMB_X54_Y37_N10
\Inst_sdram_rw|addr_buf1_r[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf1_r[13]~43_combout\ = (\Inst_sdram_rw|addr_buf1_r\(13) & (!\Inst_sdram_rw|addr_buf1_r[12]~42\)) # (!\Inst_sdram_rw|addr_buf1_r\(13) & ((\Inst_sdram_rw|addr_buf1_r[12]~42\) # (GND)))
-- \Inst_sdram_rw|addr_buf1_r[13]~44\ = CARRY((!\Inst_sdram_rw|addr_buf1_r[12]~42\) # (!\Inst_sdram_rw|addr_buf1_r\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_buf1_r\(13),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf1_r[12]~42\,
	combout => \Inst_sdram_rw|addr_buf1_r[13]~43_combout\,
	cout => \Inst_sdram_rw|addr_buf1_r[13]~44\);

-- Location: FF_X54_Y37_N11
\Inst_sdram_rw|addr_buf1_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf1_r[13]~43_combout\,
	sclr => \Inst_sdram_rw|addr_buf1_r[4]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf1_r[16]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf1_r\(13));

-- Location: LCCOMB_X54_Y37_N12
\Inst_sdram_rw|addr_buf1_r[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf1_r[14]~45_combout\ = (\Inst_sdram_rw|addr_buf1_r\(14) & (\Inst_sdram_rw|addr_buf1_r[13]~44\ $ (GND))) # (!\Inst_sdram_rw|addr_buf1_r\(14) & (!\Inst_sdram_rw|addr_buf1_r[13]~44\ & VCC))
-- \Inst_sdram_rw|addr_buf1_r[14]~46\ = CARRY((\Inst_sdram_rw|addr_buf1_r\(14) & !\Inst_sdram_rw|addr_buf1_r[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_buf1_r\(14),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf1_r[13]~44\,
	combout => \Inst_sdram_rw|addr_buf1_r[14]~45_combout\,
	cout => \Inst_sdram_rw|addr_buf1_r[14]~46\);

-- Location: FF_X54_Y37_N13
\Inst_sdram_rw|addr_buf1_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf1_r[14]~45_combout\,
	sclr => \Inst_sdram_rw|addr_buf1_r[4]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf1_r[16]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf1_r\(14));

-- Location: LCCOMB_X55_Y37_N28
\rdaddress_buf_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_1~3_combout\ = (\btn_take_snapshot~input_o\ & (\Inst_Address_Generator|val\(14))) # (!\btn_take_snapshot~input_o\ & ((\Inst_sdram_rw|addr_buf1_r\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \btn_take_snapshot~input_o\,
	datac => \Inst_Address_Generator|val\(14),
	datad => \Inst_sdram_rw|addr_buf1_r\(14),
	combout => \rdaddress_buf_1~3_combout\);

-- Location: FF_X55_Y37_N29
\rdaddress_buf_1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_1(14));

-- Location: LCCOMB_X54_Y37_N14
\Inst_sdram_rw|addr_buf1_r[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf1_r[15]~47_combout\ = (\Inst_sdram_rw|addr_buf1_r\(15) & (!\Inst_sdram_rw|addr_buf1_r[14]~46\)) # (!\Inst_sdram_rw|addr_buf1_r\(15) & ((\Inst_sdram_rw|addr_buf1_r[14]~46\) # (GND)))
-- \Inst_sdram_rw|addr_buf1_r[15]~48\ = CARRY((!\Inst_sdram_rw|addr_buf1_r[14]~46\) # (!\Inst_sdram_rw|addr_buf1_r\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf1_r\(15),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf1_r[14]~46\,
	combout => \Inst_sdram_rw|addr_buf1_r[15]~47_combout\,
	cout => \Inst_sdram_rw|addr_buf1_r[15]~48\);

-- Location: FF_X54_Y37_N15
\Inst_sdram_rw|addr_buf1_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf1_r[15]~47_combout\,
	sclr => \Inst_sdram_rw|addr_buf1_r[4]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf1_r[16]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf1_r\(15));

-- Location: LCCOMB_X55_Y37_N22
\rdaddress_buf_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_1~2_combout\ = (\btn_take_snapshot~input_o\ & ((\Inst_Address_Generator|val\(15)))) # (!\btn_take_snapshot~input_o\ & (\Inst_sdram_rw|addr_buf1_r\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_buf1_r\(15),
	datab => \Inst_Address_Generator|val\(15),
	datac => \btn_take_snapshot~input_o\,
	combout => \rdaddress_buf_1~2_combout\);

-- Location: FF_X55_Y37_N23
\rdaddress_buf_1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_1(15));

-- Location: LCCOMB_X60_Y19_N16
\rdaddress_buf_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_1~1_combout\ = (\btn_take_snapshot~input_o\ & (\Inst_Address_Generator|val\(13))) # (!\btn_take_snapshot~input_o\ & ((\Inst_sdram_rw|addr_buf1_r\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(13),
	datac => \btn_take_snapshot~input_o\,
	datad => \Inst_sdram_rw|addr_buf1_r\(13),
	combout => \rdaddress_buf_1~1_combout\);

-- Location: FF_X60_Y19_N17
\rdaddress_buf_1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_1(13));

-- Location: LCCOMB_X60_Y19_N22
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\ = (!rdaddress_buf_1(14) & (!rdaddress_buf_1(15) & rdaddress_buf_1(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_1(14),
	datac => rdaddress_buf_1(15),
	datad => rdaddress_buf_1(13),
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\);

-- Location: IOIBUF_X96_Y0_N22
\ov7670_data[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(1),
	o => \ov7670_data[1]~input_o\);

-- Location: LCCOMB_X68_Y14_N14
\Inst_ov7670_capture|latched_d[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[1]~feeder_combout\ = \ov7670_data[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_data[1]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[1]~feeder_combout\);

-- Location: FF_X68_Y14_N15
\Inst_ov7670_capture|latched_d[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_d[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(1));

-- Location: LCCOMB_X69_Y14_N20
\Inst_ov7670_capture|d_latch[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[1]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|latched_d\(1),
	combout => \Inst_ov7670_capture|d_latch[1]~feeder_combout\);

-- Location: FF_X69_Y14_N21
\Inst_ov7670_capture|d_latch[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[1]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(1));

-- Location: LCCOMB_X54_Y38_N8
\rdaddress_buf_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_1~4_combout\ = (\btn_take_snapshot~input_o\ & (\Inst_Address_Generator|val\(0))) # (!\btn_take_snapshot~input_o\ & ((\Inst_sdram_rw|addr_buf1_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(0),
	datac => \btn_take_snapshot~input_o\,
	datad => \Inst_sdram_rw|addr_buf1_r\(0),
	combout => \rdaddress_buf_1~4_combout\);

-- Location: FF_X54_Y38_N9
\rdaddress_buf_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_1(0));

-- Location: LCCOMB_X55_Y38_N4
\rdaddress_buf_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_1~5_combout\ = (\btn_take_snapshot~input_o\ & ((\Inst_Address_Generator|val\(1)))) # (!\btn_take_snapshot~input_o\ & (\Inst_sdram_rw|addr_buf1_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf1_r\(1),
	datac => \Inst_Address_Generator|val\(1),
	datad => \btn_take_snapshot~input_o\,
	combout => \rdaddress_buf_1~5_combout\);

-- Location: FF_X55_Y38_N5
\rdaddress_buf_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_1(1));

-- Location: LCCOMB_X54_Y38_N6
\rdaddress_buf_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_1~6_combout\ = (\btn_take_snapshot~input_o\ & (\Inst_Address_Generator|val\(2))) # (!\btn_take_snapshot~input_o\ & ((\Inst_sdram_rw|addr_buf1_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(2),
	datac => \Inst_sdram_rw|addr_buf1_r\(2),
	datad => \btn_take_snapshot~input_o\,
	combout => \rdaddress_buf_1~6_combout\);

-- Location: FF_X54_Y38_N7
\rdaddress_buf_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_1(2));

-- Location: LCCOMB_X55_Y38_N14
\rdaddress_buf_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_1~7_combout\ = (\btn_take_snapshot~input_o\ & (\Inst_Address_Generator|val\(3))) # (!\btn_take_snapshot~input_o\ & ((\Inst_sdram_rw|addr_buf1_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(3),
	datac => \Inst_sdram_rw|addr_buf1_r\(3),
	datad => \btn_take_snapshot~input_o\,
	combout => \rdaddress_buf_1~7_combout\);

-- Location: FF_X55_Y38_N15
\rdaddress_buf_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_1(3));

-- Location: LCCOMB_X55_Y38_N12
\rdaddress_buf_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_1~8_combout\ = (\btn_take_snapshot~input_o\ & ((\Inst_Address_Generator|val\(4)))) # (!\btn_take_snapshot~input_o\ & (\Inst_sdram_rw|addr_buf1_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf1_r\(4),
	datac => \Inst_Address_Generator|val\(4),
	datad => \btn_take_snapshot~input_o\,
	combout => \rdaddress_buf_1~8_combout\);

-- Location: FF_X55_Y38_N13
\rdaddress_buf_1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_1(4));

-- Location: LCCOMB_X54_Y38_N12
\rdaddress_buf_1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_1~9_combout\ = (\btn_take_snapshot~input_o\ & ((\Inst_Address_Generator|val\(5)))) # (!\btn_take_snapshot~input_o\ & (\Inst_sdram_rw|addr_buf1_r\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf1_r\(5),
	datac => \Inst_Address_Generator|val\(5),
	datad => \btn_take_snapshot~input_o\,
	combout => \rdaddress_buf_1~9_combout\);

-- Location: FF_X54_Y38_N13
\rdaddress_buf_1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_1(5));

-- Location: LCCOMB_X54_Y38_N2
\rdaddress_buf_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_1~10_combout\ = (\btn_take_snapshot~input_o\ & ((\Inst_Address_Generator|val\(6)))) # (!\btn_take_snapshot~input_o\ & (\Inst_sdram_rw|addr_buf1_r\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf1_r\(6),
	datac => \Inst_Address_Generator|val\(6),
	datad => \btn_take_snapshot~input_o\,
	combout => \rdaddress_buf_1~10_combout\);

-- Location: FF_X54_Y38_N3
\rdaddress_buf_1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_1(6));

-- Location: LCCOMB_X55_Y38_N6
\rdaddress_buf_1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_1~11_combout\ = (\btn_take_snapshot~input_o\ & (\Inst_Address_Generator|val\(7))) # (!\btn_take_snapshot~input_o\ & ((\Inst_sdram_rw|addr_buf1_r\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(7),
	datac => \Inst_sdram_rw|addr_buf1_r\(7),
	datad => \btn_take_snapshot~input_o\,
	combout => \rdaddress_buf_1~11_combout\);

-- Location: FF_X55_Y38_N7
\rdaddress_buf_1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_1(7));

-- Location: LCCOMB_X53_Y37_N12
\rdaddress_buf_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_1~12_combout\ = (\btn_take_snapshot~input_o\ & ((\Inst_Address_Generator|val\(8)))) # (!\btn_take_snapshot~input_o\ & (\Inst_sdram_rw|addr_buf1_r\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \btn_take_snapshot~input_o\,
	datab => \Inst_sdram_rw|addr_buf1_r\(8),
	datac => \Inst_Address_Generator|val\(8),
	combout => \rdaddress_buf_1~12_combout\);

-- Location: FF_X53_Y37_N13
\rdaddress_buf_1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_1(8));

-- Location: LCCOMB_X55_Y37_N18
\rdaddress_buf_1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_1~13_combout\ = (\btn_take_snapshot~input_o\ & (\Inst_Address_Generator|val\(9))) # (!\btn_take_snapshot~input_o\ & ((\Inst_sdram_rw|addr_buf1_r\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \btn_take_snapshot~input_o\,
	datac => \Inst_Address_Generator|val\(9),
	datad => \Inst_sdram_rw|addr_buf1_r\(9),
	combout => \rdaddress_buf_1~13_combout\);

-- Location: FF_X55_Y37_N19
\rdaddress_buf_1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_1~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_1(9));

-- Location: LCCOMB_X54_Y38_N4
\rdaddress_buf_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_1~14_combout\ = (\btn_take_snapshot~input_o\ & (\Inst_Address_Generator|val\(10))) # (!\btn_take_snapshot~input_o\ & ((\Inst_sdram_rw|addr_buf1_r\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(10),
	datac => \Inst_sdram_rw|addr_buf1_r\(10),
	datad => \btn_take_snapshot~input_o\,
	combout => \rdaddress_buf_1~14_combout\);

-- Location: FF_X54_Y38_N5
\rdaddress_buf_1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_1~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_1(10));

-- Location: LCCOMB_X54_Y38_N14
\rdaddress_buf_1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_1~15_combout\ = (\btn_take_snapshot~input_o\ & (\Inst_Address_Generator|val\(11))) # (!\btn_take_snapshot~input_o\ & ((\Inst_sdram_rw|addr_buf1_r\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(11),
	datac => \Inst_sdram_rw|addr_buf1_r\(11),
	datad => \btn_take_snapshot~input_o\,
	combout => \rdaddress_buf_1~15_combout\);

-- Location: FF_X54_Y38_N15
\rdaddress_buf_1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_1(11));

-- Location: LCCOMB_X55_Y37_N20
\rdaddress_buf_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_1~16_combout\ = (\btn_take_snapshot~input_o\ & ((\Inst_Address_Generator|val\(12)))) # (!\btn_take_snapshot~input_o\ & (\Inst_sdram_rw|addr_buf1_r\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_buf1_r\(12),
	datac => \btn_take_snapshot~input_o\,
	datad => \Inst_Address_Generator|val\(12),
	combout => \rdaddress_buf_1~16_combout\);

-- Location: FF_X55_Y37_N21
\rdaddress_buf_1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_1(12));

-- Location: M9K_X37_Y34_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: FF_X56_Y27_N5
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => rdaddress_buf_1(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: LCCOMB_X69_Y18_N16
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3) = (!\Inst_ov7670_capture|address\(15) & (\Inst_ov7670_capture|address\(14) & 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(15),
	datac => \Inst_ov7670_capture|address\(14),
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3));

-- Location: LCCOMB_X60_Y19_N20
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\ = (rdaddress_buf_1(14) & (!rdaddress_buf_1(15) & rdaddress_buf_1(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_1(14),
	datac => rdaddress_buf_1(15),
	datad => rdaddress_buf_1(13),
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\);

-- Location: M9K_X51_Y18_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: FF_X56_Y27_N19
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => rdaddress_buf_1(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1));

-- Location: LCCOMB_X69_Y18_N26
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ = (\wren_buf_1~q\ & (!\Inst_ov7670_capture|address\(13) & \Inst_ov7670_capture|address\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wren_buf_1~q\,
	datac => \Inst_ov7670_capture|address\(13),
	datad => \Inst_ov7670_capture|address\(16),
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\);

-- Location: LCCOMB_X69_Y18_N10
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3) = (!\Inst_ov7670_capture|address\(15) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ & 
-- !\Inst_ov7670_capture|address\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(15),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	datad => \Inst_ov7670_capture|address\(14),
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3));

-- Location: LCCOMB_X60_Y19_N18
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3) = (!rdaddress_buf_1(14) & (!rdaddress_buf_1(15) & !rdaddress_buf_1(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_1(14),
	datac => rdaddress_buf_1(15),
	datad => rdaddress_buf_1(13),
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3));

-- Location: M9K_X64_Y38_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X69_Y18_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3) = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ & (\Inst_ov7670_capture|address\(14) & 
-- !\Inst_ov7670_capture|address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	datac => \Inst_ov7670_capture|address\(14),
	datad => \Inst_ov7670_capture|address\(15),
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3));

-- Location: LCCOMB_X60_Y19_N24
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\ = (rdaddress_buf_1(14) & (!rdaddress_buf_1(15) & !rdaddress_buf_1(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_1(14),
	datac => rdaddress_buf_1(15),
	datad => rdaddress_buf_1(13),
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\);

-- Location: M9K_X64_Y20_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y27_N16
\Inst_frame_buf_1|q[0]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[0]~80_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\,
	combout => \Inst_frame_buf_1|q[0]~80_combout\);

-- Location: LCCOMB_X56_Y27_N30
\Inst_frame_buf_1|q[0]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[0]~81_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[0]~80_combout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\))) # (!\Inst_frame_buf_1|q[0]~80_combout\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\)))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_1|q[0]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\,
	datad => \Inst_frame_buf_1|q[0]~80_combout\,
	combout => \Inst_frame_buf_1|q[0]~81_combout\);

-- Location: LCCOMB_X54_Y37_N16
\Inst_sdram_rw|addr_buf1_r[16]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf1_r[16]~49_combout\ = \Inst_sdram_rw|addr_buf1_r\(16) $ (!\Inst_sdram_rw|addr_buf1_r[15]~48\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf1_r\(16),
	cin => \Inst_sdram_rw|addr_buf1_r[15]~48\,
	combout => \Inst_sdram_rw|addr_buf1_r[16]~49_combout\);

-- Location: FF_X54_Y37_N17
\Inst_sdram_rw|addr_buf1_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf1_r[16]~49_combout\,
	sclr => \Inst_sdram_rw|addr_buf1_r[4]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf1_r[16]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf1_r\(16));

-- Location: LCCOMB_X53_Y37_N8
\rdaddress_buf_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_1~0_combout\ = (\btn_take_snapshot~input_o\ & ((\Inst_Address_Generator|val\(16)))) # (!\btn_take_snapshot~input_o\ & (\Inst_sdram_rw|addr_buf1_r\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \btn_take_snapshot~input_o\,
	datab => \Inst_sdram_rw|addr_buf1_r\(16),
	datac => \Inst_Address_Generator|val\(16),
	combout => \rdaddress_buf_1~0_combout\);

-- Location: FF_X53_Y37_N9
\rdaddress_buf_1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_1(16));

-- Location: LCCOMB_X52_Y27_N12
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout\ = rdaddress_buf_1(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => rdaddress_buf_1(15),
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout\);

-- Location: FF_X52_Y27_N13
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2));

-- Location: LCCOMB_X69_Y18_N22
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ = (\wren_buf_1~q\ & (\Inst_ov7670_capture|address\(13) & !\Inst_ov7670_capture|address\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wren_buf_1~q\,
	datac => \Inst_ov7670_capture|address\(13),
	datad => \Inst_ov7670_capture|address\(16),
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\);

-- Location: LCCOMB_X69_Y18_N28
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3) = (!\Inst_ov7670_capture|address\(14) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ & 
-- !\Inst_ov7670_capture|address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(14),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	datad => \Inst_ov7670_capture|address\(15),
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3));

-- Location: M9K_X51_Y36_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X69_Y18_N30
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3) = (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ & (\Inst_ov7670_capture|address\(14) & 
-- !\Inst_ov7670_capture|address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	datac => \Inst_ov7670_capture|address\(14),
	datad => \Inst_ov7670_capture|address\(15),
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3));

-- Location: M9K_X37_Y33_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X70_Y18_N20
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ = (\wren_buf_1~q\ & (!\Inst_ov7670_capture|address\(16) & !\Inst_ov7670_capture|address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wren_buf_1~q\,
	datac => \Inst_ov7670_capture|address\(16),
	datad => \Inst_ov7670_capture|address\(13),
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\);

-- Location: LCCOMB_X70_Y18_N28
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3) = (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ & (!\Inst_ov7670_capture|address\(15) & 
-- !\Inst_ov7670_capture|address\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	datac => \Inst_ov7670_capture|address\(15),
	datad => \Inst_ov7670_capture|address\(14),
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3));

-- Location: M9K_X51_Y27_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X70_Y18_N22
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3) = (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ & (!\Inst_ov7670_capture|address\(15) & 
-- \Inst_ov7670_capture|address\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	datac => \Inst_ov7670_capture|address\(15),
	datad => \Inst_ov7670_capture|address\(14),
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3));

-- Location: M9K_X37_Y27_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y27_N18
\Inst_frame_buf_1|q[0]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[0]~84_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\,
	combout => \Inst_frame_buf_1|q[0]~84_combout\);

-- Location: LCCOMB_X56_Y27_N8
\Inst_frame_buf_1|q[0]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[0]~85_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[0]~84_combout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\))) # (!\Inst_frame_buf_1|q[0]~84_combout\ & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\)))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_1|q[0]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\,
	datad => \Inst_frame_buf_1|q[0]~84_combout\,
	combout => \Inst_frame_buf_1|q[0]~85_combout\);

-- Location: LCCOMB_X69_Y18_N2
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3) = (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ & (\Inst_ov7670_capture|address\(14) & 
-- \Inst_ov7670_capture|address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	datac => \Inst_ov7670_capture|address\(14),
	datad => \Inst_ov7670_capture|address\(15),
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3));

-- Location: LCCOMB_X60_Y19_N4
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\ = (rdaddress_buf_1(14) & (rdaddress_buf_1(15) & rdaddress_buf_1(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_1(14),
	datac => rdaddress_buf_1(15),
	datad => rdaddress_buf_1(13),
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\);

-- Location: M9K_X64_Y23_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X70_Y18_N30
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3) = (\Inst_ov7670_capture|address\(15) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ & 
-- \Inst_ov7670_capture|address\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(15),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	datad => \Inst_ov7670_capture|address\(14),
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3));

-- Location: LCCOMB_X60_Y19_N14
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\ = (rdaddress_buf_1(14) & (rdaddress_buf_1(15) & !rdaddress_buf_1(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_1(14),
	datac => rdaddress_buf_1(15),
	datad => rdaddress_buf_1(13),
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\);

-- Location: M9K_X64_Y33_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X69_Y18_N8
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3) = (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ & (!\Inst_ov7670_capture|address\(14) & 
-- \Inst_ov7670_capture|address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	datac => \Inst_ov7670_capture|address\(14),
	datad => \Inst_ov7670_capture|address\(15),
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3));

-- Location: LCCOMB_X60_Y19_N28
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\ = (!rdaddress_buf_1(14) & (rdaddress_buf_1(15) & rdaddress_buf_1(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_1(14),
	datac => rdaddress_buf_1(15),
	datad => rdaddress_buf_1(13),
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\);

-- Location: M9K_X64_Y21_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X70_Y18_N24
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3) = (\Inst_ov7670_capture|address\(15) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ & 
-- !\Inst_ov7670_capture|address\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(15),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	datad => \Inst_ov7670_capture|address\(14),
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3));

-- Location: LCCOMB_X60_Y19_N30
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\ = (!rdaddress_buf_1(14) & (rdaddress_buf_1(15) & !rdaddress_buf_1(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_1(14),
	datac => rdaddress_buf_1(15),
	datad => rdaddress_buf_1(13),
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\);

-- Location: M9K_X64_Y32_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y27_N12
\Inst_frame_buf_1|q[0]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[0]~82_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\)) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\,
	combout => \Inst_frame_buf_1|q[0]~82_combout\);

-- Location: LCCOMB_X56_Y27_N10
\Inst_frame_buf_1|q[0]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[0]~83_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|q[0]~82_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\)) # (!\Inst_frame_buf_1|q[0]~82_combout\ & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_1|q[0]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\,
	datad => \Inst_frame_buf_1|q[0]~82_combout\,
	combout => \Inst_frame_buf_1|q[0]~83_combout\);

-- Location: LCCOMB_X56_Y27_N26
\Inst_frame_buf_1|q[0]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[0]~86_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((rdaddress_buf_1(16)) # ((\Inst_frame_buf_1|q[0]~83_combout\)))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (!rdaddress_buf_1(16) & (\Inst_frame_buf_1|q[0]~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|q[0]~85_combout\,
	datad => \Inst_frame_buf_1|q[0]~83_combout\,
	combout => \Inst_frame_buf_1|q[0]~86_combout\);

-- Location: LCCOMB_X69_Y18_N18
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3) = (\Inst_ov7670_capture|address\(14) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ & 
-- \Inst_ov7670_capture|address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(14),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	datad => \Inst_ov7670_capture|address\(15),
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3));

-- Location: M9K_X64_Y19_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X69_Y18_N4
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3) = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ & (\Inst_ov7670_capture|address\(14) & 
-- \Inst_ov7670_capture|address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	datac => \Inst_ov7670_capture|address\(14),
	datad => \Inst_ov7670_capture|address\(15),
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3));

-- Location: M9K_X64_Y37_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X69_Y18_N24
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3) = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ & (!\Inst_ov7670_capture|address\(14) & 
-- \Inst_ov7670_capture|address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	datac => \Inst_ov7670_capture|address\(14),
	datad => \Inst_ov7670_capture|address\(15),
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3));

-- Location: M9K_X37_Y31_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X69_Y18_N6
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3) = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ & (!\Inst_ov7670_capture|address\(14) & 
-- \Inst_ov7670_capture|address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	datac => \Inst_ov7670_capture|address\(14),
	datad => \Inst_ov7670_capture|address\(15),
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3));

-- Location: M9K_X64_Y24_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y27_N24
\Inst_frame_buf_1|q[0]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[0]~87_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\)))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\,
	combout => \Inst_frame_buf_1|q[0]~87_combout\);

-- Location: LCCOMB_X56_Y27_N6
\Inst_frame_buf_1|q[0]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[0]~88_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|q[0]~87_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\)) # (!\Inst_frame_buf_1|q[0]~87_combout\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_1|q[0]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\,
	datad => \Inst_frame_buf_1|q[0]~87_combout\,
	combout => \Inst_frame_buf_1|q[0]~88_combout\);

-- Location: LCCOMB_X56_Y27_N20
\Inst_frame_buf_1|q[0]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[0]~89_combout\ = (rdaddress_buf_1(16) & ((\Inst_frame_buf_1|q[0]~86_combout\ & ((\Inst_frame_buf_1|q[0]~88_combout\))) # (!\Inst_frame_buf_1|q[0]~86_combout\ & (\Inst_frame_buf_1|q[0]~81_combout\)))) # (!rdaddress_buf_1(16) & 
-- (((\Inst_frame_buf_1|q[0]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|q[0]~81_combout\,
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|q[0]~86_combout\,
	datad => \Inst_frame_buf_1|q[0]~88_combout\,
	combout => \Inst_frame_buf_1|q[0]~89_combout\);

-- Location: LCCOMB_X47_Y37_N6
\Inst_sdram_rw|dat_i_r[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|dat_i_r[0]~1_combout\ = (\Inst_sdram_rw|Mux2~0_combout\ & (\Inst_sdram_rw|state\(3) & !\reset_sdram_interface~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|Mux2~0_combout\,
	datac => \Inst_sdram_rw|state\(3),
	datad => \reset_sdram_interface~q\,
	combout => \Inst_sdram_rw|dat_i_r[0]~1_combout\);

-- Location: FF_X56_Y27_N21
\Inst_sdram_rw|dat_i_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_frame_buf_1|q[0]~89_combout\,
	ena => \Inst_sdram_rw|dat_i_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dat_i_r\(0));

-- Location: LCCOMB_X42_Y31_N14
\Inst_sdram_controller|dat_i_r[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_i_r[0]~feeder_combout\ = \Inst_sdram_rw|dat_i_r\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_sdram_rw|dat_i_r\(0),
	combout => \Inst_sdram_controller|dat_i_r[0]~feeder_combout\);

-- Location: FF_X42_Y31_N15
\Inst_sdram_controller|dat_i_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_i_r[0]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_i_r\(0));

-- Location: LCCOMB_X47_Y34_N24
\Inst_sdram_controller|Equal18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Equal18~3_combout\ = (\Inst_sdram_controller|current_state\(0) & (!\Inst_sdram_controller|current_state\(3) & (\Inst_sdram_controller|current_state\(2) & !\Inst_sdram_controller|current_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_state\(0),
	datab => \Inst_sdram_controller|current_state\(3),
	datac => \Inst_sdram_controller|current_state\(2),
	datad => \Inst_sdram_controller|current_state\(1),
	combout => \Inst_sdram_controller|Equal18~3_combout\);

-- Location: LCCOMB_X43_Y27_N8
\Inst_sdram_controller|dram_dq_r[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_dq_r[0]~17_combout\ = (\Inst_sdram_controller|dat_i_r\(0) & (!\reset_sdram_interface~q\ & !\Inst_sdram_controller|Equal18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|dat_i_r\(0),
	datac => \reset_sdram_interface~q\,
	datad => \Inst_sdram_controller|Equal18~3_combout\,
	combout => \Inst_sdram_controller|dram_dq_r[0]~17_combout\);

-- Location: FF_X43_Y27_N9
\Inst_sdram_controller|dram_dq_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_dq_r[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_dq_r\(0));

-- Location: LCCOMB_X49_Y34_N30
\Inst_sdram_controller|oe_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|oe_r~0_combout\ = (!\reset_sdram_interface~q\ & ((\Inst_sdram_controller|Equal18~3_combout\) # ((\Inst_sdram_controller|Equal18~4_combout\ & \Inst_sdram_controller|current_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|Equal18~3_combout\,
	datab => \reset_sdram_interface~q\,
	datac => \Inst_sdram_controller|Equal18~4_combout\,
	datad => \Inst_sdram_controller|current_state\(2),
	combout => \Inst_sdram_controller|oe_r~0_combout\);

-- Location: FF_X49_Y34_N31
\Inst_sdram_controller|oe_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|oe_r~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|oe_r~q\);

-- Location: LCCOMB_X53_Y37_N2
\Inst_sdram_controller|Equal18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Equal18~5_combout\ = (!\Inst_sdram_controller|current_state\(3) & \Inst_sdram_controller|current_state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_state\(3),
	datad => \Inst_sdram_controller|current_state\(2),
	combout => \Inst_sdram_controller|Equal18~5_combout\);

-- Location: LCCOMB_X53_Y37_N14
\Inst_sdram_controller|dram_dq_r[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_dq_r[2]~18_combout\ = (\reset_sdram_interface~q\) # ((\Inst_sdram_controller|Equal18~5_combout\ & (\Inst_sdram_controller|current_state\(1) $ (\Inst_sdram_controller|current_state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_state\(1),
	datab => \Inst_sdram_controller|current_state\(0),
	datac => \reset_sdram_interface~q\,
	datad => \Inst_sdram_controller|Equal18~5_combout\,
	combout => \Inst_sdram_controller|dram_dq_r[2]~18_combout\);

-- Location: FF_X53_Y37_N15
\Inst_sdram_controller|dram_dq_r[0]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_dq_r[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_dq_r[0]~en_q\);

-- Location: LCCOMB_X3_Y33_N4
\Inst_sdram_controller|dram_dq_r[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_dq_r[0]~16_combout\ = (\Inst_sdram_controller|oe_r~q\ & \Inst_sdram_controller|dram_dq_r[0]~en_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_sdram_controller|oe_r~q\,
	datad => \Inst_sdram_controller|dram_dq_r[0]~en_q\,
	combout => \Inst_sdram_controller|dram_dq_r[0]~16_combout\);

-- Location: IOIBUF_X102_Y0_N22
\ov7670_data[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(2),
	o => \ov7670_data[2]~input_o\);

-- Location: LCCOMB_X73_Y14_N24
\Inst_ov7670_capture|latched_d[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[2]~feeder_combout\ = \ov7670_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_data[2]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[2]~feeder_combout\);

-- Location: FF_X73_Y14_N25
\Inst_ov7670_capture|latched_d[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_d[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(2));

-- Location: LCCOMB_X69_Y14_N30
\Inst_ov7670_capture|d_latch[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[2]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|latched_d\(2),
	combout => \Inst_ov7670_capture|d_latch[2]~feeder_combout\);

-- Location: FF_X69_Y14_N31
\Inst_ov7670_capture|d_latch[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[2]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(2));

-- Location: M9K_X78_Y9_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y9_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y13_N20
\Inst_frame_buf_1|q[1]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[1]~90_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (rdaddress_buf_1(16))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((rdaddress_buf_1(16) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\))) # (!rdaddress_buf_1(16) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\,
	combout => \Inst_frame_buf_1|q[1]~90_combout\);

-- Location: M9K_X104_Y13_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y17_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y13_N18
\Inst_frame_buf_1|q[1]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[1]~91_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|q[1]~90_combout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\))) # (!\Inst_frame_buf_1|q[1]~90_combout\ & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\)))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|q[1]~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buf_1|q[1]~90_combout\,
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\,
	combout => \Inst_frame_buf_1|q[1]~91_combout\);

-- Location: M9K_X78_Y17_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y11_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y5_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y13_N8
\Inst_frame_buf_1|q[1]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[1]~92_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((rdaddress_buf_1(16)) # 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\)))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (!rdaddress_buf_1(16) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\,
	combout => \Inst_frame_buf_1|q[1]~92_combout\);

-- Location: M9K_X64_Y3_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y13_N26
\Inst_frame_buf_1|q[1]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[1]~93_combout\ = (rdaddress_buf_1(16) & ((\Inst_frame_buf_1|q[1]~92_combout\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\))) # (!\Inst_frame_buf_1|q[1]~92_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\)))) # (!rdaddress_buf_1(16) & (((\Inst_frame_buf_1|q[1]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\,
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|q[1]~92_combout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\,
	combout => \Inst_frame_buf_1|q[1]~93_combout\);

-- Location: M9K_X78_Y2_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y14_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y14_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y13_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y13_N24
\Inst_frame_buf_1|q[1]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[1]~94_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (rdaddress_buf_1(16))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((rdaddress_buf_1(16) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)) # (!rdaddress_buf_1(16) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	combout => \Inst_frame_buf_1|q[1]~94_combout\);

-- Location: LCCOMB_X77_Y13_N28
\Inst_frame_buf_1|q[1]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[1]~95_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|q[1]~94_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\)) # (!\Inst_frame_buf_1|q[1]~94_combout\ & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_frame_buf_1|q[1]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\,
	datad => \Inst_frame_buf_1|q[1]~94_combout\,
	combout => \Inst_frame_buf_1|q[1]~95_combout\);

-- Location: LCCOMB_X77_Y13_N30
\Inst_frame_buf_1|q[1]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[1]~96_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_1|q[1]~93_combout\)) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|q[1]~95_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|q[1]~93_combout\,
	datad => \Inst_frame_buf_1|q[1]~95_combout\,
	combout => \Inst_frame_buf_1|q[1]~96_combout\);

-- Location: M9K_X78_Y4_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y13_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y1_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y13_N4
\Inst_frame_buf_1|q[1]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[1]~97_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((rdaddress_buf_1(16)) # 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\)))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (!rdaddress_buf_1(16) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\,
	combout => \Inst_frame_buf_1|q[1]~97_combout\);

-- Location: M9K_X104_Y3_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y13_N6
\Inst_frame_buf_1|q[1]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[1]~98_combout\ = (rdaddress_buf_1(16) & ((\Inst_frame_buf_1|q[1]~97_combout\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\))) # (!\Inst_frame_buf_1|q[1]~97_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\)))) # (!rdaddress_buf_1(16) & (((\Inst_frame_buf_1|q[1]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\,
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|q[1]~97_combout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\,
	combout => \Inst_frame_buf_1|q[1]~98_combout\);

-- Location: LCCOMB_X77_Y13_N12
\Inst_frame_buf_1|q[1]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[1]~99_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[1]~96_combout\ & ((\Inst_frame_buf_1|q[1]~98_combout\))) # (!\Inst_frame_buf_1|q[1]~96_combout\ & 
-- (\Inst_frame_buf_1|q[1]~91_combout\)))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_1|q[1]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|q[1]~91_combout\,
	datac => \Inst_frame_buf_1|q[1]~96_combout\,
	datad => \Inst_frame_buf_1|q[1]~98_combout\,
	combout => \Inst_frame_buf_1|q[1]~99_combout\);

-- Location: FF_X77_Y13_N13
\Inst_sdram_rw|dat_i_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_frame_buf_1|q[1]~99_combout\,
	ena => \Inst_sdram_rw|dat_i_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dat_i_r\(1));

-- Location: LCCOMB_X43_Y27_N28
\Inst_sdram_controller|dat_i_r[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_i_r[1]~feeder_combout\ = \Inst_sdram_rw|dat_i_r\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_sdram_rw|dat_i_r\(1),
	combout => \Inst_sdram_controller|dat_i_r[1]~feeder_combout\);

-- Location: FF_X43_Y27_N29
\Inst_sdram_controller|dat_i_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_i_r[1]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_i_r\(1));

-- Location: LCCOMB_X43_Y27_N30
\Inst_sdram_controller|dram_dq_r[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_dq_r[1]~19_combout\ = (\Inst_sdram_controller|dat_i_r\(1) & (!\reset_sdram_interface~q\ & !\Inst_sdram_controller|Equal18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|dat_i_r\(1),
	datac => \reset_sdram_interface~q\,
	datad => \Inst_sdram_controller|Equal18~3_combout\,
	combout => \Inst_sdram_controller|dram_dq_r[1]~19_combout\);

-- Location: FF_X43_Y27_N31
\Inst_sdram_controller|dram_dq_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_dq_r[1]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_dq_r\(1));

-- Location: IOIBUF_X96_Y0_N15
\ov7670_data[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(3),
	o => \ov7670_data[3]~input_o\);

-- Location: LCCOMB_X68_Y14_N12
\Inst_ov7670_capture|latched_d[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[3]~feeder_combout\ = \ov7670_data[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_data[3]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[3]~feeder_combout\);

-- Location: FF_X68_Y14_N13
\Inst_ov7670_capture|latched_d[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_d[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(3));

-- Location: LCCOMB_X69_Y14_N0
\Inst_ov7670_capture|d_latch[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[3]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|latched_d\(3),
	combout => \Inst_ov7670_capture|d_latch[3]~feeder_combout\);

-- Location: FF_X69_Y14_N1
\Inst_ov7670_capture|d_latch[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[3]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(3));

-- Location: M9K_X51_Y31_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y35_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y27_N14
\Inst_frame_buf_1|q[2]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[2]~100_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\,
	combout => \Inst_frame_buf_1|q[2]~100_combout\);

-- Location: M9K_X51_Y20_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y28_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y27_N0
\Inst_frame_buf_1|q[2]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[2]~101_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[2]~100_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\)) # (!\Inst_frame_buf_1|q[2]~100_combout\ & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|q[2]~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|q[2]~100_combout\,
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\,
	combout => \Inst_frame_buf_1|q[2]~101_combout\);

-- Location: M9K_X51_Y21_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y17_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y24_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y24_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y24_N28
\Inst_frame_buf_1|q[2]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[2]~107_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\)) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\,
	combout => \Inst_frame_buf_1|q[2]~107_combout\);

-- Location: LCCOMB_X52_Y24_N2
\Inst_frame_buf_1|q[2]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[2]~108_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[2]~107_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\)) # (!\Inst_frame_buf_1|q[2]~107_combout\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_1|q[2]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\,
	datad => \Inst_frame_buf_1|q[2]~107_combout\,
	combout => \Inst_frame_buf_1|q[2]~108_combout\);

-- Location: M9K_X64_Y26_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y29_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y35_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y27_N4
\Inst_frame_buf_1|q[2]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[2]~104_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\,
	combout => \Inst_frame_buf_1|q[2]~104_combout\);

-- Location: M9K_X64_Y16_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y27_N22
\Inst_frame_buf_1|q[2]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[2]~105_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|q[2]~104_combout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\))) # (!\Inst_frame_buf_1|q[2]~104_combout\ & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\)))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_1|q[2]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|q[2]~104_combout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\,
	combout => \Inst_frame_buf_1|q[2]~105_combout\);

-- Location: M9K_X64_Y27_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y25_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y25_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y28_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y27_N2
\Inst_frame_buf_1|q[2]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[2]~102_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\,
	combout => \Inst_frame_buf_1|q[2]~102_combout\);

-- Location: LCCOMB_X56_Y27_N28
\Inst_frame_buf_1|q[2]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[2]~103_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|q[2]~102_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\)) # (!\Inst_frame_buf_1|q[2]~102_combout\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_1|q[2]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\,
	datad => \Inst_frame_buf_1|q[2]~102_combout\,
	combout => \Inst_frame_buf_1|q[2]~103_combout\);

-- Location: LCCOMB_X56_Y27_N0
\Inst_frame_buf_1|q[2]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[2]~106_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (rdaddress_buf_1(16))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((rdaddress_buf_1(16) & ((\Inst_frame_buf_1|q[2]~103_combout\))) # (!rdaddress_buf_1(16) & (\Inst_frame_buf_1|q[2]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|q[2]~105_combout\,
	datad => \Inst_frame_buf_1|q[2]~103_combout\,
	combout => \Inst_frame_buf_1|q[2]~106_combout\);

-- Location: LCCOMB_X56_Y27_N14
\Inst_frame_buf_1|q[2]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[2]~109_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|q[2]~106_combout\ & ((\Inst_frame_buf_1|q[2]~108_combout\))) # (!\Inst_frame_buf_1|q[2]~106_combout\ & 
-- (\Inst_frame_buf_1|q[2]~101_combout\)))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_frame_buf_1|q[2]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buf_1|q[2]~101_combout\,
	datac => \Inst_frame_buf_1|q[2]~108_combout\,
	datad => \Inst_frame_buf_1|q[2]~106_combout\,
	combout => \Inst_frame_buf_1|q[2]~109_combout\);

-- Location: FF_X56_Y27_N15
\Inst_sdram_rw|dat_i_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_frame_buf_1|q[2]~109_combout\,
	ena => \Inst_sdram_rw|dat_i_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dat_i_r\(2));

-- Location: LCCOMB_X43_Y27_N10
\Inst_sdram_controller|dat_i_r[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_i_r[2]~feeder_combout\ = \Inst_sdram_rw|dat_i_r\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_sdram_rw|dat_i_r\(2),
	combout => \Inst_sdram_controller|dat_i_r[2]~feeder_combout\);

-- Location: FF_X43_Y27_N11
\Inst_sdram_controller|dat_i_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_i_r[2]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_i_r\(2));

-- Location: LCCOMB_X43_Y27_N4
\Inst_sdram_controller|dram_dq_r[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_dq_r[2]~20_combout\ = (\Inst_sdram_controller|dat_i_r\(2) & (!\reset_sdram_interface~q\ & !\Inst_sdram_controller|Equal18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|dat_i_r\(2),
	datac => \reset_sdram_interface~q\,
	datad => \Inst_sdram_controller|Equal18~3_combout\,
	combout => \Inst_sdram_controller|dram_dq_r[2]~20_combout\);

-- Location: FF_X43_Y27_N5
\Inst_sdram_controller|dram_dq_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_dq_r[2]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_dq_r\(2));

-- Location: IOIBUF_X102_Y0_N15
\ov7670_data[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(4),
	o => \ov7670_data[4]~input_o\);

-- Location: LCCOMB_X73_Y14_N26
\Inst_ov7670_capture|latched_d[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[4]~feeder_combout\ = \ov7670_data[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_data[4]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[4]~feeder_combout\);

-- Location: FF_X73_Y14_N27
\Inst_ov7670_capture|latched_d[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_d[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(4));

-- Location: LCCOMB_X69_Y14_N2
\Inst_ov7670_capture|d_latch[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[4]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|latched_d\(4),
	combout => \Inst_ov7670_capture|d_latch[4]~feeder_combout\);

-- Location: FF_X69_Y14_N3
\Inst_ov7670_capture|d_latch[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[4]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(4));

-- Location: M9K_X37_Y23_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y19_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y26_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y26_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y27_N20
\Inst_frame_buf_1|q[3]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[3]~117_combout\ = (rdaddress_buf_1(16) & (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\)))) # (!rdaddress_buf_1(16) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ & 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_1(16),
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\,
	combout => \Inst_frame_buf_1|q[3]~117_combout\);

-- Location: LCCOMB_X52_Y27_N22
\Inst_frame_buf_1|q[3]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[3]~118_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|q[3]~117_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\)) # (!\Inst_frame_buf_1|q[3]~117_combout\ & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_frame_buf_1|q[3]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\,
	datad => \Inst_frame_buf_1|q[3]~117_combout\,
	combout => \Inst_frame_buf_1|q[3]~118_combout\);

-- Location: M9K_X37_Y29_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y25_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y27_N18
\Inst_frame_buf_1|q[3]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[3]~110_combout\ = (rdaddress_buf_1(16) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\)))) # (!rdaddress_buf_1(16) & (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_1(16),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\,
	combout => \Inst_frame_buf_1|q[3]~110_combout\);

-- Location: M9K_X51_Y34_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y32_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y27_N4
\Inst_frame_buf_1|q[3]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[3]~111_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|q[3]~110_combout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\))) # (!\Inst_frame_buf_1|q[3]~110_combout\ & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\)))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|q[3]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buf_1|q[3]~110_combout\,
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\,
	combout => \Inst_frame_buf_1|q[3]~111_combout\);

-- Location: M9K_X51_Y30_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y33_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y29_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y23_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y27_N10
\Inst_frame_buf_1|q[3]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[3]~114_combout\ = (rdaddress_buf_1(16) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) # (!rdaddress_buf_1(16) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\)) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_1(16),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\,
	combout => \Inst_frame_buf_1|q[3]~114_combout\);

-- Location: LCCOMB_X52_Y27_N8
\Inst_frame_buf_1|q[3]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[3]~115_combout\ = (rdaddress_buf_1(16) & ((\Inst_frame_buf_1|q[3]~114_combout\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\)) # (!\Inst_frame_buf_1|q[3]~114_combout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\))))) # (!rdaddress_buf_1(16) & (((\Inst_frame_buf_1|q[3]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_1(16),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\,
	datad => \Inst_frame_buf_1|q[3]~114_combout\,
	combout => \Inst_frame_buf_1|q[3]~115_combout\);

-- Location: M9K_X51_Y22_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y28_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y30_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y27_N30
\Inst_frame_buf_1|q[3]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[3]~112_combout\ = (rdaddress_buf_1(16) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) # (!rdaddress_buf_1(16) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\)) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_1(16),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\,
	combout => \Inst_frame_buf_1|q[3]~112_combout\);

-- Location: M9K_X51_Y32_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y27_N28
\Inst_frame_buf_1|q[3]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[3]~113_combout\ = (rdaddress_buf_1(16) & ((\Inst_frame_buf_1|q[3]~112_combout\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\)) # (!\Inst_frame_buf_1|q[3]~112_combout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\))))) # (!rdaddress_buf_1(16) & (((\Inst_frame_buf_1|q[3]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_1(16),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\,
	datac => \Inst_frame_buf_1|q[3]~112_combout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\,
	combout => \Inst_frame_buf_1|q[3]~113_combout\);

-- Location: LCCOMB_X52_Y27_N6
\Inst_frame_buf_1|q[3]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[3]~116_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- ((\Inst_frame_buf_1|q[3]~113_combout\)))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_1|q[3]~115_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|q[3]~115_combout\,
	datad => \Inst_frame_buf_1|q[3]~113_combout\,
	combout => \Inst_frame_buf_1|q[3]~116_combout\);

-- Location: LCCOMB_X52_Y27_N24
\Inst_frame_buf_1|q[3]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[3]~119_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|q[3]~116_combout\ & (\Inst_frame_buf_1|q[3]~118_combout\)) # (!\Inst_frame_buf_1|q[3]~116_combout\ & 
-- ((\Inst_frame_buf_1|q[3]~111_combout\))))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_1|q[3]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|q[3]~118_combout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|q[3]~111_combout\,
	datad => \Inst_frame_buf_1|q[3]~116_combout\,
	combout => \Inst_frame_buf_1|q[3]~119_combout\);

-- Location: FF_X52_Y27_N25
\Inst_sdram_rw|dat_i_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_frame_buf_1|q[3]~119_combout\,
	ena => \Inst_sdram_rw|dat_i_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dat_i_r\(3));

-- Location: LCCOMB_X43_Y27_N12
\Inst_sdram_controller|dat_i_r[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_i_r[3]~feeder_combout\ = \Inst_sdram_rw|dat_i_r\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_sdram_rw|dat_i_r\(3),
	combout => \Inst_sdram_controller|dat_i_r[3]~feeder_combout\);

-- Location: FF_X43_Y27_N13
\Inst_sdram_controller|dat_i_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_i_r[3]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_i_r\(3));

-- Location: LCCOMB_X43_Y27_N2
\Inst_sdram_controller|dram_dq_r[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_dq_r[3]~21_combout\ = (\Inst_sdram_controller|dat_i_r\(3) & (!\reset_sdram_interface~q\ & !\Inst_sdram_controller|Equal18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|dat_i_r\(3),
	datac => \reset_sdram_interface~q\,
	datad => \Inst_sdram_controller|Equal18~3_combout\,
	combout => \Inst_sdram_controller|dram_dq_r[3]~21_combout\);

-- Location: FF_X43_Y27_N3
\Inst_sdram_controller|dram_dq_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_dq_r[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_dq_r\(3));

-- Location: IOIBUF_X60_Y0_N8
\ov7670_data[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(7),
	o => \ov7670_data[7]~input_o\);

-- Location: LCCOMB_X68_Y14_N8
\Inst_ov7670_capture|latched_d[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[7]~feeder_combout\ = \ov7670_data[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_data[7]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[7]~feeder_combout\);

-- Location: FF_X68_Y14_N9
\Inst_ov7670_capture|latched_d[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_d[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(7));

-- Location: LCCOMB_X69_Y14_N4
\Inst_ov7670_capture|d_latch[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[7]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|latched_d\(7),
	combout => \Inst_ov7670_capture|d_latch[7]~feeder_combout\);

-- Location: FF_X69_Y14_N5
\Inst_ov7670_capture|d_latch[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[7]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(7));

-- Location: M9K_X64_Y34_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y22_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y31_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y32_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X75_Y30_N0
\Inst_frame_buf_1|q[4]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[4]~42_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\)))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\,
	combout => \Inst_frame_buf_1|q[4]~42_combout\);

-- Location: LCCOMB_X75_Y30_N14
\Inst_frame_buf_1|q[4]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[4]~43_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|q[4]~42_combout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\))) # (!\Inst_frame_buf_1|q[4]~42_combout\ & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\)))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_1|q[4]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\,
	datad => \Inst_frame_buf_1|q[4]~42_combout\,
	combout => \Inst_frame_buf_1|q[4]~43_combout\);

-- Location: M9K_X78_Y29_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y31_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X75_Y30_N16
\Inst_frame_buf_1|q[4]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[4]~44_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\)) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\,
	combout => \Inst_frame_buf_1|q[4]~44_combout\);

-- Location: M9K_X78_Y33_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y33_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X75_Y30_N18
\Inst_frame_buf_1|q[4]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[4]~45_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[4]~44_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\)) # (!\Inst_frame_buf_1|q[4]~44_combout\ & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|q[4]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|q[4]~44_combout\,
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	combout => \Inst_frame_buf_1|q[4]~45_combout\);

-- Location: LCCOMB_X75_Y30_N4
\Inst_frame_buf_1|q[4]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[4]~46_combout\ = (rdaddress_buf_1(16) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) # (!rdaddress_buf_1(16) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|q[4]~43_combout\)) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|q[4]~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_1(16),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buf_1|q[4]~43_combout\,
	datad => \Inst_frame_buf_1|q[4]~45_combout\,
	combout => \Inst_frame_buf_1|q[4]~46_combout\);

-- Location: M9K_X104_Y30_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y25_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y24_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y31_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y30_N4
\Inst_frame_buf_1|q[4]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[4]~47_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\)) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\,
	combout => \Inst_frame_buf_1|q[4]~47_combout\);

-- Location: LCCOMB_X76_Y30_N20
\Inst_frame_buf_1|q[4]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[4]~48_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|q[4]~47_combout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\))) # (!\Inst_frame_buf_1|q[4]~47_combout\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\)))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_1|q[4]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\,
	datad => \Inst_frame_buf_1|q[4]~47_combout\,
	combout => \Inst_frame_buf_1|q[4]~48_combout\);

-- Location: M9K_X64_Y17_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y36_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y22_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y39_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X75_Y30_N20
\Inst_frame_buf_1|q[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[4]~40_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\)) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\,
	combout => \Inst_frame_buf_1|q[4]~40_combout\);

-- Location: LCCOMB_X75_Y30_N10
\Inst_frame_buf_1|q[4]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[4]~41_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[4]~40_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\)) # (!\Inst_frame_buf_1|q[4]~40_combout\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_1|q[4]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	datad => \Inst_frame_buf_1|q[4]~40_combout\,
	combout => \Inst_frame_buf_1|q[4]~41_combout\);

-- Location: LCCOMB_X75_Y30_N2
\Inst_frame_buf_1|q[4]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[4]~49_combout\ = (rdaddress_buf_1(16) & ((\Inst_frame_buf_1|q[4]~46_combout\ & (\Inst_frame_buf_1|q[4]~48_combout\)) # (!\Inst_frame_buf_1|q[4]~46_combout\ & ((\Inst_frame_buf_1|q[4]~41_combout\))))) # (!rdaddress_buf_1(16) & 
-- (\Inst_frame_buf_1|q[4]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_1(16),
	datab => \Inst_frame_buf_1|q[4]~46_combout\,
	datac => \Inst_frame_buf_1|q[4]~48_combout\,
	datad => \Inst_frame_buf_1|q[4]~41_combout\,
	combout => \Inst_frame_buf_1|q[4]~49_combout\);

-- Location: FF_X75_Y30_N3
\Inst_sdram_rw|dat_i_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_frame_buf_1|q[4]~49_combout\,
	ena => \Inst_sdram_rw|dat_i_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dat_i_r\(4));

-- Location: FF_X76_Y30_N23
\Inst_sdram_controller|dat_i_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_sdram_rw|dat_i_r\(4),
	sload => VCC,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_i_r\(4));

-- Location: LCCOMB_X43_Y27_N20
\Inst_sdram_controller|dram_dq_r[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_dq_r[4]~22_combout\ = (!\reset_sdram_interface~q\ & (!\Inst_sdram_controller|Equal18~3_combout\ & \Inst_sdram_controller|dat_i_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sdram_interface~q\,
	datab => \Inst_sdram_controller|Equal18~3_combout\,
	datad => \Inst_sdram_controller|dat_i_r\(4),
	combout => \Inst_sdram_controller|dram_dq_r[4]~22_combout\);

-- Location: FF_X43_Y27_N21
\Inst_sdram_controller|dram_dq_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_dq_r[4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_dq_r\(4));

-- Location: IOIBUF_X109_Y0_N8
\ov7670_data[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(0),
	o => \ov7670_data[0]~input_o\);

-- Location: LCCOMB_X73_Y14_N4
\Inst_ov7670_capture|latched_d[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[0]~feeder_combout\ = \ov7670_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_data[0]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[0]~feeder_combout\);

-- Location: FF_X73_Y14_N5
\Inst_ov7670_capture|latched_d[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_d[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(0));

-- Location: LCCOMB_X69_Y14_N22
\Inst_ov7670_capture|d_latch[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[0]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|latched_d\(0),
	combout => \Inst_ov7670_capture|d_latch[0]~feeder_combout\);

-- Location: FF_X69_Y14_N23
\Inst_ov7670_capture|d_latch[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[0]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(0));

-- Location: FF_X69_Y14_N27
\Inst_ov7670_capture|d_latch[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	asdata => \Inst_ov7670_capture|d_latch\(0),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(8));

-- Location: M9K_X37_Y21_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y10_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y20_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y18_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y16_N10
\Inst_frame_buf_1|q[5]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[5]~57_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((rdaddress_buf_1(16)) # 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\)))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (!rdaddress_buf_1(16) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\,
	combout => \Inst_frame_buf_1|q[5]~57_combout\);

-- Location: LCCOMB_X43_Y16_N0
\Inst_frame_buf_1|q[5]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[5]~58_combout\ = (rdaddress_buf_1(16) & ((\Inst_frame_buf_1|q[5]~57_combout\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\))) # (!\Inst_frame_buf_1|q[5]~57_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\)))) # (!rdaddress_buf_1(16) & (((\Inst_frame_buf_1|q[5]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\,
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\,
	datad => \Inst_frame_buf_1|q[5]~57_combout\,
	combout => \Inst_frame_buf_1|q[5]~58_combout\);

-- Location: M9K_X37_Y22_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y17_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y16_N8
\Inst_frame_buf_1|q[5]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[5]~50_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (rdaddress_buf_1(16))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((rdaddress_buf_1(16) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)) # (!rdaddress_buf_1(16) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\,
	combout => \Inst_frame_buf_1|q[5]~50_combout\);

-- Location: M9K_X15_Y17_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y3_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y16_N26
\Inst_frame_buf_1|q[5]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[5]~51_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|q[5]~50_combout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\))) # (!\Inst_frame_buf_1|q[5]~50_combout\ & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\)))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|q[5]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buf_1|q[5]~50_combout\,
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\,
	combout => \Inst_frame_buf_1|q[5]~51_combout\);

-- Location: M9K_X37_Y15_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y2_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y14_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y16_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y16_N16
\Inst_frame_buf_1|q[5]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[5]~54_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (rdaddress_buf_1(16))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((rdaddress_buf_1(16) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\))) # (!rdaddress_buf_1(16) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\,
	combout => \Inst_frame_buf_1|q[5]~54_combout\);

-- Location: LCCOMB_X43_Y16_N30
\Inst_frame_buf_1|q[5]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[5]~55_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|q[5]~54_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\)) # (!\Inst_frame_buf_1|q[5]~54_combout\ & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_frame_buf_1|q[5]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\,
	datad => \Inst_frame_buf_1|q[5]~54_combout\,
	combout => \Inst_frame_buf_1|q[5]~55_combout\);

-- Location: M9K_X37_Y19_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y5_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y18_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y15_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y16_N12
\Inst_frame_buf_1|q[5]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[5]~52_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((rdaddress_buf_1(16)) # 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\)))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (!rdaddress_buf_1(16) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\,
	combout => \Inst_frame_buf_1|q[5]~52_combout\);

-- Location: LCCOMB_X43_Y16_N2
\Inst_frame_buf_1|q[5]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[5]~53_combout\ = (rdaddress_buf_1(16) & ((\Inst_frame_buf_1|q[5]~52_combout\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\))) # (!\Inst_frame_buf_1|q[5]~52_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\)))) # (!rdaddress_buf_1(16) & (((\Inst_frame_buf_1|q[5]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\,
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\,
	datad => \Inst_frame_buf_1|q[5]~52_combout\,
	combout => \Inst_frame_buf_1|q[5]~53_combout\);

-- Location: LCCOMB_X43_Y16_N28
\Inst_frame_buf_1|q[5]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[5]~56_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|q[5]~53_combout\))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_1|q[5]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|q[5]~55_combout\,
	datad => \Inst_frame_buf_1|q[5]~53_combout\,
	combout => \Inst_frame_buf_1|q[5]~56_combout\);

-- Location: LCCOMB_X43_Y16_N6
\Inst_frame_buf_1|q[5]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[5]~59_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[5]~56_combout\ & (\Inst_frame_buf_1|q[5]~58_combout\)) # (!\Inst_frame_buf_1|q[5]~56_combout\ & 
-- ((\Inst_frame_buf_1|q[5]~51_combout\))))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_1|q[5]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|q[5]~58_combout\,
	datac => \Inst_frame_buf_1|q[5]~51_combout\,
	datad => \Inst_frame_buf_1|q[5]~56_combout\,
	combout => \Inst_frame_buf_1|q[5]~59_combout\);

-- Location: FF_X43_Y16_N7
\Inst_sdram_rw|dat_i_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_frame_buf_1|q[5]~59_combout\,
	ena => \Inst_sdram_rw|dat_i_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dat_i_r\(5));

-- Location: LCCOMB_X43_Y12_N0
\Inst_sdram_controller|dat_i_r[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_i_r[5]~feeder_combout\ = \Inst_sdram_rw|dat_i_r\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_sdram_rw|dat_i_r\(5),
	combout => \Inst_sdram_controller|dat_i_r[5]~feeder_combout\);

-- Location: FF_X43_Y12_N1
\Inst_sdram_controller|dat_i_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_i_r[5]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_i_r\(5));

-- Location: LCCOMB_X43_Y27_N14
\Inst_sdram_controller|dram_dq_r[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_dq_r[5]~23_combout\ = (\Inst_sdram_controller|dat_i_r\(5) & (!\reset_sdram_interface~q\ & !\Inst_sdram_controller|Equal18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|dat_i_r\(5),
	datac => \reset_sdram_interface~q\,
	datad => \Inst_sdram_controller|Equal18~3_combout\,
	combout => \Inst_sdram_controller|dram_dq_r[5]~23_combout\);

-- Location: FF_X43_Y27_N15
\Inst_sdram_controller|dram_dq_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_dq_r[5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_dq_r\(5));

-- Location: LCCOMB_X69_Y14_N8
\Inst_ov7670_capture|d_latch[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[9]~feeder_combout\ = \Inst_ov7670_capture|d_latch\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|d_latch\(1),
	combout => \Inst_ov7670_capture|d_latch[9]~feeder_combout\);

-- Location: FF_X69_Y14_N9
\Inst_ov7670_capture|d_latch[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[9]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(9));

-- Location: M9K_X104_Y18_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y5_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y7_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y2_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y15_N2
\Inst_frame_buf_1|q[6]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[6]~67_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\) # 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ & !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \Inst_frame_buf_1|q[6]~67_combout\);

-- Location: LCCOMB_X77_Y15_N4
\Inst_frame_buf_1|q[6]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[6]~68_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[6]~67_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\)) # (!\Inst_frame_buf_1|q[6]~67_combout\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_1|q[6]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\,
	datad => \Inst_frame_buf_1|q[6]~67_combout\,
	combout => \Inst_frame_buf_1|q[6]~68_combout\);

-- Location: M9K_X104_Y14_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y9_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y3_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y4_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y15_N12
\Inst_frame_buf_1|q[6]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[6]~60_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\)))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ & (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\,
	combout => \Inst_frame_buf_1|q[6]~60_combout\);

-- Location: LCCOMB_X77_Y15_N26
\Inst_frame_buf_1|q[6]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[6]~61_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[6]~60_combout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\))) # (!\Inst_frame_buf_1|q[6]~60_combout\ & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\)))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_1|q[6]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\,
	datad => \Inst_frame_buf_1|q[6]~60_combout\,
	combout => \Inst_frame_buf_1|q[6]~61_combout\);

-- Location: M9K_X78_Y18_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y4_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y16_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y7_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y15_N28
\Inst_frame_buf_1|q[6]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[6]~64_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\,
	combout => \Inst_frame_buf_1|q[6]~64_combout\);

-- Location: LCCOMB_X77_Y15_N30
\Inst_frame_buf_1|q[6]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[6]~65_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|q[6]~64_combout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\))) # (!\Inst_frame_buf_1|q[6]~64_combout\ & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\)))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_1|q[6]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\,
	datad => \Inst_frame_buf_1|q[6]~64_combout\,
	combout => \Inst_frame_buf_1|q[6]~65_combout\);

-- Location: M9K_X78_Y1_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y12_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y15_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y7_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y15_N0
\Inst_frame_buf_1|q[6]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[6]~62_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\,
	combout => \Inst_frame_buf_1|q[6]~62_combout\);

-- Location: LCCOMB_X77_Y15_N6
\Inst_frame_buf_1|q[6]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[6]~63_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|q[6]~62_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\)) # (!\Inst_frame_buf_1|q[6]~62_combout\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_1|q[6]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\,
	datad => \Inst_frame_buf_1|q[6]~62_combout\,
	combout => \Inst_frame_buf_1|q[6]~63_combout\);

-- Location: LCCOMB_X77_Y15_N16
\Inst_frame_buf_1|q[6]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[6]~66_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (rdaddress_buf_1(16))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((rdaddress_buf_1(16) & ((\Inst_frame_buf_1|q[6]~63_combout\))) # (!rdaddress_buf_1(16) & (\Inst_frame_buf_1|q[6]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|q[6]~65_combout\,
	datad => \Inst_frame_buf_1|q[6]~63_combout\,
	combout => \Inst_frame_buf_1|q[6]~66_combout\);

-- Location: LCCOMB_X77_Y15_N10
\Inst_frame_buf_1|q[6]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[6]~69_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|q[6]~66_combout\ & (\Inst_frame_buf_1|q[6]~68_combout\)) # (!\Inst_frame_buf_1|q[6]~66_combout\ & 
-- ((\Inst_frame_buf_1|q[6]~61_combout\))))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_frame_buf_1|q[6]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buf_1|q[6]~68_combout\,
	datac => \Inst_frame_buf_1|q[6]~61_combout\,
	datad => \Inst_frame_buf_1|q[6]~66_combout\,
	combout => \Inst_frame_buf_1|q[6]~69_combout\);

-- Location: FF_X77_Y15_N11
\Inst_sdram_rw|dat_i_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_frame_buf_1|q[6]~69_combout\,
	ena => \Inst_sdram_rw|dat_i_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dat_i_r\(6));

-- Location: LCCOMB_X42_Y31_N4
\Inst_sdram_controller|dat_i_r[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_i_r[6]~feeder_combout\ = \Inst_sdram_rw|dat_i_r\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_sdram_rw|dat_i_r\(6),
	combout => \Inst_sdram_controller|dat_i_r[6]~feeder_combout\);

-- Location: FF_X42_Y31_N5
\Inst_sdram_controller|dat_i_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_i_r[6]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_i_r\(6));

-- Location: LCCOMB_X43_Y27_N0
\Inst_sdram_controller|dram_dq_r[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_dq_r[6]~24_combout\ = (\Inst_sdram_controller|dat_i_r\(6) & (!\reset_sdram_interface~q\ & !\Inst_sdram_controller|Equal18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|dat_i_r\(6),
	datac => \reset_sdram_interface~q\,
	datad => \Inst_sdram_controller|Equal18~3_combout\,
	combout => \Inst_sdram_controller|dram_dq_r[6]~24_combout\);

-- Location: FF_X43_Y27_N1
\Inst_sdram_controller|dram_dq_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_dq_r[6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_dq_r\(6));

-- Location: FF_X69_Y14_N7
\Inst_ov7670_capture|d_latch[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	asdata => \Inst_ov7670_capture|d_latch\(2),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(10));

-- Location: M9K_X78_Y10_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y16_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y10_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y12_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y13_N16
\Inst_frame_buf_1|q[7]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[7]~70_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (rdaddress_buf_1(16))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((rdaddress_buf_1(16) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\)) # (!rdaddress_buf_1(16) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\,
	combout => \Inst_frame_buf_1|q[7]~70_combout\);

-- Location: LCCOMB_X77_Y13_N22
\Inst_frame_buf_1|q[7]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[7]~71_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|q[7]~70_combout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\))) # (!\Inst_frame_buf_1|q[7]~70_combout\ & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\)))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_frame_buf_1|q[7]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\,
	datad => \Inst_frame_buf_1|q[7]~70_combout\,
	combout => \Inst_frame_buf_1|q[7]~71_combout\);

-- Location: M9K_X64_Y8_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y8_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y19_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y11_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y15_N24
\Inst_frame_buf_1|q[7]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[7]~72_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((rdaddress_buf_1(16)) # 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\)))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (!rdaddress_buf_1(16) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\,
	combout => \Inst_frame_buf_1|q[7]~72_combout\);

-- Location: LCCOMB_X77_Y15_N14
\Inst_frame_buf_1|q[7]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[7]~73_combout\ = (rdaddress_buf_1(16) & ((\Inst_frame_buf_1|q[7]~72_combout\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\))) # (!\Inst_frame_buf_1|q[7]~72_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\)))) # (!rdaddress_buf_1(16) & (((\Inst_frame_buf_1|q[7]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\,
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\,
	datad => \Inst_frame_buf_1|q[7]~72_combout\,
	combout => \Inst_frame_buf_1|q[7]~73_combout\);

-- Location: M9K_X64_Y18_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y15_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y19_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y15_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y15_N20
\Inst_frame_buf_1|q[7]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[7]~74_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((rdaddress_buf_1(16)) # 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\)))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (!rdaddress_buf_1(16) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\,
	combout => \Inst_frame_buf_1|q[7]~74_combout\);

-- Location: LCCOMB_X77_Y15_N18
\Inst_frame_buf_1|q[7]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[7]~75_combout\ = (rdaddress_buf_1(16) & ((\Inst_frame_buf_1|q[7]~74_combout\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\))) # (!\Inst_frame_buf_1|q[7]~74_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\)))) # (!rdaddress_buf_1(16) & (((\Inst_frame_buf_1|q[7]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_1(16),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\,
	datad => \Inst_frame_buf_1|q[7]~74_combout\,
	combout => \Inst_frame_buf_1|q[7]~75_combout\);

-- Location: LCCOMB_X77_Y15_N8
\Inst_frame_buf_1|q[7]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[7]~76_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|q[7]~73_combout\)) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[7]~75_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_1|q[7]~73_combout\,
	datad => \Inst_frame_buf_1|q[7]~75_combout\,
	combout => \Inst_frame_buf_1|q[7]~76_combout\);

-- Location: M9K_X64_Y5_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y20_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y6_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y11_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y13_N24
\Inst_frame_buf_1|q[7]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[7]~77_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (rdaddress_buf_1(16))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((rdaddress_buf_1(16) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\)) # (!rdaddress_buf_1(16) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\,
	combout => \Inst_frame_buf_1|q[7]~77_combout\);

-- Location: LCCOMB_X77_Y13_N2
\Inst_frame_buf_1|q[7]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[7]~78_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|q[7]~77_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\)) # (!\Inst_frame_buf_1|q[7]~77_combout\ & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_frame_buf_1|q[7]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\,
	datad => \Inst_frame_buf_1|q[7]~77_combout\,
	combout => \Inst_frame_buf_1|q[7]~78_combout\);

-- Location: LCCOMB_X77_Y15_N22
\Inst_frame_buf_1|q[7]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[7]~79_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|q[7]~76_combout\ & ((\Inst_frame_buf_1|q[7]~78_combout\))) # (!\Inst_frame_buf_1|q[7]~76_combout\ & 
-- (\Inst_frame_buf_1|q[7]~71_combout\)))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_1|q[7]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_1|q[7]~71_combout\,
	datac => \Inst_frame_buf_1|q[7]~76_combout\,
	datad => \Inst_frame_buf_1|q[7]~78_combout\,
	combout => \Inst_frame_buf_1|q[7]~79_combout\);

-- Location: FF_X77_Y15_N23
\Inst_sdram_rw|dat_i_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_frame_buf_1|q[7]~79_combout\,
	ena => \Inst_sdram_rw|dat_i_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dat_i_r\(7));

-- Location: LCCOMB_X72_Y19_N4
\Inst_sdram_controller|dat_i_r[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_i_r[7]~feeder_combout\ = \Inst_sdram_rw|dat_i_r\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_sdram_rw|dat_i_r\(7),
	combout => \Inst_sdram_controller|dat_i_r[7]~feeder_combout\);

-- Location: FF_X72_Y19_N5
\Inst_sdram_controller|dat_i_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_i_r[7]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_i_r\(7));

-- Location: LCCOMB_X43_Y27_N6
\Inst_sdram_controller|dram_dq_r[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_dq_r[7]~25_combout\ = (\Inst_sdram_controller|dat_i_r\(7) & (!\reset_sdram_interface~q\ & !\Inst_sdram_controller|Equal18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|dat_i_r\(7),
	datac => \reset_sdram_interface~q\,
	datad => \Inst_sdram_controller|Equal18~3_combout\,
	combout => \Inst_sdram_controller|dram_dq_r[7]~25_combout\);

-- Location: FF_X43_Y27_N7
\Inst_sdram_controller|dram_dq_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_dq_r[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_dq_r\(7));

-- Location: LCCOMB_X69_Y14_N12
\Inst_ov7670_capture|d_latch[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[12]~feeder_combout\ = \Inst_ov7670_capture|d_latch\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|d_latch\(4),
	combout => \Inst_ov7670_capture|d_latch[12]~feeder_combout\);

-- Location: FF_X69_Y14_N13
\Inst_ov7670_capture|d_latch[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[12]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(12));

-- Location: M9K_X78_Y35_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y27_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y38_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y26_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y30_N12
\Inst_frame_buf_1|q[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[8]~0_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\)))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\,
	combout => \Inst_frame_buf_1|q[8]~0_combout\);

-- Location: LCCOMB_X77_Y30_N26
\Inst_frame_buf_1|q[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[8]~1_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[8]~0_combout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\))) # (!\Inst_frame_buf_1|q[8]~0_combout\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\)))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_1|q[8]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\,
	datad => \Inst_frame_buf_1|q[8]~0_combout\,
	combout => \Inst_frame_buf_1|q[8]~1_combout\);

-- Location: M9K_X104_Y38_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y27_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y10_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X75_Y30_N26
\Inst_frame_buf_1|q[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[8]~7_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\)))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\,
	combout => \Inst_frame_buf_1|q[8]~7_combout\);

-- Location: M9K_X104_Y8_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X75_Y30_N8
\Inst_frame_buf_1|q[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[8]~8_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|q[8]~7_combout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\))) # (!\Inst_frame_buf_1|q[8]~7_combout\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\)))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_1|q[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|q[8]~7_combout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\,
	combout => \Inst_frame_buf_1|q[8]~8_combout\);

-- Location: M9K_X78_Y30_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y32_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X75_Y30_N12
\Inst_frame_buf_1|q[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[8]~2_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\)))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\,
	combout => \Inst_frame_buf_1|q[8]~2_combout\);

-- Location: M9K_X78_Y26_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y34_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X75_Y30_N22
\Inst_frame_buf_1|q[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[8]~3_combout\ = (\Inst_frame_buf_1|q[8]~2_combout\ & (((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\)) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # (!\Inst_frame_buf_1|q[8]~2_combout\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|q[8]~2_combout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\,
	combout => \Inst_frame_buf_1|q[8]~3_combout\);

-- Location: M9K_X78_Y28_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y21_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X75_Y30_N24
\Inst_frame_buf_1|q[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[8]~4_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\,
	combout => \Inst_frame_buf_1|q[8]~4_combout\);

-- Location: M9K_X78_Y36_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y1_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X75_Y30_N6
\Inst_frame_buf_1|q[8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[8]~5_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[8]~4_combout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\))) # (!\Inst_frame_buf_1|q[8]~4_combout\ & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\)))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|q[8]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|q[8]~4_combout\,
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\,
	combout => \Inst_frame_buf_1|q[8]~5_combout\);

-- Location: LCCOMB_X75_Y30_N28
\Inst_frame_buf_1|q[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[8]~6_combout\ = (rdaddress_buf_1(16) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) # (!rdaddress_buf_1(16) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|q[8]~3_combout\)) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|q[8]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_1(16),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buf_1|q[8]~3_combout\,
	datad => \Inst_frame_buf_1|q[8]~5_combout\,
	combout => \Inst_frame_buf_1|q[8]~6_combout\);

-- Location: LCCOMB_X75_Y30_N30
\Inst_frame_buf_1|q[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[8]~9_combout\ = (rdaddress_buf_1(16) & ((\Inst_frame_buf_1|q[8]~6_combout\ & ((\Inst_frame_buf_1|q[8]~8_combout\))) # (!\Inst_frame_buf_1|q[8]~6_combout\ & (\Inst_frame_buf_1|q[8]~1_combout\)))) # (!rdaddress_buf_1(16) & 
-- (((\Inst_frame_buf_1|q[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|q[8]~1_combout\,
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|q[8]~8_combout\,
	datad => \Inst_frame_buf_1|q[8]~6_combout\,
	combout => \Inst_frame_buf_1|q[8]~9_combout\);

-- Location: FF_X75_Y30_N31
\Inst_sdram_rw|dat_i_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_frame_buf_1|q[8]~9_combout\,
	ena => \Inst_sdram_rw|dat_i_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dat_i_r\(8));

-- Location: LCCOMB_X42_Y31_N18
\Inst_sdram_controller|dat_i_r[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_i_r[8]~feeder_combout\ = \Inst_sdram_rw|dat_i_r\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_sdram_rw|dat_i_r\(8),
	combout => \Inst_sdram_controller|dat_i_r[8]~feeder_combout\);

-- Location: FF_X42_Y31_N19
\Inst_sdram_controller|dat_i_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_i_r[8]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_i_r\(8));

-- Location: LCCOMB_X43_Y27_N24
\Inst_sdram_controller|dram_dq_r[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_dq_r[8]~26_combout\ = (\Inst_sdram_controller|dat_i_r\(8) & (!\reset_sdram_interface~q\ & !\Inst_sdram_controller|Equal18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|dat_i_r\(8),
	datac => \reset_sdram_interface~q\,
	datad => \Inst_sdram_controller|Equal18~3_combout\,
	combout => \Inst_sdram_controller|dram_dq_r[8]~26_combout\);

-- Location: FF_X43_Y27_N25
\Inst_sdram_controller|dram_dq_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_dq_r[8]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_dq_r\(8));

-- Location: IOIBUF_X65_Y0_N22
\ov7670_data[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(5),
	o => \ov7670_data[5]~input_o\);

-- Location: FF_X68_Y14_N11
\Inst_ov7670_capture|latched_d[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	asdata => \ov7670_data[5]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(5));

-- Location: LCCOMB_X69_Y14_N18
\Inst_ov7670_capture|d_latch[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[5]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|latched_d\(5),
	combout => \Inst_ov7670_capture|d_latch[5]~feeder_combout\);

-- Location: FF_X69_Y14_N19
\Inst_ov7670_capture|d_latch[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[5]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(5));

-- Location: LCCOMB_X69_Y14_N10
\Inst_ov7670_capture|d_latch[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[13]~feeder_combout\ = \Inst_ov7670_capture|d_latch\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|d_latch\(5),
	combout => \Inst_ov7670_capture|d_latch[13]~feeder_combout\);

-- Location: FF_X69_Y14_N11
\Inst_ov7670_capture|d_latch[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[13]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(13));

-- Location: M9K_X37_Y1_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y13_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y11_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y4_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y12_N16
\Inst_frame_buf_1|q[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[9]~17_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((rdaddress_buf_1(16)) # 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\)))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (!rdaddress_buf_1(16) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\,
	combout => \Inst_frame_buf_1|q[9]~17_combout\);

-- Location: LCCOMB_X43_Y12_N10
\Inst_frame_buf_1|q[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[9]~18_combout\ = (rdaddress_buf_1(16) & ((\Inst_frame_buf_1|q[9]~17_combout\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\))) # (!\Inst_frame_buf_1|q[9]~17_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\)))) # (!rdaddress_buf_1(16) & (((\Inst_frame_buf_1|q[9]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\,
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\,
	datad => \Inst_frame_buf_1|q[9]~17_combout\,
	combout => \Inst_frame_buf_1|q[9]~18_combout\);

-- Location: M9K_X51_Y12_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y12_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y12_N4
\Inst_frame_buf_1|q[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[9]~10_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (rdaddress_buf_1(16))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((rdaddress_buf_1(16) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\)) # (!rdaddress_buf_1(16) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\,
	combout => \Inst_frame_buf_1|q[9]~10_combout\);

-- Location: M9K_X51_Y1_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y6_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y12_N30
\Inst_frame_buf_1|q[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[9]~11_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|q[9]~10_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\)) # (!\Inst_frame_buf_1|q[9]~10_combout\ & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|q[9]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buf_1|q[9]~10_combout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\,
	combout => \Inst_frame_buf_1|q[9]~11_combout\);

-- Location: M9K_X51_Y13_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y2_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y16_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y15_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y16_N20
\Inst_frame_buf_1|q[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[9]~14_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (rdaddress_buf_1(16))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((rdaddress_buf_1(16) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\))) # (!rdaddress_buf_1(16) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\,
	combout => \Inst_frame_buf_1|q[9]~14_combout\);

-- Location: LCCOMB_X43_Y16_N14
\Inst_frame_buf_1|q[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[9]~15_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|q[9]~14_combout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\))) # (!\Inst_frame_buf_1|q[9]~14_combout\ & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\)))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_frame_buf_1|q[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\,
	datad => \Inst_frame_buf_1|q[9]~14_combout\,
	combout => \Inst_frame_buf_1|q[9]~15_combout\);

-- Location: M9K_X37_Y14_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y16_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y5_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y16_N4
\Inst_frame_buf_1|q[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[9]~12_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((rdaddress_buf_1(16)) # 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\)))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (!rdaddress_buf_1(16) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\,
	combout => \Inst_frame_buf_1|q[9]~12_combout\);

-- Location: M9K_X37_Y3_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y16_N18
\Inst_frame_buf_1|q[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[9]~13_combout\ = (rdaddress_buf_1(16) & ((\Inst_frame_buf_1|q[9]~12_combout\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\))) # (!\Inst_frame_buf_1|q[9]~12_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\)))) # (!rdaddress_buf_1(16) & (((\Inst_frame_buf_1|q[9]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\,
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|q[9]~12_combout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\,
	combout => \Inst_frame_buf_1|q[9]~13_combout\);

-- Location: LCCOMB_X43_Y16_N24
\Inst_frame_buf_1|q[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[9]~16_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|q[9]~13_combout\))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_1|q[9]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|q[9]~15_combout\,
	datad => \Inst_frame_buf_1|q[9]~13_combout\,
	combout => \Inst_frame_buf_1|q[9]~16_combout\);

-- Location: LCCOMB_X43_Y16_N22
\Inst_frame_buf_1|q[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[9]~19_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[9]~16_combout\ & (\Inst_frame_buf_1|q[9]~18_combout\)) # (!\Inst_frame_buf_1|q[9]~16_combout\ & 
-- ((\Inst_frame_buf_1|q[9]~11_combout\))))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_1|q[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|q[9]~18_combout\,
	datac => \Inst_frame_buf_1|q[9]~11_combout\,
	datad => \Inst_frame_buf_1|q[9]~16_combout\,
	combout => \Inst_frame_buf_1|q[9]~19_combout\);

-- Location: FF_X43_Y16_N23
\Inst_sdram_rw|dat_i_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_frame_buf_1|q[9]~19_combout\,
	ena => \Inst_sdram_rw|dat_i_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dat_i_r\(9));

-- Location: LCCOMB_X43_Y27_N18
\Inst_sdram_controller|dat_i_r[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_i_r[9]~feeder_combout\ = \Inst_sdram_rw|dat_i_r\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_sdram_rw|dat_i_r\(9),
	combout => \Inst_sdram_controller|dat_i_r[9]~feeder_combout\);

-- Location: FF_X43_Y27_N19
\Inst_sdram_controller|dat_i_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_i_r[9]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_i_r\(9));

-- Location: LCCOMB_X43_Y27_N26
\Inst_sdram_controller|dram_dq_r[9]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_dq_r[9]~27_combout\ = (\Inst_sdram_controller|dat_i_r\(9) & (!\reset_sdram_interface~q\ & !\Inst_sdram_controller|Equal18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|dat_i_r\(9),
	datac => \reset_sdram_interface~q\,
	datad => \Inst_sdram_controller|Equal18~3_combout\,
	combout => \Inst_sdram_controller|dram_dq_r[9]~27_combout\);

-- Location: FF_X43_Y27_N27
\Inst_sdram_controller|dram_dq_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_dq_r[9]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_dq_r\(9));

-- Location: IOIBUF_X60_Y0_N15
\ov7670_data[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(6),
	o => \ov7670_data[6]~input_o\);

-- Location: LCCOMB_X68_Y14_N24
\Inst_ov7670_capture|latched_d[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[6]~feeder_combout\ = \ov7670_data[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_data[6]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[6]~feeder_combout\);

-- Location: FF_X68_Y14_N25
\Inst_ov7670_capture|latched_d[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_d[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(6));

-- Location: LCCOMB_X69_Y14_N16
\Inst_ov7670_capture|d_latch[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[6]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|latched_d\(6),
	combout => \Inst_ov7670_capture|d_latch[6]~feeder_combout\);

-- Location: FF_X69_Y14_N17
\Inst_ov7670_capture|d_latch[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[6]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(6));

-- Location: LCCOMB_X69_Y14_N24
\Inst_ov7670_capture|d_latch[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[14]~feeder_combout\ = \Inst_ov7670_capture|d_latch\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|d_latch\(6),
	combout => \Inst_ov7670_capture|d_latch[14]~feeder_combout\);

-- Location: FF_X69_Y14_N25
\Inst_ov7670_capture|d_latch[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[14]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(14));

-- Location: M9K_X78_Y25_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y37_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y24_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y30_N26
\Inst_frame_buf_1|q[10]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[10]~27_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\)) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\,
	combout => \Inst_frame_buf_1|q[10]~27_combout\);

-- Location: M9K_X104_Y21_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y30_N4
\Inst_frame_buf_1|q[10]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[10]~28_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[10]~27_combout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\))) # (!\Inst_frame_buf_1|q[10]~27_combout\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\)))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_1|q[10]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\,
	datac => \Inst_frame_buf_1|q[10]~27_combout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\,
	combout => \Inst_frame_buf_1|q[10]~28_combout\);

-- Location: M9K_X78_Y22_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y29_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y35_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y30_N8
\Inst_frame_buf_1|q[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[10]~20_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\,
	combout => \Inst_frame_buf_1|q[10]~20_combout\);

-- Location: M9K_X104_Y6_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y30_N30
\Inst_frame_buf_1|q[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[10]~21_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[10]~20_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\)) # (!\Inst_frame_buf_1|q[10]~20_combout\ & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_1|q[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\,
	datac => \Inst_frame_buf_1|q[10]~20_combout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\,
	combout => \Inst_frame_buf_1|q[10]~21_combout\);

-- Location: M9K_X78_Y23_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y37_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y34_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y30_N8
\Inst_frame_buf_1|q[10]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[10]~22_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\,
	combout => \Inst_frame_buf_1|q[10]~22_combout\);

-- Location: M9K_X104_Y23_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y30_N14
\Inst_frame_buf_1|q[10]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[10]~23_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|q[10]~22_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\)) # (!\Inst_frame_buf_1|q[10]~22_combout\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_1|q[10]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\,
	datac => \Inst_frame_buf_1|q[10]~22_combout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\,
	combout => \Inst_frame_buf_1|q[10]~23_combout\);

-- Location: M9K_X78_Y20_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y28_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y30_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y36_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y30_N28
\Inst_frame_buf_1|q[10]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[10]~24_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\,
	combout => \Inst_frame_buf_1|q[10]~24_combout\);

-- Location: LCCOMB_X76_Y30_N2
\Inst_frame_buf_1|q[10]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[10]~25_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|q[10]~24_combout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\))) # (!\Inst_frame_buf_1|q[10]~24_combout\ & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\)))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_1|q[10]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\,
	datad => \Inst_frame_buf_1|q[10]~24_combout\,
	combout => \Inst_frame_buf_1|q[10]~25_combout\);

-- Location: LCCOMB_X76_Y30_N24
\Inst_frame_buf_1|q[10]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[10]~26_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (rdaddress_buf_1(16))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((rdaddress_buf_1(16) & (\Inst_frame_buf_1|q[10]~23_combout\)) # (!rdaddress_buf_1(16) & ((\Inst_frame_buf_1|q[10]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|q[10]~23_combout\,
	datad => \Inst_frame_buf_1|q[10]~25_combout\,
	combout => \Inst_frame_buf_1|q[10]~26_combout\);

-- Location: LCCOMB_X76_Y30_N6
\Inst_frame_buf_1|q[10]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[10]~29_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|q[10]~26_combout\ & (\Inst_frame_buf_1|q[10]~28_combout\)) # (!\Inst_frame_buf_1|q[10]~26_combout\ & 
-- ((\Inst_frame_buf_1|q[10]~21_combout\))))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_frame_buf_1|q[10]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buf_1|q[10]~28_combout\,
	datac => \Inst_frame_buf_1|q[10]~21_combout\,
	datad => \Inst_frame_buf_1|q[10]~26_combout\,
	combout => \Inst_frame_buf_1|q[10]~29_combout\);

-- Location: FF_X76_Y30_N7
\Inst_sdram_rw|dat_i_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_frame_buf_1|q[10]~29_combout\,
	ena => \Inst_sdram_rw|dat_i_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dat_i_r\(10));

-- Location: LCCOMB_X76_Y30_N16
\Inst_sdram_controller|dat_i_r[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_i_r[10]~feeder_combout\ = \Inst_sdram_rw|dat_i_r\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|dat_i_r\(10),
	combout => \Inst_sdram_controller|dat_i_r[10]~feeder_combout\);

-- Location: FF_X76_Y30_N17
\Inst_sdram_controller|dat_i_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_i_r[10]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_i_r\(10));

-- Location: LCCOMB_X43_Y27_N16
\Inst_sdram_controller|dram_dq_r[10]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_dq_r[10]~28_combout\ = (!\Inst_sdram_controller|Equal18~3_combout\ & (!\reset_sdram_interface~q\ & \Inst_sdram_controller|dat_i_r\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|Equal18~3_combout\,
	datac => \reset_sdram_interface~q\,
	datad => \Inst_sdram_controller|dat_i_r\(10),
	combout => \Inst_sdram_controller|dram_dq_r[10]~28_combout\);

-- Location: FF_X43_Y27_N17
\Inst_sdram_controller|dram_dq_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_dq_r[10]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_dq_r\(10));

-- Location: FF_X69_Y14_N15
\Inst_ov7670_capture|d_latch[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	asdata => \Inst_ov7670_capture|d_latch\(7),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(15));

-- Location: M9K_X37_Y6_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y12_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y4_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y12_N26
\Inst_frame_buf_1|q[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[11]~37_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (rdaddress_buf_1(16))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((rdaddress_buf_1(16) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\))) # (!rdaddress_buf_1(16) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\,
	combout => \Inst_frame_buf_1|q[11]~37_combout\);

-- Location: M9K_X51_Y8_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y12_N8
\Inst_frame_buf_1|q[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[11]~38_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|q[11]~37_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\)) # (!\Inst_frame_buf_1|q[11]~37_combout\ & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_frame_buf_1|q[11]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\,
	datac => \Inst_frame_buf_1|q[11]~37_combout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\,
	combout => \Inst_frame_buf_1|q[11]~38_combout\);

-- Location: M9K_X37_Y7_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y7_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y10_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y11_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y12_N28
\Inst_frame_buf_1|q[11]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[11]~30_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (rdaddress_buf_1(16))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((rdaddress_buf_1(16) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\)) # (!rdaddress_buf_1(16) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\,
	combout => \Inst_frame_buf_1|q[11]~30_combout\);

-- Location: LCCOMB_X43_Y12_N22
\Inst_frame_buf_1|q[11]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[11]~31_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|q[11]~30_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\)) # (!\Inst_frame_buf_1|q[11]~30_combout\ & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_frame_buf_1|q[11]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\,
	datad => \Inst_frame_buf_1|q[11]~30_combout\,
	combout => \Inst_frame_buf_1|q[11]~31_combout\);

-- Location: M9K_X37_Y9_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y6_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y9_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y8_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y12_N12
\Inst_frame_buf_1|q[11]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[11]~32_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((rdaddress_buf_1(16)) # 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\)))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (!rdaddress_buf_1(16) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\,
	combout => \Inst_frame_buf_1|q[11]~32_combout\);

-- Location: LCCOMB_X43_Y12_N2
\Inst_frame_buf_1|q[11]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[11]~33_combout\ = (rdaddress_buf_1(16) & ((\Inst_frame_buf_1|q[11]~32_combout\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\))) # (!\Inst_frame_buf_1|q[11]~32_combout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\)))) # (!rdaddress_buf_1(16) & (((\Inst_frame_buf_1|q[11]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\,
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\,
	datad => \Inst_frame_buf_1|q[11]~32_combout\,
	combout => \Inst_frame_buf_1|q[11]~33_combout\);

-- Location: M9K_X37_Y8_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y14_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y12_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y2_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y12_N24
\Inst_frame_buf_1|q[11]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[11]~34_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((rdaddress_buf_1(16)) # 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\)))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (!rdaddress_buf_1(16) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\,
	combout => \Inst_frame_buf_1|q[11]~34_combout\);

-- Location: LCCOMB_X43_Y12_N6
\Inst_frame_buf_1|q[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[11]~35_combout\ = (rdaddress_buf_1(16) & ((\Inst_frame_buf_1|q[11]~34_combout\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\)) # (!\Inst_frame_buf_1|q[11]~34_combout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\))))) # (!rdaddress_buf_1(16) & (((\Inst_frame_buf_1|q[11]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\,
	datab => rdaddress_buf_1(16),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\,
	datad => \Inst_frame_buf_1|q[11]~34_combout\,
	combout => \Inst_frame_buf_1|q[11]~35_combout\);

-- Location: LCCOMB_X43_Y12_N20
\Inst_frame_buf_1|q[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[11]~36_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|q[11]~33_combout\)) # 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[11]~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_1|q[11]~33_combout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buf_1|q[11]~35_combout\,
	combout => \Inst_frame_buf_1|q[11]~36_combout\);

-- Location: LCCOMB_X43_Y12_N18
\Inst_frame_buf_1|q[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[11]~39_combout\ = (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_1|q[11]~36_combout\ & (\Inst_frame_buf_1|q[11]~38_combout\)) # (!\Inst_frame_buf_1|q[11]~36_combout\ & 
-- ((\Inst_frame_buf_1|q[11]~31_combout\))))) # (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_1|q[11]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_1|q[11]~38_combout\,
	datac => \Inst_frame_buf_1|q[11]~31_combout\,
	datad => \Inst_frame_buf_1|q[11]~36_combout\,
	combout => \Inst_frame_buf_1|q[11]~39_combout\);

-- Location: FF_X43_Y12_N19
\Inst_sdram_rw|dat_i_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_frame_buf_1|q[11]~39_combout\,
	ena => \Inst_sdram_rw|dat_i_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dat_i_r\(11));

-- Location: LCCOMB_X43_Y12_N14
\Inst_sdram_controller|dat_i_r[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_i_r[11]~feeder_combout\ = \Inst_sdram_rw|dat_i_r\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|dat_i_r\(11),
	combout => \Inst_sdram_controller|dat_i_r[11]~feeder_combout\);

-- Location: FF_X43_Y12_N15
\Inst_sdram_controller|dat_i_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_i_r[11]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_i_r\(11));

-- Location: LCCOMB_X43_Y27_N22
\Inst_sdram_controller|dram_dq_r[11]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_dq_r[11]~29_combout\ = (\Inst_sdram_controller|dat_i_r\(11) & (!\reset_sdram_interface~q\ & !\Inst_sdram_controller|Equal18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|dat_i_r\(11),
	datac => \reset_sdram_interface~q\,
	datad => \Inst_sdram_controller|Equal18~3_combout\,
	combout => \Inst_sdram_controller|dram_dq_r[11]~29_combout\);

-- Location: FF_X43_Y27_N23
\Inst_sdram_controller|dram_dq_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_dq_r[11]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_dq_r\(11));

-- Location: LCCOMB_X49_Y45_N26
\Inst_VGA|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_1~0_combout\ = (\Inst_VGA|Hcnt\(9) & (!\Inst_VGA|Hcnt\(8) & \Inst_VGA|Hcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Hcnt\(9),
	datac => \Inst_VGA|Hcnt\(8),
	datad => \Inst_VGA|Hcnt\(7),
	combout => \Inst_VGA|process_1~0_combout\);

-- Location: LCCOMB_X49_Y45_N0
\Inst_VGA|process_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_1~1_combout\ = ((\Inst_VGA|Hcnt\(6) & (\Inst_VGA|Hcnt\(5) & \Inst_VGA|Hcnt\(4))) # (!\Inst_VGA|Hcnt\(6) & (!\Inst_VGA|Hcnt\(5) & !\Inst_VGA|Hcnt\(4)))) # (!\Inst_VGA|process_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(6),
	datab => \Inst_VGA|Hcnt\(5),
	datac => \Inst_VGA|process_1~0_combout\,
	datad => \Inst_VGA|Hcnt\(4),
	combout => \Inst_VGA|process_1~1_combout\);

-- Location: FF_X49_Y45_N1
\Inst_VGA|Hsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_VGA|process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hsync~q\);

-- Location: LCCOMB_X52_Y50_N0
\rdaddress_buf_2[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_2[16]~feeder_combout\ = \Inst_Address_Generator|val\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|val\(16),
	combout => \rdaddress_buf_2[16]~feeder_combout\);

-- Location: FF_X52_Y50_N1
\rdaddress_buf_2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_2[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_2(16));

-- Location: LCCOMB_X56_Y54_N12
\rdaddress_buf_2[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_2[14]~feeder_combout\ = \Inst_Address_Generator|val\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|val\(14),
	combout => \rdaddress_buf_2[14]~feeder_combout\);

-- Location: FF_X56_Y54_N13
\rdaddress_buf_2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_2[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_2(14));

-- Location: FF_X57_Y51_N1
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => rdaddress_buf_2(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1));

-- Location: LCCOMB_X48_Y40_N16
\Inst_sdram_rw|addr_buf2_r[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf2_r[0]~17_combout\ = \Inst_sdram_rw|addr_buf2_r\(0) $ (VCC)
-- \Inst_sdram_rw|addr_buf2_r[0]~18\ = CARRY(\Inst_sdram_rw|addr_buf2_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(0),
	datad => VCC,
	combout => \Inst_sdram_rw|addr_buf2_r[0]~17_combout\,
	cout => \Inst_sdram_rw|addr_buf2_r[0]~18\);

-- Location: LCCOMB_X47_Y37_N24
\Inst_sdram_rw|addr_buf2_r[2]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf2_r[2]~51_combout\ = (\Inst_sdram_rw|process_0~1_combout\) # (\Inst_sdram_rw|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|process_0~1_combout\,
	datad => \Inst_sdram_rw|state\(0),
	combout => \Inst_sdram_rw|addr_buf2_r[2]~51_combout\);

-- Location: LCCOMB_X48_Y36_N12
\Inst_sdram_rw|addr_buf2_r[16]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf2_r[16]~52_combout\ = (((\Inst_sdram_rw|LessThan0~5_combout\ & !\Inst_sdram_rw|state\(0))) # (!\Inst_sdram_rw|we_buf2_r~0_combout\)) # (!\Inst_sdram_rw|state\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|state\(3),
	datab => \Inst_sdram_rw|LessThan0~5_combout\,
	datac => \Inst_sdram_rw|state\(0),
	datad => \Inst_sdram_rw|we_buf2_r~0_combout\,
	combout => \Inst_sdram_rw|addr_buf2_r[16]~52_combout\);

-- Location: LCCOMB_X47_Y40_N8
\Inst_sdram_rw|addr_buf2_r[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf2_r[16]~53_combout\ = (!\Inst_sdram_rw|process_0~2_combout\ & (!\reset_sdram_interface~q\ & ((\Inst_sdram_rw|process_0~1_combout\) # (!\Inst_sdram_rw|addr_buf2_r[16]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|process_0~2_combout\,
	datab => \Inst_sdram_rw|addr_buf2_r[16]~52_combout\,
	datac => \Inst_sdram_rw|process_0~1_combout\,
	datad => \reset_sdram_interface~q\,
	combout => \Inst_sdram_rw|addr_buf2_r[16]~53_combout\);

-- Location: FF_X48_Y40_N17
\Inst_sdram_rw|addr_buf2_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf2_r[0]~17_combout\,
	sclr => \Inst_sdram_rw|addr_buf2_r[2]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf2_r[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf2_r\(0));

-- Location: LCCOMB_X48_Y40_N18
\Inst_sdram_rw|addr_buf2_r[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf2_r[1]~19_combout\ = (\Inst_sdram_rw|addr_buf2_r\(1) & (!\Inst_sdram_rw|addr_buf2_r[0]~18\)) # (!\Inst_sdram_rw|addr_buf2_r\(1) & ((\Inst_sdram_rw|addr_buf2_r[0]~18\) # (GND)))
-- \Inst_sdram_rw|addr_buf2_r[1]~20\ = CARRY((!\Inst_sdram_rw|addr_buf2_r[0]~18\) # (!\Inst_sdram_rw|addr_buf2_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(1),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf2_r[0]~18\,
	combout => \Inst_sdram_rw|addr_buf2_r[1]~19_combout\,
	cout => \Inst_sdram_rw|addr_buf2_r[1]~20\);

-- Location: FF_X48_Y40_N19
\Inst_sdram_rw|addr_buf2_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf2_r[1]~19_combout\,
	sclr => \Inst_sdram_rw|addr_buf2_r[2]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf2_r[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf2_r\(1));

-- Location: LCCOMB_X48_Y40_N20
\Inst_sdram_rw|addr_buf2_r[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf2_r[2]~21_combout\ = (\Inst_sdram_rw|addr_buf2_r\(2) & (\Inst_sdram_rw|addr_buf2_r[1]~20\ $ (GND))) # (!\Inst_sdram_rw|addr_buf2_r\(2) & (!\Inst_sdram_rw|addr_buf2_r[1]~20\ & VCC))
-- \Inst_sdram_rw|addr_buf2_r[2]~22\ = CARRY((\Inst_sdram_rw|addr_buf2_r\(2) & !\Inst_sdram_rw|addr_buf2_r[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(2),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf2_r[1]~20\,
	combout => \Inst_sdram_rw|addr_buf2_r[2]~21_combout\,
	cout => \Inst_sdram_rw|addr_buf2_r[2]~22\);

-- Location: FF_X48_Y40_N21
\Inst_sdram_rw|addr_buf2_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf2_r[2]~21_combout\,
	sclr => \Inst_sdram_rw|addr_buf2_r[2]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf2_r[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf2_r\(2));

-- Location: LCCOMB_X48_Y40_N22
\Inst_sdram_rw|addr_buf2_r[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf2_r[3]~23_combout\ = (\Inst_sdram_rw|addr_buf2_r\(3) & (!\Inst_sdram_rw|addr_buf2_r[2]~22\)) # (!\Inst_sdram_rw|addr_buf2_r\(3) & ((\Inst_sdram_rw|addr_buf2_r[2]~22\) # (GND)))
-- \Inst_sdram_rw|addr_buf2_r[3]~24\ = CARRY((!\Inst_sdram_rw|addr_buf2_r[2]~22\) # (!\Inst_sdram_rw|addr_buf2_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_buf2_r\(3),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf2_r[2]~22\,
	combout => \Inst_sdram_rw|addr_buf2_r[3]~23_combout\,
	cout => \Inst_sdram_rw|addr_buf2_r[3]~24\);

-- Location: FF_X48_Y40_N23
\Inst_sdram_rw|addr_buf2_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf2_r[3]~23_combout\,
	sclr => \Inst_sdram_rw|addr_buf2_r[2]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf2_r[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf2_r\(3));

-- Location: LCCOMB_X48_Y40_N24
\Inst_sdram_rw|addr_buf2_r[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf2_r[4]~25_combout\ = (\Inst_sdram_rw|addr_buf2_r\(4) & (\Inst_sdram_rw|addr_buf2_r[3]~24\ $ (GND))) # (!\Inst_sdram_rw|addr_buf2_r\(4) & (!\Inst_sdram_rw|addr_buf2_r[3]~24\ & VCC))
-- \Inst_sdram_rw|addr_buf2_r[4]~26\ = CARRY((\Inst_sdram_rw|addr_buf2_r\(4) & !\Inst_sdram_rw|addr_buf2_r[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(4),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf2_r[3]~24\,
	combout => \Inst_sdram_rw|addr_buf2_r[4]~25_combout\,
	cout => \Inst_sdram_rw|addr_buf2_r[4]~26\);

-- Location: FF_X48_Y40_N25
\Inst_sdram_rw|addr_buf2_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf2_r[4]~25_combout\,
	sclr => \Inst_sdram_rw|addr_buf2_r[2]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf2_r[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf2_r\(4));

-- Location: LCCOMB_X48_Y40_N26
\Inst_sdram_rw|addr_buf2_r[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf2_r[5]~27_combout\ = (\Inst_sdram_rw|addr_buf2_r\(5) & (!\Inst_sdram_rw|addr_buf2_r[4]~26\)) # (!\Inst_sdram_rw|addr_buf2_r\(5) & ((\Inst_sdram_rw|addr_buf2_r[4]~26\) # (GND)))
-- \Inst_sdram_rw|addr_buf2_r[5]~28\ = CARRY((!\Inst_sdram_rw|addr_buf2_r[4]~26\) # (!\Inst_sdram_rw|addr_buf2_r\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_buf2_r\(5),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf2_r[4]~26\,
	combout => \Inst_sdram_rw|addr_buf2_r[5]~27_combout\,
	cout => \Inst_sdram_rw|addr_buf2_r[5]~28\);

-- Location: FF_X48_Y40_N27
\Inst_sdram_rw|addr_buf2_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf2_r[5]~27_combout\,
	sclr => \Inst_sdram_rw|addr_buf2_r[2]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf2_r[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf2_r\(5));

-- Location: LCCOMB_X48_Y40_N28
\Inst_sdram_rw|addr_buf2_r[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf2_r[6]~29_combout\ = (\Inst_sdram_rw|addr_buf2_r\(6) & (\Inst_sdram_rw|addr_buf2_r[5]~28\ $ (GND))) # (!\Inst_sdram_rw|addr_buf2_r\(6) & (!\Inst_sdram_rw|addr_buf2_r[5]~28\ & VCC))
-- \Inst_sdram_rw|addr_buf2_r[6]~30\ = CARRY((\Inst_sdram_rw|addr_buf2_r\(6) & !\Inst_sdram_rw|addr_buf2_r[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(6),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf2_r[5]~28\,
	combout => \Inst_sdram_rw|addr_buf2_r[6]~29_combout\,
	cout => \Inst_sdram_rw|addr_buf2_r[6]~30\);

-- Location: FF_X48_Y40_N29
\Inst_sdram_rw|addr_buf2_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf2_r[6]~29_combout\,
	sclr => \Inst_sdram_rw|addr_buf2_r[2]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf2_r[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf2_r\(6));

-- Location: LCCOMB_X48_Y40_N30
\Inst_sdram_rw|addr_buf2_r[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf2_r[7]~31_combout\ = (\Inst_sdram_rw|addr_buf2_r\(7) & (!\Inst_sdram_rw|addr_buf2_r[6]~30\)) # (!\Inst_sdram_rw|addr_buf2_r\(7) & ((\Inst_sdram_rw|addr_buf2_r[6]~30\) # (GND)))
-- \Inst_sdram_rw|addr_buf2_r[7]~32\ = CARRY((!\Inst_sdram_rw|addr_buf2_r[6]~30\) # (!\Inst_sdram_rw|addr_buf2_r\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_buf2_r\(7),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf2_r[6]~30\,
	combout => \Inst_sdram_rw|addr_buf2_r[7]~31_combout\,
	cout => \Inst_sdram_rw|addr_buf2_r[7]~32\);

-- Location: FF_X48_Y40_N31
\Inst_sdram_rw|addr_buf2_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf2_r[7]~31_combout\,
	sclr => \Inst_sdram_rw|addr_buf2_r[2]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf2_r[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf2_r\(7));

-- Location: LCCOMB_X48_Y39_N0
\Inst_sdram_rw|addr_buf2_r[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf2_r[8]~33_combout\ = (\Inst_sdram_rw|addr_buf2_r\(8) & (\Inst_sdram_rw|addr_buf2_r[7]~32\ $ (GND))) # (!\Inst_sdram_rw|addr_buf2_r\(8) & (!\Inst_sdram_rw|addr_buf2_r[7]~32\ & VCC))
-- \Inst_sdram_rw|addr_buf2_r[8]~34\ = CARRY((\Inst_sdram_rw|addr_buf2_r\(8) & !\Inst_sdram_rw|addr_buf2_r[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(8),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf2_r[7]~32\,
	combout => \Inst_sdram_rw|addr_buf2_r[8]~33_combout\,
	cout => \Inst_sdram_rw|addr_buf2_r[8]~34\);

-- Location: FF_X48_Y39_N1
\Inst_sdram_rw|addr_buf2_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf2_r[8]~33_combout\,
	sclr => \Inst_sdram_rw|addr_buf2_r[2]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf2_r[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf2_r\(8));

-- Location: LCCOMB_X48_Y39_N2
\Inst_sdram_rw|addr_buf2_r[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf2_r[9]~35_combout\ = (\Inst_sdram_rw|addr_buf2_r\(9) & (!\Inst_sdram_rw|addr_buf2_r[8]~34\)) # (!\Inst_sdram_rw|addr_buf2_r\(9) & ((\Inst_sdram_rw|addr_buf2_r[8]~34\) # (GND)))
-- \Inst_sdram_rw|addr_buf2_r[9]~36\ = CARRY((!\Inst_sdram_rw|addr_buf2_r[8]~34\) # (!\Inst_sdram_rw|addr_buf2_r\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(9),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf2_r[8]~34\,
	combout => \Inst_sdram_rw|addr_buf2_r[9]~35_combout\,
	cout => \Inst_sdram_rw|addr_buf2_r[9]~36\);

-- Location: FF_X48_Y39_N3
\Inst_sdram_rw|addr_buf2_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf2_r[9]~35_combout\,
	sclr => \Inst_sdram_rw|addr_buf2_r[2]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf2_r[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf2_r\(9));

-- Location: LCCOMB_X48_Y39_N4
\Inst_sdram_rw|addr_buf2_r[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf2_r[10]~37_combout\ = (\Inst_sdram_rw|addr_buf2_r\(10) & (\Inst_sdram_rw|addr_buf2_r[9]~36\ $ (GND))) # (!\Inst_sdram_rw|addr_buf2_r\(10) & (!\Inst_sdram_rw|addr_buf2_r[9]~36\ & VCC))
-- \Inst_sdram_rw|addr_buf2_r[10]~38\ = CARRY((\Inst_sdram_rw|addr_buf2_r\(10) & !\Inst_sdram_rw|addr_buf2_r[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(10),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf2_r[9]~36\,
	combout => \Inst_sdram_rw|addr_buf2_r[10]~37_combout\,
	cout => \Inst_sdram_rw|addr_buf2_r[10]~38\);

-- Location: FF_X48_Y39_N5
\Inst_sdram_rw|addr_buf2_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf2_r[10]~37_combout\,
	sclr => \Inst_sdram_rw|addr_buf2_r[2]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf2_r[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf2_r\(10));

-- Location: LCCOMB_X48_Y39_N6
\Inst_sdram_rw|addr_buf2_r[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf2_r[11]~39_combout\ = (\Inst_sdram_rw|addr_buf2_r\(11) & (!\Inst_sdram_rw|addr_buf2_r[10]~38\)) # (!\Inst_sdram_rw|addr_buf2_r\(11) & ((\Inst_sdram_rw|addr_buf2_r[10]~38\) # (GND)))
-- \Inst_sdram_rw|addr_buf2_r[11]~40\ = CARRY((!\Inst_sdram_rw|addr_buf2_r[10]~38\) # (!\Inst_sdram_rw|addr_buf2_r\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_buf2_r\(11),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf2_r[10]~38\,
	combout => \Inst_sdram_rw|addr_buf2_r[11]~39_combout\,
	cout => \Inst_sdram_rw|addr_buf2_r[11]~40\);

-- Location: FF_X48_Y39_N7
\Inst_sdram_rw|addr_buf2_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf2_r[11]~39_combout\,
	sclr => \Inst_sdram_rw|addr_buf2_r[2]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf2_r[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf2_r\(11));

-- Location: LCCOMB_X48_Y39_N8
\Inst_sdram_rw|addr_buf2_r[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf2_r[12]~41_combout\ = (\Inst_sdram_rw|addr_buf2_r\(12) & (\Inst_sdram_rw|addr_buf2_r[11]~40\ $ (GND))) # (!\Inst_sdram_rw|addr_buf2_r\(12) & (!\Inst_sdram_rw|addr_buf2_r[11]~40\ & VCC))
-- \Inst_sdram_rw|addr_buf2_r[12]~42\ = CARRY((\Inst_sdram_rw|addr_buf2_r\(12) & !\Inst_sdram_rw|addr_buf2_r[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(12),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf2_r[11]~40\,
	combout => \Inst_sdram_rw|addr_buf2_r[12]~41_combout\,
	cout => \Inst_sdram_rw|addr_buf2_r[12]~42\);

-- Location: FF_X48_Y39_N9
\Inst_sdram_rw|addr_buf2_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf2_r[12]~41_combout\,
	sclr => \Inst_sdram_rw|addr_buf2_r[2]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf2_r[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf2_r\(12));

-- Location: LCCOMB_X48_Y39_N10
\Inst_sdram_rw|addr_buf2_r[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf2_r[13]~43_combout\ = (\Inst_sdram_rw|addr_buf2_r\(13) & (!\Inst_sdram_rw|addr_buf2_r[12]~42\)) # (!\Inst_sdram_rw|addr_buf2_r\(13) & ((\Inst_sdram_rw|addr_buf2_r[12]~42\) # (GND)))
-- \Inst_sdram_rw|addr_buf2_r[13]~44\ = CARRY((!\Inst_sdram_rw|addr_buf2_r[12]~42\) # (!\Inst_sdram_rw|addr_buf2_r\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_buf2_r\(13),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf2_r[12]~42\,
	combout => \Inst_sdram_rw|addr_buf2_r[13]~43_combout\,
	cout => \Inst_sdram_rw|addr_buf2_r[13]~44\);

-- Location: FF_X48_Y39_N11
\Inst_sdram_rw|addr_buf2_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf2_r[13]~43_combout\,
	sclr => \Inst_sdram_rw|addr_buf2_r[2]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf2_r[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf2_r\(13));

-- Location: LCCOMB_X48_Y39_N12
\Inst_sdram_rw|addr_buf2_r[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf2_r[14]~45_combout\ = (\Inst_sdram_rw|addr_buf2_r\(14) & (\Inst_sdram_rw|addr_buf2_r[13]~44\ $ (GND))) # (!\Inst_sdram_rw|addr_buf2_r\(14) & (!\Inst_sdram_rw|addr_buf2_r[13]~44\ & VCC))
-- \Inst_sdram_rw|addr_buf2_r[14]~46\ = CARRY((\Inst_sdram_rw|addr_buf2_r\(14) & !\Inst_sdram_rw|addr_buf2_r[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_buf2_r\(14),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf2_r[13]~44\,
	combout => \Inst_sdram_rw|addr_buf2_r[14]~45_combout\,
	cout => \Inst_sdram_rw|addr_buf2_r[14]~46\);

-- Location: FF_X48_Y39_N13
\Inst_sdram_rw|addr_buf2_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf2_r[14]~45_combout\,
	sclr => \Inst_sdram_rw|addr_buf2_r[2]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf2_r[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf2_r\(14));

-- Location: LCCOMB_X48_Y39_N14
\Inst_sdram_rw|addr_buf2_r[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf2_r[15]~47_combout\ = (\Inst_sdram_rw|addr_buf2_r\(15) & (!\Inst_sdram_rw|addr_buf2_r[14]~46\)) # (!\Inst_sdram_rw|addr_buf2_r\(15) & ((\Inst_sdram_rw|addr_buf2_r[14]~46\) # (GND)))
-- \Inst_sdram_rw|addr_buf2_r[15]~48\ = CARRY((!\Inst_sdram_rw|addr_buf2_r[14]~46\) # (!\Inst_sdram_rw|addr_buf2_r\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(15),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_buf2_r[14]~46\,
	combout => \Inst_sdram_rw|addr_buf2_r[15]~47_combout\,
	cout => \Inst_sdram_rw|addr_buf2_r[15]~48\);

-- Location: FF_X48_Y39_N15
\Inst_sdram_rw|addr_buf2_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf2_r[15]~47_combout\,
	sclr => \Inst_sdram_rw|addr_buf2_r[2]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf2_r[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf2_r\(15));

-- Location: LCCOMB_X48_Y39_N16
\Inst_sdram_rw|addr_buf2_r[16]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_buf2_r[16]~49_combout\ = \Inst_sdram_rw|addr_buf2_r\(16) $ (!\Inst_sdram_rw|addr_buf2_r[15]~48\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(16),
	cin => \Inst_sdram_rw|addr_buf2_r[15]~48\,
	combout => \Inst_sdram_rw|addr_buf2_r[16]~49_combout\);

-- Location: FF_X48_Y39_N17
\Inst_sdram_rw|addr_buf2_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_buf2_r[16]~49_combout\,
	sclr => \Inst_sdram_rw|addr_buf2_r[2]~51_combout\,
	ena => \Inst_sdram_rw|addr_buf2_r[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_buf2_r\(16));

-- Location: LCCOMB_X47_Y36_N12
\Inst_sdram_rw|we_buf2_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|we_buf2_r~1_combout\ = (\Inst_sdram_rw|state\(1) & (\Inst_sdram_rw|state\(2) & (\Inst_sdram_rw|state\(0) & \Inst_sdram_rw|state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|state\(1),
	datab => \Inst_sdram_rw|state\(2),
	datac => \Inst_sdram_rw|state\(0),
	datad => \Inst_sdram_rw|state\(3),
	combout => \Inst_sdram_rw|we_buf2_r~1_combout\);

-- Location: LCCOMB_X47_Y40_N30
\Inst_sdram_rw|we_buf2_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|we_buf2_r~2_combout\ = (!\Inst_sdram_rw|process_0~2_combout\ & ((\Inst_sdram_rw|process_0~1_combout\) # ((\Inst_sdram_rw|we_buf2_r~q\) # (\Inst_sdram_rw|we_buf2_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|process_0~2_combout\,
	datab => \Inst_sdram_rw|process_0~1_combout\,
	datac => \Inst_sdram_rw|we_buf2_r~q\,
	datad => \Inst_sdram_rw|we_buf2_r~1_combout\,
	combout => \Inst_sdram_rw|we_buf2_r~2_combout\);

-- Location: FF_X47_Y40_N31
\Inst_sdram_rw|we_buf2_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|we_buf2_r~2_combout\,
	sclr => \reset_sdram_interface~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|we_buf2_r~q\);

-- Location: LCCOMB_X48_Y39_N24
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ = (\Inst_sdram_rw|addr_buf2_r\(16) & (\Inst_sdram_rw|we_buf2_r~q\ & !\Inst_sdram_rw|addr_buf2_r\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(16),
	datac => \Inst_sdram_rw|we_buf2_r~q\,
	datad => \Inst_sdram_rw|addr_buf2_r\(13),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\);

-- Location: LCCOMB_X48_Y43_N8
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3) = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ & (\Inst_sdram_rw|addr_buf2_r\(15) & 
-- \Inst_sdram_rw|addr_buf2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	datac => \Inst_sdram_rw|addr_buf2_r\(15),
	datad => \Inst_sdram_rw|addr_buf2_r\(14),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3));

-- Location: LCCOMB_X56_Y54_N26
\rdaddress_buf_2[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_2[15]~feeder_combout\ = \Inst_Address_Generator|val\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Address_Generator|val\(15),
	combout => \rdaddress_buf_2[15]~feeder_combout\);

-- Location: FF_X56_Y54_N27
\rdaddress_buf_2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_2[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_2(15));

-- Location: LCCOMB_X56_Y54_N28
\rdaddress_buf_2[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_2[13]~feeder_combout\ = \Inst_Address_Generator|val\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Address_Generator|val\(13),
	combout => \rdaddress_buf_2[13]~feeder_combout\);

-- Location: FF_X56_Y54_N29
\rdaddress_buf_2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_2[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_2(13));

-- Location: LCCOMB_X56_Y54_N18
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\ = (rdaddress_buf_2(14) & (rdaddress_buf_2(15) & !rdaddress_buf_2(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(14),
	datac => rdaddress_buf_2(15),
	datad => rdaddress_buf_2(13),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\);

-- Location: IOIBUF_X0_Y24_N15
\DRAM_DQ[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(8),
	o => \DRAM_DQ[8]~input_o\);

-- Location: LCCOMB_X45_Y36_N28
\Inst_sdram_controller|dat_o_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_o_r~0_combout\ = (\DRAM_DQ[8]~input_o\ & !\reset_sdram_interface~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRAM_DQ[8]~input_o\,
	datad => \reset_sdram_interface~q\,
	combout => \Inst_sdram_controller|dat_o_r~0_combout\);

-- Location: LCCOMB_X46_Y34_N28
\Inst_sdram_controller|Equal18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Equal18~2_combout\ = (!\Inst_sdram_controller|current_state\(1) & \Inst_sdram_controller|current_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|current_state\(1),
	datac => \Inst_sdram_controller|current_state\(0),
	combout => \Inst_sdram_controller|Equal18~2_combout\);

-- Location: LCCOMB_X46_Y34_N14
\Inst_sdram_controller|dat_o_r[11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_o_r[11]~1_combout\ = (\reset_sdram_interface~q\) # ((\Inst_sdram_controller|current_state\(3) & (\Inst_sdram_controller|Equal18~2_combout\ & \Inst_sdram_controller|current_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_state\(3),
	datab => \Inst_sdram_controller|Equal18~2_combout\,
	datac => \reset_sdram_interface~q\,
	datad => \Inst_sdram_controller|current_state\(2),
	combout => \Inst_sdram_controller|dat_o_r[11]~1_combout\);

-- Location: FF_X45_Y36_N29
\Inst_sdram_controller|dat_o_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_o_r~0_combout\,
	ena => \Inst_sdram_controller|dat_o_r[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_o_r\(8));

-- Location: LCCOMB_X47_Y40_N28
\Inst_sdram_rw|Mux118~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux118~0_combout\ = (\Inst_sdram_controller|dat_o_r\(8) & !\Inst_sdram_rw|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|dat_o_r\(8),
	datad => \Inst_sdram_rw|state\(1),
	combout => \Inst_sdram_rw|Mux118~0_combout\);

-- Location: LCCOMB_X47_Y37_N30
\Inst_sdram_rw|dout_buf2_r[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|dout_buf2_r[8]~0_combout\ = ((\reset_sdram_interface~q\) # ((!\Inst_sdram_rw|state\(1) & !\Inst_sdram_controller|ack_o_r~q\))) # (!\Inst_sdram_rw|state\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|state\(1),
	datab => \Inst_sdram_rw|state\(3),
	datac => \Inst_sdram_controller|ack_o_r~q\,
	datad => \reset_sdram_interface~q\,
	combout => \Inst_sdram_rw|dout_buf2_r[8]~0_combout\);

-- Location: LCCOMB_X47_Y37_N0
\Inst_sdram_rw|dout_buf2_r[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|dout_buf2_r[8]~1_combout\ = (\Inst_sdram_rw|state\(2) & (\Inst_sdram_rw|state\(0) & !\Inst_sdram_rw|dout_buf2_r[8]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|state\(2),
	datab => \Inst_sdram_rw|state\(0),
	datac => \Inst_sdram_rw|dout_buf2_r[8]~0_combout\,
	combout => \Inst_sdram_rw|dout_buf2_r[8]~1_combout\);

-- Location: FF_X47_Y40_N29
\Inst_sdram_rw|dout_buf2_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|Mux118~0_combout\,
	ena => \Inst_sdram_rw|dout_buf2_r[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dout_buf2_r\(8));

-- Location: LCCOMB_X54_Y38_N0
\rdaddress_buf_2[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_2[0]~feeder_combout\ = \Inst_Address_Generator|val\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(0),
	combout => \rdaddress_buf_2[0]~feeder_combout\);

-- Location: FF_X54_Y38_N1
\rdaddress_buf_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_2[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_2(0));

-- Location: LCCOMB_X55_Y38_N8
\rdaddress_buf_2[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_2[1]~feeder_combout\ = \Inst_Address_Generator|val\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|val\(1),
	combout => \rdaddress_buf_2[1]~feeder_combout\);

-- Location: FF_X55_Y38_N9
\rdaddress_buf_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_2[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_2(1));

-- Location: LCCOMB_X53_Y38_N0
\rdaddress_buf_2[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_2[2]~feeder_combout\ = \Inst_Address_Generator|val\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Address_Generator|val\(2),
	combout => \rdaddress_buf_2[2]~feeder_combout\);

-- Location: FF_X53_Y38_N1
\rdaddress_buf_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_2[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_2(2));

-- Location: LCCOMB_X55_Y38_N10
\rdaddress_buf_2[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_2[3]~feeder_combout\ = \Inst_Address_Generator|val\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(3),
	combout => \rdaddress_buf_2[3]~feeder_combout\);

-- Location: FF_X55_Y38_N11
\rdaddress_buf_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_2[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_2(3));

-- Location: LCCOMB_X55_Y38_N0
\rdaddress_buf_2[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_2[4]~feeder_combout\ = \Inst_Address_Generator|val\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|val\(4),
	combout => \rdaddress_buf_2[4]~feeder_combout\);

-- Location: FF_X55_Y38_N1
\rdaddress_buf_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_2[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_2(4));

-- Location: FF_X53_Y38_N11
\rdaddress_buf_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Address_Generator|val\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_2(5));

-- Location: LCCOMB_X53_Y38_N12
\rdaddress_buf_2[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_2[6]~feeder_combout\ = \Inst_Address_Generator|val\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Address_Generator|val\(6),
	combout => \rdaddress_buf_2[6]~feeder_combout\);

-- Location: FF_X53_Y38_N13
\rdaddress_buf_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_2[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_2(6));

-- Location: LCCOMB_X55_Y38_N2
\rdaddress_buf_2[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_2[7]~feeder_combout\ = \Inst_Address_Generator|val\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(7),
	combout => \rdaddress_buf_2[7]~feeder_combout\);

-- Location: FF_X55_Y38_N3
\rdaddress_buf_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_2[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_2(7));

-- Location: LCCOMB_X54_Y37_N22
\rdaddress_buf_2[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_2[8]~feeder_combout\ = \Inst_Address_Generator|val\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|val\(8),
	combout => \rdaddress_buf_2[8]~feeder_combout\);

-- Location: FF_X54_Y37_N23
\rdaddress_buf_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_2[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_2(8));

-- Location: LCCOMB_X54_Y37_N24
\rdaddress_buf_2[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_2[9]~feeder_combout\ = \Inst_Address_Generator|val\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(9),
	combout => \rdaddress_buf_2[9]~feeder_combout\);

-- Location: FF_X54_Y37_N25
\rdaddress_buf_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_2[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_2(9));

-- Location: FF_X53_Y38_N23
\rdaddress_buf_2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Address_Generator|val\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_2(10));

-- Location: LCCOMB_X54_Y38_N10
\rdaddress_buf_2[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_2[11]~feeder_combout\ = \Inst_Address_Generator|val\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|val\(11),
	combout => \rdaddress_buf_2[11]~feeder_combout\);

-- Location: FF_X54_Y38_N11
\rdaddress_buf_2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_2[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_2(11));

-- Location: LCCOMB_X54_Y37_N26
\rdaddress_buf_2[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rdaddress_buf_2[12]~feeder_combout\ = \Inst_Address_Generator|val\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|val\(12),
	combout => \rdaddress_buf_2[12]~feeder_combout\);

-- Location: FF_X54_Y37_N27
\rdaddress_buf_2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rdaddress_buf_2[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => rdaddress_buf_2(12));

-- Location: M9K_X15_Y40_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y39_N22
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ = (\Inst_sdram_rw|addr_buf2_r\(16) & (\Inst_sdram_rw|we_buf2_r~q\ & \Inst_sdram_rw|addr_buf2_r\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(16),
	datac => \Inst_sdram_rw|we_buf2_r~q\,
	datad => \Inst_sdram_rw|addr_buf2_r\(13),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\);

-- Location: LCCOMB_X48_Y43_N18
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3) = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ & (\Inst_sdram_rw|addr_buf2_r\(15) & 
-- \Inst_sdram_rw|addr_buf2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	datac => \Inst_sdram_rw|addr_buf2_r\(15),
	datad => \Inst_sdram_rw|addr_buf2_r\(14),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3));

-- Location: LCCOMB_X56_Y54_N24
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\ = (rdaddress_buf_2(14) & (rdaddress_buf_2(15) & rdaddress_buf_2(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(14),
	datac => rdaddress_buf_2(15),
	datad => rdaddress_buf_2(13),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\);

-- Location: M9K_X15_Y53_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y51_N30
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\ = rdaddress_buf_2(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => rdaddress_buf_2(13),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\);

-- Location: FF_X57_Y51_N31
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: LCCOMB_X48_Y43_N30
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3) = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ & (\Inst_sdram_rw|addr_buf2_r\(15) & 
-- !\Inst_sdram_rw|addr_buf2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	datac => \Inst_sdram_rw|addr_buf2_r\(15),
	datad => \Inst_sdram_rw|addr_buf2_r\(14),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3));

-- Location: LCCOMB_X56_Y54_N16
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\ = (!rdaddress_buf_2(14) & (rdaddress_buf_2(15) & rdaddress_buf_2(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(14),
	datac => rdaddress_buf_2(15),
	datad => rdaddress_buf_2(13),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\);

-- Location: M9K_X15_Y41_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y43_N20
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3) = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ & (\Inst_sdram_rw|addr_buf2_r\(15) & 
-- !\Inst_sdram_rw|addr_buf2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	datac => \Inst_sdram_rw|addr_buf2_r\(15),
	datad => \Inst_sdram_rw|addr_buf2_r\(14),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3));

-- Location: LCCOMB_X56_Y54_N14
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\ = (!rdaddress_buf_2(14) & (rdaddress_buf_2(15) & !rdaddress_buf_2(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(14),
	datac => rdaddress_buf_2(15),
	datad => rdaddress_buf_2(13),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\);

-- Location: M9K_X37_Y48_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X42_Y44_N2
\data_to_rgb~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~7_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\)) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\,
	combout => \data_to_rgb~7_combout\);

-- Location: LCCOMB_X42_Y44_N4
\data_to_rgb~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~8_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\data_to_rgb~7_combout\ & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\))) # 
-- (!\data_to_rgb~7_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\)))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\data_to_rgb~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\,
	datad => \data_to_rgb~7_combout\,
	combout => \data_to_rgb~8_combout\);

-- Location: FF_X52_Y50_N15
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => rdaddress_buf_2(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2));

-- Location: LCCOMB_X48_Y39_N26
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ = (!\Inst_sdram_rw|addr_buf2_r\(16) & (\Inst_sdram_rw|we_buf2_r~q\ & !\Inst_sdram_rw|addr_buf2_r\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(16),
	datac => \Inst_sdram_rw|we_buf2_r~q\,
	datad => \Inst_sdram_rw|addr_buf2_r\(13),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\);

-- Location: LCCOMB_X48_Y43_N12
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3) = (\Inst_sdram_rw|addr_buf2_r\(15) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ & 
-- \Inst_sdram_rw|addr_buf2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(15),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	datad => \Inst_sdram_rw|addr_buf2_r\(14),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3));

-- Location: M9K_X37_Y62_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y43_N24
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3) = (\Inst_sdram_rw|addr_buf2_r\(15) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ & 
-- !\Inst_sdram_rw|addr_buf2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(15),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	datad => \Inst_sdram_rw|addr_buf2_r\(14),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3));

-- Location: M9K_X37_Y59_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y39_N28
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ = (!\Inst_sdram_rw|addr_buf2_r\(16) & (\Inst_sdram_rw|we_buf2_r~q\ & \Inst_sdram_rw|addr_buf2_r\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(16),
	datac => \Inst_sdram_rw|we_buf2_r~q\,
	datad => \Inst_sdram_rw|addr_buf2_r\(13),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\);

-- Location: LCCOMB_X48_Y43_N26
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3) = (\Inst_sdram_rw|addr_buf2_r\(15) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ & 
-- !\Inst_sdram_rw|addr_buf2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(15),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	datad => \Inst_sdram_rw|addr_buf2_r\(14),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3));

-- Location: M9K_X15_Y59_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y58_N8
\data_to_rgb~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~2_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\,
	combout => \data_to_rgb~2_combout\);

-- Location: LCCOMB_X48_Y43_N22
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3) = (\Inst_sdram_rw|addr_buf2_r\(15) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ & 
-- \Inst_sdram_rw|addr_buf2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(15),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	datad => \Inst_sdram_rw|addr_buf2_r\(14),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3));

-- Location: M9K_X15_Y64_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y58_N30
\data_to_rgb~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~3_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\data_to_rgb~2_combout\ & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\))) # 
-- (!\data_to_rgb~2_combout\ & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\)))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\data_to_rgb~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \data_to_rgb~2_combout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\,
	combout => \data_to_rgb~3_combout\);

-- Location: LCCOMB_X48_Y43_N6
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3) = (!\Inst_sdram_rw|addr_buf2_r\(15) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ & 
-- \Inst_sdram_rw|addr_buf2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(15),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	datad => \Inst_sdram_rw|addr_buf2_r\(14),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3));

-- Location: LCCOMB_X56_Y54_N20
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\ = (rdaddress_buf_2(14) & (!rdaddress_buf_2(15) & rdaddress_buf_2(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(14),
	datac => rdaddress_buf_2(15),
	datad => rdaddress_buf_2(13),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\);

-- Location: M9K_X37_Y61_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y43_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3) = (!\Inst_sdram_rw|addr_buf2_r\(15) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ & 
-- !\Inst_sdram_rw|addr_buf2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(15),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	datad => \Inst_sdram_rw|addr_buf2_r\(14),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3));

-- Location: LCCOMB_X56_Y54_N6
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\ = (!rdaddress_buf_2(14) & (!rdaddress_buf_2(15) & rdaddress_buf_2(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(14),
	datac => rdaddress_buf_2(15),
	datad => rdaddress_buf_2(13),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\);

-- Location: M9K_X37_Y66_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y43_N28
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3) = (!\Inst_sdram_rw|addr_buf2_r\(15) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ & 
-- !\Inst_sdram_rw|addr_buf2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(15),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	datad => \Inst_sdram_rw|addr_buf2_r\(14),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3));

-- Location: LCCOMB_X56_Y54_N30
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3) = (!rdaddress_buf_2(14) & (!rdaddress_buf_2(15) & !rdaddress_buf_2(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(14),
	datac => rdaddress_buf_2(15),
	datad => rdaddress_buf_2(13),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3));

-- Location: M9K_X37_Y56_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y43_N10
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3) = (!\Inst_sdram_rw|addr_buf2_r\(15) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ & 
-- \Inst_sdram_rw|addr_buf2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_buf2_r\(15),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	datad => \Inst_sdram_rw|addr_buf2_r\(14),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3));

-- Location: LCCOMB_X56_Y54_N4
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\ = (rdaddress_buf_2(14) & (!rdaddress_buf_2(15) & !rdaddress_buf_2(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(14),
	datac => rdaddress_buf_2(15),
	datad => rdaddress_buf_2(13),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\);

-- Location: M9K_X15_Y58_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y58_N28
\data_to_rgb~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~4_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\,
	combout => \data_to_rgb~4_combout\);

-- Location: LCCOMB_X38_Y58_N2
\data_to_rgb~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~5_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\data_to_rgb~4_combout\ & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\)) # 
-- (!\data_to_rgb~4_combout\ & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\data_to_rgb~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\,
	datad => \data_to_rgb~4_combout\,
	combout => \data_to_rgb~5_combout\);

-- Location: LCCOMB_X38_Y58_N16
\data_to_rgb~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~6_combout\ = (rdaddress_buf_2(16) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) # (!rdaddress_buf_2(16) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\data_to_rgb~3_combout\)) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\data_to_rgb~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(16),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \data_to_rgb~3_combout\,
	datad => \data_to_rgb~5_combout\,
	combout => \data_to_rgb~6_combout\);

-- Location: LCCOMB_X48_Y43_N16
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3) = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ & (!\Inst_sdram_rw|addr_buf2_r\(15) & 
-- !\Inst_sdram_rw|addr_buf2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	datac => \Inst_sdram_rw|addr_buf2_r\(15),
	datad => \Inst_sdram_rw|addr_buf2_r\(14),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3));

-- Location: M9K_X37_Y49_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y43_N14
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3) = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ & (!\Inst_sdram_rw|addr_buf2_r\(15) & 
-- \Inst_sdram_rw|addr_buf2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	datac => \Inst_sdram_rw|addr_buf2_r\(15),
	datad => \Inst_sdram_rw|addr_buf2_r\(14),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3));

-- Location: M9K_X15_Y67_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y43_N4
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3) = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ & (!\Inst_sdram_rw|addr_buf2_r\(15) & 
-- !\Inst_sdram_rw|addr_buf2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	datac => \Inst_sdram_rw|addr_buf2_r\(15),
	datad => \Inst_sdram_rw|addr_buf2_r\(14),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3));

-- Location: M9K_X37_Y41_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y43_N2
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3) = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ & (!\Inst_sdram_rw|addr_buf2_r\(15) & 
-- \Inst_sdram_rw|addr_buf2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	datac => \Inst_sdram_rw|addr_buf2_r\(15),
	datad => \Inst_sdram_rw|addr_buf2_r\(14),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3));

-- Location: M9K_X15_Y66_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y44_N0
\data_to_rgb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~0_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \data_to_rgb~0_combout\);

-- Location: LCCOMB_X43_Y44_N6
\data_to_rgb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~1_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\data_to_rgb~0_combout\ & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\))) # 
-- (!\data_to_rgb~0_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\)))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\data_to_rgb~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\,
	datad => \data_to_rgb~0_combout\,
	combout => \data_to_rgb~1_combout\);

-- Location: LCCOMB_X43_Y44_N8
\data_to_rgb~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~9_combout\ = (rdaddress_buf_2(16) & ((\data_to_rgb~6_combout\ & (\data_to_rgb~8_combout\)) # (!\data_to_rgb~6_combout\ & ((\data_to_rgb~1_combout\))))) # (!rdaddress_buf_2(16) & (((\data_to_rgb~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(16),
	datab => \data_to_rgb~8_combout\,
	datac => \data_to_rgb~6_combout\,
	datad => \data_to_rgb~1_combout\,
	combout => \data_to_rgb~9_combout\);

-- Location: LCCOMB_X43_Y44_N28
\data_to_rgb~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~10_combout\ = (\btn_display_snapshot~input_o\ & ((\btn_take_snapshot~input_o\ & ((\Inst_frame_buf_1|q[8]~9_combout\))) # (!\btn_take_snapshot~input_o\ & (\data_to_rgb~9_combout\)))) # (!\btn_display_snapshot~input_o\ & 
-- (((\data_to_rgb~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \btn_display_snapshot~input_o\,
	datab => \btn_take_snapshot~input_o\,
	datac => \data_to_rgb~9_combout\,
	datad => \Inst_frame_buf_1|q[8]~9_combout\,
	combout => \data_to_rgb~10_combout\);

-- Location: FF_X43_Y44_N29
\data_to_rgb[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \data_to_rgb~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_to_rgb(8));

-- Location: LCCOMB_X42_Y44_N12
\Inst_RGB|R[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[0]~0_combout\ = (\Inst_VGA|activeArea~q\ & data_to_rgb(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|activeArea~q\,
	datad => data_to_rgb(8),
	combout => \Inst_RGB|R[0]~0_combout\);

-- Location: IOIBUF_X0_Y24_N8
\DRAM_DQ[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(9),
	o => \DRAM_DQ[9]~input_o\);

-- Location: LCCOMB_X45_Y36_N6
\Inst_sdram_controller|dat_o_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_o_r~2_combout\ = (\DRAM_DQ[9]~input_o\ & !\reset_sdram_interface~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DRAM_DQ[9]~input_o\,
	datad => \reset_sdram_interface~q\,
	combout => \Inst_sdram_controller|dat_o_r~2_combout\);

-- Location: FF_X45_Y36_N7
\Inst_sdram_controller|dat_o_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_o_r~2_combout\,
	ena => \Inst_sdram_controller|dat_o_r[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_o_r\(9));

-- Location: LCCOMB_X47_Y40_N14
\Inst_sdram_rw|Mux117~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux117~0_combout\ = (\Inst_sdram_controller|dat_o_r\(9) & !\Inst_sdram_rw|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_sdram_controller|dat_o_r\(9),
	datad => \Inst_sdram_rw|state\(1),
	combout => \Inst_sdram_rw|Mux117~0_combout\);

-- Location: FF_X47_Y40_N15
\Inst_sdram_rw|dout_buf2_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|Mux117~0_combout\,
	ena => \Inst_sdram_rw|dout_buf2_r[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dout_buf2_r\(9));

-- Location: M9K_X51_Y56_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y44_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y60_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y48_N8
\data_to_rgb~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~11_combout\ = (rdaddress_buf_2(16) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\)))) # 
-- (!rdaddress_buf_2(16) & (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(16),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\,
	combout => \data_to_rgb~11_combout\);

-- Location: M9K_X64_Y48_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y48_N14
\data_to_rgb~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~12_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\data_to_rgb~11_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\)) # 
-- (!\data_to_rgb~11_combout\ & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (((\data_to_rgb~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \data_to_rgb~11_combout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\,
	combout => \data_to_rgb~12_combout\);

-- Location: M9K_X78_Y51_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y52_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y51_N10
\data_to_rgb~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~13_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((rdaddress_buf_2(16)) # (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\)))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & (!rdaddress_buf_2(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => rdaddress_buf_2(16),
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\,
	combout => \data_to_rgb~13_combout\);

-- Location: M9K_X78_Y54_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y58_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y51_N4
\data_to_rgb~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~14_combout\ = (\data_to_rgb~13_combout\ & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\) # ((!rdaddress_buf_2(16))))) # (!\data_to_rgb~13_combout\ & (((rdaddress_buf_2(16) & 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_to_rgb~13_combout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\,
	datac => rdaddress_buf_2(16),
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\,
	combout => \data_to_rgb~14_combout\);

-- Location: M9K_X78_Y48_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y47_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y51_N6
\data_to_rgb~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~15_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((rdaddress_buf_2(16))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((rdaddress_buf_2(16) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\))) # (!rdaddress_buf_2(16) & 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => rdaddress_buf_2(16),
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\,
	combout => \data_to_rgb~15_combout\);

-- Location: M9K_X78_Y45_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y55_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y51_N16
\data_to_rgb~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~16_combout\ = (\data_to_rgb~15_combout\ & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\)) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))) # (!\data_to_rgb~15_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_to_rgb~15_combout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\,
	combout => \data_to_rgb~16_combout\);

-- Location: LCCOMB_X77_Y51_N14
\data_to_rgb~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~17_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # ((\data_to_rgb~14_combout\)))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\data_to_rgb~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \data_to_rgb~14_combout\,
	datad => \data_to_rgb~16_combout\,
	combout => \data_to_rgb~17_combout\);

-- Location: M9K_X51_Y51_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y51_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y51_N12
\data_to_rgb~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~18_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((rdaddress_buf_2(16)) # ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\)))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (!rdaddress_buf_2(16) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_2(16),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\,
	combout => \data_to_rgb~18_combout\);

-- Location: M9K_X78_Y56_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y51_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y51_N6
\data_to_rgb~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~19_combout\ = (\data_to_rgb~18_combout\ & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\)) # (!rdaddress_buf_2(16)))) # (!\data_to_rgb~18_combout\ & (rdaddress_buf_2(16) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_to_rgb~18_combout\,
	datab => rdaddress_buf_2(16),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\,
	combout => \data_to_rgb~19_combout\);

-- Location: LCCOMB_X52_Y48_N4
\data_to_rgb~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~20_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\data_to_rgb~17_combout\ & ((\data_to_rgb~19_combout\))) # (!\data_to_rgb~17_combout\ & (\data_to_rgb~12_combout\)))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\data_to_rgb~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \data_to_rgb~12_combout\,
	datac => \data_to_rgb~17_combout\,
	datad => \data_to_rgb~19_combout\,
	combout => \data_to_rgb~20_combout\);

-- Location: LCCOMB_X52_Y48_N20
\data_to_rgb~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~21_combout\ = (\btn_take_snapshot~input_o\ & ((\btn_display_snapshot~input_o\ & ((\Inst_frame_buf_1|q[9]~19_combout\))) # (!\btn_display_snapshot~input_o\ & (\data_to_rgb~20_combout\)))) # (!\btn_take_snapshot~input_o\ & 
-- (((\data_to_rgb~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \btn_take_snapshot~input_o\,
	datab => \btn_display_snapshot~input_o\,
	datac => \data_to_rgb~20_combout\,
	datad => \Inst_frame_buf_1|q[9]~19_combout\,
	combout => \data_to_rgb~21_combout\);

-- Location: FF_X52_Y48_N21
\data_to_rgb[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \data_to_rgb~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_to_rgb(9));

-- Location: LCCOMB_X45_Y52_N4
\Inst_RGB|R[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[1]~1_combout\ = (\Inst_VGA|activeArea~q\ & data_to_rgb(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|activeArea~q\,
	datad => data_to_rgb(9),
	combout => \Inst_RGB|R[1]~1_combout\);

-- Location: IOIBUF_X0_Y27_N22
\DRAM_DQ[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(10),
	o => \DRAM_DQ[10]~input_o\);

-- Location: LCCOMB_X45_Y36_N4
\Inst_sdram_controller|dat_o_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_o_r~3_combout\ = (\DRAM_DQ[10]~input_o\ & !\reset_sdram_interface~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DRAM_DQ[10]~input_o\,
	datad => \reset_sdram_interface~q\,
	combout => \Inst_sdram_controller|dat_o_r~3_combout\);

-- Location: FF_X45_Y36_N5
\Inst_sdram_controller|dat_o_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_o_r~3_combout\,
	ena => \Inst_sdram_controller|dat_o_r[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_o_r\(10));

-- Location: LCCOMB_X47_Y40_N0
\Inst_sdram_rw|Mux116~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux116~0_combout\ = (\Inst_sdram_controller|dat_o_r\(10)) # (\Inst_sdram_rw|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_sdram_controller|dat_o_r\(10),
	datad => \Inst_sdram_rw|state\(1),
	combout => \Inst_sdram_rw|Mux116~0_combout\);

-- Location: FF_X47_Y40_N1
\Inst_sdram_rw|dout_buf2_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|Mux116~0_combout\,
	ena => \Inst_sdram_rw|dout_buf2_r[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dout_buf2_r\(10));

-- Location: M9K_X15_Y48_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y56_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y43_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y39_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y44_N16
\data_to_rgb~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~29_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\)))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\,
	combout => \data_to_rgb~29_combout\);

-- Location: LCCOMB_X43_Y44_N22
\data_to_rgb~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~30_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\data_to_rgb~29_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\)) # 
-- (!\data_to_rgb~29_combout\ & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\data_to_rgb~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\,
	datad => \data_to_rgb~29_combout\,
	combout => \data_to_rgb~30_combout\);

-- Location: M9K_X15_Y43_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y55_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y46_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y42_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X42_Y44_N18
\data_to_rgb~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~24_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\)) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\,
	combout => \data_to_rgb~24_combout\);

-- Location: LCCOMB_X42_Y44_N16
\data_to_rgb~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~25_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\data_to_rgb~24_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\)) # 
-- (!\data_to_rgb~24_combout\ & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\data_to_rgb~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\,
	datad => \data_to_rgb~24_combout\,
	combout => \data_to_rgb~25_combout\);

-- Location: M9K_X37_Y52_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y38_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y40_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y43_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y44_N10
\data_to_rgb~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~26_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ & ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \data_to_rgb~26_combout\);

-- Location: LCCOMB_X43_Y44_N24
\data_to_rgb~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~27_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\data_to_rgb~26_combout\ & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\))) # 
-- (!\data_to_rgb~26_combout\ & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\)))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\data_to_rgb~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\,
	datad => \data_to_rgb~26_combout\,
	combout => \data_to_rgb~27_combout\);

-- Location: LCCOMB_X43_Y44_N26
\data_to_rgb~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~28_combout\ = (rdaddress_buf_2(16) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # ((\data_to_rgb~25_combout\)))) # (!rdaddress_buf_2(16) & 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\data_to_rgb~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(16),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \data_to_rgb~25_combout\,
	datad => \data_to_rgb~27_combout\,
	combout => \data_to_rgb~28_combout\);

-- Location: M9K_X37_Y38_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y45_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y44_N30
\data_to_rgb~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~22_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\)))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\,
	combout => \data_to_rgb~22_combout\);

-- Location: M9K_X15_Y57_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y54_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y44_N12
\data_to_rgb~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~23_combout\ = (\data_to_rgb~22_combout\ & (((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\)) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) 
-- # (!\data_to_rgb~22_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_to_rgb~22_combout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\,
	combout => \data_to_rgb~23_combout\);

-- Location: LCCOMB_X43_Y44_N4
\data_to_rgb~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~31_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\data_to_rgb~28_combout\ & (\data_to_rgb~30_combout\)) # (!\data_to_rgb~28_combout\ & ((\data_to_rgb~23_combout\))))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\data_to_rgb~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_to_rgb~30_combout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \data_to_rgb~28_combout\,
	datad => \data_to_rgb~23_combout\,
	combout => \data_to_rgb~31_combout\);

-- Location: LCCOMB_X43_Y44_N14
\data_to_rgb~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~32_combout\ = (\btn_display_snapshot~input_o\ & ((\btn_take_snapshot~input_o\ & ((\Inst_frame_buf_1|q[10]~29_combout\))) # (!\btn_take_snapshot~input_o\ & (\data_to_rgb~31_combout\)))) # (!\btn_display_snapshot~input_o\ & 
-- (((\data_to_rgb~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \btn_display_snapshot~input_o\,
	datab => \btn_take_snapshot~input_o\,
	datac => \data_to_rgb~31_combout\,
	datad => \Inst_frame_buf_1|q[10]~29_combout\,
	combout => \data_to_rgb~32_combout\);

-- Location: FF_X43_Y44_N15
\data_to_rgb[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \data_to_rgb~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_to_rgb(10));

-- Location: LCCOMB_X42_Y49_N20
\Inst_RGB|R[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[2]~2_combout\ = (\Inst_VGA|activeArea~q\ & data_to_rgb(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|activeArea~q\,
	datad => data_to_rgb(10),
	combout => \Inst_RGB|R[2]~2_combout\);

-- Location: IOIBUF_X0_Y19_N8
\DRAM_DQ[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(11),
	o => \DRAM_DQ[11]~input_o\);

-- Location: LCCOMB_X45_Y36_N22
\Inst_sdram_controller|dat_o_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_o_r~4_combout\ = (!\reset_sdram_interface~q\ & \DRAM_DQ[11]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_sdram_interface~q\,
	datad => \DRAM_DQ[11]~input_o\,
	combout => \Inst_sdram_controller|dat_o_r~4_combout\);

-- Location: FF_X45_Y36_N23
\Inst_sdram_controller|dat_o_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_o_r~4_combout\,
	ena => \Inst_sdram_controller|dat_o_r[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_o_r\(11));

-- Location: LCCOMB_X47_Y40_N2
\Inst_sdram_rw|Mux115~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux115~0_combout\ = (\Inst_sdram_controller|dat_o_r\(11)) # (\Inst_sdram_rw|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_sdram_controller|dat_o_r\(11),
	datad => \Inst_sdram_rw|state\(1),
	combout => \Inst_sdram_rw|Mux115~0_combout\);

-- Location: FF_X47_Y40_N3
\Inst_sdram_rw|dout_buf2_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|Mux115~0_combout\,
	ena => \Inst_sdram_rw|dout_buf2_r[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dout_buf2_r\(11));

-- Location: M9K_X15_Y61_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y68_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y63_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y63_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y58_N0
\data_to_rgb~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~40_combout\ = (rdaddress_buf_2(16) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\)))) # 
-- (!rdaddress_buf_2(16) & (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(16),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\,
	combout => \data_to_rgb~40_combout\);

-- Location: LCCOMB_X38_Y58_N10
\data_to_rgb~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~41_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\data_to_rgb~40_combout\ & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\))) 
-- # (!\data_to_rgb~40_combout\ & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\)))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (((\data_to_rgb~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\,
	datad => \data_to_rgb~40_combout\,
	combout => \data_to_rgb~41_combout\);

-- Location: M9K_X37_Y69_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y53_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y58_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y55_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y58_N6
\data_to_rgb~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~37_combout\ = (rdaddress_buf_2(16) & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!rdaddress_buf_2(16) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\)) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(16),
	datab => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\,
	combout => \data_to_rgb~37_combout\);

-- Location: LCCOMB_X38_Y58_N4
\data_to_rgb~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~38_combout\ = (rdaddress_buf_2(16) & ((\data_to_rgb~37_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\)) # (!\data_to_rgb~37_combout\ & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\))))) # (!rdaddress_buf_2(16) & (((\data_to_rgb~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(16),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\,
	datad => \data_to_rgb~37_combout\,
	combout => \data_to_rgb~38_combout\);

-- Location: M9K_X37_Y54_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y60_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y64_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y58_N22
\data_to_rgb~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~35_combout\ = (rdaddress_buf_2(16) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\)))) # 
-- (!rdaddress_buf_2(16) & (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(16),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\,
	combout => \data_to_rgb~35_combout\);

-- Location: M9K_X15_Y60_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y58_N20
\data_to_rgb~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~36_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\data_to_rgb~35_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\)) # 
-- (!\data_to_rgb~35_combout\ & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (((\data_to_rgb~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \data_to_rgb~35_combout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\,
	combout => \data_to_rgb~36_combout\);

-- Location: LCCOMB_X38_Y58_N14
\data_to_rgb~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~39_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\data_to_rgb~36_combout\))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\data_to_rgb~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \data_to_rgb~38_combout\,
	datad => \data_to_rgb~36_combout\,
	combout => \data_to_rgb~39_combout\);

-- Location: M9K_X37_Y57_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y62_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y65_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y65_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y58_N18
\data_to_rgb~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~33_combout\ = (rdaddress_buf_2(16) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\) # ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # 
-- (!rdaddress_buf_2(16) & (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(16),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\,
	combout => \data_to_rgb~33_combout\);

-- Location: LCCOMB_X38_Y58_N12
\data_to_rgb~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~34_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\data_to_rgb~33_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\)) # 
-- (!\data_to_rgb~33_combout\ & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (((\data_to_rgb~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\,
	datad => \data_to_rgb~33_combout\,
	combout => \data_to_rgb~34_combout\);

-- Location: LCCOMB_X38_Y58_N24
\data_to_rgb~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~42_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\data_to_rgb~39_combout\ & (\data_to_rgb~41_combout\)) # (!\data_to_rgb~39_combout\ & ((\data_to_rgb~34_combout\))))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\data_to_rgb~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_to_rgb~41_combout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \data_to_rgb~39_combout\,
	datad => \data_to_rgb~34_combout\,
	combout => \data_to_rgb~42_combout\);

-- Location: LCCOMB_X43_Y44_N20
\data_to_rgb~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~43_combout\ = (\btn_display_snapshot~input_o\ & ((\btn_take_snapshot~input_o\ & ((\Inst_frame_buf_1|q[11]~39_combout\))) # (!\btn_take_snapshot~input_o\ & (\data_to_rgb~42_combout\)))) # (!\btn_display_snapshot~input_o\ & 
-- (((\data_to_rgb~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \btn_display_snapshot~input_o\,
	datab => \btn_take_snapshot~input_o\,
	datac => \data_to_rgb~42_combout\,
	datad => \Inst_frame_buf_1|q[11]~39_combout\,
	combout => \data_to_rgb~43_combout\);

-- Location: FF_X43_Y44_N21
\data_to_rgb[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \data_to_rgb~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_to_rgb(11));

-- Location: LCCOMB_X42_Y44_N30
\Inst_RGB|R[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[3]~3_combout\ = (\Inst_VGA|activeArea~q\ & data_to_rgb(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|activeArea~q\,
	datac => data_to_rgb(11),
	combout => \Inst_RGB|R[3]~3_combout\);

-- Location: IOIBUF_X0_Y29_N22
\DRAM_DQ[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(4),
	o => \DRAM_DQ[4]~input_o\);

-- Location: LCCOMB_X45_Y36_N16
\Inst_sdram_controller|dat_o_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_o_r~5_combout\ = (!\reset_sdram_interface~q\ & \DRAM_DQ[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_sdram_interface~q\,
	datac => \DRAM_DQ[4]~input_o\,
	combout => \Inst_sdram_controller|dat_o_r~5_combout\);

-- Location: FF_X45_Y36_N17
\Inst_sdram_controller|dat_o_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_o_r~5_combout\,
	ena => \Inst_sdram_controller|dat_o_r[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_o_r\(4));

-- Location: LCCOMB_X47_Y40_N16
\Inst_sdram_rw|Mux122~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux122~0_combout\ = (\Inst_sdram_controller|dat_o_r\(4) & !\Inst_sdram_rw|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_sdram_controller|dat_o_r\(4),
	datad => \Inst_sdram_rw|state\(1),
	combout => \Inst_sdram_rw|Mux122~0_combout\);

-- Location: FF_X47_Y40_N17
\Inst_sdram_rw|dout_buf2_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|Mux122~0_combout\,
	ena => \Inst_sdram_rw|dout_buf2_r[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dout_buf2_r\(4));

-- Location: M9K_X15_Y47_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y52_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y44_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y42_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y44_N18
\data_to_rgb~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~51_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\,
	combout => \data_to_rgb~51_combout\);

-- Location: LCCOMB_X42_Y44_N24
\data_to_rgb~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~52_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\data_to_rgb~51_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\)) # 
-- (!\data_to_rgb~51_combout\ & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\data_to_rgb~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\,
	datad => \data_to_rgb~51_combout\,
	combout => \data_to_rgb~52_combout\);

-- Location: M9K_X15_Y44_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y45_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X42_Y44_N26
\data_to_rgb~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~48_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\)))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\,
	combout => \data_to_rgb~48_combout\);

-- Location: M9K_X15_Y38_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y47_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X42_Y44_N8
\data_to_rgb~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~49_combout\ = (\data_to_rgb~48_combout\ & (((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\)) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) 
-- # (!\data_to_rgb~48_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_to_rgb~48_combout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	combout => \data_to_rgb~49_combout\);

-- Location: M9K_X15_Y46_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y45_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y44_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X42_Y44_N14
\data_to_rgb~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~46_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\)) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\,
	combout => \data_to_rgb~46_combout\);

-- Location: M9K_X37_Y37_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X42_Y44_N28
\data_to_rgb~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~47_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\data_to_rgb~46_combout\ & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\)) # 
-- (!\data_to_rgb~46_combout\ & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\data_to_rgb~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\,
	datac => \data_to_rgb~46_combout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\,
	combout => \data_to_rgb~47_combout\);

-- Location: LCCOMB_X42_Y44_N22
\data_to_rgb~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~50_combout\ = (rdaddress_buf_2(16) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) # (!rdaddress_buf_2(16) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\data_to_rgb~47_combout\))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\data_to_rgb~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(16),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \data_to_rgb~49_combout\,
	datad => \data_to_rgb~47_combout\,
	combout => \data_to_rgb~50_combout\);

-- Location: M9K_X37_Y39_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y49_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y51_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y50_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X42_Y44_N10
\data_to_rgb~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~44_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\)))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\,
	combout => \data_to_rgb~44_combout\);

-- Location: LCCOMB_X42_Y44_N20
\data_to_rgb~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~45_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\data_to_rgb~44_combout\ & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\))) 
-- # (!\data_to_rgb~44_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\)))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\data_to_rgb~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\,
	datad => \data_to_rgb~44_combout\,
	combout => \data_to_rgb~45_combout\);

-- Location: LCCOMB_X42_Y44_N6
\data_to_rgb~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~53_combout\ = (rdaddress_buf_2(16) & ((\data_to_rgb~50_combout\ & (\data_to_rgb~52_combout\)) # (!\data_to_rgb~50_combout\ & ((\data_to_rgb~45_combout\))))) # (!rdaddress_buf_2(16) & (((\data_to_rgb~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(16),
	datab => \data_to_rgb~52_combout\,
	datac => \data_to_rgb~50_combout\,
	datad => \data_to_rgb~45_combout\,
	combout => \data_to_rgb~53_combout\);

-- Location: LCCOMB_X43_Y44_N2
\data_to_rgb~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~54_combout\ = (\btn_display_snapshot~input_o\ & ((\btn_take_snapshot~input_o\ & ((\Inst_frame_buf_1|q[4]~49_combout\))) # (!\btn_take_snapshot~input_o\ & (\data_to_rgb~53_combout\)))) # (!\btn_display_snapshot~input_o\ & 
-- (((\data_to_rgb~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \btn_display_snapshot~input_o\,
	datab => \btn_take_snapshot~input_o\,
	datac => \data_to_rgb~53_combout\,
	datad => \Inst_frame_buf_1|q[4]~49_combout\,
	combout => \data_to_rgb~54_combout\);

-- Location: FF_X43_Y44_N3
\data_to_rgb[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \data_to_rgb~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_to_rgb(4));

-- Location: LCCOMB_X42_Y44_N0
\Inst_RGB|G[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[0]~0_combout\ = (\Inst_VGA|activeArea~q\ & data_to_rgb(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|activeArea~q\,
	datad => data_to_rgb(4),
	combout => \Inst_RGB|G[0]~0_combout\);

-- Location: IOIBUF_X0_Y28_N15
\DRAM_DQ[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(5),
	o => \DRAM_DQ[5]~input_o\);

-- Location: LCCOMB_X45_Y36_N30
\Inst_sdram_controller|dat_o_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_o_r~6_combout\ = (\DRAM_DQ[5]~input_o\ & !\reset_sdram_interface~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DRAM_DQ[5]~input_o\,
	datad => \reset_sdram_interface~q\,
	combout => \Inst_sdram_controller|dat_o_r~6_combout\);

-- Location: FF_X45_Y36_N31
\Inst_sdram_controller|dat_o_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_o_r~6_combout\,
	ena => \Inst_sdram_controller|dat_o_r[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_o_r\(5));

-- Location: LCCOMB_X47_Y40_N22
\Inst_sdram_rw|Mux121~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux121~0_combout\ = (\Inst_sdram_controller|dat_o_r\(5) & !\Inst_sdram_rw|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|dat_o_r\(5),
	datad => \Inst_sdram_rw|state\(1),
	combout => \Inst_sdram_rw|Mux121~0_combout\);

-- Location: FF_X47_Y40_N23
\Inst_sdram_rw|dout_buf2_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|Mux121~0_combout\,
	ena => \Inst_sdram_rw|dout_buf2_r[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dout_buf2_r\(5));

-- Location: M9K_X51_Y39_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y65_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y48_N26
\data_to_rgb~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~55_combout\ = (rdaddress_buf_2(16) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)))) # 
-- (!rdaddress_buf_2(16) & (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(16),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\,
	combout => \data_to_rgb~55_combout\);

-- Location: M9K_X51_Y48_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y60_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y48_N28
\data_to_rgb~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~56_combout\ = (\data_to_rgb~55_combout\ & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\data_to_rgb~55_combout\ & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_to_rgb~55_combout\,
	datab => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\,
	combout => \data_to_rgb~56_combout\);

-- Location: M9K_X37_Y68_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y56_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y64_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y67_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y48_N24
\data_to_rgb~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~62_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\) # ((rdaddress_buf_2(16))))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((!rdaddress_buf_2(16) & \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => rdaddress_buf_2(16),
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\,
	combout => \data_to_rgb~62_combout\);

-- Location: LCCOMB_X52_Y48_N22
\data_to_rgb~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~63_combout\ = (rdaddress_buf_2(16) & ((\data_to_rgb~62_combout\ & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\))) # (!\data_to_rgb~62_combout\ & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\)))) # (!rdaddress_buf_2(16) & (((\data_to_rgb~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(16),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\,
	datad => \data_to_rgb~62_combout\,
	combout => \data_to_rgb~63_combout\);

-- Location: M9K_X51_Y40_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y41_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y48_N30
\data_to_rgb~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~59_combout\ = (rdaddress_buf_2(16) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\)))) # 
-- (!rdaddress_buf_2(16) & (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(16),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\,
	combout => \data_to_rgb~59_combout\);

-- Location: M9K_X104_Y44_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y47_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y48_N16
\data_to_rgb~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~60_combout\ = (\data_to_rgb~59_combout\ & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\)) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))) # (!\data_to_rgb~59_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_to_rgb~59_combout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\,
	combout => \data_to_rgb~60_combout\);

-- Location: M9K_X64_Y44_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y48_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y37_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y68_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y48_N6
\data_to_rgb~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~57_combout\ = (rdaddress_buf_2(16) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) # (!rdaddress_buf_2(16) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\)) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(16),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\,
	combout => \data_to_rgb~57_combout\);

-- Location: LCCOMB_X52_Y48_N0
\data_to_rgb~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~58_combout\ = (rdaddress_buf_2(16) & ((\data_to_rgb~57_combout\ & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\))) # (!\data_to_rgb~57_combout\ & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\)))) # (!rdaddress_buf_2(16) & (((\data_to_rgb~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(16),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\,
	datad => \data_to_rgb~57_combout\,
	combout => \data_to_rgb~58_combout\);

-- Location: LCCOMB_X52_Y48_N10
\data_to_rgb~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~61_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\data_to_rgb~58_combout\))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\data_to_rgb~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \data_to_rgb~60_combout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \data_to_rgb~58_combout\,
	combout => \data_to_rgb~61_combout\);

-- Location: LCCOMB_X52_Y48_N12
\data_to_rgb~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~64_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\data_to_rgb~61_combout\ & ((\data_to_rgb~63_combout\))) # (!\data_to_rgb~61_combout\ & (\data_to_rgb~56_combout\)))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\data_to_rgb~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \data_to_rgb~56_combout\,
	datac => \data_to_rgb~63_combout\,
	datad => \data_to_rgb~61_combout\,
	combout => \data_to_rgb~64_combout\);

-- Location: LCCOMB_X52_Y48_N18
\data_to_rgb~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~65_combout\ = (\btn_display_snapshot~input_o\ & ((\btn_take_snapshot~input_o\ & ((\Inst_frame_buf_1|q[5]~59_combout\))) # (!\btn_take_snapshot~input_o\ & (\data_to_rgb~64_combout\)))) # (!\btn_display_snapshot~input_o\ & 
-- (\data_to_rgb~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_to_rgb~64_combout\,
	datab => \btn_display_snapshot~input_o\,
	datac => \btn_take_snapshot~input_o\,
	datad => \Inst_frame_buf_1|q[5]~59_combout\,
	combout => \data_to_rgb~65_combout\);

-- Location: FF_X52_Y48_N19
\data_to_rgb[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \data_to_rgb~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_to_rgb(5));

-- Location: LCCOMB_X46_Y52_N16
\Inst_RGB|G[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[1]~1_combout\ = (\Inst_VGA|activeArea~q\ & data_to_rgb(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|activeArea~q\,
	datad => data_to_rgb(5),
	combout => \Inst_RGB|G[1]~1_combout\);

-- Location: IOIBUF_X0_Y28_N22
\DRAM_DQ[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(6),
	o => \DRAM_DQ[6]~input_o\);

-- Location: LCCOMB_X45_Y36_N20
\Inst_sdram_controller|dat_o_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_o_r~7_combout\ = (\DRAM_DQ[6]~input_o\ & !\reset_sdram_interface~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DRAM_DQ[6]~input_o\,
	datad => \reset_sdram_interface~q\,
	combout => \Inst_sdram_controller|dat_o_r~7_combout\);

-- Location: FF_X45_Y36_N21
\Inst_sdram_controller|dat_o_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_o_r~7_combout\,
	ena => \Inst_sdram_controller|dat_o_r[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_o_r\(6));

-- Location: LCCOMB_X47_Y40_N12
\Inst_sdram_rw|Mux120~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux120~0_combout\ = (\Inst_sdram_controller|dat_o_r\(6) & !\Inst_sdram_rw|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_sdram_controller|dat_o_r\(6),
	datad => \Inst_sdram_rw|state\(1),
	combout => \Inst_sdram_rw|Mux120~0_combout\);

-- Location: FF_X47_Y40_N13
\Inst_sdram_rw|dout_buf2_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|Mux120~0_combout\,
	ena => \Inst_sdram_rw|dout_buf2_r[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dout_buf2_r\(6));

-- Location: M9K_X64_Y39_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y52_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y64_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y50_N14
\data_to_rgb~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~70_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\,
	combout => \data_to_rgb~70_combout\);

-- Location: M9K_X78_Y46_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y50_N8
\data_to_rgb~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~71_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\data_to_rgb~70_combout\ & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\)) # 
-- (!\data_to_rgb~70_combout\ & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\data_to_rgb~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \data_to_rgb~70_combout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\,
	combout => \data_to_rgb~71_combout\);

-- Location: M9K_X78_Y65_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y42_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y53_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y50_N22
\data_to_rgb~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~68_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\,
	combout => \data_to_rgb~68_combout\);

-- Location: M9K_X104_Y65_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y50_N12
\data_to_rgb~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~69_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\data_to_rgb~68_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\)) # 
-- (!\data_to_rgb~68_combout\ & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\data_to_rgb~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \data_to_rgb~68_combout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\,
	combout => \data_to_rgb~69_combout\);

-- Location: LCCOMB_X77_Y50_N6
\data_to_rgb~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~72_combout\ = (rdaddress_buf_2(16) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # ((\data_to_rgb~69_combout\)))) # (!rdaddress_buf_2(16) & 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\data_to_rgb~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(16),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \data_to_rgb~71_combout\,
	datad => \data_to_rgb~69_combout\,
	combout => \data_to_rgb~72_combout\);

-- Location: M9K_X104_Y61_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y60_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y50_N20
\data_to_rgb~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~73_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\,
	combout => \data_to_rgb~73_combout\);

-- Location: M9K_X104_Y53_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y45_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y50_N26
\data_to_rgb~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~74_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\data_to_rgb~73_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\)) # 
-- (!\data_to_rgb~73_combout\ & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\data_to_rgb~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \data_to_rgb~73_combout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\,
	combout => \data_to_rgb~74_combout\);

-- Location: M9K_X104_Y50_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y41_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y50_N18
\data_to_rgb~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~66_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\,
	combout => \data_to_rgb~66_combout\);

-- Location: M9K_X104_Y54_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y61_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y50_N28
\data_to_rgb~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~67_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\data_to_rgb~66_combout\ & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\)) # 
-- (!\data_to_rgb~66_combout\ & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\data_to_rgb~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \data_to_rgb~66_combout\,
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\,
	combout => \data_to_rgb~67_combout\);

-- Location: LCCOMB_X77_Y50_N4
\data_to_rgb~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~75_combout\ = (\data_to_rgb~72_combout\ & (((\data_to_rgb~74_combout\)) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))) # (!\data_to_rgb~72_combout\ & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\data_to_rgb~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_to_rgb~72_combout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \data_to_rgb~74_combout\,
	datad => \data_to_rgb~67_combout\,
	combout => \data_to_rgb~75_combout\);

-- Location: LCCOMB_X77_Y50_N24
\data_to_rgb~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~76_combout\ = (\btn_take_snapshot~input_o\ & ((\btn_display_snapshot~input_o\ & ((\Inst_frame_buf_1|q[6]~69_combout\))) # (!\btn_display_snapshot~input_o\ & (\data_to_rgb~75_combout\)))) # (!\btn_take_snapshot~input_o\ & 
-- (((\data_to_rgb~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \btn_take_snapshot~input_o\,
	datab => \btn_display_snapshot~input_o\,
	datac => \data_to_rgb~75_combout\,
	datad => \Inst_frame_buf_1|q[6]~69_combout\,
	combout => \data_to_rgb~76_combout\);

-- Location: FF_X77_Y50_N25
\data_to_rgb[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \data_to_rgb~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_to_rgb(6));

-- Location: LCCOMB_X68_Y50_N4
\Inst_RGB|G[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[2]~2_combout\ = (\Inst_VGA|activeArea~q\ & data_to_rgb(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|activeArea~q\,
	datad => data_to_rgb(6),
	combout => \Inst_RGB|G[2]~2_combout\);

-- Location: IOIBUF_X0_Y34_N8
\DRAM_DQ[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(7),
	o => \DRAM_DQ[7]~input_o\);

-- Location: LCCOMB_X45_Y36_N10
\Inst_sdram_controller|dat_o_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_o_r~8_combout\ = (\DRAM_DQ[7]~input_o\ & !\reset_sdram_interface~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DRAM_DQ[7]~input_o\,
	datad => \reset_sdram_interface~q\,
	combout => \Inst_sdram_controller|dat_o_r~8_combout\);

-- Location: FF_X45_Y36_N11
\Inst_sdram_controller|dat_o_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_o_r~8_combout\,
	ena => \Inst_sdram_controller|dat_o_r[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_o_r\(7));

-- Location: LCCOMB_X47_Y40_N10
\Inst_sdram_rw|Mux119~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux119~0_combout\ = (\Inst_sdram_controller|dat_o_r\(7) & !\Inst_sdram_rw|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_sdram_controller|dat_o_r\(7),
	datad => \Inst_sdram_rw|state\(1),
	combout => \Inst_sdram_rw|Mux119~0_combout\);

-- Location: FF_X47_Y40_N11
\Inst_sdram_rw|dout_buf2_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|Mux119~0_combout\,
	ena => \Inst_sdram_rw|dout_buf2_r[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dout_buf2_r\(7));

-- Location: M9K_X104_Y64_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y63_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y43_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y51_N22
\data_to_rgb~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~84_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((rdaddress_buf_2(16))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((rdaddress_buf_2(16) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\)) # (!rdaddress_buf_2(16) & 
-- ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => rdaddress_buf_2(16),
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\,
	combout => \data_to_rgb~84_combout\);

-- Location: M9K_X104_Y63_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y51_N12
\data_to_rgb~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~85_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\data_to_rgb~84_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\)) # 
-- (!\data_to_rgb~84_combout\ & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (((\data_to_rgb~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \data_to_rgb~84_combout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\,
	combout => \data_to_rgb~85_combout\);

-- Location: M9K_X104_Y58_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y59_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y59_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y62_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y51_N20
\data_to_rgb~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~77_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((rdaddress_buf_2(16))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((rdaddress_buf_2(16) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\))) # (!rdaddress_buf_2(16) & 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => rdaddress_buf_2(16),
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\,
	combout => \data_to_rgb~77_combout\);

-- Location: LCCOMB_X77_Y51_N18
\data_to_rgb~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~78_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\data_to_rgb~77_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\)) # 
-- (!\data_to_rgb~77_combout\ & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (((\data_to_rgb~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\,
	datad => \data_to_rgb~77_combout\,
	combout => \data_to_rgb~78_combout\);

-- Location: M9K_X78_Y61_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y57_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y62_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y51_N8
\data_to_rgb~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~79_combout\ = (rdaddress_buf_2(16) & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!rdaddress_buf_2(16) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\)) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\,
	datab => rdaddress_buf_2(16),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \data_to_rgb~79_combout\);

-- Location: M9K_X104_Y57_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y51_N26
\data_to_rgb~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~80_combout\ = (rdaddress_buf_2(16) & ((\data_to_rgb~79_combout\ & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\))) # (!\data_to_rgb~79_combout\ & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\)))) # (!rdaddress_buf_2(16) & (((\data_to_rgb~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\,
	datab => rdaddress_buf_2(16),
	datac => \data_to_rgb~79_combout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\,
	combout => \data_to_rgb~80_combout\);

-- Location: M9K_X78_Y43_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y49_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y55_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y43_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y51_N28
\data_to_rgb~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~81_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((rdaddress_buf_2(16)) # (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\)))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & (!rdaddress_buf_2(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => rdaddress_buf_2(16),
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\,
	combout => \data_to_rgb~81_combout\);

-- Location: LCCOMB_X77_Y51_N2
\data_to_rgb~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~82_combout\ = (rdaddress_buf_2(16) & ((\data_to_rgb~81_combout\ & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\))) # (!\data_to_rgb~81_combout\ & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\)))) # (!rdaddress_buf_2(16) & (((\data_to_rgb~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\,
	datac => rdaddress_buf_2(16),
	datad => \data_to_rgb~81_combout\,
	combout => \data_to_rgb~82_combout\);

-- Location: LCCOMB_X77_Y51_N24
\data_to_rgb~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~83_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\data_to_rgb~80_combout\)) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\data_to_rgb~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \data_to_rgb~80_combout\,
	datad => \data_to_rgb~82_combout\,
	combout => \data_to_rgb~83_combout\);

-- Location: LCCOMB_X77_Y51_N30
\data_to_rgb~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~86_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\data_to_rgb~83_combout\ & (\data_to_rgb~85_combout\)) # (!\data_to_rgb~83_combout\ & ((\data_to_rgb~78_combout\))))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\data_to_rgb~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_to_rgb~85_combout\,
	datab => \data_to_rgb~78_combout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \data_to_rgb~83_combout\,
	combout => \data_to_rgb~86_combout\);

-- Location: LCCOMB_X77_Y51_N0
\data_to_rgb~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~87_combout\ = (\btn_take_snapshot~input_o\ & ((\btn_display_snapshot~input_o\ & ((\Inst_frame_buf_1|q[7]~79_combout\))) # (!\btn_display_snapshot~input_o\ & (\data_to_rgb~86_combout\)))) # (!\btn_take_snapshot~input_o\ & 
-- (((\data_to_rgb~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \btn_take_snapshot~input_o\,
	datab => \btn_display_snapshot~input_o\,
	datac => \data_to_rgb~86_combout\,
	datad => \Inst_frame_buf_1|q[7]~79_combout\,
	combout => \data_to_rgb~87_combout\);

-- Location: FF_X77_Y51_N1
\data_to_rgb[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \data_to_rgb~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_to_rgb(7));

-- Location: LCCOMB_X46_Y52_N10
\Inst_RGB|G[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[3]~3_combout\ = (\Inst_VGA|activeArea~q\ & data_to_rgb(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|activeArea~q\,
	datad => data_to_rgb(7),
	combout => \Inst_RGB|G[3]~3_combout\);

-- Location: IOIBUF_X0_Y13_N1
\DRAM_DQ[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(0),
	o => \DRAM_DQ[0]~input_o\);

-- Location: LCCOMB_X45_Y36_N12
\Inst_sdram_controller|dat_o_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_o_r~9_combout\ = (!\reset_sdram_interface~q\ & \DRAM_DQ[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_sdram_interface~q\,
	datad => \DRAM_DQ[0]~input_o\,
	combout => \Inst_sdram_controller|dat_o_r~9_combout\);

-- Location: FF_X45_Y36_N13
\Inst_sdram_controller|dat_o_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_o_r~9_combout\,
	ena => \Inst_sdram_controller|dat_o_r[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_o_r\(0));

-- Location: LCCOMB_X47_Y40_N4
\Inst_sdram_rw|Mux126~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux126~0_combout\ = (\Inst_sdram_controller|dat_o_r\(0)) # (\Inst_sdram_rw|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_sdram_controller|dat_o_r\(0),
	datad => \Inst_sdram_rw|state\(1),
	combout => \Inst_sdram_rw|Mux126~0_combout\);

-- Location: FF_X47_Y40_N5
\Inst_sdram_rw|dout_buf2_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|Mux126~0_combout\,
	ena => \Inst_sdram_rw|dout_buf2_r[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dout_buf2_r\(0));

-- Location: M9K_X64_Y67_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y51_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y52_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y63_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y51_N10
\data_to_rgb~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~92_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\,
	combout => \data_to_rgb~92_combout\);

-- Location: LCCOMB_X57_Y51_N8
\data_to_rgb~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~93_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\data_to_rgb~92_combout\ & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\))) # 
-- (!\data_to_rgb~92_combout\ & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\)))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\data_to_rgb~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\,
	datad => \data_to_rgb~92_combout\,
	combout => \data_to_rgb~93_combout\);

-- Location: M9K_X51_Y63_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y55_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y59_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y51_N26
\data_to_rgb~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~90_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\)))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\,
	combout => \data_to_rgb~90_combout\);

-- Location: M9K_X78_Y40_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y51_N12
\data_to_rgb~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~91_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\data_to_rgb~90_combout\ & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\)) # 
-- (!\data_to_rgb~90_combout\ & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\data_to_rgb~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \data_to_rgb~90_combout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\,
	combout => \data_to_rgb~91_combout\);

-- Location: LCCOMB_X57_Y51_N22
\data_to_rgb~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~94_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((rdaddress_buf_2(16)) # ((\data_to_rgb~91_combout\)))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (!rdaddress_buf_2(16) & (\data_to_rgb~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_2(16),
	datac => \data_to_rgb~93_combout\,
	datad => \data_to_rgb~91_combout\,
	combout => \data_to_rgb~94_combout\);

-- Location: M9K_X78_Y70_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y41_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y47_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y67_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y51_N16
\data_to_rgb~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~95_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\)))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\,
	combout => \data_to_rgb~95_combout\);

-- Location: LCCOMB_X57_Y51_N14
\data_to_rgb~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~96_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\data_to_rgb~95_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\)) # 
-- (!\data_to_rgb~95_combout\ & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\data_to_rgb~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\,
	datad => \data_to_rgb~95_combout\,
	combout => \data_to_rgb~96_combout\);

-- Location: M9K_X51_Y71_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y62_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y53_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y69_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y51_N18
\data_to_rgb~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~88_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\,
	combout => \data_to_rgb~88_combout\);

-- Location: LCCOMB_X57_Y51_N28
\data_to_rgb~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~89_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\data_to_rgb~88_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\)) # 
-- (!\data_to_rgb~88_combout\ & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\data_to_rgb~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \data_to_rgb~88_combout\,
	combout => \data_to_rgb~89_combout\);

-- Location: LCCOMB_X57_Y51_N4
\data_to_rgb~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~97_combout\ = (\data_to_rgb~94_combout\ & (((\data_to_rgb~96_combout\)) # (!rdaddress_buf_2(16)))) # (!\data_to_rgb~94_combout\ & (rdaddress_buf_2(16) & ((\data_to_rgb~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_to_rgb~94_combout\,
	datab => rdaddress_buf_2(16),
	datac => \data_to_rgb~96_combout\,
	datad => \data_to_rgb~89_combout\,
	combout => \data_to_rgb~97_combout\);

-- Location: LCCOMB_X57_Y51_N20
\data_to_rgb~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~98_combout\ = (\btn_display_snapshot~input_o\ & ((\btn_take_snapshot~input_o\ & ((\Inst_frame_buf_1|q[0]~89_combout\))) # (!\btn_take_snapshot~input_o\ & (\data_to_rgb~97_combout\)))) # (!\btn_display_snapshot~input_o\ & 
-- (\data_to_rgb~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \btn_display_snapshot~input_o\,
	datab => \data_to_rgb~97_combout\,
	datac => \btn_take_snapshot~input_o\,
	datad => \Inst_frame_buf_1|q[0]~89_combout\,
	combout => \data_to_rgb~98_combout\);

-- Location: FF_X57_Y51_N21
\data_to_rgb[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \data_to_rgb~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_to_rgb(0));

-- Location: LCCOMB_X54_Y51_N8
\Inst_RGB|B[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[0]~0_combout\ = (\Inst_VGA|activeArea~q\ & data_to_rgb(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|activeArea~q\,
	datad => data_to_rgb(0),
	combout => \Inst_RGB|B[0]~0_combout\);

-- Location: IOIBUF_X0_Y26_N15
\DRAM_DQ[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(1),
	o => \DRAM_DQ[1]~input_o\);

-- Location: LCCOMB_X45_Y36_N26
\Inst_sdram_controller|dat_o_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_o_r~10_combout\ = (\DRAM_DQ[1]~input_o\ & !\reset_sdram_interface~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM_DQ[1]~input_o\,
	datad => \reset_sdram_interface~q\,
	combout => \Inst_sdram_controller|dat_o_r~10_combout\);

-- Location: FF_X45_Y36_N27
\Inst_sdram_controller|dat_o_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_o_r~10_combout\,
	ena => \Inst_sdram_controller|dat_o_r[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_o_r\(1));

-- Location: LCCOMB_X47_Y40_N6
\Inst_sdram_rw|Mux125~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux125~0_combout\ = (\Inst_sdram_controller|dat_o_r\(1)) # (\Inst_sdram_rw|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_sdram_controller|dat_o_r\(1),
	datad => \Inst_sdram_rw|state\(1),
	combout => \Inst_sdram_rw|Mux125~0_combout\);

-- Location: FF_X47_Y40_N7
\Inst_sdram_rw|dout_buf2_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|Mux125~0_combout\,
	ena => \Inst_sdram_rw|dout_buf2_r[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dout_buf2_r\(1));

-- Location: M9K_X64_Y47_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y49_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y50_N0
\data_to_rgb~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~99_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (rdaddress_buf_2(16))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((rdaddress_buf_2(16) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\))) # (!rdaddress_buf_2(16) & 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_2(16),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\,
	combout => \data_to_rgb~99_combout\);

-- Location: M9K_X64_Y50_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y56_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y50_N22
\data_to_rgb~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~100_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\data_to_rgb~99_combout\ & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\))) # (!\data_to_rgb~99_combout\ & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\)))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\data_to_rgb~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \data_to_rgb~99_combout\,
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\,
	combout => \data_to_rgb~100_combout\);

-- Location: M9K_X51_Y49_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y53_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y50_N22
\data_to_rgb~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~103_combout\ = (rdaddress_buf_2(16) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)))) # 
-- (!rdaddress_buf_2(16) & (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(16),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	combout => \data_to_rgb~103_combout\);

-- Location: M9K_X51_Y46_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y50_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y50_N24
\data_to_rgb~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~104_combout\ = (\data_to_rgb~103_combout\ & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\data_to_rgb~103_combout\ & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_to_rgb~103_combout\,
	datab => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\,
	combout => \data_to_rgb~104_combout\);

-- Location: M9K_X64_Y42_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y70_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y54_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y50_N20
\data_to_rgb~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~101_combout\ = (rdaddress_buf_2(16) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) # (!rdaddress_buf_2(16) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => rdaddress_buf_2(16),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\,
	combout => \data_to_rgb~101_combout\);

-- Location: M9K_X64_Y68_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y50_N16
\data_to_rgb~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~102_combout\ = (rdaddress_buf_2(16) & ((\data_to_rgb~101_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\)) # (!\data_to_rgb~101_combout\ & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\))))) # (!rdaddress_buf_2(16) & (((\data_to_rgb~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\,
	datab => rdaddress_buf_2(16),
	datac => \data_to_rgb~101_combout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\,
	combout => \data_to_rgb~102_combout\);

-- Location: LCCOMB_X56_Y50_N30
\data_to_rgb~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~105_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # ((\data_to_rgb~102_combout\)))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\data_to_rgb~104_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \data_to_rgb~104_combout\,
	datad => \data_to_rgb~102_combout\,
	combout => \data_to_rgb~105_combout\);

-- Location: M9K_X64_Y70_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y72_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y66_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y64_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y50_N20
\data_to_rgb~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~106_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((rdaddress_buf_2(16)) # ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\)))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (!rdaddress_buf_2(16) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => rdaddress_buf_2(16),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\,
	combout => \data_to_rgb~106_combout\);

-- Location: LCCOMB_X56_Y50_N2
\data_to_rgb~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~107_combout\ = (rdaddress_buf_2(16) & ((\data_to_rgb~106_combout\ & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\))) # (!\data_to_rgb~106_combout\ & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\)))) # (!rdaddress_buf_2(16) & (((\data_to_rgb~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\,
	datab => rdaddress_buf_2(16),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\,
	datad => \data_to_rgb~106_combout\,
	combout => \data_to_rgb~107_combout\);

-- Location: LCCOMB_X56_Y50_N24
\data_to_rgb~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~108_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\data_to_rgb~105_combout\ & ((\data_to_rgb~107_combout\))) # (!\data_to_rgb~105_combout\ & (\data_to_rgb~100_combout\)))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\data_to_rgb~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_to_rgb~100_combout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \data_to_rgb~105_combout\,
	datad => \data_to_rgb~107_combout\,
	combout => \data_to_rgb~108_combout\);

-- Location: LCCOMB_X53_Y37_N0
\data_to_rgb~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~109_combout\ = (\btn_take_snapshot~input_o\ & ((\btn_display_snapshot~input_o\ & (\Inst_frame_buf_1|q[1]~99_combout\)) # (!\btn_display_snapshot~input_o\ & ((\data_to_rgb~108_combout\))))) # (!\btn_take_snapshot~input_o\ & 
-- (((\data_to_rgb~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \btn_take_snapshot~input_o\,
	datab => \btn_display_snapshot~input_o\,
	datac => \Inst_frame_buf_1|q[1]~99_combout\,
	datad => \data_to_rgb~108_combout\,
	combout => \data_to_rgb~109_combout\);

-- Location: FF_X53_Y37_N1
\data_to_rgb[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \data_to_rgb~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_to_rgb(1));

-- Location: LCCOMB_X53_Y37_N10
\Inst_RGB|B[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[1]~1_combout\ = (\Inst_VGA|activeArea~q\ & data_to_rgb(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|activeArea~q\,
	datad => data_to_rgb(1),
	combout => \Inst_RGB|B[1]~1_combout\);

-- Location: IOIBUF_X0_Y29_N15
\DRAM_DQ[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(2),
	o => \DRAM_DQ[2]~input_o\);

-- Location: LCCOMB_X45_Y36_N24
\Inst_sdram_controller|dat_o_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_o_r~11_combout\ = (!\reset_sdram_interface~q\ & \DRAM_DQ[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_sdram_interface~q\,
	datad => \DRAM_DQ[2]~input_o\,
	combout => \Inst_sdram_controller|dat_o_r~11_combout\);

-- Location: FF_X45_Y36_N25
\Inst_sdram_controller|dat_o_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_o_r~11_combout\,
	ena => \Inst_sdram_controller|dat_o_r[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_o_r\(2));

-- Location: LCCOMB_X47_Y40_N20
\Inst_sdram_rw|Mux124~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux124~0_combout\ = (\Inst_sdram_controller|dat_o_r\(2) & !\Inst_sdram_rw|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_sdram_controller|dat_o_r\(2),
	datad => \Inst_sdram_rw|state\(1),
	combout => \Inst_sdram_rw|Mux124~0_combout\);

-- Location: FF_X47_Y40_N21
\Inst_sdram_rw|dout_buf2_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|Mux124~0_combout\,
	ena => \Inst_sdram_rw|dout_buf2_r[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dout_buf2_r\(2));

-- Location: M9K_X51_Y61_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y57_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y58_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y50_N14
\data_to_rgb~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~110_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\)))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\,
	combout => \data_to_rgb~110_combout\);

-- Location: M9K_X104_Y46_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y50_N28
\data_to_rgb~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~111_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\data_to_rgb~110_combout\ & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\))) 
-- # (!\data_to_rgb~110_combout\ & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\)))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\data_to_rgb~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \data_to_rgb~110_combout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\,
	combout => \data_to_rgb~111_combout\);

-- Location: M9K_X64_Y60_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y69_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y50_N10
\data_to_rgb~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~117_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\)))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\,
	combout => \data_to_rgb~117_combout\);

-- Location: M9K_X104_Y67_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y41_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y50_N8
\data_to_rgb~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~118_combout\ = (\data_to_rgb~117_combout\ & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\)) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) # (!\data_to_rgb~117_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_to_rgb~117_combout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\,
	combout => \data_to_rgb~118_combout\);

-- Location: M9K_X78_Y66_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y49_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y50_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y50_N30
\data_to_rgb~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~112_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\)))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\,
	combout => \data_to_rgb~112_combout\);

-- Location: M9K_X104_Y42_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y50_N18
\data_to_rgb~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~113_combout\ = (\data_to_rgb~112_combout\ & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\) # 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\data_to_rgb~112_combout\ & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\,
	datab => \data_to_rgb~112_combout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\,
	combout => \data_to_rgb~113_combout\);

-- Location: M9K_X64_Y52_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y59_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y51_N6
\data_to_rgb~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~114_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\)))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\,
	combout => \data_to_rgb~114_combout\);

-- Location: M9K_X64_Y40_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y67_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y51_N24
\data_to_rgb~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~115_combout\ = (\data_to_rgb~114_combout\ & (((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\)) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # (!\data_to_rgb~114_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_to_rgb~114_combout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\,
	combout => \data_to_rgb~115_combout\);

-- Location: LCCOMB_X56_Y50_N12
\data_to_rgb~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~116_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((rdaddress_buf_2(16))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((rdaddress_buf_2(16) & (\data_to_rgb~113_combout\)) # (!rdaddress_buf_2(16) & ((\data_to_rgb~115_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \data_to_rgb~113_combout\,
	datac => rdaddress_buf_2(16),
	datad => \data_to_rgb~115_combout\,
	combout => \data_to_rgb~116_combout\);

-- Location: LCCOMB_X56_Y50_N26
\data_to_rgb~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~119_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\data_to_rgb~116_combout\ & ((\data_to_rgb~118_combout\))) # (!\data_to_rgb~116_combout\ & (\data_to_rgb~111_combout\)))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\data_to_rgb~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \data_to_rgb~111_combout\,
	datac => \data_to_rgb~118_combout\,
	datad => \data_to_rgb~116_combout\,
	combout => \data_to_rgb~119_combout\);

-- Location: LCCOMB_X56_Y50_N4
\data_to_rgb~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~120_combout\ = (\btn_display_snapshot~input_o\ & ((\btn_take_snapshot~input_o\ & ((\Inst_frame_buf_1|q[2]~109_combout\))) # (!\btn_take_snapshot~input_o\ & (\data_to_rgb~119_combout\)))) # (!\btn_display_snapshot~input_o\ & 
-- (((\data_to_rgb~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \btn_display_snapshot~input_o\,
	datab => \btn_take_snapshot~input_o\,
	datac => \data_to_rgb~119_combout\,
	datad => \Inst_frame_buf_1|q[2]~109_combout\,
	combout => \data_to_rgb~120_combout\);

-- Location: FF_X56_Y50_N5
\data_to_rgb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \data_to_rgb~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_to_rgb(2));

-- Location: LCCOMB_X56_Y50_N6
\Inst_RGB|B[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[2]~2_combout\ = (data_to_rgb(2) & \Inst_VGA|activeArea~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_to_rgb(2),
	datac => \Inst_VGA|activeArea~q\,
	combout => \Inst_RGB|B[2]~2_combout\);

-- Location: IOIBUF_X0_Y25_N15
\DRAM_DQ[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(3),
	o => \DRAM_DQ[3]~input_o\);

-- Location: LCCOMB_X45_Y36_N18
\Inst_sdram_controller|dat_o_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dat_o_r~12_combout\ = (\DRAM_DQ[3]~input_o\ & !\reset_sdram_interface~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DRAM_DQ[3]~input_o\,
	datad => \reset_sdram_interface~q\,
	combout => \Inst_sdram_controller|dat_o_r~12_combout\);

-- Location: FF_X45_Y36_N19
\Inst_sdram_controller|dat_o_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dat_o_r~12_combout\,
	ena => \Inst_sdram_controller|dat_o_r[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dat_o_r\(3));

-- Location: LCCOMB_X47_Y40_N26
\Inst_sdram_rw|Mux123~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|Mux123~0_combout\ = (\Inst_sdram_controller|dat_o_r\(3) & !\Inst_sdram_rw|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_sdram_controller|dat_o_r\(3),
	datad => \Inst_sdram_rw|state\(1),
	combout => \Inst_sdram_rw|Mux123~0_combout\);

-- Location: FF_X47_Y40_N27
\Inst_sdram_rw|dout_buf2_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|Mux123~0_combout\,
	ena => \Inst_sdram_rw|dout_buf2_r[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|dout_buf2_r\(3));

-- Location: M9K_X51_Y62_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y58_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y57_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y68_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y50_N18
\data_to_rgb~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~121_combout\ = (rdaddress_buf_2(16) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\) # ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # 
-- (!rdaddress_buf_2(16) & (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\,
	datab => rdaddress_buf_2(16),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\,
	combout => \data_to_rgb~121_combout\);

-- Location: LCCOMB_X52_Y50_N12
\data_to_rgb~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~122_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\data_to_rgb~121_combout\ & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\))) # (!\data_to_rgb~121_combout\ & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\)))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\data_to_rgb~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \data_to_rgb~121_combout\,
	combout => \data_to_rgb~122_combout\);

-- Location: M9K_X37_Y72_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y65_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y69_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y71_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y50_N2
\data_to_rgb~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~128_combout\ = (rdaddress_buf_2(16) & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\)))) # 
-- (!rdaddress_buf_2(16) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ & (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\,
	datab => rdaddress_buf_2(16),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\,
	combout => \data_to_rgb~128_combout\);

-- Location: LCCOMB_X52_Y50_N8
\data_to_rgb~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~129_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\data_to_rgb~128_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\)) 
-- # (!\data_to_rgb~128_combout\ & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\))))) # (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (((\data_to_rgb~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\,
	datad => \data_to_rgb~128_combout\,
	combout => \data_to_rgb~129_combout\);

-- Location: M9K_X37_Y70_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y42_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y50_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y46_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y50_N14
\data_to_rgb~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~125_combout\ = (rdaddress_buf_2(16) & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!rdaddress_buf_2(16) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\)) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\,
	datab => rdaddress_buf_2(16),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\,
	combout => \data_to_rgb~125_combout\);

-- Location: LCCOMB_X52_Y50_N30
\data_to_rgb~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~126_combout\ = (rdaddress_buf_2(16) & ((\data_to_rgb~125_combout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\)) # (!\data_to_rgb~125_combout\ & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\))))) # (!rdaddress_buf_2(16) & (((\data_to_rgb~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\,
	datab => rdaddress_buf_2(16),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\,
	datad => \data_to_rgb~125_combout\,
	combout => \data_to_rgb~126_combout\);

-- Location: M9K_X64_Y66_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y55_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y50_N26
\data_to_rgb~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~123_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\) # (rdaddress_buf_2(16))))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ & ((!rdaddress_buf_2(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\,
	datad => rdaddress_buf_2(16),
	combout => \data_to_rgb~123_combout\);

-- Location: M9K_X64_Y54_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y45_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y50_N16
\data_to_rgb~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~124_combout\ = (\data_to_rgb~123_combout\ & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\)) # (!rdaddress_buf_2(16)))) # (!\data_to_rgb~123_combout\ & (rdaddress_buf_2(16) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_to_rgb~123_combout\,
	datab => rdaddress_buf_2(16),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\,
	combout => \data_to_rgb~124_combout\);

-- Location: LCCOMB_X52_Y50_N28
\data_to_rgb~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~127_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\data_to_rgb~124_combout\))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\data_to_rgb~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_to_rgb~126_combout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \data_to_rgb~124_combout\,
	combout => \data_to_rgb~127_combout\);

-- Location: LCCOMB_X52_Y50_N10
\data_to_rgb~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~130_combout\ = (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\data_to_rgb~127_combout\ & ((\data_to_rgb~129_combout\))) # (!\data_to_rgb~127_combout\ & (\data_to_rgb~122_combout\)))) # 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\data_to_rgb~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_to_rgb~122_combout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \data_to_rgb~129_combout\,
	datad => \data_to_rgb~127_combout\,
	combout => \data_to_rgb~130_combout\);

-- Location: LCCOMB_X52_Y50_N4
\data_to_rgb~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \data_to_rgb~131_combout\ = (\btn_display_snapshot~input_o\ & ((\btn_take_snapshot~input_o\ & ((\Inst_frame_buf_1|q[3]~119_combout\))) # (!\btn_take_snapshot~input_o\ & (\data_to_rgb~130_combout\)))) # (!\btn_display_snapshot~input_o\ & 
-- (\data_to_rgb~130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_to_rgb~130_combout\,
	datab => \btn_display_snapshot~input_o\,
	datac => \btn_take_snapshot~input_o\,
	datad => \Inst_frame_buf_1|q[3]~119_combout\,
	combout => \data_to_rgb~131_combout\);

-- Location: FF_X52_Y50_N5
\data_to_rgb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \data_to_rgb~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_to_rgb(3));

-- Location: LCCOMB_X52_Y50_N6
\Inst_RGB|B[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[3]~3_combout\ = (data_to_rgb(3) & \Inst_VGA|activeArea~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_to_rgb(3),
	datac => \Inst_VGA|activeArea~q\,
	combout => \Inst_RGB|B[3]~3_combout\);

-- Location: LCCOMB_X49_Y45_N2
\Inst_VGA|Nblank~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Nblank~0_combout\ = (\Inst_VGA|Vcnt\(9) & (((!\Inst_VGA|Hcnt\(8) & !\Inst_VGA|Hcnt\(7))) # (!\Inst_VGA|Hcnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(9),
	datab => \Inst_VGA|Hcnt\(9),
	datac => \Inst_VGA|Hcnt\(8),
	datad => \Inst_VGA|Hcnt\(7),
	combout => \Inst_VGA|Nblank~0_combout\);

-- Location: LCCOMB_X49_Y45_N24
\Inst_VGA|Nblank~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Nblank~1_combout\ = (\Inst_VGA|Nblank~0_combout\ & ((!\Inst_VGA|Vcnt\(8)) # (!\Inst_VGA|process_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|process_2~0_combout\,
	datac => \Inst_VGA|Vcnt\(8),
	datad => \Inst_VGA|Nblank~0_combout\,
	combout => \Inst_VGA|Nblank~1_combout\);

-- Location: LCCOMB_X65_Y1_N28
\Inst_ov7670_controller|sys_clk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|sys_clk~0_combout\ = !\Inst_ov7670_controller|sys_clk~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|sys_clk~q\,
	combout => \Inst_ov7670_controller|sys_clk~0_combout\);

-- Location: FF_X65_Y1_N29
\Inst_ov7670_controller|sys_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|sys_clk~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|sys_clk~q\);

-- Location: LCCOMB_X21_Y8_N22
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0)) # ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1)) # ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\);

-- Location: LCCOMB_X21_Y8_N8
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1)) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\);

-- Location: LCCOMB_X21_Y8_N10
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\ & (((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2)) # (!\Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\)) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29)) # ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\);

-- Location: LCCOMB_X21_Y8_N24
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) $ 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\);

-- Location: LCCOMB_X20_Y8_N0
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~4_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) $ 
-- (\Inst_ov7670_controller|Inst_i2c_sender|divider\(6))))) # (!\Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(7)) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(6)) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(7),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(6),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~4_combout\);

-- Location: LCCOMB_X21_Y8_N20
\Inst_ov7670_controller|Inst_i2c_sender|sioc~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|sioc~feeder_combout\ = \Inst_ov7670_controller|Inst_i2c_sender|Mux2~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~4_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|sioc~feeder_combout\);

-- Location: FF_X21_Y8_N21
\Inst_ov7670_controller|Inst_i2c_sender|sioc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|sioc~feeder_combout\,
	asdata => VCC,
	sload => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|sioc~q\);

-- Location: LCCOMB_X48_Y34_N4
\Inst_sdram_controller|Equal14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|Equal14~0_combout\ = (!\Inst_sdram_controller|current_init_state\(1) & (\Inst_sdram_controller|current_init_state\(2) & !\Inst_sdram_controller|current_init_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_init_state\(1),
	datab => \Inst_sdram_controller|current_init_state\(2),
	datad => \Inst_sdram_controller|current_init_state\(0),
	combout => \Inst_sdram_controller|Equal14~0_combout\);

-- Location: LCCOMB_X47_Y34_N26
\Inst_sdram_controller|process_13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|process_13~0_combout\ = (!\Inst_sdram_controller|current_state\(1) & ((\Inst_sdram_controller|current_state\(0) & (!\Inst_sdram_controller|current_state\(3) & \Inst_sdram_controller|current_state\(2))) # 
-- (!\Inst_sdram_controller|current_state\(0) & (\Inst_sdram_controller|current_state\(3) & !\Inst_sdram_controller|current_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_state\(0),
	datab => \Inst_sdram_controller|current_state\(3),
	datac => \Inst_sdram_controller|current_state\(2),
	datad => \Inst_sdram_controller|current_state\(1),
	combout => \Inst_sdram_controller|process_13~0_combout\);

-- Location: LCCOMB_X42_Y31_N12
\Inst_sdram_controller|dram_addr_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_addr_r~3_combout\ = ((!\Inst_sdram_controller|Equal18~0_combout\ & !\Inst_sdram_controller|process_13~0_combout\)) # (!\Inst_sdram_controller|dram_addr_r~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|Equal18~0_combout\,
	datab => \Inst_sdram_controller|process_13~0_combout\,
	datad => \Inst_sdram_controller|dram_addr_r~2_combout\,
	combout => \Inst_sdram_controller|dram_addr_r~3_combout\);

-- Location: LCCOMB_X41_Y32_N8
\Inst_sdram_rw|addr_i_r[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[1]~24_combout\ = \Inst_sdram_rw|addr_i_r\(1) $ (VCC)
-- \Inst_sdram_rw|addr_i_r[1]~25\ = CARRY(\Inst_sdram_rw|addr_i_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_i_r\(1),
	datad => VCC,
	combout => \Inst_sdram_rw|addr_i_r[1]~24_combout\,
	cout => \Inst_sdram_rw|addr_i_r[1]~25\);

-- Location: FF_X41_Y32_N9
\Inst_sdram_rw|addr_i_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[1]~24_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(1));

-- Location: LCCOMB_X41_Y32_N10
\Inst_sdram_rw|addr_i_r[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[2]~26_combout\ = (\Inst_sdram_rw|addr_i_r\(2) & (!\Inst_sdram_rw|addr_i_r[1]~25\)) # (!\Inst_sdram_rw|addr_i_r\(2) & ((\Inst_sdram_rw|addr_i_r[1]~25\) # (GND)))
-- \Inst_sdram_rw|addr_i_r[2]~27\ = CARRY((!\Inst_sdram_rw|addr_i_r[1]~25\) # (!\Inst_sdram_rw|addr_i_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_i_r\(2),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_i_r[1]~25\,
	combout => \Inst_sdram_rw|addr_i_r[2]~26_combout\,
	cout => \Inst_sdram_rw|addr_i_r[2]~27\);

-- Location: FF_X41_Y32_N11
\Inst_sdram_rw|addr_i_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[2]~26_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(2));

-- Location: LCCOMB_X41_Y32_N12
\Inst_sdram_rw|addr_i_r[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[3]~28_combout\ = (\Inst_sdram_rw|addr_i_r\(3) & (\Inst_sdram_rw|addr_i_r[2]~27\ $ (GND))) # (!\Inst_sdram_rw|addr_i_r\(3) & (!\Inst_sdram_rw|addr_i_r[2]~27\ & VCC))
-- \Inst_sdram_rw|addr_i_r[3]~29\ = CARRY((\Inst_sdram_rw|addr_i_r\(3) & !\Inst_sdram_rw|addr_i_r[2]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_i_r\(3),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_i_r[2]~27\,
	combout => \Inst_sdram_rw|addr_i_r[3]~28_combout\,
	cout => \Inst_sdram_rw|addr_i_r[3]~29\);

-- Location: FF_X41_Y32_N13
\Inst_sdram_rw|addr_i_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[3]~28_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(3));

-- Location: LCCOMB_X41_Y32_N14
\Inst_sdram_rw|addr_i_r[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[4]~30_combout\ = (\Inst_sdram_rw|addr_i_r\(4) & (!\Inst_sdram_rw|addr_i_r[3]~29\)) # (!\Inst_sdram_rw|addr_i_r\(4) & ((\Inst_sdram_rw|addr_i_r[3]~29\) # (GND)))
-- \Inst_sdram_rw|addr_i_r[4]~31\ = CARRY((!\Inst_sdram_rw|addr_i_r[3]~29\) # (!\Inst_sdram_rw|addr_i_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_i_r\(4),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_i_r[3]~29\,
	combout => \Inst_sdram_rw|addr_i_r[4]~30_combout\,
	cout => \Inst_sdram_rw|addr_i_r[4]~31\);

-- Location: FF_X41_Y32_N15
\Inst_sdram_rw|addr_i_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[4]~30_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(4));

-- Location: LCCOMB_X41_Y32_N16
\Inst_sdram_rw|addr_i_r[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[5]~32_combout\ = (\Inst_sdram_rw|addr_i_r\(5) & (\Inst_sdram_rw|addr_i_r[4]~31\ $ (GND))) # (!\Inst_sdram_rw|addr_i_r\(5) & (!\Inst_sdram_rw|addr_i_r[4]~31\ & VCC))
-- \Inst_sdram_rw|addr_i_r[5]~33\ = CARRY((\Inst_sdram_rw|addr_i_r\(5) & !\Inst_sdram_rw|addr_i_r[4]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_i_r\(5),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_i_r[4]~31\,
	combout => \Inst_sdram_rw|addr_i_r[5]~32_combout\,
	cout => \Inst_sdram_rw|addr_i_r[5]~33\);

-- Location: FF_X41_Y32_N17
\Inst_sdram_rw|addr_i_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[5]~32_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(5));

-- Location: LCCOMB_X41_Y32_N18
\Inst_sdram_rw|addr_i_r[6]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[6]~34_combout\ = (\Inst_sdram_rw|addr_i_r\(6) & (!\Inst_sdram_rw|addr_i_r[5]~33\)) # (!\Inst_sdram_rw|addr_i_r\(6) & ((\Inst_sdram_rw|addr_i_r[5]~33\) # (GND)))
-- \Inst_sdram_rw|addr_i_r[6]~35\ = CARRY((!\Inst_sdram_rw|addr_i_r[5]~33\) # (!\Inst_sdram_rw|addr_i_r\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_i_r\(6),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_i_r[5]~33\,
	combout => \Inst_sdram_rw|addr_i_r[6]~34_combout\,
	cout => \Inst_sdram_rw|addr_i_r[6]~35\);

-- Location: FF_X41_Y32_N19
\Inst_sdram_rw|addr_i_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[6]~34_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(6));

-- Location: LCCOMB_X41_Y32_N20
\Inst_sdram_rw|addr_i_r[7]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[7]~36_combout\ = (\Inst_sdram_rw|addr_i_r\(7) & (\Inst_sdram_rw|addr_i_r[6]~35\ $ (GND))) # (!\Inst_sdram_rw|addr_i_r\(7) & (!\Inst_sdram_rw|addr_i_r[6]~35\ & VCC))
-- \Inst_sdram_rw|addr_i_r[7]~37\ = CARRY((\Inst_sdram_rw|addr_i_r\(7) & !\Inst_sdram_rw|addr_i_r[6]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_i_r\(7),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_i_r[6]~35\,
	combout => \Inst_sdram_rw|addr_i_r[7]~36_combout\,
	cout => \Inst_sdram_rw|addr_i_r[7]~37\);

-- Location: FF_X41_Y32_N21
\Inst_sdram_rw|addr_i_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[7]~36_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(7));

-- Location: LCCOMB_X41_Y32_N22
\Inst_sdram_rw|addr_i_r[8]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[8]~38_combout\ = (\Inst_sdram_rw|addr_i_r\(8) & (!\Inst_sdram_rw|addr_i_r[7]~37\)) # (!\Inst_sdram_rw|addr_i_r\(8) & ((\Inst_sdram_rw|addr_i_r[7]~37\) # (GND)))
-- \Inst_sdram_rw|addr_i_r[8]~39\ = CARRY((!\Inst_sdram_rw|addr_i_r[7]~37\) # (!\Inst_sdram_rw|addr_i_r\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_i_r\(8),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_i_r[7]~37\,
	combout => \Inst_sdram_rw|addr_i_r[8]~38_combout\,
	cout => \Inst_sdram_rw|addr_i_r[8]~39\);

-- Location: FF_X41_Y32_N23
\Inst_sdram_rw|addr_i_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[8]~38_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(8));

-- Location: LCCOMB_X41_Y32_N24
\Inst_sdram_rw|addr_i_r[9]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[9]~40_combout\ = (\Inst_sdram_rw|addr_i_r\(9) & (\Inst_sdram_rw|addr_i_r[8]~39\ $ (GND))) # (!\Inst_sdram_rw|addr_i_r\(9) & (!\Inst_sdram_rw|addr_i_r[8]~39\ & VCC))
-- \Inst_sdram_rw|addr_i_r[9]~41\ = CARRY((\Inst_sdram_rw|addr_i_r\(9) & !\Inst_sdram_rw|addr_i_r[8]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_i_r\(9),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_i_r[8]~39\,
	combout => \Inst_sdram_rw|addr_i_r[9]~40_combout\,
	cout => \Inst_sdram_rw|addr_i_r[9]~41\);

-- Location: FF_X41_Y32_N25
\Inst_sdram_rw|addr_i_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[9]~40_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(9));

-- Location: LCCOMB_X41_Y32_N26
\Inst_sdram_rw|addr_i_r[10]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[10]~42_combout\ = (\Inst_sdram_rw|addr_i_r\(10) & (!\Inst_sdram_rw|addr_i_r[9]~41\)) # (!\Inst_sdram_rw|addr_i_r\(10) & ((\Inst_sdram_rw|addr_i_r[9]~41\) # (GND)))
-- \Inst_sdram_rw|addr_i_r[10]~43\ = CARRY((!\Inst_sdram_rw|addr_i_r[9]~41\) # (!\Inst_sdram_rw|addr_i_r\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_i_r\(10),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_i_r[9]~41\,
	combout => \Inst_sdram_rw|addr_i_r[10]~42_combout\,
	cout => \Inst_sdram_rw|addr_i_r[10]~43\);

-- Location: FF_X41_Y32_N27
\Inst_sdram_rw|addr_i_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[10]~42_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(10));

-- Location: LCCOMB_X41_Y31_N24
\Inst_sdram_controller|address_r[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|address_r[10]~feeder_combout\ = \Inst_sdram_rw|addr_i_r\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_sdram_rw|addr_i_r\(10),
	combout => \Inst_sdram_controller|address_r[10]~feeder_combout\);

-- Location: FF_X41_Y31_N25
\Inst_sdram_controller|address_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|address_r[10]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(10));

-- Location: LCCOMB_X40_Y31_N28
\Inst_sdram_controller|dram_addr_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_addr_r~4_combout\ = (\Inst_sdram_controller|Equal14~0_combout\) # ((\Inst_sdram_controller|Equal18~0_combout\ & (!\Inst_sdram_controller|dram_addr_r~3_combout\ & \Inst_sdram_controller|address_r\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|Equal18~0_combout\,
	datab => \Inst_sdram_controller|Equal14~0_combout\,
	datac => \Inst_sdram_controller|dram_addr_r~3_combout\,
	datad => \Inst_sdram_controller|address_r\(10),
	combout => \Inst_sdram_controller|dram_addr_r~4_combout\);

-- Location: FF_X40_Y31_N29
\Inst_sdram_controller|dram_addr_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_addr_r~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_addr_r\(0));

-- Location: LCCOMB_X41_Y32_N28
\Inst_sdram_rw|addr_i_r[11]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[11]~44_combout\ = (\Inst_sdram_rw|addr_i_r\(11) & (\Inst_sdram_rw|addr_i_r[10]~43\ $ (GND))) # (!\Inst_sdram_rw|addr_i_r\(11) & (!\Inst_sdram_rw|addr_i_r[10]~43\ & VCC))
-- \Inst_sdram_rw|addr_i_r[11]~45\ = CARRY((\Inst_sdram_rw|addr_i_r\(11) & !\Inst_sdram_rw|addr_i_r[10]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_i_r\(11),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_i_r[10]~43\,
	combout => \Inst_sdram_rw|addr_i_r[11]~44_combout\,
	cout => \Inst_sdram_rw|addr_i_r[11]~45\);

-- Location: FF_X41_Y32_N29
\Inst_sdram_rw|addr_i_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[11]~44_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(11));

-- Location: LCCOMB_X41_Y31_N30
\Inst_sdram_controller|address_r[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|address_r[11]~feeder_combout\ = \Inst_sdram_rw|addr_i_r\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_sdram_rw|addr_i_r\(11),
	combout => \Inst_sdram_controller|address_r[11]~feeder_combout\);

-- Location: FF_X41_Y31_N31
\Inst_sdram_controller|address_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|address_r[11]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(11));

-- Location: LCCOMB_X41_Y32_N4
\Inst_sdram_controller|address_r[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|address_r[1]~feeder_combout\ = \Inst_sdram_rw|addr_i_r\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_i_r\(1),
	combout => \Inst_sdram_controller|address_r[1]~feeder_combout\);

-- Location: FF_X41_Y32_N5
\Inst_sdram_controller|address_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|address_r[1]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(1));

-- Location: LCCOMB_X40_Y31_N10
\Inst_sdram_controller|dram_addr_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_addr_r~5_combout\ = (!\Inst_sdram_controller|dram_addr_r~3_combout\ & ((\Inst_sdram_controller|Equal18~0_combout\ & (\Inst_sdram_controller|address_r\(11))) # (!\Inst_sdram_controller|Equal18~0_combout\ & 
-- ((\Inst_sdram_controller|address_r\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|dram_addr_r~3_combout\,
	datab => \Inst_sdram_controller|address_r\(11),
	datac => \Inst_sdram_controller|address_r\(1),
	datad => \Inst_sdram_controller|Equal18~0_combout\,
	combout => \Inst_sdram_controller|dram_addr_r~5_combout\);

-- Location: FF_X40_Y31_N11
\Inst_sdram_controller|dram_addr_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_addr_r~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_addr_r\(1));

-- Location: LCCOMB_X41_Y32_N0
\Inst_sdram_controller|address_r[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|address_r[2]~feeder_combout\ = \Inst_sdram_rw|addr_i_r\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_i_r\(2),
	combout => \Inst_sdram_controller|address_r[2]~feeder_combout\);

-- Location: FF_X41_Y32_N1
\Inst_sdram_controller|address_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|address_r[2]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(2));

-- Location: LCCOMB_X41_Y32_N30
\Inst_sdram_rw|addr_i_r[12]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[12]~46_combout\ = (\Inst_sdram_rw|addr_i_r\(12) & (!\Inst_sdram_rw|addr_i_r[11]~45\)) # (!\Inst_sdram_rw|addr_i_r\(12) & ((\Inst_sdram_rw|addr_i_r[11]~45\) # (GND)))
-- \Inst_sdram_rw|addr_i_r[12]~47\ = CARRY((!\Inst_sdram_rw|addr_i_r[11]~45\) # (!\Inst_sdram_rw|addr_i_r\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_i_r\(12),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_i_r[11]~45\,
	combout => \Inst_sdram_rw|addr_i_r[12]~46_combout\,
	cout => \Inst_sdram_rw|addr_i_r[12]~47\);

-- Location: FF_X41_Y32_N31
\Inst_sdram_rw|addr_i_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[12]~46_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(12));

-- Location: LCCOMB_X41_Y32_N6
\Inst_sdram_controller|address_r[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|address_r[12]~feeder_combout\ = \Inst_sdram_rw|addr_i_r\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_i_r\(12),
	combout => \Inst_sdram_controller|address_r[12]~feeder_combout\);

-- Location: FF_X41_Y32_N7
\Inst_sdram_controller|address_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|address_r[12]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(12));

-- Location: LCCOMB_X40_Y31_N16
\Inst_sdram_controller|dram_addr_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_addr_r~6_combout\ = (!\Inst_sdram_controller|dram_addr_r~3_combout\ & ((\Inst_sdram_controller|Equal18~0_combout\ & ((\Inst_sdram_controller|address_r\(12)))) # (!\Inst_sdram_controller|Equal18~0_combout\ & 
-- (\Inst_sdram_controller|address_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|dram_addr_r~3_combout\,
	datab => \Inst_sdram_controller|address_r\(2),
	datac => \Inst_sdram_controller|address_r\(12),
	datad => \Inst_sdram_controller|Equal18~0_combout\,
	combout => \Inst_sdram_controller|dram_addr_r~6_combout\);

-- Location: FF_X40_Y31_N17
\Inst_sdram_controller|dram_addr_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_addr_r~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_addr_r\(2));

-- Location: LCCOMB_X41_Y31_N0
\Inst_sdram_rw|addr_i_r[13]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[13]~48_combout\ = (\Inst_sdram_rw|addr_i_r\(13) & (\Inst_sdram_rw|addr_i_r[12]~47\ $ (GND))) # (!\Inst_sdram_rw|addr_i_r\(13) & (!\Inst_sdram_rw|addr_i_r[12]~47\ & VCC))
-- \Inst_sdram_rw|addr_i_r[13]~49\ = CARRY((\Inst_sdram_rw|addr_i_r\(13) & !\Inst_sdram_rw|addr_i_r[12]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_i_r\(13),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_i_r[12]~47\,
	combout => \Inst_sdram_rw|addr_i_r[13]~48_combout\,
	cout => \Inst_sdram_rw|addr_i_r[13]~49\);

-- Location: FF_X41_Y31_N1
\Inst_sdram_rw|addr_i_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[13]~48_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(13));

-- Location: FF_X40_Y31_N1
\Inst_sdram_controller|address_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_sdram_rw|addr_i_r\(13),
	sload => VCC,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(13));

-- Location: FF_X40_Y31_N23
\Inst_sdram_controller|address_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_sdram_rw|addr_i_r\(3),
	sload => VCC,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(3));

-- Location: LCCOMB_X40_Y31_N2
\Inst_sdram_controller|dram_addr_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_addr_r~7_combout\ = (!\Inst_sdram_controller|dram_addr_r~3_combout\ & ((\Inst_sdram_controller|Equal18~0_combout\ & (\Inst_sdram_controller|address_r\(13))) # (!\Inst_sdram_controller|Equal18~0_combout\ & 
-- ((\Inst_sdram_controller|address_r\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|dram_addr_r~3_combout\,
	datab => \Inst_sdram_controller|address_r\(13),
	datac => \Inst_sdram_controller|address_r\(3),
	datad => \Inst_sdram_controller|Equal18~0_combout\,
	combout => \Inst_sdram_controller|dram_addr_r~7_combout\);

-- Location: FF_X40_Y31_N3
\Inst_sdram_controller|dram_addr_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_addr_r~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_addr_r\(3));

-- Location: LCCOMB_X41_Y31_N2
\Inst_sdram_rw|addr_i_r[14]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[14]~50_combout\ = (\Inst_sdram_rw|addr_i_r\(14) & (!\Inst_sdram_rw|addr_i_r[13]~49\)) # (!\Inst_sdram_rw|addr_i_r\(14) & ((\Inst_sdram_rw|addr_i_r[13]~49\) # (GND)))
-- \Inst_sdram_rw|addr_i_r[14]~51\ = CARRY((!\Inst_sdram_rw|addr_i_r[13]~49\) # (!\Inst_sdram_rw|addr_i_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_i_r\(14),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_i_r[13]~49\,
	combout => \Inst_sdram_rw|addr_i_r[14]~50_combout\,
	cout => \Inst_sdram_rw|addr_i_r[14]~51\);

-- Location: FF_X41_Y31_N3
\Inst_sdram_rw|addr_i_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[14]~50_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(14));

-- Location: LCCOMB_X42_Y31_N22
\Inst_sdram_controller|address_r[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|address_r[14]~feeder_combout\ = \Inst_sdram_rw|addr_i_r\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_sdram_rw|addr_i_r\(14),
	combout => \Inst_sdram_controller|address_r[14]~feeder_combout\);

-- Location: FF_X42_Y31_N23
\Inst_sdram_controller|address_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|address_r[14]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(14));

-- Location: FF_X42_Y31_N29
\Inst_sdram_controller|address_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_sdram_rw|addr_i_r\(4),
	sload => VCC,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(4));

-- Location: LCCOMB_X42_Y31_N28
\Inst_sdram_controller|dram_addr_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_addr_r~8_combout\ = (\Inst_sdram_controller|Equal18~0_combout\ & (\Inst_sdram_controller|address_r\(14))) # (!\Inst_sdram_controller|Equal18~0_combout\ & ((\Inst_sdram_controller|address_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|address_r\(14),
	datac => \Inst_sdram_controller|address_r\(4),
	datad => \Inst_sdram_controller|Equal18~0_combout\,
	combout => \Inst_sdram_controller|dram_addr_r~8_combout\);

-- Location: LCCOMB_X40_Y31_N12
\Inst_sdram_controller|dram_addr_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_addr_r~9_combout\ = (\Inst_sdram_controller|Equal14~0_combout\) # ((\Inst_sdram_controller|dram_addr_r~8_combout\ & !\Inst_sdram_controller|dram_addr_r~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|dram_addr_r~8_combout\,
	datab => \Inst_sdram_controller|Equal14~0_combout\,
	datac => \Inst_sdram_controller|dram_addr_r~3_combout\,
	combout => \Inst_sdram_controller|dram_addr_r~9_combout\);

-- Location: FF_X40_Y31_N13
\Inst_sdram_controller|dram_addr_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_addr_r~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_addr_r\(4));

-- Location: LCCOMB_X41_Y31_N4
\Inst_sdram_rw|addr_i_r[15]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[15]~52_combout\ = (\Inst_sdram_rw|addr_i_r\(15) & (\Inst_sdram_rw|addr_i_r[14]~51\ $ (GND))) # (!\Inst_sdram_rw|addr_i_r\(15) & (!\Inst_sdram_rw|addr_i_r[14]~51\ & VCC))
-- \Inst_sdram_rw|addr_i_r[15]~53\ = CARRY((\Inst_sdram_rw|addr_i_r\(15) & !\Inst_sdram_rw|addr_i_r[14]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_i_r\(15),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_i_r[14]~51\,
	combout => \Inst_sdram_rw|addr_i_r[15]~52_combout\,
	cout => \Inst_sdram_rw|addr_i_r[15]~53\);

-- Location: FF_X41_Y31_N5
\Inst_sdram_rw|addr_i_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[15]~52_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(15));

-- Location: LCCOMB_X42_Y31_N10
\Inst_sdram_controller|address_r[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|address_r[15]~feeder_combout\ = \Inst_sdram_rw|addr_i_r\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_sdram_rw|addr_i_r\(15),
	combout => \Inst_sdram_controller|address_r[15]~feeder_combout\);

-- Location: FF_X42_Y31_N11
\Inst_sdram_controller|address_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|address_r[15]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(15));

-- Location: FF_X42_Y31_N21
\Inst_sdram_controller|address_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_sdram_rw|addr_i_r\(5),
	sload => VCC,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(5));

-- Location: LCCOMB_X42_Y31_N20
\Inst_sdram_controller|dram_addr_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_addr_r~10_combout\ = (\Inst_sdram_controller|Equal18~0_combout\ & (\Inst_sdram_controller|address_r\(15))) # (!\Inst_sdram_controller|Equal18~0_combout\ & ((\Inst_sdram_controller|address_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|address_r\(15),
	datac => \Inst_sdram_controller|address_r\(5),
	datad => \Inst_sdram_controller|Equal18~0_combout\,
	combout => \Inst_sdram_controller|dram_addr_r~10_combout\);

-- Location: LCCOMB_X40_Y31_N26
\Inst_sdram_controller|dram_addr_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_addr_r~11_combout\ = (\Inst_sdram_controller|Equal14~0_combout\) # ((\Inst_sdram_controller|dram_addr_r~10_combout\ & !\Inst_sdram_controller|dram_addr_r~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|dram_addr_r~10_combout\,
	datab => \Inst_sdram_controller|Equal14~0_combout\,
	datac => \Inst_sdram_controller|dram_addr_r~3_combout\,
	combout => \Inst_sdram_controller|dram_addr_r~11_combout\);

-- Location: FF_X40_Y31_N27
\Inst_sdram_controller|dram_addr_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_addr_r~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_addr_r\(5));

-- Location: LCCOMB_X41_Y31_N28
\Inst_sdram_controller|address_r[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|address_r[6]~feeder_combout\ = \Inst_sdram_rw|addr_i_r\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_sdram_rw|addr_i_r\(6),
	combout => \Inst_sdram_controller|address_r[6]~feeder_combout\);

-- Location: FF_X41_Y31_N29
\Inst_sdram_controller|address_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|address_r[6]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(6));

-- Location: LCCOMB_X41_Y31_N6
\Inst_sdram_rw|addr_i_r[16]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[16]~54_combout\ = (\Inst_sdram_rw|addr_i_r\(16) & (!\Inst_sdram_rw|addr_i_r[15]~53\)) # (!\Inst_sdram_rw|addr_i_r\(16) & ((\Inst_sdram_rw|addr_i_r[15]~53\) # (GND)))
-- \Inst_sdram_rw|addr_i_r[16]~55\ = CARRY((!\Inst_sdram_rw|addr_i_r[15]~53\) # (!\Inst_sdram_rw|addr_i_r\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_i_r\(16),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_i_r[15]~53\,
	combout => \Inst_sdram_rw|addr_i_r[16]~54_combout\,
	cout => \Inst_sdram_rw|addr_i_r[16]~55\);

-- Location: FF_X41_Y31_N7
\Inst_sdram_rw|addr_i_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[16]~54_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(16));

-- Location: LCCOMB_X40_Y31_N4
\Inst_sdram_controller|address_r[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|address_r[16]~feeder_combout\ = \Inst_sdram_rw|addr_i_r\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_sdram_rw|addr_i_r\(16),
	combout => \Inst_sdram_controller|address_r[16]~feeder_combout\);

-- Location: FF_X40_Y31_N5
\Inst_sdram_controller|address_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|address_r[16]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(16));

-- Location: LCCOMB_X40_Y31_N24
\Inst_sdram_controller|dram_addr_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_addr_r~12_combout\ = (!\Inst_sdram_controller|dram_addr_r~3_combout\ & ((\Inst_sdram_controller|Equal18~0_combout\ & ((\Inst_sdram_controller|address_r\(16)))) # (!\Inst_sdram_controller|Equal18~0_combout\ & 
-- (\Inst_sdram_controller|address_r\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|dram_addr_r~3_combout\,
	datab => \Inst_sdram_controller|address_r\(6),
	datac => \Inst_sdram_controller|address_r\(16),
	datad => \Inst_sdram_controller|Equal18~0_combout\,
	combout => \Inst_sdram_controller|dram_addr_r~12_combout\);

-- Location: FF_X40_Y31_N25
\Inst_sdram_controller|dram_addr_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_addr_r~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_addr_r\(6));

-- Location: LCCOMB_X41_Y31_N8
\Inst_sdram_rw|addr_i_r[17]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[17]~56_combout\ = (\Inst_sdram_rw|addr_i_r\(17) & (\Inst_sdram_rw|addr_i_r[16]~55\ $ (GND))) # (!\Inst_sdram_rw|addr_i_r\(17) & (!\Inst_sdram_rw|addr_i_r[16]~55\ & VCC))
-- \Inst_sdram_rw|addr_i_r[17]~57\ = CARRY((\Inst_sdram_rw|addr_i_r\(17) & !\Inst_sdram_rw|addr_i_r[16]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_i_r\(17),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_i_r[16]~55\,
	combout => \Inst_sdram_rw|addr_i_r[17]~56_combout\,
	cout => \Inst_sdram_rw|addr_i_r[17]~57\);

-- Location: FF_X41_Y31_N9
\Inst_sdram_rw|addr_i_r[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[17]~56_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(17));

-- Location: FF_X40_Y31_N19
\Inst_sdram_controller|address_r[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_sdram_rw|addr_i_r\(17),
	sload => VCC,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(17));

-- Location: LCCOMB_X40_Y31_N8
\Inst_sdram_controller|address_r[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|address_r[7]~feeder_combout\ = \Inst_sdram_rw|addr_i_r\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_sdram_rw|addr_i_r\(7),
	combout => \Inst_sdram_controller|address_r[7]~feeder_combout\);

-- Location: FF_X40_Y31_N9
\Inst_sdram_controller|address_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|address_r[7]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(7));

-- Location: LCCOMB_X40_Y31_N6
\Inst_sdram_controller|dram_addr_r~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_addr_r~13_combout\ = (!\Inst_sdram_controller|dram_addr_r~3_combout\ & ((\Inst_sdram_controller|Equal18~0_combout\ & (\Inst_sdram_controller|address_r\(17))) # (!\Inst_sdram_controller|Equal18~0_combout\ & 
-- ((\Inst_sdram_controller|address_r\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|dram_addr_r~3_combout\,
	datab => \Inst_sdram_controller|address_r\(17),
	datac => \Inst_sdram_controller|address_r\(7),
	datad => \Inst_sdram_controller|Equal18~0_combout\,
	combout => \Inst_sdram_controller|dram_addr_r~13_combout\);

-- Location: FF_X40_Y31_N7
\Inst_sdram_controller|dram_addr_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_addr_r~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_addr_r\(7));

-- Location: LCCOMB_X41_Y32_N2
\Inst_sdram_controller|address_r[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|address_r[8]~feeder_combout\ = \Inst_sdram_rw|addr_i_r\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_i_r\(8),
	combout => \Inst_sdram_controller|address_r[8]~feeder_combout\);

-- Location: FF_X41_Y32_N3
\Inst_sdram_controller|address_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|address_r[8]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(8));

-- Location: LCCOMB_X41_Y31_N10
\Inst_sdram_rw|addr_i_r[18]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[18]~58_combout\ = (\Inst_sdram_rw|addr_i_r\(18) & (!\Inst_sdram_rw|addr_i_r[17]~57\)) # (!\Inst_sdram_rw|addr_i_r\(18) & ((\Inst_sdram_rw|addr_i_r[17]~57\) # (GND)))
-- \Inst_sdram_rw|addr_i_r[18]~59\ = CARRY((!\Inst_sdram_rw|addr_i_r[17]~57\) # (!\Inst_sdram_rw|addr_i_r\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_i_r\(18),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_i_r[17]~57\,
	combout => \Inst_sdram_rw|addr_i_r[18]~58_combout\,
	cout => \Inst_sdram_rw|addr_i_r[18]~59\);

-- Location: FF_X41_Y31_N11
\Inst_sdram_rw|addr_i_r[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[18]~58_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(18));

-- Location: LCCOMB_X42_Y31_N26
\Inst_sdram_controller|address_r[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|address_r[18]~feeder_combout\ = \Inst_sdram_rw|addr_i_r\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_sdram_rw|addr_i_r\(18),
	combout => \Inst_sdram_controller|address_r[18]~feeder_combout\);

-- Location: FF_X42_Y31_N27
\Inst_sdram_controller|address_r[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|address_r[18]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(18));

-- Location: LCCOMB_X40_Y31_N20
\Inst_sdram_controller|dram_addr_r~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_addr_r~14_combout\ = (!\Inst_sdram_controller|dram_addr_r~3_combout\ & ((\Inst_sdram_controller|Equal18~0_combout\ & ((\Inst_sdram_controller|address_r\(18)))) # (!\Inst_sdram_controller|Equal18~0_combout\ & 
-- (\Inst_sdram_controller|address_r\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|dram_addr_r~3_combout\,
	datab => \Inst_sdram_controller|address_r\(8),
	datac => \Inst_sdram_controller|address_r\(18),
	datad => \Inst_sdram_controller|Equal18~0_combout\,
	combout => \Inst_sdram_controller|dram_addr_r~14_combout\);

-- Location: FF_X40_Y31_N21
\Inst_sdram_controller|dram_addr_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_addr_r~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_addr_r\(8));

-- Location: LCCOMB_X41_Y31_N26
\Inst_sdram_controller|address_r[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|address_r[9]~feeder_combout\ = \Inst_sdram_rw|addr_i_r\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_sdram_rw|addr_i_r\(9),
	combout => \Inst_sdram_controller|address_r[9]~feeder_combout\);

-- Location: FF_X41_Y31_N27
\Inst_sdram_controller|address_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|address_r[9]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(9));

-- Location: LCCOMB_X41_Y31_N12
\Inst_sdram_rw|addr_i_r[19]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[19]~60_combout\ = (\Inst_sdram_rw|addr_i_r\(19) & (\Inst_sdram_rw|addr_i_r[18]~59\ $ (GND))) # (!\Inst_sdram_rw|addr_i_r\(19) & (!\Inst_sdram_rw|addr_i_r[18]~59\ & VCC))
-- \Inst_sdram_rw|addr_i_r[19]~61\ = CARRY((\Inst_sdram_rw|addr_i_r\(19) & !\Inst_sdram_rw|addr_i_r[18]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_i_r\(19),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_i_r[18]~59\,
	combout => \Inst_sdram_rw|addr_i_r[19]~60_combout\,
	cout => \Inst_sdram_rw|addr_i_r[19]~61\);

-- Location: FF_X41_Y31_N13
\Inst_sdram_rw|addr_i_r[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[19]~60_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(19));

-- Location: FF_X40_Y31_N31
\Inst_sdram_controller|address_r[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_sdram_rw|addr_i_r\(19),
	sload => VCC,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(19));

-- Location: LCCOMB_X40_Y31_N14
\Inst_sdram_controller|dram_addr_r~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_addr_r~15_combout\ = (!\Inst_sdram_controller|dram_addr_r~3_combout\ & ((\Inst_sdram_controller|Equal18~0_combout\ & ((\Inst_sdram_controller|address_r\(19)))) # (!\Inst_sdram_controller|Equal18~0_combout\ & 
-- (\Inst_sdram_controller|address_r\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|dram_addr_r~3_combout\,
	datab => \Inst_sdram_controller|address_r\(9),
	datac => \Inst_sdram_controller|address_r\(19),
	datad => \Inst_sdram_controller|Equal18~0_combout\,
	combout => \Inst_sdram_controller|dram_addr_r~15_combout\);

-- Location: FF_X40_Y31_N15
\Inst_sdram_controller|dram_addr_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_addr_r~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_addr_r\(9));

-- Location: LCCOMB_X41_Y31_N14
\Inst_sdram_rw|addr_i_r[20]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[20]~62_combout\ = (\Inst_sdram_rw|addr_i_r\(20) & (!\Inst_sdram_rw|addr_i_r[19]~61\)) # (!\Inst_sdram_rw|addr_i_r\(20) & ((\Inst_sdram_rw|addr_i_r[19]~61\) # (GND)))
-- \Inst_sdram_rw|addr_i_r[20]~63\ = CARRY((!\Inst_sdram_rw|addr_i_r[19]~61\) # (!\Inst_sdram_rw|addr_i_r\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_i_r\(20),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_i_r[19]~61\,
	combout => \Inst_sdram_rw|addr_i_r[20]~62_combout\,
	cout => \Inst_sdram_rw|addr_i_r[20]~63\);

-- Location: FF_X41_Y31_N15
\Inst_sdram_rw|addr_i_r[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[20]~62_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(20));

-- Location: FF_X42_Y31_N25
\Inst_sdram_controller|address_r[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_sdram_rw|addr_i_r\(20),
	sload => VCC,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(20));

-- Location: LCCOMB_X42_Y31_N24
\Inst_sdram_controller|dram_addr_r~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_addr_r~18_combout\ = (\Inst_sdram_controller|Equal18~0_combout\ & (\Inst_sdram_controller|address_r\(20))) # (!\Inst_sdram_controller|Equal18~0_combout\ & ((\Inst_sdram_controller|process_13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|Equal18~0_combout\,
	datac => \Inst_sdram_controller|address_r\(20),
	datad => \Inst_sdram_controller|process_13~0_combout\,
	combout => \Inst_sdram_controller|dram_addr_r~18_combout\);

-- Location: LCCOMB_X48_Y34_N2
\Inst_sdram_controller|dram_addr_r~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_addr_r~19_combout\ = (\Inst_sdram_controller|current_init_state\(1) & ((\Inst_sdram_controller|dram_addr_r~18_combout\) # ((!\Inst_sdram_controller|current_init_state\(2) & !\Inst_sdram_controller|current_init_state\(0))))) # 
-- (!\Inst_sdram_controller|current_init_state\(1) & (\Inst_sdram_controller|dram_addr_r~18_combout\ & ((\Inst_sdram_controller|current_init_state\(0)) # (!\Inst_sdram_controller|current_init_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_init_state\(1),
	datab => \Inst_sdram_controller|current_init_state\(2),
	datac => \Inst_sdram_controller|dram_addr_r~18_combout\,
	datad => \Inst_sdram_controller|current_init_state\(0),
	combout => \Inst_sdram_controller|dram_addr_r~19_combout\);

-- Location: FF_X48_Y34_N3
\Inst_sdram_controller|dram_addr_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_addr_r~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_addr_r\(10));

-- Location: LCCOMB_X41_Y31_N16
\Inst_sdram_rw|addr_i_r[21]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[21]~64_combout\ = (\Inst_sdram_rw|addr_i_r\(21) & (\Inst_sdram_rw|addr_i_r[20]~63\ $ (GND))) # (!\Inst_sdram_rw|addr_i_r\(21) & (!\Inst_sdram_rw|addr_i_r[20]~63\ & VCC))
-- \Inst_sdram_rw|addr_i_r[21]~65\ = CARRY((\Inst_sdram_rw|addr_i_r\(21) & !\Inst_sdram_rw|addr_i_r[20]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_i_r\(21),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_i_r[20]~63\,
	combout => \Inst_sdram_rw|addr_i_r[21]~64_combout\,
	cout => \Inst_sdram_rw|addr_i_r[21]~65\);

-- Location: FF_X41_Y31_N17
\Inst_sdram_rw|addr_i_r[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[21]~64_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(21));

-- Location: FF_X46_Y34_N23
\Inst_sdram_controller|address_r[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_sdram_rw|addr_i_r\(21),
	sload => VCC,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(21));

-- Location: LCCOMB_X46_Y34_N16
\Inst_sdram_controller|dram_addr_r~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_addr_r~16_combout\ = (\Inst_sdram_controller|Equal18~0_combout\ & (\Inst_sdram_controller|address_r\(21) & \Inst_sdram_controller|dram_addr_r~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_controller|Equal18~0_combout\,
	datac => \Inst_sdram_controller|address_r\(21),
	datad => \Inst_sdram_controller|dram_addr_r~2_combout\,
	combout => \Inst_sdram_controller|dram_addr_r~16_combout\);

-- Location: FF_X46_Y34_N17
\Inst_sdram_controller|dram_addr_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_addr_r~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_addr_r\(11));

-- Location: LCCOMB_X41_Y31_N18
\Inst_sdram_rw|addr_i_r[22]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[22]~66_combout\ = (\Inst_sdram_rw|addr_i_r\(22) & (!\Inst_sdram_rw|addr_i_r[21]~65\)) # (!\Inst_sdram_rw|addr_i_r\(22) & ((\Inst_sdram_rw|addr_i_r[21]~65\) # (GND)))
-- \Inst_sdram_rw|addr_i_r[22]~67\ = CARRY((!\Inst_sdram_rw|addr_i_r[21]~65\) # (!\Inst_sdram_rw|addr_i_r\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_i_r\(22),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_i_r[21]~65\,
	combout => \Inst_sdram_rw|addr_i_r[22]~66_combout\,
	cout => \Inst_sdram_rw|addr_i_r[22]~67\);

-- Location: FF_X41_Y31_N19
\Inst_sdram_rw|addr_i_r[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[22]~66_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(22));

-- Location: LCCOMB_X46_Y34_N12
\Inst_sdram_controller|address_r[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|address_r[22]~feeder_combout\ = \Inst_sdram_rw|addr_i_r\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_sdram_rw|addr_i_r\(22),
	combout => \Inst_sdram_controller|address_r[22]~feeder_combout\);

-- Location: FF_X46_Y34_N13
\Inst_sdram_controller|address_r[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|address_r[22]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(22));

-- Location: LCCOMB_X46_Y34_N2
\Inst_sdram_controller|dram_addr_r~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_addr_r~17_combout\ = (\Inst_sdram_controller|address_r\(22) & (\Inst_sdram_controller|Equal18~0_combout\ & \Inst_sdram_controller|dram_addr_r~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|address_r\(22),
	datac => \Inst_sdram_controller|Equal18~0_combout\,
	datad => \Inst_sdram_controller|dram_addr_r~2_combout\,
	combout => \Inst_sdram_controller|dram_addr_r~17_combout\);

-- Location: FF_X46_Y34_N3
\Inst_sdram_controller|dram_addr_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_addr_r~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_addr_r\(12));

-- Location: LCCOMB_X41_Y31_N20
\Inst_sdram_rw|addr_i_r[23]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[23]~68_combout\ = (\Inst_sdram_rw|addr_i_r\(23) & (\Inst_sdram_rw|addr_i_r[22]~67\ $ (GND))) # (!\Inst_sdram_rw|addr_i_r\(23) & (!\Inst_sdram_rw|addr_i_r[22]~67\ & VCC))
-- \Inst_sdram_rw|addr_i_r[23]~69\ = CARRY((\Inst_sdram_rw|addr_i_r\(23) & !\Inst_sdram_rw|addr_i_r[22]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_sdram_rw|addr_i_r\(23),
	datad => VCC,
	cin => \Inst_sdram_rw|addr_i_r[22]~67\,
	combout => \Inst_sdram_rw|addr_i_r[23]~68_combout\,
	cout => \Inst_sdram_rw|addr_i_r[23]~69\);

-- Location: FF_X41_Y31_N21
\Inst_sdram_rw|addr_i_r[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[23]~68_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(23));

-- Location: LCCOMB_X42_Y31_N30
\Inst_sdram_controller|address_r[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|address_r[23]~feeder_combout\ = \Inst_sdram_rw|addr_i_r\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_sdram_rw|addr_i_r\(23),
	combout => \Inst_sdram_controller|address_r[23]~feeder_combout\);

-- Location: FF_X42_Y31_N31
\Inst_sdram_controller|address_r[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|address_r[23]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(23));

-- Location: LCCOMB_X42_Y31_N16
\Inst_sdram_controller|dram_bank_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_bank_r~0_combout\ = (\Inst_sdram_controller|address_r\(23) & ((\Inst_sdram_controller|Equal18~0_combout\) # (\Inst_sdram_controller|process_13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|Equal18~0_combout\,
	datac => \Inst_sdram_controller|address_r\(23),
	datad => \Inst_sdram_controller|process_13~0_combout\,
	combout => \Inst_sdram_controller|dram_bank_r~0_combout\);

-- Location: FF_X42_Y31_N17
\Inst_sdram_controller|dram_bank_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_bank_r~0_combout\,
	ena => \Inst_sdram_controller|dram_addr_r~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_bank_r\(0));

-- Location: LCCOMB_X41_Y31_N22
\Inst_sdram_rw|addr_i_r[24]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_rw|addr_i_r[24]~70_combout\ = \Inst_sdram_rw|addr_i_r\(24) $ (\Inst_sdram_rw|addr_i_r[23]~69\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_rw|addr_i_r\(24),
	cin => \Inst_sdram_rw|addr_i_r[23]~69\,
	combout => \Inst_sdram_rw|addr_i_r[24]~70_combout\);

-- Location: FF_X41_Y31_N23
\Inst_sdram_rw|addr_i_r[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \Inst_sdram_rw|addr_i_r[24]~70_combout\,
	sclr => \Inst_sdram_rw|state\(0),
	ena => \Inst_sdram_rw|rw_cntr[16]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_rw|addr_i_r\(24));

-- Location: LCCOMB_X42_Y31_N8
\Inst_sdram_controller|address_r[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|address_r[24]~feeder_combout\ = \Inst_sdram_rw|addr_i_r\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_sdram_rw|addr_i_r\(24),
	combout => \Inst_sdram_controller|address_r[24]~feeder_combout\);

-- Location: FF_X42_Y31_N9
\Inst_sdram_controller|address_r[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|address_r[24]~feeder_combout\,
	ena => \Inst_sdram_controller|address_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|address_r\(24));

-- Location: LCCOMB_X42_Y31_N2
\Inst_sdram_controller|dram_bank_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|dram_bank_r~1_combout\ = (\Inst_sdram_controller|address_r\(24) & ((\Inst_sdram_controller|Equal18~0_combout\) # (\Inst_sdram_controller|process_13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|Equal18~0_combout\,
	datac => \Inst_sdram_controller|address_r\(24),
	datad => \Inst_sdram_controller|process_13~0_combout\,
	combout => \Inst_sdram_controller|dram_bank_r~1_combout\);

-- Location: FF_X42_Y31_N3
\Inst_sdram_controller|dram_bank_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|dram_bank_r~1_combout\,
	ena => \Inst_sdram_controller|dram_addr_r~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_bank_r\(1));

-- Location: LCCOMB_X46_Y34_N20
\Inst_sdram_controller|process_14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|process_14~2_combout\ = (!\Inst_sdram_controller|Equal14~0_combout\ & (!\Inst_sdram_controller|process_13~0_combout\ & ((!\Inst_sdram_controller|Equal18~1_combout\) # (!\Inst_sdram_controller|Equal18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|Equal14~0_combout\,
	datab => \Inst_sdram_controller|Equal18~2_combout\,
	datac => \Inst_sdram_controller|process_13~0_combout\,
	datad => \Inst_sdram_controller|Equal18~1_combout\,
	combout => \Inst_sdram_controller|process_14~2_combout\);

-- Location: FF_X46_Y34_N21
\Inst_sdram_controller|dram_cas_n_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|process_14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_cas_n_r~q\);

-- Location: CLKCTRL_PLL1E0
\Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "external clock output",
	ena_register_mode => "double register")
-- pragma translate_on
PORT MAP (
	inclk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK_outclk\);

-- Location: LCCOMB_X46_Y34_N30
\Inst_sdram_controller|process_14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|process_14~3_combout\ = (!\Inst_sdram_controller|Equal18~0_combout\ & (\Inst_sdram_controller|dram_addr_r~2_combout\ & ((!\Inst_sdram_controller|Equal18~2_combout\) # (!\Inst_sdram_controller|Equal18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|Equal18~1_combout\,
	datab => \Inst_sdram_controller|Equal18~2_combout\,
	datac => \Inst_sdram_controller|Equal18~0_combout\,
	datad => \Inst_sdram_controller|dram_addr_r~2_combout\,
	combout => \Inst_sdram_controller|process_14~3_combout\);

-- Location: FF_X46_Y34_N31
\Inst_sdram_controller|dram_ras_n_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|process_14~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_ras_n_r~q\);

-- Location: LCCOMB_X49_Y34_N10
\Inst_sdram_controller|process_14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_sdram_controller|process_14~4_combout\ = (!\Inst_sdram_controller|Equal18~3_combout\ & ((\Inst_sdram_controller|current_init_state\(0)) # (\Inst_sdram_controller|current_init_state\(2) $ (!\Inst_sdram_controller|current_init_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_sdram_controller|current_init_state\(2),
	datab => \Inst_sdram_controller|current_init_state\(1),
	datac => \Inst_sdram_controller|Equal18~3_combout\,
	datad => \Inst_sdram_controller|current_init_state\(0),
	combout => \Inst_sdram_controller|process_14~4_combout\);

-- Location: FF_X49_Y34_N11
\Inst_sdram_controller|dram_we_n_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_sdram_controller|process_14~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_sdram_controller|dram_we_n_r~q\);

-- Location: IOIBUF_X83_Y0_N8
\ov7670_siod~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_siod,
	o => \ov7670_siod~input_o\);

-- Location: IOIBUF_X0_Y27_N15
\DRAM_DQ[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(12),
	o => \DRAM_DQ[12]~input_o\);

-- Location: IOIBUF_X0_Y23_N15
\DRAM_DQ[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(13),
	o => \DRAM_DQ[13]~input_o\);

-- Location: IOIBUF_X0_Y21_N22
\DRAM_DQ[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(14),
	o => \DRAM_DQ[14]~input_o\);

-- Location: IOIBUF_X0_Y24_N22
\DRAM_DQ[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(15),
	o => \DRAM_DQ[15]~input_o\);
END structure;


