

================================================================
== Vivado HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Feb  4 17:40:28 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cordiccart2pol
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.537|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     34|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|      16|   4096|    -|
|Multiplexer      |        -|      -|       -|     15|    -|
|Register         |        -|      -|       2|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      18|   4145|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+------+-----+-------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF|  LUT | URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+------+-----+-------+-----+------+-------------+
    |my_LUT_r_V_U   |cordiccart2pol_mybkb  |        0|  8|  2048|    0|  16384|    8|     1|       131072|
    |my_LUT_th_V_U  |cordiccart2pol_mybkb  |        0|  8|  2048|    0|  16384|    8|     1|       131072|
    +---------------+----------------------+---------+---+------+-----+-------+-----+------+-------------+
    |Total          |                      |        0| 16|  4096|    0|  32768|   16|     2|       262144|
    +---------------+----------------------+---------+---+------+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |and_ln786_1_fu_198_p2  |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_130_p2    |    and   |      0|  0|   2|           1|           1|
    |overflow_1_fu_192_p2   |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_124_p2     |    and   |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_204_p2   |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_136_p2     |    or    |      0|  0|   2|           1|           1|
    |fixed_x_V_fu_158_p3    |  select  |      0|  0|   7|           1|           7|
    |fixed_y_V_fu_226_p3    |  select  |      0|  0|   7|           1|           7|
    |xor_ln340_1_fu_220_p2  |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_152_p2    |    xor   |      0|  0|   2|           1|           1|
    |xor_ln785_1_fu_186_p2  |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_118_p2    |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  34|          12|          26|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_start        |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_done         | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_idle         | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_ready        | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|x_V             |  in |    8|   ap_none  |       x_V      |    scalar    |
|y_V             |  in |    8|   ap_none  |       y_V      |    scalar    |
|r_V             | out |    8|   ap_vld   |       r_V      |    pointer   |
|r_V_ap_vld      | out |    1|   ap_vld   |       r_V      |    pointer   |
|theta_V         | out |    8|   ap_vld   |     theta_V    |    pointer   |
|theta_V_ap_vld  | out |    1|   ap_vld   |     theta_V    |    pointer   |
+----------------+-----+-----+------------+----------------+--------------+

