

================================================================
== Vitis HLS Report for 'PE13'
================================================================
* Date:           Mon Apr 12 12:24:39 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.250 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_in_V2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %d_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.16ns)   --->   "%d_out_read = read i5 @_ssdm_op_Read.ap_fifo.i5P0A, i5 %d_out" [test.cpp:15]   --->   Operation 7 'read' 'd_out_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_in_V2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i5 %d_out_read" [test.cpp:17->test.cpp:38]   --->   Operation 9 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_out_local12_addr = getelementptr i32 %data_out_local12, i64 0, i64 %zext_ln17" [test.cpp:17->test.cpp:38]   --->   Operation 10 'getelementptr' 'data_out_local12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%br_ln18 = br void" [test.cpp:18->test.cpp:38]   --->   Operation 11 'br' 'br_ln18' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = phi i4 0, void %entry, i4 %add_ln18, void %.split.i" [test.cpp:18->test.cpp:38]   --->   Operation 12 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%add2_i = phi i32 0, void %entry, i32 %add_ln21, void %.split.i" [test.cpp:21->test.cpp:38]   --->   Operation 13 'phi' 'add2_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.86ns)   --->   "%add_ln18 = add i4 %i, i4 1" [test.cpp:18->test.cpp:38]   --->   Operation 14 'add' 'add_ln18' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.88ns)   --->   "%icmp_ln18 = icmp_eq  i4 %i, i4 10" [test.cpp:18->test.cpp:38]   --->   Operation 15 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %.split.i, void %.exit" [test.cpp:18->test.cpp:38]   --->   Operation 17 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i4 %i" [test.cpp:18->test.cpp:38]   --->   Operation 18 'zext' 'zext_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%data_in9_addr = getelementptr i32 %data_in9, i64 0, i64 %zext_ln18" [test.cpp:21->test.cpp:38]   --->   Operation 19 'getelementptr' 'data_in9_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.79ns)   --->   "%data_in9_load = load i4 %data_in9_addr" [test.cpp:21->test.cpp:38]   --->   Operation 20 'load' 'data_in9_load' <Predicate = (!icmp_ln18)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 22 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (2.16ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_in_V2" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'read' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 24 [1/2] (0.79ns)   --->   "%data_in9_load = load i4 %data_in9_addr" [test.cpp:21->test.cpp:38]   --->   Operation 24 'load' 'data_in9_load' <Predicate = (!icmp_ln18)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 25 [1/1] (3.88ns)   --->   "%mul_ln21 = mul i32 %data_in9_load, i32 %tmp" [test.cpp:21->test.cpp:38]   --->   Operation 25 'mul' 'mul_ln21' <Predicate = (!icmp_ln18)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.20ns)   --->   "%add_ln21 = add i32 %mul_ln21, i32 %add2_i" [test.cpp:21->test.cpp:38]   --->   Operation 26 'add' 'add_ln21' <Predicate = (!icmp_ln18)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.79>
ST_4 : Operation 28 [1/1] (0.79ns)   --->   "%store_ln21 = store i32 %add2_i, i5 %data_out_local12_addr" [test.cpp:21->test.cpp:38]   --->   Operation 28 'store' 'store_ln21' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [test.cpp:38]   --->   Operation 29 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.17ns
The critical path consists of the following:
	fifo read on port 'd_out' (test.cpp:15) [7]  (2.17 ns)

 <State 2>: 0.884ns
The critical path consists of the following:
	'phi' operation ('i', test.cpp:18->test.cpp:38) with incoming values : ('add_ln18', test.cpp:18->test.cpp:38) [13]  (0 ns)
	'icmp' operation ('icmp_ln18', test.cpp:18->test.cpp:38) [16]  (0.884 ns)

 <State 3>: 7.25ns
The critical path consists of the following:
	fifo read on port 'weights_in_V2' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [23]  (2.17 ns)
	'mul' operation ('mul_ln21', test.cpp:21->test.cpp:38) [26]  (3.88 ns)
	'add' operation ('add_ln21', test.cpp:21->test.cpp:38) [27]  (1.2 ns)

 <State 4>: 0.79ns
The critical path consists of the following:
	'store' operation ('store_ln21', test.cpp:21->test.cpp:38) of variable 'add2_i', test.cpp:21->test.cpp:38 on array 'data_out_local12' [30]  (0.79 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
