

================================================================
== Vivado HLS Report for 'fc_layer3'
================================================================
* Date:           Sun Feb 21 01:44:52 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.00|    13.555|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1235|  1235|  1235|  1235|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1              |    20|    20|         2|          -|          -|    10|    no    |
        |- fc_layer3_label10   |  1162|  1162|        14|          -|          -|    83|    no    |
        | + fc_layer3_label42  |    12|    12|         5|          -|          -|     2|    no    |
        |- fc_layer3_label14   |    50|    50|         5|          -|          -|    10|    no    |
        +----------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	4  / (exitcond1)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond2)
	10  / (exitcond2)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (!exitcond17_2)
	4  / (exitcond17_2)
8 --> 
	9  / true
9 --> 
	5  / true
10 --> 
	11  / (!exitcond)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	10  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.50>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str218, i32 0, i32 0, [1 x i8]* @p_str219, [1 x i8]* @p_str220, [1 x i8]* @p_str221, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str222, [1 x i8]* @p_str223)"   --->   Operation 15 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_505 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str231, i32 0, i32 0, [1 x i8]* @p_str232, [1 x i8]* @p_str233, [1 x i8]* @p_str234, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str235, [1 x i8]* @p_str236)"   --->   Operation 16 'specinterface' 'empty_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%output_V = alloca [120 x i24], align 4" [nnet.cpp:386]   --->   Operation 17 'alloca' 'output_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [120 x i24]* %output_V, i64 0, i64 0" [nnet.cpp:386]   --->   Operation 18 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "store i24 0, i24* %output_V_addr, align 16" [nnet.cpp:386]   --->   Operation 19 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%tmp_V_952 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [nnet.cpp:392]   --->   Operation 20 'read' 'tmp_V_952' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lhs_V = sext i8 %tmp_V_952 to i9" [nnet.cpp:393]   --->   Operation 21 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.91ns)   --->   "%r_V = add i9 %lhs_V, 2" [nnet.cpp:393]   --->   Operation 22 'add' 'r_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%read_temp_V_cast = sext i9 %r_V to i17" [nnet.cpp:393]   --->   Operation 23 'sext' 'read_temp_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %0" [nnet.cpp:394]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %arrayctor.loop.preheader ], [ %i_2, %1 ]"   --->   Operation 25 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %arrayctor.loop.preheader ], [ %next_mul, %1 ]"   --->   Operation 26 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%phi_mul_cast = zext i10 %phi_mul to i64" [nnet.cpp:394]   --->   Operation 27 'zext' 'phi_mul_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.30ns)   --->   "%exitcond1 = icmp eq i4 %i, -6" [nnet.cpp:394]   --->   Operation 28 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty_506 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 29 'speclooptripcount' 'empty_506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i, 1" [nnet.cpp:394]   --->   Operation 30 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader314.preheader, label %1" [nnet.cpp:394]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%next_mul = add i10 %phi_mul, 84"   --->   Operation 32 'add' 'next_mul' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_s = getelementptr [840 x i8]* @fc_layer3_weights_V, i64 0, i64 %phi_mul_cast" [nnet.cpp:395]   --->   Operation 33 'getelementptr' 'fc_layer3_weights_V_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_1 = load i8* %fc_layer3_weights_V_s, align 4" [nnet.cpp:395]   --->   Operation 34 'load' 'fc_layer3_weights_V_1' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader314" [nnet.cpp:397]   --->   Operation 35 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 10.8>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = zext i4 %i to i64" [nnet.cpp:395]   --->   Operation 36 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_1 = load i8* %fc_layer3_weights_V_s, align 4" [nnet.cpp:395]   --->   Operation 37 'load' 'fc_layer3_weights_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_cast = sext i8 %fc_layer3_weights_V_1 to i17" [nnet.cpp:395]   --->   Operation 38 'sext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (4.35ns)   --->   "%p_1 = mul i17 %read_temp_V_cast, %p_cast" [nnet.cpp:395]   --->   Operation 39 'mul' 'p_1' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_1_cast = sext i17 %p_1 to i24" [nnet.cpp:395]   --->   Operation 40 'sext' 'p_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%output_V_addr_1 = getelementptr [120 x i24]* %output_V, i64 0, i64 %tmp_s" [nnet.cpp:395]   --->   Operation 41 'getelementptr' 'output_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (3.25ns)   --->   "store i24 %p_1_cast, i24* %output_V_addr_1, align 4" [nnet.cpp:395]   --->   Operation 42 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %0" [nnet.cpp:394]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 5.54>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%j = phi i7 [ %j_1, %5 ], [ 1, %.preheader314.preheader ]"   --->   Operation 44 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.48ns)   --->   "%exitcond2 = icmp eq i7 %j, -44" [nnet.cpp:397]   --->   Operation 45 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_507 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 83, i64 83, i64 83)"   --->   Operation 46 'speclooptripcount' 'empty_507' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %2" [nnet.cpp:397]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str74) nounwind" [nnet.cpp:397]   --->   Operation 48 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str74)" [nnet.cpp:397]   --->   Operation 49 'specregionbegin' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (3.63ns)   --->   "%tmp_V_953 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [nnet.cpp:398]   --->   Operation 50 'read' 'tmp_V_953' <Predicate = (!exitcond2)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i8 %tmp_V_953 to i9" [nnet.cpp:399]   --->   Operation 51 'sext' 'lhs_V_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.91ns)   --->   "%r_V_1 = add i9 %lhs_V_1, 2" [nnet.cpp:399]   --->   Operation 52 'add' 'r_V_1' <Predicate = (!exitcond2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1_cast1 = zext i7 %j to i11" [nnet.cpp:400]   --->   Operation 53 'zext' 'tmp_1_cast1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i7 %j to i10" [nnet.cpp:400]   --->   Operation 54 'zext' 'tmp_1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_2_cast = sext i9 %r_V_1 to i17" [nnet.cpp:400]   --->   Operation 55 'sext' 'p_2_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.76ns)   --->   "br label %3" [nnet.cpp:400]   --->   Operation 56 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader" [nnet.cpp:404]   --->   Operation 57 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 9.63>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%i1 = phi i4 [ 0, %2 ], [ %i_4_3, %4 ]" [nnet.cpp:400]   --->   Operation 58 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i4 %i1 to i10" [nnet.cpp:401]   --->   Operation 59 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (3.36ns)   --->   "%tmp_1 = mul i10 %tmp_3_cast, 84" [nnet.cpp:401]   --->   Operation 60 'mul' 'tmp_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 61 [1/1] (3.02ns)   --->   "%tmp_5 = add i10 %tmp_1_cast, %tmp_1" [nnet.cpp:401]   --->   Operation 61 'add' 'tmp_5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i10 %tmp_5 to i64" [nnet.cpp:401]   --->   Operation 62 'zext' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_2 = getelementptr [840 x i8]* @fc_layer3_weights_V, i64 0, i64 %tmp_12_cast" [nnet.cpp:401]   --->   Operation 63 'getelementptr' 'fc_layer3_weights_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_3 = load i8* %fc_layer3_weights_V_2, align 1" [nnet.cpp:401]   --->   Operation 64 'load' 'fc_layer3_weights_V_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%i_4_s = or i4 %i1, 1" [nnet.cpp:400]   --->   Operation 65 'or' 'i_4_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_48_1_cast = zext i4 %i_4_s to i11" [nnet.cpp:401]   --->   Operation 66 'zext' 'tmp_48_1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (3.36ns)   --->   "%tmp_11 = mul i11 %tmp_48_1_cast, 84" [nnet.cpp:401]   --->   Operation 67 'mul' 'tmp_11' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (3.02ns)   --->   "%tmp_12 = add i11 %tmp_1_cast1, %tmp_11" [nnet.cpp:401]   --->   Operation 68 'add' 'tmp_12' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_14_cast = sext i11 %tmp_12 to i64" [nnet.cpp:401]   --->   Operation 69 'sext' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_4 = getelementptr [840 x i8]* @fc_layer3_weights_V, i64 0, i64 %tmp_14_cast" [nnet.cpp:401]   --->   Operation 70 'getelementptr' 'fc_layer3_weights_V_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_5 = load i8* %fc_layer3_weights_V_4, align 1" [nnet.cpp:401]   --->   Operation 71 'load' 'fc_layer3_weights_V_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>

State 6 <SV = 4> <Delay = 3.25>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3 = zext i4 %i1 to i64" [nnet.cpp:401]   --->   Operation 72 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_3 = load i8* %fc_layer3_weights_V_2, align 1" [nnet.cpp:401]   --->   Operation 73 'load' 'fc_layer3_weights_V_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%output_V_addr_3 = getelementptr [120 x i24]* %output_V, i64 0, i64 %tmp_3" [nnet.cpp:401]   --->   Operation 74 'getelementptr' 'output_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [2/2] (3.25ns)   --->   "%output_V_load = load i24* %output_V_addr_3, align 4" [nnet.cpp:401]   --->   Operation 75 'load' 'output_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_48_1 = zext i4 %i_4_s to i64" [nnet.cpp:401]   --->   Operation 76 'zext' 'tmp_48_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_5 = load i8* %fc_layer3_weights_V_4, align 1" [nnet.cpp:401]   --->   Operation 77 'load' 'fc_layer3_weights_V_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%output_V_addr_4 = getelementptr [120 x i24]* %output_V, i64 0, i64 %tmp_48_1" [nnet.cpp:401]   --->   Operation 78 'getelementptr' 'output_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [2/2] (3.25ns)   --->   "%output_V_load_1 = load i24* %output_V_addr_4, align 4" [nnet.cpp:401]   --->   Operation 79 'load' 'output_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>

State 7 <SV = 5> <Delay = 9.63>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str75) nounwind" [nnet.cpp:400]   --->   Operation 80 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%p_3_cast = sext i8 %fc_layer3_weights_V_3 to i17" [nnet.cpp:401]   --->   Operation 81 'sext' 'p_3_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (3.36ns)   --->   "%p_4 = mul i17 %p_2_cast, %p_3_cast" [nnet.cpp:401]   --->   Operation 82 'mul' 'p_4' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%p_4_cast = sext i17 %p_4 to i24" [nnet.cpp:401]   --->   Operation 83 'sext' 'p_4_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/2] (3.25ns)   --->   "%output_V_load = load i24* %output_V_addr_3, align 4" [nnet.cpp:401]   --->   Operation 84 'load' 'output_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_7 : Operation 85 [1/1] (3.02ns)   --->   "%tmp_4 = add i24 %output_V_load, %p_4_cast" [nnet.cpp:401]   --->   Operation 85 'add' 'tmp_4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 86 [1/1] (3.25ns)   --->   "store i24 %tmp_4, i24* %output_V_addr_3, align 4" [nnet.cpp:401]   --->   Operation 86 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%p_3_1_cast = sext i8 %fc_layer3_weights_V_5 to i17" [nnet.cpp:401]   --->   Operation 87 'sext' 'p_3_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (3.36ns)   --->   "%p_4_1 = mul i17 %p_2_cast, %p_3_1_cast" [nnet.cpp:401]   --->   Operation 88 'mul' 'p_4_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%p_4_1_cast = sext i17 %p_4_1 to i24" [nnet.cpp:401]   --->   Operation 89 'sext' 'p_4_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/2] (3.25ns)   --->   "%output_V_load_1 = load i24* %output_V_addr_4, align 4" [nnet.cpp:401]   --->   Operation 90 'load' 'output_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_7 : Operation 91 [1/1] (3.02ns)   --->   "%tmp_49_1 = add i24 %output_V_load_1, %p_4_1_cast" [nnet.cpp:401]   --->   Operation 91 'add' 'tmp_49_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 92 [1/1] (3.25ns)   --->   "store i24 %tmp_49_1, i24* %output_V_addr_4, align 4" [nnet.cpp:401]   --->   Operation 92 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%i_4_1 = or i4 %i1, 2" [nnet.cpp:400]   --->   Operation 93 'or' 'i_4_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.30ns)   --->   "%exitcond17_2 = icmp eq i4 %i_4_1, -6" [nnet.cpp:400]   --->   Operation 94 'icmp' 'exitcond17_2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%empty_508 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 95 'speclooptripcount' 'empty_508' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %exitcond17_2, label %5, label %4" [nnet.cpp:400]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_48_2_cast = zext i4 %i_4_1 to i11" [nnet.cpp:401]   --->   Operation 97 'zext' 'tmp_48_2_cast' <Predicate = (!exitcond17_2)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (3.36ns)   --->   "%tmp_14 = mul i11 84, %tmp_48_2_cast" [nnet.cpp:401]   --->   Operation 98 'mul' 'tmp_14' <Predicate = (!exitcond17_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 99 [1/1] (3.02ns)   --->   "%tmp_15 = add i11 %tmp_1_cast1, %tmp_14" [nnet.cpp:401]   --->   Operation 99 'add' 'tmp_15' <Predicate = (!exitcond17_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_16_cast = sext i11 %tmp_15 to i64" [nnet.cpp:401]   --->   Operation 100 'sext' 'tmp_16_cast' <Predicate = (!exitcond17_2)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_6 = getelementptr [840 x i8]* @fc_layer3_weights_V, i64 0, i64 %tmp_16_cast" [nnet.cpp:401]   --->   Operation 101 'getelementptr' 'fc_layer3_weights_V_6' <Predicate = (!exitcond17_2)> <Delay = 0.00>
ST_7 : Operation 102 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_7 = load i8* %fc_layer3_weights_V_6, align 1" [nnet.cpp:401]   --->   Operation 102 'load' 'fc_layer3_weights_V_7' <Predicate = (!exitcond17_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i4 %i1 to i3" [nnet.cpp:400]   --->   Operation 103 'trunc' 'tmp_22' <Predicate = (!exitcond17_2)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%i_4_2 = or i3 %tmp_22, 3" [nnet.cpp:400]   --->   Operation 104 'or' 'i_4_2' <Predicate = (!exitcond17_2)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_48_3_cast = zext i3 %i_4_2 to i10" [nnet.cpp:401]   --->   Operation 105 'zext' 'tmp_48_3_cast' <Predicate = (!exitcond17_2)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (3.36ns)   --->   "%tmp_16 = mul i10 84, %tmp_48_3_cast" [nnet.cpp:401]   --->   Operation 106 'mul' 'tmp_16' <Predicate = (!exitcond17_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 107 [1/1] (3.02ns)   --->   "%tmp_17 = add i10 %tmp_1_cast, %tmp_16" [nnet.cpp:401]   --->   Operation 107 'add' 'tmp_17' <Predicate = (!exitcond17_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i10 %tmp_17 to i64" [nnet.cpp:401]   --->   Operation 108 'zext' 'tmp_18_cast' <Predicate = (!exitcond17_2)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_8 = getelementptr [840 x i8]* @fc_layer3_weights_V, i64 0, i64 %tmp_18_cast" [nnet.cpp:401]   --->   Operation 109 'getelementptr' 'fc_layer3_weights_V_8' <Predicate = (!exitcond17_2)> <Delay = 0.00>
ST_7 : Operation 110 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_9 = load i8* %fc_layer3_weights_V_8, align 1" [nnet.cpp:401]   --->   Operation 110 'load' 'fc_layer3_weights_V_9' <Predicate = (!exitcond17_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_7 : Operation 111 [1/1] (1.73ns)   --->   "%i_4_3 = add i4 4, %i1" [nnet.cpp:400]   --->   Operation 111 'add' 'i_4_3' <Predicate = (!exitcond17_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%empty_509 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str74, i32 %tmp)" [nnet.cpp:403]   --->   Operation 112 'specregionend' 'empty_509' <Predicate = (exitcond17_2)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (1.87ns)   --->   "%j_1 = add i7 %j, 1" [nnet.cpp:397]   --->   Operation 113 'add' 'j_1' <Predicate = (exitcond17_2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "br label %.preheader314" [nnet.cpp:397]   --->   Operation 114 'br' <Predicate = (exitcond17_2)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_48_2 = zext i4 %i_4_1 to i64" [nnet.cpp:401]   --->   Operation 115 'zext' 'tmp_48_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_7 = load i8* %fc_layer3_weights_V_6, align 1" [nnet.cpp:401]   --->   Operation 116 'load' 'fc_layer3_weights_V_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%output_V_addr_5 = getelementptr [120 x i24]* %output_V, i64 0, i64 %tmp_48_2" [nnet.cpp:401]   --->   Operation 117 'getelementptr' 'output_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [2/2] (3.25ns)   --->   "%output_V_load_2 = load i24* %output_V_addr_5, align 4" [nnet.cpp:401]   --->   Operation 118 'load' 'output_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_48_3 = zext i3 %i_4_2 to i64" [nnet.cpp:401]   --->   Operation 119 'zext' 'tmp_48_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_9 = load i8* %fc_layer3_weights_V_8, align 1" [nnet.cpp:401]   --->   Operation 120 'load' 'fc_layer3_weights_V_9' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%output_V_addr_6 = getelementptr [120 x i24]* %output_V, i64 0, i64 %tmp_48_3" [nnet.cpp:401]   --->   Operation 121 'getelementptr' 'output_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [2/2] (3.25ns)   --->   "%output_V_load_3 = load i24* %output_V_addr_6, align 4" [nnet.cpp:401]   --->   Operation 122 'load' 'output_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>

State 9 <SV = 7> <Delay = 9.63>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%p_3_2_cast = sext i8 %fc_layer3_weights_V_7 to i17" [nnet.cpp:401]   --->   Operation 123 'sext' 'p_3_2_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (3.36ns)   --->   "%p_4_2 = mul i17 %p_2_cast, %p_3_2_cast" [nnet.cpp:401]   --->   Operation 124 'mul' 'p_4_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%p_4_2_cast = sext i17 %p_4_2 to i24" [nnet.cpp:401]   --->   Operation 125 'sext' 'p_4_2_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/2] (3.25ns)   --->   "%output_V_load_2 = load i24* %output_V_addr_5, align 4" [nnet.cpp:401]   --->   Operation 126 'load' 'output_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_9 : Operation 127 [1/1] (3.02ns)   --->   "%tmp_49_2 = add i24 %output_V_load_2, %p_4_2_cast" [nnet.cpp:401]   --->   Operation 127 'add' 'tmp_49_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 128 [1/1] (3.25ns)   --->   "store i24 %tmp_49_2, i24* %output_V_addr_5, align 4" [nnet.cpp:401]   --->   Operation 128 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%p_3_3_cast = sext i8 %fc_layer3_weights_V_9 to i17" [nnet.cpp:401]   --->   Operation 129 'sext' 'p_3_3_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (3.36ns)   --->   "%p_4_3 = mul i17 %p_2_cast, %p_3_3_cast" [nnet.cpp:401]   --->   Operation 130 'mul' 'p_4_3' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%p_4_3_cast = sext i17 %p_4_3 to i24" [nnet.cpp:401]   --->   Operation 131 'sext' 'p_4_3_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/2] (3.25ns)   --->   "%output_V_load_3 = load i24* %output_V_addr_6, align 4" [nnet.cpp:401]   --->   Operation 132 'load' 'output_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_9 : Operation 133 [1/1] (3.02ns)   --->   "%tmp_49_3 = add i24 %output_V_load_3, %p_4_3_cast" [nnet.cpp:401]   --->   Operation 133 'add' 'tmp_49_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 134 [1/1] (3.25ns)   --->   "store i24 %tmp_49_3, i24* %output_V_addr_6, align 4" [nnet.cpp:401]   --->   Operation 134 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "br label %3" [nnet.cpp:400]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 3.25>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%i2 = phi i4 [ %i_3, %"ap_fixed_base<57, 29, true, 5, 3, 0>.exit_ifconv" ], [ 0, %.preheader.preheader ]"   --->   Operation 136 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %i2, -6" [nnet.cpp:404]   --->   Operation 137 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%empty_510 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 138 'speclooptripcount' 'empty_510' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (1.73ns)   --->   "%i_3 = add i4 %i2, 1" [nnet.cpp:404]   --->   Operation 139 'add' 'i_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %"ap_fixed_base<57, 29, true, 5, 3, 0>.exit_ifconv"" [nnet.cpp:404]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_2 = zext i4 %i2 to i64" [nnet.cpp:406]   --->   Operation 141 'zext' 'tmp_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%output_V_addr_2 = getelementptr [120 x i24]* %output_V, i64 0, i64 %tmp_2" [nnet.cpp:406]   --->   Operation 142 'getelementptr' 'output_V_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 143 [2/2] (3.25ns)   --->   "%f_op_V = load i24* %output_V_addr_2, align 4" [nnet.cpp:406]   --->   Operation 143 'load' 'f_op_V' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%fc_layer3_bias_V_add = getelementptr [10 x i10]* @fc_layer3_bias_V, i64 0, i64 %tmp_2" [nnet.cpp:406]   --->   Operation 144 'getelementptr' 'fc_layer3_bias_V_add' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 145 [2/2] (3.25ns)   --->   "%f_op_V_1 = load i10* %fc_layer3_bias_V_add, align 2" [nnet.cpp:406]   --->   Operation 145 'load' 'f_op_V_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "ret void" [nnet.cpp:408]   --->   Operation 146 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 9.79>
ST_11 : Operation 147 [1/2] (3.25ns)   --->   "%f_op_V = load i24* %output_V_addr_2, align 4" [nnet.cpp:406]   --->   Operation 147 'load' 'f_op_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 120> <RAM>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i24 %f_op_V to i44" [nnet.cpp:406]   --->   Operation 148 'sext' 'OP1_V_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (6.54ns)   --->   "%p_Val2_s = mul i44 647684, %OP1_V_cast" [nnet.cpp:406]   --->   Operation 149 'mul' 'p_Val2_s' <Predicate = true> <Delay = 6.54> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [1/2] (3.25ns)   --->   "%f_op_V_1 = load i10* %fc_layer3_bias_V_add, align 2" [nnet.cpp:406]   --->   Operation 150 'load' 'f_op_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>

State 12 <SV = 5> <Delay = 13.5>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%OP1_V_1_cast_cast = sext i10 %f_op_V_1 to i31" [nnet.cpp:406]   --->   Operation 151 'sext' 'OP1_V_1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (3.36ns)   --->   "%p_Val2_1 = mul i31 647673, %OP1_V_1_cast_cast" [nnet.cpp:406]   --->   Operation 152 'mul' 'p_Val2_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i31 %p_Val2_1 to i44" [nnet.cpp:406]   --->   Operation 153 'sext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (3.02ns)   --->   "%p_Val2_2 = add i44 %p_Val2_s, %tmp_4_cast" [nnet.cpp:406]   --->   Operation 154 'add' 'p_Val2_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i44.i32(i44 %p_Val2_2, i32 43)" [nnet.cpp:406]   --->   Operation 155 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_6 = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %p_Val2_2, i32 28, i32 43)" [nnet.cpp:406]   --->   Operation 156 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%p_Val2_3_cast = sext i16 %tmp_6 to i17" [nnet.cpp:406]   --->   Operation 157 'sext' 'p_Val2_3_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1)   --->   "%qbit = call i1 @_ssdm_op_BitSelect.i1.i44.i32(i44 %p_Val2_2, i32 27)" [nnet.cpp:406]   --->   Operation 158 'bitselect' 'qbit' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i44 %p_Val2_2 to i27" [nnet.cpp:406]   --->   Operation 159 'trunc' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (2.45ns)   --->   "%r = icmp ne i27 %tmp_19, 0" [nnet.cpp:406]   --->   Operation 160 'icmp' 'r' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1)   --->   "%not_s_i_i1 = xor i1 %tmp_13, true" [nnet.cpp:406]   --->   Operation 161 'xor' 'not_s_i_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1)   --->   "%r_i_i1 = or i1 %r, %not_s_i_i1" [nnet.cpp:406]   --->   Operation 162 'or' 'r_i_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.97ns) (out node of the LUT)   --->   "%qb_assign_1 = and i1 %r_i_i1, %qbit" [nnet.cpp:406]   --->   Operation 163 'and' 'qb_assign_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i1 %qb_assign_1 to i17" [nnet.cpp:406]   --->   Operation 164 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i44.i32.i32(i44 %p_Val2_2, i32 28, i32 35)" [nnet.cpp:406]   --->   Operation 165 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (2.07ns)   --->   "%p_Val2_3 = add i17 %p_Val2_3_cast, %tmp_6_cast" [nnet.cpp:406]   --->   Operation 166 'add' 'p_Val2_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_3, i32 16)" [nnet.cpp:406]   --->   Operation 167 'bitselect' 'isneg' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_10 = call i9 @_ssdm_op_PartSelect.i9.i17.i32.i32(i17 %p_Val2_3, i32 8, i32 16)" [nnet.cpp:406]   --->   Operation 168 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (1.66ns)   --->   "%p_not_i = icmp ne i9 %tmp_10, 0" [nnet.cpp:406]   --->   Operation 169 'icmp' 'p_not_i' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (1.66ns)   --->   "%p_not38_i = icmp ne i9 %tmp_10, -1" [nnet.cpp:406]   --->   Operation 170 'icmp' 'p_not38_i' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 5.38>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_8 = zext i1 %qb_assign_1 to i8" [nnet.cpp:406]   --->   Operation 171 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (1.91ns)   --->   "%p_Val2_4 = add i8 %tmp_7, %tmp_8" [nnet.cpp:406]   --->   Operation 172 'add' 'p_Val2_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 7)" [nnet.cpp:406]   --->   Operation 173 'bitselect' 'newsignbit' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%brmerge_i = or i1 %newsignbit, %p_not_i" [nnet.cpp:406]   --->   Operation 174 'or' 'brmerge_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%tmp_9 = xor i1 %isneg, true" [nnet.cpp:406]   --->   Operation 175 'xor' 'tmp_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow = and i1 %brmerge_i, %tmp_9" [nnet.cpp:406]   --->   Operation 176 'and' 'overflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%newsignbit_0_not_i = xor i1 %newsignbit, true" [nnet.cpp:406]   --->   Operation 177 'xor' 'newsignbit_0_not_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%brmerge39_i = or i1 %p_not38_i, %newsignbit_0_not_i" [nnet.cpp:406]   --->   Operation 178 'or' 'brmerge39_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %brmerge39_i, %isneg" [nnet.cpp:406]   --->   Operation 179 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_mux)   --->   "%brmerge_i_i = or i1 %underflow, %overflow" [nnet.cpp:406]   --->   Operation 180 'or' 'brmerge_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node this_assign_1)   --->   "%underflow_not = xor i1 %underflow, true" [nnet.cpp:406]   --->   Operation 181 'xor' 'underflow_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node this_assign_1)   --->   "%brmerge = or i1 %overflow, %underflow_not" [nnet.cpp:406]   --->   Operation 182 'or' 'brmerge' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_11_mux = select i1 %brmerge_i_i, i8 127, i8 %p_Val2_4" [nnet.cpp:406]   --->   Operation 183 'select' 'p_Val2_11_mux' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node this_assign_1)   --->   "%p_Val2_s_511 = select i1 %underflow, i8 -128, i8 %p_Val2_4" [nnet.cpp:406]   --->   Operation 184 'select' 'p_Val2_s_511' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (1.24ns) (out node of the LUT)   --->   "%this_assign_1 = select i1 %brmerge, i8 %p_Val2_11_mux, i8 %p_Val2_s_511" [nnet.cpp:406]   --->   Operation 185 'select' 'this_assign_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 7> <Delay = 10.0>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str76) nounwind" [nnet.cpp:406]   --->   Operation 186 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%OP1_V_3 = sext i8 %this_assign_1 to i32" [nnet.cpp:406]   --->   Operation 187 'sext' 'OP1_V_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (6.38ns)   --->   "%tmp_V = mul i32 12600860, %OP1_V_3" [nnet.cpp:406]   --->   Operation 188 'mul' 'tmp_V' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 189 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V)" [nnet.cpp:406]   --->   Operation 189 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "br label %.preheader" [nnet.cpp:404]   --->   Operation 190 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fc_layer3_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ fc_layer3_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (specinterface    ) [ 000000000000000]
empty_505             (specinterface    ) [ 000000000000000]
output_V              (alloca           ) [ 001111111111111]
output_V_addr         (getelementptr    ) [ 000000000000000]
StgValue_19           (store            ) [ 000000000000000]
tmp_V_952             (read             ) [ 000000000000000]
lhs_V                 (sext             ) [ 000000000000000]
r_V                   (add              ) [ 000000000000000]
read_temp_V_cast      (sext             ) [ 001100000000000]
StgValue_24           (br               ) [ 011100000000000]
i                     (phi              ) [ 001100000000000]
phi_mul               (phi              ) [ 001000000000000]
phi_mul_cast          (zext             ) [ 000000000000000]
exitcond1             (icmp             ) [ 001100000000000]
empty_506             (speclooptripcount) [ 000000000000000]
i_2                   (add              ) [ 011100000000000]
StgValue_31           (br               ) [ 000000000000000]
next_mul              (add              ) [ 011100000000000]
fc_layer3_weights_V_s (getelementptr    ) [ 000100000000000]
StgValue_35           (br               ) [ 001111111100000]
tmp_s                 (zext             ) [ 000000000000000]
fc_layer3_weights_V_1 (load             ) [ 000000000000000]
p_cast                (sext             ) [ 000000000000000]
p_1                   (mul              ) [ 000000000000000]
p_1_cast              (sext             ) [ 000000000000000]
output_V_addr_1       (getelementptr    ) [ 000000000000000]
StgValue_42           (store            ) [ 000000000000000]
StgValue_43           (br               ) [ 011100000000000]
j                     (phi              ) [ 000011111100000]
exitcond2             (icmp             ) [ 000011111100000]
empty_507             (speclooptripcount) [ 000000000000000]
StgValue_47           (br               ) [ 000000000000000]
StgValue_48           (specloopname     ) [ 000000000000000]
tmp                   (specregionbegin  ) [ 000001111100000]
tmp_V_953             (read             ) [ 000000000000000]
lhs_V_1               (sext             ) [ 000000000000000]
r_V_1                 (add              ) [ 000000000000000]
tmp_1_cast1           (zext             ) [ 000001111100000]
tmp_1_cast            (zext             ) [ 000001111100000]
p_2_cast              (sext             ) [ 000001111100000]
StgValue_56           (br               ) [ 000011111100000]
StgValue_57           (br               ) [ 000011111111111]
i1                    (phi              ) [ 000001110000000]
tmp_3_cast            (zext             ) [ 000000000000000]
tmp_1                 (mul              ) [ 000000000000000]
tmp_5                 (add              ) [ 000000000000000]
tmp_12_cast           (zext             ) [ 000000000000000]
fc_layer3_weights_V_2 (getelementptr    ) [ 000000100000000]
i_4_s                 (or               ) [ 000000100000000]
tmp_48_1_cast         (zext             ) [ 000000000000000]
tmp_11                (mul              ) [ 000000000000000]
tmp_12                (add              ) [ 000000000000000]
tmp_14_cast           (sext             ) [ 000000000000000]
fc_layer3_weights_V_4 (getelementptr    ) [ 000000100000000]
tmp_3                 (zext             ) [ 000000000000000]
fc_layer3_weights_V_3 (load             ) [ 000000010000000]
output_V_addr_3       (getelementptr    ) [ 000000010000000]
tmp_48_1              (zext             ) [ 000000000000000]
fc_layer3_weights_V_5 (load             ) [ 000000010000000]
output_V_addr_4       (getelementptr    ) [ 000000010000000]
StgValue_80           (specloopname     ) [ 000000000000000]
p_3_cast              (sext             ) [ 000000000000000]
p_4                   (mul              ) [ 000000000000000]
p_4_cast              (sext             ) [ 000000000000000]
output_V_load         (load             ) [ 000000000000000]
tmp_4                 (add              ) [ 000000000000000]
StgValue_86           (store            ) [ 000000000000000]
p_3_1_cast            (sext             ) [ 000000000000000]
p_4_1                 (mul              ) [ 000000000000000]
p_4_1_cast            (sext             ) [ 000000000000000]
output_V_load_1       (load             ) [ 000000000000000]
tmp_49_1              (add              ) [ 000000000000000]
StgValue_92           (store            ) [ 000000000000000]
i_4_1                 (or               ) [ 000000001000000]
exitcond17_2          (icmp             ) [ 000011111100000]
empty_508             (speclooptripcount) [ 000000000000000]
StgValue_96           (br               ) [ 000000000000000]
tmp_48_2_cast         (zext             ) [ 000000000000000]
tmp_14                (mul              ) [ 000000000000000]
tmp_15                (add              ) [ 000000000000000]
tmp_16_cast           (sext             ) [ 000000000000000]
fc_layer3_weights_V_6 (getelementptr    ) [ 000000001000000]
tmp_22                (trunc            ) [ 000000000000000]
i_4_2                 (or               ) [ 000000001000000]
tmp_48_3_cast         (zext             ) [ 000000000000000]
tmp_16                (mul              ) [ 000000000000000]
tmp_17                (add              ) [ 000000000000000]
tmp_18_cast           (zext             ) [ 000000000000000]
fc_layer3_weights_V_8 (getelementptr    ) [ 000000001000000]
i_4_3                 (add              ) [ 000011001100000]
empty_509             (specregionend    ) [ 000000000000000]
j_1                   (add              ) [ 001011111100000]
StgValue_114          (br               ) [ 001011111100000]
tmp_48_2              (zext             ) [ 000000000000000]
fc_layer3_weights_V_7 (load             ) [ 000000000100000]
output_V_addr_5       (getelementptr    ) [ 000000000100000]
tmp_48_3              (zext             ) [ 000000000000000]
fc_layer3_weights_V_9 (load             ) [ 000000000100000]
output_V_addr_6       (getelementptr    ) [ 000000000100000]
p_3_2_cast            (sext             ) [ 000000000000000]
p_4_2                 (mul              ) [ 000000000000000]
p_4_2_cast            (sext             ) [ 000000000000000]
output_V_load_2       (load             ) [ 000000000000000]
tmp_49_2              (add              ) [ 000000000000000]
StgValue_128          (store            ) [ 000000000000000]
p_3_3_cast            (sext             ) [ 000000000000000]
p_4_3                 (mul              ) [ 000000000000000]
p_4_3_cast            (sext             ) [ 000000000000000]
output_V_load_3       (load             ) [ 000000000000000]
tmp_49_3              (add              ) [ 000000000000000]
StgValue_134          (store            ) [ 000000000000000]
StgValue_135          (br               ) [ 000011111100000]
i2                    (phi              ) [ 000000000010000]
exitcond              (icmp             ) [ 000000000011111]
empty_510             (speclooptripcount) [ 000000000000000]
i_3                   (add              ) [ 000010000011111]
StgValue_140          (br               ) [ 000000000000000]
tmp_2                 (zext             ) [ 000000000000000]
output_V_addr_2       (getelementptr    ) [ 000000000001000]
fc_layer3_bias_V_add  (getelementptr    ) [ 000000000001000]
StgValue_146          (ret              ) [ 000000000000000]
f_op_V                (load             ) [ 000000000000000]
OP1_V_cast            (sext             ) [ 000000000000000]
p_Val2_s              (mul              ) [ 000000000000100]
f_op_V_1              (load             ) [ 000000000000100]
OP1_V_1_cast_cast     (sext             ) [ 000000000000000]
p_Val2_1              (mul              ) [ 000000000000000]
tmp_4_cast            (sext             ) [ 000000000000000]
p_Val2_2              (add              ) [ 000000000000000]
tmp_13                (bitselect        ) [ 000000000000000]
tmp_6                 (partselect       ) [ 000000000000000]
p_Val2_3_cast         (sext             ) [ 000000000000000]
qbit                  (bitselect        ) [ 000000000000000]
tmp_19                (trunc            ) [ 000000000000000]
r                     (icmp             ) [ 000000000000000]
not_s_i_i1            (xor              ) [ 000000000000000]
r_i_i1                (or               ) [ 000000000000000]
qb_assign_1           (and              ) [ 000000000000010]
tmp_6_cast            (zext             ) [ 000000000000000]
tmp_7                 (partselect       ) [ 000000000000010]
p_Val2_3              (add              ) [ 000000000000000]
isneg                 (bitselect        ) [ 000000000000010]
tmp_10                (partselect       ) [ 000000000000000]
p_not_i               (icmp             ) [ 000000000000010]
p_not38_i             (icmp             ) [ 000000000000010]
tmp_8                 (zext             ) [ 000000000000000]
p_Val2_4              (add              ) [ 000000000000000]
newsignbit            (bitselect        ) [ 000000000000000]
brmerge_i             (or               ) [ 000000000000000]
tmp_9                 (xor              ) [ 000000000000000]
overflow              (and              ) [ 000000000000000]
newsignbit_0_not_i    (xor              ) [ 000000000000000]
brmerge39_i           (or               ) [ 000000000000000]
underflow             (and              ) [ 000000000000000]
brmerge_i_i           (or               ) [ 000000000000000]
underflow_not         (xor              ) [ 000000000000000]
brmerge               (or               ) [ 000000000000000]
p_Val2_11_mux         (select           ) [ 000000000000000]
p_Val2_s_511          (select           ) [ 000000000000000]
this_assign_1         (select           ) [ 000000000000001]
StgValue_186          (specloopname     ) [ 000000000000000]
OP1_V_3               (sext             ) [ 000000000000000]
tmp_V                 (mul              ) [ 000000000000000]
StgValue_189          (write            ) [ 000000000000000]
StgValue_190          (br               ) [ 000010000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fc_layer3_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer3_weights_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fc_layer3_bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer3_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str218"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str219"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str220"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str221"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str222"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str231"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str232"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str233"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str234"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str235"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i44.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="output_V_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_952/1 tmp_V_953/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="StgValue_189_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_189/14 "/>
</bind>
</comp>

<comp id="155" class="1004" name="output_V_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="24" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="0" index="1" bw="24" slack="0"/>
<pin id="166" dir="0" index="2" bw="0" slack="0"/>
<pin id="223" dir="0" index="4" bw="7" slack="0"/>
<pin id="224" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="225" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="24" slack="0"/>
<pin id="226" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_19/1 StgValue_42/3 output_V_load/6 output_V_load_1/6 StgValue_86/7 StgValue_92/7 output_V_load_2/8 output_V_load_3/8 StgValue_128/9 StgValue_134/9 f_op_V/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="fc_layer3_weights_V_s_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="10" slack="0"/>
<pin id="174" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer3_weights_V_s/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="0"/>
<pin id="205" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="206" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="207" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="8" slack="0"/>
<pin id="208" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc_layer3_weights_V_1/2 fc_layer3_weights_V_3/5 fc_layer3_weights_V_5/5 fc_layer3_weights_V_7/7 fc_layer3_weights_V_9/7 "/>
</bind>
</comp>

<comp id="183" class="1004" name="output_V_addr_1_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="4" slack="0"/>
<pin id="187" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_1/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="fc_layer3_weights_V_2_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="10" slack="0"/>
<pin id="194" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer3_weights_V_2/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="fc_layer3_weights_V_4_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="11" slack="0"/>
<pin id="202" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer3_weights_V_4/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="output_V_addr_3_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="4" slack="0"/>
<pin id="214" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_3/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="output_V_addr_4_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="4" slack="0"/>
<pin id="221" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_4/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="fc_layer3_weights_V_6_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="11" slack="0"/>
<pin id="232" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer3_weights_V_6/7 "/>
</bind>
</comp>

<comp id="236" class="1004" name="fc_layer3_weights_V_8_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="10" slack="0"/>
<pin id="240" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer3_weights_V_8/7 "/>
</bind>
</comp>

<comp id="244" class="1004" name="output_V_addr_5_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_5/8 "/>
</bind>
</comp>

<comp id="251" class="1004" name="output_V_addr_6_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="3" slack="0"/>
<pin id="255" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_6/8 "/>
</bind>
</comp>

<comp id="258" class="1004" name="output_V_addr_2_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="4" slack="0"/>
<pin id="262" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_2/10 "/>
</bind>
</comp>

<comp id="265" class="1004" name="fc_layer3_bias_V_add_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="4" slack="0"/>
<pin id="269" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer3_bias_V_add/10 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_op_V_1/10 "/>
</bind>
</comp>

<comp id="278" class="1005" name="i_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="1"/>
<pin id="280" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="4" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="290" class="1005" name="phi_mul_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="1"/>
<pin id="292" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="phi_mul_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="10" slack="0"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="301" class="1005" name="j_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="1"/>
<pin id="303" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="j_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="1"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="1" slack="1"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="313" class="1005" name="i1_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="1"/>
<pin id="315" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="i1_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="4" slack="1"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/5 "/>
</bind>
</comp>

<comp id="325" class="1005" name="i2_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="1"/>
<pin id="327" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="i2_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="1" slack="1"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/10 "/>
</bind>
</comp>

<comp id="336" class="1005" name="reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer3_weights_V_3 fc_layer3_weights_V_7 "/>
</bind>
</comp>

<comp id="340" class="1005" name="reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="1"/>
<pin id="342" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer3_weights_V_5 fc_layer3_weights_V_9 "/>
</bind>
</comp>

<comp id="344" class="1004" name="lhs_V_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="r_V_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="3" slack="0"/>
<pin id="351" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="read_temp_V_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="0"/>
<pin id="356" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="read_temp_V_cast/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="phi_mul_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul_cast/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="exitcond1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="0" index="1" bw="4" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="i_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="next_mul_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_s_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="1"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="9" slack="2"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_1_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="17" slack="0"/>
<pin id="397" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_1_cast/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="exitcond2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="0"/>
<pin id="402" dir="0" index="1" bw="7" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="lhs_V_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="r_V_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="3" slack="0"/>
<pin id="413" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_1_cast1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="0"/>
<pin id="418" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast1/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_1_cast_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="7" slack="0"/>
<pin id="422" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_2_cast_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="9" slack="0"/>
<pin id="426" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_2_cast/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_3_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="0"/>
<pin id="430" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_12_cast_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="10" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="i_4_s_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i_4_s/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_48_1_cast_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_48_1_cast/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_14_cast_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="11" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14_cast/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="1"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_48_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="1"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_48_1/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_3_cast_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="1"/>
<pin id="461" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_3_cast/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_3_1_cast_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="1"/>
<pin id="465" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_3_1_cast/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="i_4_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="2"/>
<pin id="469" dir="0" index="1" bw="3" slack="0"/>
<pin id="470" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i_4_1/7 "/>
</bind>
</comp>

<comp id="473" class="1004" name="exitcond17_2_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="4" slack="0"/>
<pin id="475" dir="0" index="1" bw="4" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond17_2/7 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_48_2_cast_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_48_2_cast/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_16_cast_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="11" slack="0"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_22_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="2"/>
<pin id="489" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="i_4_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="3" slack="0"/>
<pin id="493" dir="0" index="1" bw="3" slack="0"/>
<pin id="494" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i_4_2/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_48_3_cast_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="3" slack="0"/>
<pin id="499" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_48_3_cast/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_18_cast_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="0"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="i_4_3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="4" slack="0"/>
<pin id="507" dir="0" index="1" bw="4" slack="2"/>
<pin id="508" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4_3/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="j_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="3"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_48_2_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="1"/>
<pin id="519" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_48_2/8 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_48_3_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="3" slack="1"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_48_3/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_3_2_cast_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="1"/>
<pin id="527" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_3_2_cast/9 "/>
</bind>
</comp>

<comp id="529" class="1004" name="p_3_3_cast_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="1"/>
<pin id="531" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_3_3_cast/9 "/>
</bind>
</comp>

<comp id="533" class="1004" name="exitcond_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="4" slack="0"/>
<pin id="535" dir="0" index="1" bw="4" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/10 "/>
</bind>
</comp>

<comp id="539" class="1004" name="i_3_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/10 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="0"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="551" class="1004" name="OP1_V_cast_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="24" slack="0"/>
<pin id="553" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/11 "/>
</bind>
</comp>

<comp id="555" class="1004" name="p_Val2_s_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="21" slack="0"/>
<pin id="557" dir="0" index="1" bw="24" slack="0"/>
<pin id="558" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/11 "/>
</bind>
</comp>

<comp id="561" class="1004" name="OP1_V_1_cast_cast_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="10" slack="1"/>
<pin id="563" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1_cast_cast/12 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_13_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="44" slack="0"/>
<pin id="567" dir="0" index="2" bw="7" slack="0"/>
<pin id="568" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/12 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_6_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="0"/>
<pin id="573" dir="0" index="1" bw="44" slack="0"/>
<pin id="574" dir="0" index="2" bw="6" slack="0"/>
<pin id="575" dir="0" index="3" bw="7" slack="0"/>
<pin id="576" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="580" class="1004" name="p_Val2_3_cast_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="0"/>
<pin id="582" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_3_cast/12 "/>
</bind>
</comp>

<comp id="584" class="1004" name="qbit_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="44" slack="0"/>
<pin id="587" dir="0" index="2" bw="6" slack="0"/>
<pin id="588" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="qbit/12 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_19_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="44" slack="0"/>
<pin id="593" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/12 "/>
</bind>
</comp>

<comp id="594" class="1004" name="r_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="27" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r/12 "/>
</bind>
</comp>

<comp id="600" class="1004" name="not_s_i_i1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_s_i_i1/12 "/>
</bind>
</comp>

<comp id="606" class="1004" name="r_i_i1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_i_i1/12 "/>
</bind>
</comp>

<comp id="612" class="1004" name="qb_assign_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/12 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_6_cast_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/12 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_7_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="0"/>
<pin id="624" dir="0" index="1" bw="44" slack="0"/>
<pin id="625" dir="0" index="2" bw="6" slack="0"/>
<pin id="626" dir="0" index="3" bw="7" slack="0"/>
<pin id="627" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/12 "/>
</bind>
</comp>

<comp id="631" class="1004" name="p_Val2_3_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3/12 "/>
</bind>
</comp>

<comp id="637" class="1004" name="isneg_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="17" slack="0"/>
<pin id="640" dir="0" index="2" bw="6" slack="0"/>
<pin id="641" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/12 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_10_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="9" slack="0"/>
<pin id="647" dir="0" index="1" bw="17" slack="0"/>
<pin id="648" dir="0" index="2" bw="5" slack="0"/>
<pin id="649" dir="0" index="3" bw="6" slack="0"/>
<pin id="650" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/12 "/>
</bind>
</comp>

<comp id="655" class="1004" name="p_not_i_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="9" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not_i/12 "/>
</bind>
</comp>

<comp id="661" class="1004" name="p_not38_i_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="9" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not38_i/12 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_8_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/13 "/>
</bind>
</comp>

<comp id="670" class="1004" name="p_Val2_4_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="1"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/13 "/>
</bind>
</comp>

<comp id="675" class="1004" name="newsignbit_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="8" slack="0"/>
<pin id="678" dir="0" index="2" bw="4" slack="0"/>
<pin id="679" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/13 "/>
</bind>
</comp>

<comp id="683" class="1004" name="brmerge_i_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="1"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i/13 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_9_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="1"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_9/13 "/>
</bind>
</comp>

<comp id="693" class="1004" name="overflow_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/13 "/>
</bind>
</comp>

<comp id="699" class="1004" name="newsignbit_0_not_i_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="newsignbit_0_not_i/13 "/>
</bind>
</comp>

<comp id="705" class="1004" name="brmerge39_i_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge39_i/13 "/>
</bind>
</comp>

<comp id="710" class="1004" name="underflow_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="1"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/13 "/>
</bind>
</comp>

<comp id="715" class="1004" name="brmerge_i_i_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i/13 "/>
</bind>
</comp>

<comp id="721" class="1004" name="underflow_not_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="underflow_not/13 "/>
</bind>
</comp>

<comp id="727" class="1004" name="brmerge_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/13 "/>
</bind>
</comp>

<comp id="733" class="1004" name="p_Val2_11_mux_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="8" slack="0"/>
<pin id="736" dir="0" index="2" bw="8" slack="0"/>
<pin id="737" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_11_mux/13 "/>
</bind>
</comp>

<comp id="741" class="1004" name="p_Val2_s_511_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="8" slack="0"/>
<pin id="744" dir="0" index="2" bw="8" slack="0"/>
<pin id="745" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_511/13 "/>
</bind>
</comp>

<comp id="749" class="1004" name="this_assign_1_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="8" slack="0"/>
<pin id="752" dir="0" index="2" bw="8" slack="0"/>
<pin id="753" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="this_assign_1/13 "/>
</bind>
</comp>

<comp id="757" class="1004" name="OP1_V_3_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_3/14 "/>
</bind>
</comp>

<comp id="760" class="1007" name="grp_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="4" slack="0"/>
<pin id="762" dir="0" index="1" bw="10" slack="0"/>
<pin id="763" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="764" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_1/5 tmp_5/5 "/>
</bind>
</comp>

<comp id="768" class="1007" name="grp_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="4" slack="0"/>
<pin id="770" dir="0" index="1" bw="11" slack="0"/>
<pin id="771" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="772" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_11/5 tmp_12/5 "/>
</bind>
</comp>

<comp id="776" class="1007" name="grp_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="9" slack="3"/>
<pin id="778" dir="0" index="1" bw="8" slack="0"/>
<pin id="779" dir="0" index="2" bw="24" slack="0"/>
<pin id="780" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_4/7 p_4_cast/7 tmp_4/7 "/>
</bind>
</comp>

<comp id="784" class="1007" name="grp_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="9" slack="3"/>
<pin id="786" dir="0" index="1" bw="8" slack="0"/>
<pin id="787" dir="0" index="2" bw="24" slack="0"/>
<pin id="788" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_4_1/7 p_4_1_cast/7 tmp_49_1/7 "/>
</bind>
</comp>

<comp id="792" class="1007" name="grp_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="11" slack="0"/>
<pin id="794" dir="0" index="1" bw="4" slack="0"/>
<pin id="795" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="796" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_14/7 tmp_15/7 "/>
</bind>
</comp>

<comp id="800" class="1007" name="grp_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="10" slack="0"/>
<pin id="802" dir="0" index="1" bw="3" slack="0"/>
<pin id="803" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="804" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_16/7 tmp_17/7 "/>
</bind>
</comp>

<comp id="808" class="1007" name="grp_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="9" slack="5"/>
<pin id="810" dir="0" index="1" bw="8" slack="0"/>
<pin id="811" dir="0" index="2" bw="24" slack="0"/>
<pin id="812" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_4_2/9 p_4_2_cast/9 tmp_49_2/9 "/>
</bind>
</comp>

<comp id="816" class="1007" name="grp_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="9" slack="5"/>
<pin id="818" dir="0" index="1" bw="8" slack="0"/>
<pin id="819" dir="0" index="2" bw="24" slack="0"/>
<pin id="820" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_4_3/9 p_4_3_cast/9 tmp_49_3/9 "/>
</bind>
</comp>

<comp id="824" class="1007" name="grp_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="31" slack="0"/>
<pin id="826" dir="0" index="1" bw="10" slack="0"/>
<pin id="827" dir="0" index="2" bw="44" slack="2147483647"/>
<pin id="828" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_1/12 tmp_4_cast/12 p_Val2_2/12 "/>
</bind>
</comp>

<comp id="836" class="1007" name="tmp_V_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="0"/>
<pin id="838" dir="0" index="1" bw="8" slack="0"/>
<pin id="839" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_V/14 "/>
</bind>
</comp>

<comp id="843" class="1005" name="read_temp_V_cast_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="17" slack="2"/>
<pin id="845" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="read_temp_V_cast "/>
</bind>
</comp>

<comp id="851" class="1005" name="i_2_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="4" slack="0"/>
<pin id="853" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="856" class="1005" name="next_mul_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="10" slack="0"/>
<pin id="858" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="861" class="1005" name="fc_layer3_weights_V_s_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="10" slack="1"/>
<pin id="863" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer3_weights_V_s "/>
</bind>
</comp>

<comp id="869" class="1005" name="tmp_1_cast1_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="11" slack="1"/>
<pin id="871" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_cast1 "/>
</bind>
</comp>

<comp id="875" class="1005" name="tmp_1_cast_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="10" slack="1"/>
<pin id="877" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_cast "/>
</bind>
</comp>

<comp id="881" class="1005" name="p_2_cast_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="17" slack="3"/>
<pin id="883" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="p_2_cast "/>
</bind>
</comp>

<comp id="889" class="1005" name="fc_layer3_weights_V_2_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="10" slack="1"/>
<pin id="891" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer3_weights_V_2 "/>
</bind>
</comp>

<comp id="894" class="1005" name="i_4_s_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="4" slack="1"/>
<pin id="896" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_4_s "/>
</bind>
</comp>

<comp id="899" class="1005" name="fc_layer3_weights_V_4_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="10" slack="1"/>
<pin id="901" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer3_weights_V_4 "/>
</bind>
</comp>

<comp id="904" class="1005" name="output_V_addr_3_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="7" slack="1"/>
<pin id="906" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_3 "/>
</bind>
</comp>

<comp id="910" class="1005" name="output_V_addr_4_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="7" slack="1"/>
<pin id="912" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_4 "/>
</bind>
</comp>

<comp id="916" class="1005" name="i_4_1_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="4" slack="1"/>
<pin id="918" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_4_1 "/>
</bind>
</comp>

<comp id="924" class="1005" name="fc_layer3_weights_V_6_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="10" slack="1"/>
<pin id="926" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer3_weights_V_6 "/>
</bind>
</comp>

<comp id="929" class="1005" name="i_4_2_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="3" slack="1"/>
<pin id="931" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_4_2 "/>
</bind>
</comp>

<comp id="934" class="1005" name="fc_layer3_weights_V_8_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="10" slack="1"/>
<pin id="936" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer3_weights_V_8 "/>
</bind>
</comp>

<comp id="939" class="1005" name="i_4_3_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="4" slack="1"/>
<pin id="941" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_4_3 "/>
</bind>
</comp>

<comp id="944" class="1005" name="j_1_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="7" slack="1"/>
<pin id="946" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="output_V_addr_5_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="7" slack="1"/>
<pin id="951" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_5 "/>
</bind>
</comp>

<comp id="954" class="1005" name="output_V_addr_6_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="7" slack="1"/>
<pin id="956" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_6 "/>
</bind>
</comp>

<comp id="962" class="1005" name="i_3_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="4" slack="0"/>
<pin id="964" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="967" class="1005" name="output_V_addr_2_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="7" slack="1"/>
<pin id="969" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_2 "/>
</bind>
</comp>

<comp id="972" class="1005" name="fc_layer3_bias_V_add_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="4" slack="1"/>
<pin id="974" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer3_bias_V_add "/>
</bind>
</comp>

<comp id="977" class="1005" name="p_Val2_s_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="44" slack="1"/>
<pin id="979" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="982" class="1005" name="f_op_V_1_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="10" slack="1"/>
<pin id="984" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="f_op_V_1 "/>
</bind>
</comp>

<comp id="987" class="1005" name="qb_assign_1_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="1"/>
<pin id="989" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb_assign_1 "/>
</bind>
</comp>

<comp id="992" class="1005" name="tmp_7_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="8" slack="1"/>
<pin id="994" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="997" class="1005" name="isneg_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="1"/>
<pin id="999" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1003" class="1005" name="p_not_i_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="1"/>
<pin id="1005" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_not_i "/>
</bind>
</comp>

<comp id="1008" class="1005" name="p_not38_i_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="1"/>
<pin id="1010" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_not38_i "/>
</bind>
</comp>

<comp id="1013" class="1005" name="this_assign_1_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="8" slack="1"/>
<pin id="1015" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_assign_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="42" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="136" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="138" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="44" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="169"><net_src comp="155" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="44" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="183" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="190" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="210" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="217" pin="3"/><net_sink comp="163" pin=2"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="241"><net_src comp="4" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="249"><net_src comp="44" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="244" pin="3"/><net_sink comp="163" pin=2"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="251" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="264"><net_src comp="258" pin="3"/><net_sink comp="163" pin=2"/></net>

<net id="270"><net_src comp="6" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="265" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="52" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="282" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="293"><net_src comp="54" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="66" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="312"><net_src comp="305" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="316"><net_src comp="52" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="317" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="328"><net_src comp="52" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="339"><net_src comp="177" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="177" pin="7"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="142" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="50" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="294" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="367"><net_src comp="282" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="56" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="282" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="62" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="294" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="64" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="278" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="389"><net_src comp="177" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="390" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="404"><net_src comp="305" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="68" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="142" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="50" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="305" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="305" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="410" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="317" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="432" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="440"><net_src comp="317" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="62" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="446" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="453"><net_src comp="313" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="458"><net_src comp="455" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="462"><net_src comp="336" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="340" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="313" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="82" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="56" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="467" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="483" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="490"><net_src comp="313" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="487" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="86" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="501" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="509"><net_src comp="88" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="313" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="301" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="66" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="517" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="524"><net_src comp="521" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="528"><net_src comp="336" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="340" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="329" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="56" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="329" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="62" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="329" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="554"><net_src comp="163" pin="7"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="92" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="551" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="569"><net_src comp="96" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="98" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="577"><net_src comp="100" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="102" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="579"><net_src comp="98" pin="0"/><net_sink comp="571" pin=3"/></net>

<net id="583"><net_src comp="571" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="96" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="104" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="598"><net_src comp="591" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="106" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="564" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="108" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="594" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="600" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="606" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="584" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="628"><net_src comp="110" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="102" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="630"><net_src comp="112" pin="0"/><net_sink comp="622" pin=3"/></net>

<net id="635"><net_src comp="580" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="618" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="642"><net_src comp="114" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="631" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="24" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="651"><net_src comp="116" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="631" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="118" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="654"><net_src comp="24" pin="0"/><net_sink comp="645" pin=3"/></net>

<net id="659"><net_src comp="645" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="120" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="645" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="122" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="674"><net_src comp="667" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="124" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="670" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="126" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="687"><net_src comp="675" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="692"><net_src comp="108" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="683" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="688" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="675" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="108" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="699" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="714"><net_src comp="705" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="719"><net_src comp="710" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="693" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="710" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="108" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="693" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="721" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="738"><net_src comp="715" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="128" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="670" pin="2"/><net_sink comp="733" pin=2"/></net>

<net id="746"><net_src comp="710" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="130" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="748"><net_src comp="670" pin="2"/><net_sink comp="741" pin=2"/></net>

<net id="754"><net_src comp="727" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="733" pin="3"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="741" pin="3"/><net_sink comp="749" pin=2"/></net>

<net id="765"><net_src comp="428" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="64" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="767"><net_src comp="760" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="773"><net_src comp="442" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="78" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="768" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="781"><net_src comp="459" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="782"><net_src comp="163" pin="3"/><net_sink comp="776" pin=2"/></net>

<net id="783"><net_src comp="776" pin="3"/><net_sink comp="163" pin=4"/></net>

<net id="789"><net_src comp="463" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="790"><net_src comp="163" pin="7"/><net_sink comp="784" pin=2"/></net>

<net id="791"><net_src comp="784" pin="3"/><net_sink comp="163" pin=1"/></net>

<net id="797"><net_src comp="78" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="479" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="799"><net_src comp="792" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="805"><net_src comp="64" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="497" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="800" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="813"><net_src comp="525" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="814"><net_src comp="163" pin="7"/><net_sink comp="808" pin=2"/></net>

<net id="815"><net_src comp="808" pin="3"/><net_sink comp="163" pin=4"/></net>

<net id="821"><net_src comp="529" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="822"><net_src comp="163" pin="3"/><net_sink comp="816" pin=2"/></net>

<net id="823"><net_src comp="816" pin="3"/><net_sink comp="163" pin=1"/></net>

<net id="829"><net_src comp="94" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="561" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="831"><net_src comp="824" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="832"><net_src comp="824" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="833"><net_src comp="824" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="834"><net_src comp="824" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="835"><net_src comp="824" pin="3"/><net_sink comp="622" pin=1"/></net>

<net id="840"><net_src comp="134" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="757" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="842"><net_src comp="836" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="846"><net_src comp="354" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="854"><net_src comp="369" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="859"><net_src comp="375" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="864"><net_src comp="170" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="872"><net_src comp="416" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="878"><net_src comp="420" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="884"><net_src comp="424" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="887"><net_src comp="881" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="888"><net_src comp="881" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="892"><net_src comp="190" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="897"><net_src comp="436" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="902"><net_src comp="198" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="907"><net_src comp="210" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="913"><net_src comp="217" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="919"><net_src comp="467" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="927"><net_src comp="228" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="932"><net_src comp="491" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="937"><net_src comp="236" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="942"><net_src comp="505" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="947"><net_src comp="511" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="952"><net_src comp="244" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="957"><net_src comp="251" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="965"><net_src comp="539" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="970"><net_src comp="258" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="975"><net_src comp="265" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="980"><net_src comp="555" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="985"><net_src comp="272" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="990"><net_src comp="612" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="995"><net_src comp="622" pin="4"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1000"><net_src comp="637" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="1006"><net_src comp="655" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="1011"><net_src comp="661" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1016"><net_src comp="749" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="757" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {14 }
 - Input state : 
	Port: fc_layer3 : in_V_V | {1 4 }
	Port: fc_layer3 : fc_layer3_weights_V | {2 3 5 6 7 8 }
	Port: fc_layer3 : fc_layer3_bias_V | {10 11 }
  - Chain level:
	State 1
		output_V_addr : 1
		StgValue_19 : 2
		r_V : 1
		read_temp_V_cast : 2
	State 2
		phi_mul_cast : 1
		exitcond1 : 1
		i_2 : 1
		StgValue_31 : 2
		next_mul : 1
		fc_layer3_weights_V_s : 2
		fc_layer3_weights_V_1 : 3
	State 3
		p_cast : 1
		p_1 : 2
		p_1_cast : 3
		output_V_addr_1 : 1
		StgValue_42 : 4
	State 4
		exitcond2 : 1
		StgValue_47 : 2
		r_V_1 : 1
		tmp_1_cast1 : 1
		tmp_1_cast : 1
		p_2_cast : 2
	State 5
		tmp_3_cast : 1
		tmp_1 : 2
		tmp_5 : 3
		tmp_12_cast : 4
		fc_layer3_weights_V_2 : 5
		fc_layer3_weights_V_3 : 6
		i_4_s : 1
		tmp_48_1_cast : 1
		tmp_11 : 2
		tmp_12 : 3
		tmp_14_cast : 4
		fc_layer3_weights_V_4 : 5
		fc_layer3_weights_V_5 : 6
	State 6
		output_V_addr_3 : 1
		output_V_load : 2
		output_V_addr_4 : 1
		output_V_load_1 : 2
	State 7
		p_4 : 1
		p_4_cast : 2
		tmp_4 : 3
		StgValue_86 : 4
		p_4_1 : 1
		p_4_1_cast : 2
		tmp_49_1 : 3
		StgValue_92 : 4
		StgValue_96 : 1
		tmp_14 : 1
		tmp_15 : 2
		tmp_16_cast : 3
		fc_layer3_weights_V_6 : 4
		fc_layer3_weights_V_7 : 5
		i_4_2 : 1
		tmp_48_3_cast : 1
		tmp_16 : 2
		tmp_17 : 3
		tmp_18_cast : 4
		fc_layer3_weights_V_8 : 5
		fc_layer3_weights_V_9 : 6
	State 8
		output_V_addr_5 : 1
		output_V_load_2 : 2
		output_V_addr_6 : 1
		output_V_load_3 : 2
	State 9
		p_4_2 : 1
		p_4_2_cast : 2
		tmp_49_2 : 3
		StgValue_128 : 4
		p_4_3 : 1
		p_4_3_cast : 2
		tmp_49_3 : 3
		StgValue_134 : 4
	State 10
		exitcond : 1
		i_3 : 1
		StgValue_140 : 2
		tmp_2 : 1
		output_V_addr_2 : 2
		f_op_V : 3
		fc_layer3_bias_V_add : 2
		f_op_V_1 : 3
	State 11
		OP1_V_cast : 1
		p_Val2_s : 2
	State 12
		p_Val2_1 : 1
		tmp_4_cast : 2
		p_Val2_2 : 3
		tmp_13 : 4
		tmp_6 : 4
		p_Val2_3_cast : 5
		qbit : 4
		tmp_19 : 4
		r : 5
		not_s_i_i1 : 5
		r_i_i1 : 6
		qb_assign_1 : 6
		tmp_6_cast : 6
		tmp_7 : 4
		p_Val2_3 : 7
		isneg : 8
		tmp_10 : 8
		p_not_i : 9
		p_not38_i : 9
	State 13
		p_Val2_4 : 1
		newsignbit : 2
		brmerge_i : 3
		overflow : 3
		newsignbit_0_not_i : 3
		brmerge39_i : 3
		underflow : 3
		brmerge_i_i : 3
		underflow_not : 3
		brmerge : 3
		p_Val2_11_mux : 3
		p_Val2_s_511 : 3
		this_assign_1 : 3
	State 14
		tmp_V : 1
		StgValue_189 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |         r_V_fu_348        |    0    |    0    |    15   |
|          |         i_2_fu_369        |    0    |    0    |    13   |
|          |      next_mul_fu_375      |    0    |    0    |    14   |
|          |        r_V_1_fu_410       |    0    |    0    |    15   |
|    add   |        i_4_3_fu_505       |    0    |    0    |    13   |
|          |         j_1_fu_511        |    0    |    0    |    15   |
|          |         i_3_fu_539        |    0    |    0    |    13   |
|          |      p_Val2_3_fu_631      |    0    |    0    |    23   |
|          |      p_Val2_4_fu_670      |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|          |         p_1_fu_390        |    0    |    0    |    51   |
|    mul   |      p_Val2_s_fu_555      |    1    |    0    |    40   |
|          |        tmp_V_fu_836       |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      exitcond1_fu_363     |    0    |    0    |    9    |
|          |      exitcond2_fu_400     |    0    |    0    |    11   |
|          |    exitcond17_2_fu_473    |    0    |    0    |    9    |
|   icmp   |      exitcond_fu_533      |    0    |    0    |    9    |
|          |          r_fu_594         |    0    |    0    |    18   |
|          |       p_not_i_fu_655      |    0    |    0    |    13   |
|          |      p_not38_i_fu_661     |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|          |    p_Val2_11_mux_fu_733   |    0    |    0    |    8    |
|  select  |    p_Val2_s_511_fu_741    |    0    |    0    |    8    |
|          |    this_assign_1_fu_749   |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|          |        i_4_s_fu_436       |    0    |    0    |    0    |
|          |        i_4_1_fu_467       |    0    |    0    |    0    |
|          |        i_4_2_fu_491       |    0    |    0    |    0    |
|    or    |       r_i_i1_fu_606       |    0    |    0    |    2    |
|          |      brmerge_i_fu_683     |    0    |    0    |    2    |
|          |     brmerge39_i_fu_705    |    0    |    0    |    2    |
|          |     brmerge_i_i_fu_715    |    0    |    0    |    2    |
|          |       brmerge_fu_727      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_760        |    1    |    0    |    0    |
|          |         grp_fu_768        |    1    |    0    |    0    |
|          |         grp_fu_776        |    1    |    0    |    0    |
|          |         grp_fu_784        |    1    |    0    |    0    |
|  muladd  |         grp_fu_792        |    1    |    0    |    0    |
|          |         grp_fu_800        |    1    |    0    |    0    |
|          |         grp_fu_808        |    1    |    0    |    0    |
|          |         grp_fu_816        |    1    |    0    |    0    |
|          |         grp_fu_824        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     not_s_i_i1_fu_600     |    0    |    0    |    2    |
|    xor   |        tmp_9_fu_688       |    0    |    0    |    2    |
|          | newsignbit_0_not_i_fu_699 |    0    |    0    |    2    |
|          |    underflow_not_fu_721   |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |     qb_assign_1_fu_612    |    0    |    0    |    2    |
|    and   |      overflow_fu_693      |    0    |    0    |    2    |
|          |      underflow_fu_710     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|   read   |      grp_read_fu_142      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  | StgValue_189_write_fu_148 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        lhs_V_fu_344       |    0    |    0    |    0    |
|          |  read_temp_V_cast_fu_354  |    0    |    0    |    0    |
|          |       p_cast_fu_386       |    0    |    0    |    0    |
|          |      p_1_cast_fu_395      |    0    |    0    |    0    |
|          |       lhs_V_1_fu_406      |    0    |    0    |    0    |
|          |      p_2_cast_fu_424      |    0    |    0    |    0    |
|          |     tmp_14_cast_fu_446    |    0    |    0    |    0    |
|   sext   |      p_3_cast_fu_459      |    0    |    0    |    0    |
|          |     p_3_1_cast_fu_463     |    0    |    0    |    0    |
|          |     tmp_16_cast_fu_483    |    0    |    0    |    0    |
|          |     p_3_2_cast_fu_525     |    0    |    0    |    0    |
|          |     p_3_3_cast_fu_529     |    0    |    0    |    0    |
|          |     OP1_V_cast_fu_551     |    0    |    0    |    0    |
|          |  OP1_V_1_cast_cast_fu_561 |    0    |    0    |    0    |
|          |    p_Val2_3_cast_fu_580   |    0    |    0    |    0    |
|          |       OP1_V_3_fu_757      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    phi_mul_cast_fu_358    |    0    |    0    |    0    |
|          |        tmp_s_fu_381       |    0    |    0    |    0    |
|          |     tmp_1_cast1_fu_416    |    0    |    0    |    0    |
|          |     tmp_1_cast_fu_420     |    0    |    0    |    0    |
|          |     tmp_3_cast_fu_428     |    0    |    0    |    0    |
|          |     tmp_12_cast_fu_432    |    0    |    0    |    0    |
|          |    tmp_48_1_cast_fu_442   |    0    |    0    |    0    |
|          |        tmp_3_fu_450       |    0    |    0    |    0    |
|   zext   |      tmp_48_1_fu_455      |    0    |    0    |    0    |
|          |    tmp_48_2_cast_fu_479   |    0    |    0    |    0    |
|          |    tmp_48_3_cast_fu_497   |    0    |    0    |    0    |
|          |     tmp_18_cast_fu_501    |    0    |    0    |    0    |
|          |      tmp_48_2_fu_517      |    0    |    0    |    0    |
|          |      tmp_48_3_fu_521      |    0    |    0    |    0    |
|          |        tmp_2_fu_545       |    0    |    0    |    0    |
|          |     tmp_6_cast_fu_618     |    0    |    0    |    0    |
|          |        tmp_8_fu_667       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |       tmp_22_fu_487       |    0    |    0    |    0    |
|          |       tmp_19_fu_591       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_13_fu_564       |    0    |    0    |    0    |
| bitselect|        qbit_fu_584        |    0    |    0    |    0    |
|          |        isneg_fu_637       |    0    |    0    |    0    |
|          |     newsignbit_fu_675     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_6_fu_571       |    0    |    0    |    0    |
|partselect|        tmp_7_fu_622       |    0    |    0    |    0    |
|          |       tmp_10_fu_645       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    11   |    0    |   357   |
|----------|---------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|output_V|    2   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    2   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       f_op_V_1_reg_982      |   10   |
| fc_layer3_bias_V_add_reg_972|    4   |
|fc_layer3_weights_V_2_reg_889|   10   |
|fc_layer3_weights_V_4_reg_899|   10   |
|fc_layer3_weights_V_6_reg_924|   10   |
|fc_layer3_weights_V_8_reg_934|   10   |
|fc_layer3_weights_V_s_reg_861|   10   |
|          i1_reg_313         |    4   |
|          i2_reg_325         |    4   |
|         i_2_reg_851         |    4   |
|         i_3_reg_962         |    4   |
|        i_4_1_reg_916        |    4   |
|        i_4_2_reg_929        |    3   |
|        i_4_3_reg_939        |    4   |
|        i_4_s_reg_894        |    4   |
|          i_reg_278          |    4   |
|        isneg_reg_997        |    1   |
|         j_1_reg_944         |    7   |
|          j_reg_301          |    7   |
|       next_mul_reg_856      |   10   |
|   output_V_addr_2_reg_967   |    7   |
|   output_V_addr_3_reg_904   |    7   |
|   output_V_addr_4_reg_910   |    7   |
|   output_V_addr_5_reg_949   |    7   |
|   output_V_addr_6_reg_954   |    7   |
|       p_2_cast_reg_881      |   17   |
|       p_Val2_s_reg_977      |   44   |
|      p_not38_i_reg_1008     |    1   |
|       p_not_i_reg_1003      |    1   |
|       phi_mul_reg_290       |   10   |
|     qb_assign_1_reg_987     |    1   |
|   read_temp_V_cast_reg_843  |   17   |
|           reg_336           |    8   |
|           reg_340           |    8   |
|    this_assign_1_reg_1013   |    8   |
|     tmp_1_cast1_reg_869     |   11   |
|      tmp_1_cast_reg_875     |   10   |
|        tmp_7_reg_992        |    8   |
+-----------------------------+--------+
|            Total            |   303  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_163 |  p0  |   7  |   7  |   49   ||    38   |
| grp_access_fu_163 |  p1  |   4  |  24  |   96   ||    21   |
| grp_access_fu_163 |  p2  |   7  |   0  |    0   ||    38   |
| grp_access_fu_163 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_177 |  p0  |   6  |  10  |   60   ||    33   |
| grp_access_fu_177 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_272 |  p0  |   2  |   4  |    8   ||    9    |
|     i_reg_278     |  p0  |   2  |   4  |    8   ||    9    |
|     j_reg_301     |  p0  |   2  |   7  |   14   ||    9    |
|     i1_reg_313    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_760    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_768    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_792    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_800    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_824    |  p0  |   2  |  31  |   62   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   377  || 27.3164 ||   241   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   11   |    -   |    0   |   357  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   27   |    -   |   241  |
|  Register |    -   |    -   |    -   |   303  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   11   |   27   |   303  |   598  |
+-----------+--------+--------+--------+--------+--------+
