#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12e112110 .scope module, "ren_conv_top_wrapper" "ren_conv_top_wrapper" 2 13;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x12e112280 .param/l "COL_WIDTH" 0 2 17, +C4<00000000000000000000000000001000>;
P_0x12e1122c0 .param/l "IMG_ADDR_WIDTH" 0 2 19, +C4<00000000000000000000000000000110>;
P_0x12e112300 .param/l "KERN_CNT_WIDTH" 0 2 18, +C4<00000000000000000000000000000011>;
P_0x12e112340 .param/l "KERN_COL_WIDTH" 0 2 16, +C4<00000000000000000000000000000011>;
P_0x12e112380 .param/l "NO_OF_INSTS" 0 2 15, +C4<00000000000000000000000000000100>;
P_0x12e1123c0 .param/l "RSLT_ADDR_WIDTH" 0 2 20, +C4<00000000000000000000000000000110>;
L_0x12e170030 .functor OR 1, v0x12e13a050_0, v0x12e14b590_0, C4<0>, C4<0>;
L_0x12e1700e0 .functor OR 1, L_0x12e170030, v0x12e15ca80_0, C4<0>, C4<0>;
L_0x12e1701d0 .functor OR 1, L_0x12e1700e0, v0x12e16e050_0, C4<0>, C4<0>;
v0x12e16ef60_0 .net *"_ivl_0", 0 0, L_0x12e170030;  1 drivers
v0x12e16f000_0 .net *"_ivl_2", 0 0, L_0x12e1700e0;  1 drivers
v0x12e16f0a0_0 .var "addr_r", 1 0;
o0x12000b220 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e16f130_0 .net "wb_clk_i", 0 0, o0x12000b220;  0 drivers
o0x12000b250 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e16f240_0 .net "wb_rst_i", 0 0, o0x12000b250;  0 drivers
v0x12e16f350_0 .net "wbs_ack_o", 0 0, L_0x12e1701d0;  1 drivers
v0x12e16f3e0_0 .net "wbs_ack_out_0", 0 0, v0x12e13a050_0;  1 drivers
v0x12e16f470_0 .net "wbs_ack_out_1", 0 0, v0x12e14b590_0;  1 drivers
v0x12e16f500_0 .net "wbs_ack_out_2", 0 0, v0x12e15ca80_0;  1 drivers
v0x12e16f610_0 .net "wbs_ack_out_3", 0 0, v0x12e16e050_0;  1 drivers
o0x12000b2b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12e16f6a0_0 .net "wbs_adr_i", 31 0, o0x12000b2b0;  0 drivers
o0x12000b2e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e16f7b0_0 .net "wbs_cyc_i", 0 0, o0x12000b2e0;  0 drivers
o0x120008130 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12e16f8c0_0 .net "wbs_dat_i", 31 0, o0x120008130;  0 drivers
v0x12e16f950_0 .var "wbs_dat_o", 31 0;
v0x12e16f9e0_0 .net "wbs_dat_out_0", 31 0, L_0x12e1708d0;  1 drivers
v0x12e16fa70_0 .net "wbs_dat_out_1", 31 0, L_0x12e1743a0;  1 drivers
v0x12e16fb00_0 .net "wbs_dat_out_2", 31 0, L_0x12e177f80;  1 drivers
v0x12e16fc90_0 .net "wbs_dat_out_3", 31 0, L_0x12e17ba60;  1 drivers
o0x12000b340 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x12e16fd20_0 .net "wbs_sel_i", 3 0, o0x12000b340;  0 drivers
o0x12000b370 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e16fdb0_0 .net "wbs_stb_i", 0 0, o0x12000b370;  0 drivers
o0x12000b3a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e16fec0_0 .net "wbs_we_i", 0 0, o0x12000b3a0;  0 drivers
E_0x12e112f20/0 .event anyedge, v0x12e16f0a0_0, v0x12e13abd0_0, v0x12e14c0f0_0, v0x12e15d780_0;
E_0x12e112f20/1 .event anyedge, v0x12e16eb90_0;
E_0x12e112f20 .event/or E_0x12e112f20/0, E_0x12e112f20/1;
E_0x12e113330 .event posedge, v0x12e13a830_0;
S_0x12e10f5b0 .scope module, "ren_conv_top_inst_0" "ren_conv_top" 2 77, 3 16 0, S_0x12e112110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x12e110b50 .param/l "COL_WIDTH" 0 3 22, +C4<00000000000000000000000000001000>;
P_0x12e110b90 .param/l "IMG_ADDR_WIDTH" 0 3 24, +C4<00000000000000000000000000000110>;
P_0x12e110bd0 .param/l "KERN_CNT_WIDTH" 0 3 23, +C4<00000000000000000000000000000011>;
P_0x12e110c10 .param/l "KERN_COL_WIDTH" 0 3 21, +C4<00000000000000000000000000000011>;
P_0x12e110c50 .param/l "MY_ADDR" 0 3 18, C4<000000000000000000000000000110000>;
P_0x12e110c90 .param/l "MY_ADDR_LSB" 0 3 20, +C4<00000000000000000000000000011000>;
P_0x12e110cd0 .param/l "MY_ADDR_MSB" 0 3 19, +C4<00000000000000000000000000100000>;
P_0x12e110d10 .param/l "RSLT_ADDR_WIDTH" 0 3 25, +C4<00000000000000000000000000000110>;
L_0x12e1702c0 .functor BUFZ 1, o0x12000b220, C4<0>, C4<0>, C4<0>;
L_0x12e170330 .functor BUFZ 1, o0x12000b250, C4<0>, C4<0>, C4<0>;
L_0x12e170710 .functor AND 1, L_0x12e1705f0, o0x12000b2e0, C4<1>, C4<1>;
L_0x12e1707e0 .functor AND 1, L_0x12e170710, o0x12000b370, C4<1>, C4<1>;
L_0x12e1708d0 .functor BUFZ 32, v0x12e139fa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12e170d80 .functor AND 1, L_0x12e170c40, L_0x12e1707e0, C4<1>, C4<1>;
L_0x12e170eb0 .functor AND 1, L_0x12e170d80, o0x12000b3a0, C4<1>, C4<1>;
L_0x12e171310 .functor AND 1, L_0x12e1711a0, L_0x12e1707e0, C4<1>, C4<1>;
L_0x12e1713d0 .functor AND 1, L_0x12e171310, o0x12000b3a0, C4<1>, C4<1>;
L_0x12e171800 .functor AND 1, L_0x12e171720, L_0x12e1707e0, C4<1>, C4<1>;
L_0x12e171990 .functor AND 1, L_0x12e171800, o0x12000b3a0, C4<1>, C4<1>;
L_0x12e171aa0 .functor AND 1, L_0x12e171c90, L_0x12e1707e0, C4<1>, C4<1>;
L_0x12e171ea0 .functor AND 1, L_0x12e171aa0, o0x12000b3a0, C4<1>, C4<1>;
L_0x12e1735f0 .functor OR 1, L_0x12e170330, L_0x12e172310, C4<0>, C4<0>;
L_0x12e171e30 .functor NOT 1, v0x12e12fd70_0, C4<0>, C4<0>, C4<0>;
L_0x12e171d70 .functor AND 1, v0x12e132120_0, L_0x12e171e30, C4<1>, C4<1>;
L_0x120040058 .functor BUFT 1, C4<000000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x12e137f40_0 .net/2u *"_ivl_10", 32 0, L_0x120040058;  1 drivers
v0x12e137fe0_0 .net *"_ivl_12", 0 0, L_0x12e1705f0;  1 drivers
v0x12e138080_0 .net *"_ivl_14", 0 0, L_0x12e170710;  1 drivers
v0x12e138110_0 .net *"_ivl_23", 1 0, L_0x12e1709f0;  1 drivers
v0x12e1381b0_0 .net *"_ivl_24", 31 0, L_0x12e170ab0;  1 drivers
L_0x1200400a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e1382a0_0 .net *"_ivl_27", 29 0, L_0x1200400a0;  1 drivers
L_0x1200400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e138350_0 .net/2u *"_ivl_28", 31 0, L_0x1200400e8;  1 drivers
v0x12e138400_0 .net *"_ivl_30", 0 0, L_0x12e170c40;  1 drivers
v0x12e1384a0_0 .net *"_ivl_32", 0 0, L_0x12e170d80;  1 drivers
v0x12e1385b0_0 .net *"_ivl_37", 1 0, L_0x12e170f60;  1 drivers
v0x12e138660_0 .net *"_ivl_38", 31 0, L_0x12e171040;  1 drivers
L_0x120040130 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e138710_0 .net *"_ivl_41", 29 0, L_0x120040130;  1 drivers
L_0x120040178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12e1387c0_0 .net/2u *"_ivl_42", 31 0, L_0x120040178;  1 drivers
v0x12e138870_0 .net *"_ivl_44", 0 0, L_0x12e1711a0;  1 drivers
v0x12e138910_0 .net *"_ivl_46", 0 0, L_0x12e171310;  1 drivers
v0x12e1389c0_0 .net *"_ivl_5", 7 0, L_0x12e1703a0;  1 drivers
v0x12e138a70_0 .net *"_ivl_51", 1 0, L_0x12e171480;  1 drivers
v0x12e138c00_0 .net *"_ivl_52", 31 0, L_0x12e171620;  1 drivers
L_0x1200401c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e138c90_0 .net *"_ivl_55", 29 0, L_0x1200401c0;  1 drivers
L_0x120040208 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12e138d40_0 .net/2u *"_ivl_56", 31 0, L_0x120040208;  1 drivers
v0x12e138df0_0 .net *"_ivl_58", 0 0, L_0x12e171720;  1 drivers
v0x12e138e90_0 .net *"_ivl_6", 32 0, L_0x12e170440;  1 drivers
v0x12e138f40_0 .net *"_ivl_60", 0 0, L_0x12e171800;  1 drivers
v0x12e138ff0_0 .net *"_ivl_65", 1 0, L_0x12e171a00;  1 drivers
v0x12e1390a0_0 .net *"_ivl_66", 31 0, L_0x12e171b10;  1 drivers
L_0x120040250 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e139150_0 .net *"_ivl_69", 29 0, L_0x120040250;  1 drivers
L_0x120040298 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12e139200_0 .net/2u *"_ivl_70", 31 0, L_0x120040298;  1 drivers
v0x12e1392b0_0 .net *"_ivl_72", 0 0, L_0x12e171c90;  1 drivers
v0x12e139350_0 .net *"_ivl_74", 0 0, L_0x12e171aa0;  1 drivers
L_0x120040010 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e139400_0 .net *"_ivl_9", 24 0, L_0x120040010;  1 drivers
v0x12e1394b0_0 .net *"_ivl_94", 0 0, L_0x12e171e30;  1 drivers
v0x12e139560_0 .net "accum_ovrflow", 0 0, v0x12e134f00_0;  1 drivers
v0x12e1395f0_0 .net "clk", 0 0, L_0x12e1702c0;  1 drivers
v0x12e138b00_0 .net "cols", 7 0, L_0x12e172550;  1 drivers
v0x12e139880_0 .net "data_out_regs", 31 0, v0x12e12b170_0;  1 drivers
v0x12e139910_0 .net "data_out_result", 7 0, v0x12e137ca0_0;  1 drivers
v0x12e1399a0_0 .net "done", 0 0, v0x12e12fd70_0;  1 drivers
v0x12e139a30_0 .net "en_max_pool", 0 0, L_0x12e172c40;  1 drivers
v0x12e139ac0_0 .net "img_addr", 5 0, v0x12e130280_0;  1 drivers
v0x12e139b50_0 .net "img_data", 23 0, v0x12e12cf90_0;  1 drivers
v0x12e139bf0_0 .net "kern_addr", 5 0, v0x12e130460_0;  1 drivers
v0x12e139c90_0 .net "kern_addr_mode", 0 0, L_0x12e172ac0;  1 drivers
v0x12e139d20_0 .net "kern_cols", 2 0, L_0x12e172430;  1 drivers
v0x12e139dc0_0 .net "kern_data", 23 0, v0x12e12d980_0;  1 drivers
v0x12e139e60_0 .net "kerns", 2 0, L_0x12e1726f0;  1 drivers
v0x12e139f00_0 .net "mask", 2 0, L_0x12e172ce0;  1 drivers
v0x12e139fa0_0 .var "rdata", 31 0;
v0x12e13a050_0 .var "ready", 0 0;
v0x12e13a0f0_0 .net "reset", 0 0, L_0x12e170330;  1 drivers
v0x12e13a180_0 .net "result_addr", 5 0, v0x12e130820_0;  1 drivers
v0x12e13a220_0 .net "result_cols", 7 0, L_0x12e1728b0;  1 drivers
v0x12e13a2c0_0 .net "result_data", 7 0, v0x12e131bb0_0;  1 drivers
v0x12e13a3d0_0 .net "result_valid", 0 0, v0x12e132120_0;  1 drivers
v0x12e13a4e0_0 .net "shift", 3 0, L_0x12e1729a0;  1 drivers
v0x12e13a5f0_0 .net "soft_reset", 0 0, L_0x12e172310;  1 drivers
v0x12e13a680_0 .net "start", 0 0, L_0x12e172270;  1 drivers
v0x12e13a710_0 .net "stride", 7 0, L_0x12e172810;  1 drivers
v0x12e13a7a0_0 .net "valid", 0 0, L_0x12e1707e0;  1 drivers
v0x12e13a830_0 .net "wb_clk_i", 0 0, o0x12000b220;  alias, 0 drivers
v0x12e13a8c0_0 .net "wb_rst_i", 0 0, o0x12000b250;  alias, 0 drivers
v0x12e13a950_0 .net "wbs_ack_o", 0 0, v0x12e13a050_0;  alias, 1 drivers
v0x12e13a9e0_0 .net "wbs_adr_i", 31 0, o0x12000b2b0;  alias, 0 drivers
v0x12e13aa70_0 .net "wbs_cyc_i", 0 0, o0x12000b2e0;  alias, 0 drivers
v0x12e13ab00_0 .net "wbs_dat_i", 31 0, o0x120008130;  alias, 0 drivers
v0x12e13abd0_0 .net "wbs_dat_o", 31 0, L_0x12e1708d0;  alias, 1 drivers
v0x12e1396a0_0 .net "wbs_sel_i", 3 0, o0x12000b340;  alias, 0 drivers
v0x12e139750_0 .net "wbs_stb_i", 0 0, o0x12000b370;  alias, 0 drivers
v0x12e1397f0_0 .net "wbs_we_i", 0 0, o0x12000b3a0;  alias, 0 drivers
v0x12e13ac70_0 .net "we_img_ram", 0 0, L_0x12e1713d0;  1 drivers
v0x12e13ad00_0 .net "we_kern_ram", 0 0, L_0x12e171990;  1 drivers
v0x12e13adb0_0 .net "we_regs", 0 0, L_0x12e170eb0;  1 drivers
v0x12e13ae80_0 .net "we_res_ram", 0 0, L_0x12e171ea0;  1 drivers
L_0x12e1703a0 .part o0x12000b2b0, 24, 8;
L_0x12e170440 .concat [ 8 25 0 0], L_0x12e1703a0, L_0x120040010;
L_0x12e1705f0 .cmp/eq 33, L_0x12e170440, L_0x120040058;
L_0x12e1709f0 .part o0x12000b2b0, 8, 2;
L_0x12e170ab0 .concat [ 2 30 0 0], L_0x12e1709f0, L_0x1200400a0;
L_0x12e170c40 .cmp/eq 32, L_0x12e170ab0, L_0x1200400e8;
L_0x12e170f60 .part o0x12000b2b0, 8, 2;
L_0x12e171040 .concat [ 2 30 0 0], L_0x12e170f60, L_0x120040130;
L_0x12e1711a0 .cmp/eq 32, L_0x12e171040, L_0x120040178;
L_0x12e171480 .part o0x12000b2b0, 8, 2;
L_0x12e171620 .concat [ 2 30 0 0], L_0x12e171480, L_0x1200401c0;
L_0x12e171720 .cmp/eq 32, L_0x12e171620, L_0x120040208;
L_0x12e171a00 .part o0x12000b2b0, 8, 2;
L_0x12e171b10 .concat [ 2 30 0 0], L_0x12e171a00, L_0x120040250;
L_0x12e171c90 .cmp/eq 32, L_0x12e171b10, L_0x120040298;
L_0x12e172e70 .part o0x12000b2b0, 2, 2;
L_0x12e1737e0 .part L_0x12e172810, 0, 6;
L_0x12e173910 .part L_0x12e1728b0, 0, 6;
L_0x12e1739b0 .part o0x120008130, 0, 24;
L_0x12e173af0 .part o0x12000b2b0, 2, 6;
L_0x12e173b90 .part o0x120008130, 0, 24;
L_0x12e173a50 .part o0x12000b2b0, 2, 6;
L_0x12e173d70 .part o0x12000b2b0, 2, 6;
S_0x12e118080 .scope module, "cfg_regs_inst" "regs" 3 99, 4 14 0, S_0x12e10f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x12e11adf0 .param/l "DWIDTH" 0 4 16, +C4<00000000000000000000000000100000>;
v0x12e12b790_0 .net *"_ivl_6", 29 0, L_0x12e172030;  1 drivers
v0x12e12b850_0 .net "accum_ovrflow", 0 0, v0x12e134f00_0;  alias, 1 drivers
v0x12e12b8f0_0 .net "addr", 1 0, L_0x12e172e70;  1 drivers
v0x12e12b980_0 .net "clk", 0 0, L_0x12e1702c0;  alias, 1 drivers
v0x12e12ba10_0 .net "cols", 7 0, L_0x12e172550;  alias, 1 drivers
v0x12e12bae0_0 .net "data_in", 31 0, o0x120008130;  alias, 0 drivers
v0x12e12bb70_0 .net "data_out", 31 0, v0x12e12b170_0;  alias, 1 drivers
v0x12e12bc20_0 .net "done", 0 0, v0x12e12fd70_0;  alias, 1 drivers
v0x12e12bcb0_0 .net "en_max_pool", 0 0, L_0x12e172c40;  alias, 1 drivers
v0x12e12bdd0_0 .net "kern_addr_mode", 0 0, L_0x12e172ac0;  alias, 1 drivers
v0x12e12be70_0 .net "kern_cols", 2 0, L_0x12e172430;  alias, 1 drivers
v0x12e12bf20_0 .net "kerns", 2 0, L_0x12e1726f0;  alias, 1 drivers
v0x12e12bfd0_0 .net "mask", 2 0, L_0x12e172ce0;  alias, 1 drivers
v0x12e12c080 .array "regs", 4 0;
v0x12e12c080_0 .net v0x12e12c080 0, 31 0, v0x12e12ae30_0; 1 drivers
v0x12e12c080_1 .net v0x12e12c080 1, 31 0, v0x12e12aec0_0; 1 drivers
v0x12e12c080_2 .net v0x12e12c080 2, 31 0, v0x12e12af50_0; 1 drivers
v0x12e12c080_3 .net v0x12e12c080 3, 31 0, v0x12e12b020_0; 1 drivers
o0x120008670 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12e12c080_4 .net v0x12e12c080 4, 31 0, o0x120008670; 0 drivers
v0x12e12c1f0_0 .net "reset", 0 0, L_0x12e170330;  alias, 1 drivers
v0x12e12c280_0 .net "result_cols", 7 0, L_0x12e1728b0;  alias, 1 drivers
v0x12e12c310_0 .net "shift", 3 0, L_0x12e1729a0;  alias, 1 drivers
v0x12e12c4a0_0 .net "soft_reset", 0 0, L_0x12e172310;  alias, 1 drivers
v0x12e12c530_0 .net "start", 0 0, L_0x12e172270;  alias, 1 drivers
v0x12e12c5d0_0 .net "stride", 7 0, L_0x12e172810;  alias, 1 drivers
v0x12e12c680_0 .net "wr_en", 0 0, L_0x12e170eb0;  alias, 1 drivers
L_0x12e172030 .part v0x12e12ae30_0, 2, 30;
L_0x12e1720d0 .concat [ 1 1 30 0], v0x12e12fd70_0, v0x12e134f00_0, L_0x12e172030;
L_0x12e172270 .part v0x12e12ae30_0, 2, 1;
L_0x12e172310 .part v0x12e12ae30_0, 3, 1;
L_0x12e172430 .part v0x12e12aec0_0, 0, 3;
L_0x12e172550 .part v0x12e12aec0_0, 8, 8;
L_0x12e1726f0 .part v0x12e12aec0_0, 16, 3;
L_0x12e172810 .part v0x12e12aec0_0, 24, 8;
L_0x12e1728b0 .part v0x12e12af50_0, 0, 8;
L_0x12e1729a0 .part v0x12e12af50_0, 8, 4;
L_0x12e172ac0 .part v0x12e12af50_0, 16, 1;
L_0x12e172c40 .part v0x12e12af50_0, 17, 1;
L_0x12e172ce0 .part v0x12e12af50_0, 18, 3;
S_0x12e1181f0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 4 53, 5 15 0, S_0x12e118080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x12e119a10 .param/l "DWIDTH" 0 5 17, +C4<00000000000000000000000000100000>;
v0x12e119690_0 .net "addr", 1 0, L_0x12e172e70;  alias, 1 drivers
v0x12e12ad90_0 .net "clk", 0 0, L_0x12e1702c0;  alias, 1 drivers
v0x12e12ae30_0 .var "ctrl0", 31 0;
v0x12e12aec0_0 .var "ctrl1", 31 0;
v0x12e12af50_0 .var "ctrl2", 31 0;
v0x12e12b020_0 .var "ctrl3", 31 0;
v0x12e12b0c0_0 .net "data_in", 31 0, o0x120008130;  alias, 0 drivers
v0x12e12b170_0 .var "data_out", 31 0;
v0x12e12b220_0 .net "reset", 0 0, L_0x12e170330;  alias, 1 drivers
v0x12e12b330_0 .net "status0", 31 0, L_0x12e1720d0;  1 drivers
v0x12e12b3d0_0 .net "status1", 31 0, v0x12e12aec0_0;  alias, 1 drivers
v0x12e12b490_0 .net "status2", 31 0, v0x12e12af50_0;  alias, 1 drivers
v0x12e12b520_0 .net "status3", 31 0, v0x12e12b020_0;  alias, 1 drivers
v0x12e12b5b0_0 .net "wr_en", 0 0, L_0x12e170eb0;  alias, 1 drivers
E_0x12e118640/0 .event anyedge, v0x12e119690_0, v0x12e12b330_0, v0x12e12aec0_0, v0x12e12af50_0;
E_0x12e118640/1 .event anyedge, v0x12e12b020_0;
E_0x12e118640 .event/or E_0x12e118640/0, E_0x12e118640/1;
E_0x12e118e10 .event posedge, v0x12e12ad90_0;
S_0x12e12c870 .scope module, "img_dffram" "dffram" 3 161, 6 1 0, S_0x12e10f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x12e1124c0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x12e112500 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x12e12cc50_0 .net "adr_r", 5 0, v0x12e130280_0;  alias, 1 drivers
v0x12e12cd00_0 .net "adr_w", 5 0, L_0x12e173af0;  1 drivers
v0x12e12cda0_0 .net "clk", 0 0, L_0x12e1702c0;  alias, 1 drivers
v0x12e12ce30_0 .net "dat_i", 23 0, L_0x12e1739b0;  1 drivers
v0x12e12cec0_0 .var "dat_o", 23 0;
v0x12e12cf90_0 .var "dat_o2", 23 0;
v0x12e12d040 .array "r", 63 0, 23 0;
v0x12e12d0e0_0 .net "we", 0 0, L_0x12e1713d0;  alias, 1 drivers
S_0x12e12d230 .scope module, "kerns_dffram" "dffram" 3 177, 6 1 0, S_0x12e10f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x12e12d3f0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x12e12d430 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x12e12d660_0 .net "adr_r", 5 0, v0x12e130460_0;  alias, 1 drivers
v0x12e12d710_0 .net "adr_w", 5 0, L_0x12e173a50;  1 drivers
v0x12e12d7b0_0 .net "clk", 0 0, L_0x12e1702c0;  alias, 1 drivers
v0x12e12d840_0 .net "dat_i", 23 0, L_0x12e173b90;  1 drivers
v0x12e12d8d0_0 .var "dat_o", 23 0;
v0x12e12d980_0 .var "dat_o2", 23 0;
v0x12e12da30 .array "r", 63 0, 23 0;
v0x12e12dad0_0 .net "we", 0 0, L_0x12e171990;  alias, 1 drivers
S_0x12e12dc20 .scope module, "ren_conv_inst" "ren_conv" 3 131, 7 27 0, S_0x12e10f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x12e12dde0 .param/l "COL_WIDTH" 0 7 30, +C4<00000000000000000000000000001000>;
P_0x12e12de20 .param/l "IMG_ADDR_WIDTH" 0 7 32, +C4<00000000000000000000000000000110>;
P_0x12e12de60 .param/l "IMG_DWIDTH" 0 7 35, +C4<00000000000000000000000000011000>;
P_0x12e12dea0 .param/l "KERN_CNT_WIDTH" 0 7 31, +C4<00000000000000000000000000000011>;
P_0x12e12dee0 .param/l "KERN_COL_WIDTH" 0 7 29, +C4<00000000000000000000000000000011>;
P_0x12e12df20 .param/l "KERN_DWIDTH" 0 7 36, +C4<00000000000000000000000000011000>;
P_0x12e12df60 .param/l "RESULT_DWIDTH" 0 7 37, +C4<00000000000000000000000000001000>;
P_0x12e12dfa0 .param/l "RSLT_ADDR_WIDTH" 0 7 33, +C4<00000000000000000000000000000110>;
P_0x12e12dfe0 .param/l "SHFT_WIDTH" 0 7 34, +C4<00000000000000000000000000000100>;
v0x12e136350_0 .net "accum_ovrflow", 0 0, v0x12e134f00_0;  alias, 1 drivers
v0x12e136430_0 .net "clk", 0 0, L_0x12e1702c0;  alias, 1 drivers
v0x12e1364c0_0 .net "clr_col_cnt", 0 0, v0x12e12f700_0;  1 drivers
v0x12e136550_0 .net "clr_k_col_cnt", 0 0, v0x12e12f8d0_0;  1 drivers
v0x12e1365e0_0 .net "cols", 7 0, L_0x12e172550;  alias, 1 drivers
v0x12e1366b0_0 .net "done", 0 0, v0x12e12fd70_0;  alias, 1 drivers
v0x12e136780_0 .net "en_max_pool", 0 0, L_0x12e172c40;  alias, 1 drivers
v0x12e136810_0 .net "img_addr", 5 0, v0x12e130280_0;  alias, 1 drivers
v0x12e1368e0_0 .net "img_data", 23 0, v0x12e12cf90_0;  alias, 1 drivers
v0x12e1369f0_0 .net "kern_addr", 5 0, v0x12e130460_0;  alias, 1 drivers
v0x12e136ac0_0 .net "kern_addr_mode", 0 0, L_0x12e172ac0;  alias, 1 drivers
v0x12e136b90_0 .net "kern_cols", 2 0, L_0x12e172430;  alias, 1 drivers
v0x12e136c60_0 .net "kern_data", 23 0, v0x12e12d980_0;  alias, 1 drivers
v0x12e136d30_0 .net "kerns", 2 0, L_0x12e1726f0;  alias, 1 drivers
v0x12e136e00_0 .net "mask", 2 0, L_0x12e172ce0;  alias, 1 drivers
v0x12e136e90_0 .net "reset", 0 0, L_0x12e1735f0;  1 drivers
v0x12e136f20_0 .net "result_addr", 5 0, v0x12e130820_0;  alias, 1 drivers
v0x12e1370b0_0 .net "result_cols", 5 0, L_0x12e173910;  1 drivers
v0x12e137140_0 .net "result_data", 7 0, v0x12e131bb0_0;  alias, 1 drivers
v0x12e1371d0_0 .net "result_valid", 0 0, v0x12e132120_0;  alias, 1 drivers
v0x12e137260_0 .net "shift", 3 0, L_0x12e1729a0;  alias, 1 drivers
v0x12e1372f0_0 .net "start", 0 0, L_0x12e172270;  alias, 1 drivers
v0x12e137400_0 .net "stride", 5 0, L_0x12e1737e0;  1 drivers
S_0x12e12e650 .scope module, "agu_inst" "agu" 7 83, 8 24 0, S_0x12e12dc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x12e12e820 .param/l "COL_WIDTH" 0 8 27, +C4<00000000000000000000000000001000>;
P_0x12e12e860 .param/l "IMG_ADDR_WIDTH" 0 8 29, +C4<00000000000000000000000000000110>;
P_0x12e12e8a0 .param/l "KERN_CNT_WIDTH" 0 8 28, +C4<00000000000000000000000000000011>;
P_0x12e12e8e0 .param/l "KERN_COL_WIDTH" 0 8 26, +C4<00000000000000000000000000000011>;
P_0x12e12e920 .param/l "RSLT_ADDR_WIDTH" 0 8 30, +C4<00000000000000000000000000000110>;
v0x12e12f660_0 .net "clk", 0 0, L_0x12e1702c0;  alias, 1 drivers
v0x12e12f700_0 .var "clr_col_cnt", 0 0;
v0x12e12f7a0_0 .var "clr_img_addr", 0 0;
v0x12e12f830_0 .var "clr_img_st", 0 0;
v0x12e12f8d0_0 .var "clr_k_col_cnt", 0 0;
v0x12e12f9b0_0 .var "clr_kerns_cnt", 0 0;
v0x12e12fa40_0 .net "clr_kerns_cnt_d", 7 0, v0x12e12f440_0;  1 drivers
v0x12e12faf0_0 .var "clr_result_addr", 0 0;
v0x12e12fb80_0 .var "col_cnt", 7 0;
v0x12e12fcb0_0 .net "cols", 7 0, L_0x12e172550;  alias, 1 drivers
v0x12e12fd70_0 .var "done", 0 0;
v0x12e12fe00_0 .var "en_col_cnt", 0 0;
v0x12e12fe90_0 .var "en_img_addr", 0 0;
v0x12e12ff20_0 .var "en_img_st", 0 0;
v0x12e12ffb0_0 .var "en_k_col_cnt", 0 0;
v0x12e130040_0 .var "en_kerns_cnt", 0 0;
v0x12e1300e0_0 .net "en_result_addr", 0 0, v0x12e132120_0;  alias, 1 drivers
v0x12e130280_0 .var "img_addr", 5 0;
v0x12e130340_0 .var "img_st", 5 0;
v0x12e1303d0_0 .var "k_col_cnt", 2 0;
v0x12e130460_0 .var "kern_addr", 5 0;
v0x12e1304f0_0 .net "kern_addr_mode", 0 0, L_0x12e172ac0;  alias, 1 drivers
v0x12e130580_0 .net "kern_cols", 2 0, L_0x12e172430;  alias, 1 drivers
v0x12e130630_0 .net "kerns", 2 0, L_0x12e1726f0;  alias, 1 drivers
v0x12e1306e0_0 .var "kerns_cnt", 2 0;
v0x12e130770_0 .net "reset", 0 0, L_0x12e1735f0;  alias, 1 drivers
v0x12e130820_0 .var "result_addr", 5 0;
v0x12e1308c0_0 .net "result_cols", 5 0, L_0x12e173910;  alias, 1 drivers
v0x12e130970_0 .net "start", 0 0, L_0x12e172270;  alias, 1 drivers
v0x12e130a20_0 .var "start_d", 0 0;
v0x12e130ab0_0 .var "start_pedge", 0 0;
v0x12e130b50_0 .net "stride", 5 0, L_0x12e1737e0;  alias, 1 drivers
E_0x12e12ecc0 .event anyedge, v0x12e130820_0, v0x12e1308c0_0, v0x12e1300e0_0;
E_0x12e12ed30 .event anyedge, v0x12e12c530_0, v0x12e130a20_0;
E_0x12e12ed80 .event anyedge, v0x12e12bdd0_0, v0x12e1306e0_0, v0x12e1303d0_0;
E_0x12e12ee00 .event anyedge, v0x12e12c530_0;
E_0x12e12ee40 .event anyedge, v0x12e12f8d0_0;
E_0x12e12eec0 .event anyedge, v0x12e12f700_0;
E_0x12e12ef10 .event anyedge, v0x12e1306e0_0, v0x12e12bf20_0, v0x12e130040_0;
E_0x12e12ef90 .event anyedge, v0x12e12fb80_0, v0x12e12ba10_0, v0x12e12fe00_0;
E_0x12e12eff0 .event anyedge, v0x12e1303d0_0, v0x12e12be70_0, v0x12e12c530_0;
S_0x12e12f080 .scope module, "ser_shift_done" "serial_shift" 8 147, 9 1 0, S_0x12e12e650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x12e12ef50 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x12e12f3a0_0 .net "clk", 0 0, L_0x12e1702c0;  alias, 1 drivers
v0x12e12f440_0 .var "par_out", 7 0;
v0x12e12f4e0_0 .net "reset", 0 0, L_0x12e1735f0;  alias, 1 drivers
v0x12e12f570_0 .net "ser_in", 0 0, v0x12e12f9b0_0;  1 drivers
S_0x12e130d80 .scope module, "datapath_inst" "datapath" 7 111, 10 6 0, S_0x12e12dc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x12e130f50 .param/l "CLR_DLY" 1 10 167, +C4<00000000000000000000000000000010>;
P_0x12e130f90 .param/l "CLR_DLY_WIDTH" 1 10 168, +C4<00000000000000000000000000000011>;
P_0x12e130fd0 .param/l "DLY_WIDTH" 1 10 151, +C4<00000000000000000000000000010000>;
P_0x12e131010 .param/l "IMG_DWIDTH" 0 10 8, +C4<00000000000000000000000000011000>;
P_0x12e131050 .param/l "KERN_DWIDTH" 0 10 9, +C4<00000000000000000000000000011000>;
P_0x12e131090 .param/l "RESULT_DWIDTH" 0 10 10, +C4<00000000000000000000000000001000>;
P_0x12e1310d0 .param/l "SHFT_WIDTH" 0 10 11, +C4<00000000000000000000000000000100>;
L_0x12e173470 .functor OR 1, L_0x12e1735f0, L_0x12e1733d0, C4<0>, C4<0>;
L_0x12e173580 .functor AND 1, v0x12e135360_0, L_0x12e1734e0, C4<1>, C4<1>;
v0x12e134da0_0 .net *"_ivl_13", 0 0, L_0x12e1733d0;  1 drivers
v0x12e134e60_0 .net *"_ivl_17", 0 0, L_0x12e1734e0;  1 drivers
v0x12e134f00_0 .var "accum_ovrflow", 0 0;
v0x12e134fd0_0 .net "clk", 0 0, L_0x12e1702c0;  alias, 1 drivers
v0x12e135060_0 .net "clr_col_cnt", 0 0, v0x12e12f700_0;  alias, 1 drivers
v0x12e135170_0 .net "clr_col_cnt_d", 7 0, v0x12e1338b0_0;  1 drivers
v0x12e135200_0 .net "clr_k_col_cnt", 0 0, v0x12e12f8d0_0;  alias, 1 drivers
v0x12e1352d0_0 .net "clr_k_col_cnt_d", 2 0, v0x12e133f80_0;  1 drivers
v0x12e135360_0 .var "clr_mult_accum", 0 0;
v0x12e135470_0 .net "en_max_pool", 0 0, L_0x12e172c40;  alias, 1 drivers
v0x12e135500_0 .net "img_data", 23 0, v0x12e12cf90_0;  alias, 1 drivers
v0x12e135590_0 .net "kern_data", 23 0, v0x12e12d980_0;  alias, 1 drivers
v0x12e135620_0 .net "mask", 2 0, L_0x12e172ce0;  alias, 1 drivers
v0x12e1356d0_0 .var "mult_accum", 19 0;
v0x12e135780_0 .var "mult_accum_mux", 20 0;
v0x12e135810_0 .var "mult_accum_r", 20 0;
v0x12e1358c0_0 .net "mult_out0", 15 0, v0x12e1327a0_0;  1 drivers
v0x12e135a80_0 .var "mult_out0_r", 15 0;
v0x12e135b10_0 .net "mult_out1", 15 0, v0x12e132de0_0;  1 drivers
v0x12e135ba0_0 .var "mult_out1_r", 15 0;
v0x12e135c30_0 .net "mult_out2", 15 0, v0x12e133410_0;  1 drivers
v0x12e135cc0_0 .var "mult_out2_r", 15 0;
v0x12e135d60_0 .net "reset", 0 0, L_0x12e1735f0;  alias, 1 drivers
v0x12e135df0_0 .net "result_data", 7 0, v0x12e131bb0_0;  alias, 1 drivers
v0x12e135eb0_0 .net "result_valid", 0 0, v0x12e132120_0;  alias, 1 drivers
v0x12e135f80_0 .net "shift", 3 0, L_0x12e1729a0;  alias, 1 drivers
v0x12e136050_0 .net "shift_out", 7 0, v0x12e134c60_0;  1 drivers
v0x12e136120_0 .net "start", 0 0, L_0x12e172270;  alias, 1 drivers
v0x12e1361b0_0 .net "start_d", 15 0, v0x12e1344b0_0;  1 drivers
E_0x12e131560 .event anyedge, v0x12e133f80_0, v0x12e1344b0_0;
E_0x12e1315b0 .event anyedge, v0x12e135810_0;
E_0x12e131600 .event anyedge, v0x12e135360_0, v0x12e135810_0;
L_0x12e172f10 .part v0x12e12cf90_0, 0, 8;
L_0x12e173030 .part v0x12e12d980_0, 0, 8;
L_0x12e173150 .part v0x12e12cf90_0, 8, 8;
L_0x12e1731f0 .part v0x12e12d980_0, 8, 8;
L_0x12e173290 .part v0x12e12cf90_0, 16, 8;
L_0x12e173330 .part v0x12e12d980_0, 16, 8;
L_0x12e1733d0 .part v0x12e1338b0_0, 3, 1;
L_0x12e1734e0 .part v0x12e1344b0_0, 2, 1;
S_0x12e131660 .scope module, "max_pool_inst" "max_pool" 10 140, 11 12 0, S_0x12e130d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x12e1317d0 .param/l "DWIDTH" 0 11 14, +C4<00000000000000000000000000001000>;
v0x12e131a70_0 .net "clk", 0 0, L_0x12e1702c0;  alias, 1 drivers
v0x12e131b10_0 .net "data_in", 7 0, v0x12e134c60_0;  alias, 1 drivers
v0x12e131bb0_0 .var "data_out", 7 0;
v0x12e131c40_0 .var "data_r", 7 0;
v0x12e131cd0_0 .net "en_maxpool", 0 0, L_0x12e172c40;  alias, 1 drivers
v0x12e131da0_0 .var "max_pool_out", 7 0;
v0x12e131e30_0 .var "max_pool_valid", 0 0;
v0x12e131ec0_0 .net "reset", 0 0, L_0x12e173470;  1 drivers
v0x12e131f60_0 .var "toggle", 0 0;
v0x12e132080_0 .net "valid_in", 0 0, L_0x12e173580;  1 drivers
v0x12e132120_0 .var "valid_out", 0 0;
E_0x12e1319c0 .event anyedge, v0x12e131f60_0, v0x12e132080_0;
E_0x12e131a20 .event anyedge, v0x12e131c40_0, v0x12e131b10_0;
S_0x12e132230 .scope module, "mult_inst0" "mult" 10 58, 12 1 0, S_0x12e130d80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12e132400 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12e132440 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x12e132640_0 .net/s "a", 7 0, L_0x12e172f10;  1 drivers
v0x12e132700_0 .net/s "b", 7 0, L_0x12e173030;  1 drivers
v0x12e1327a0_0 .var/s "out", 15 0;
E_0x12e1325f0 .event anyedge, v0x12e132640_0, v0x12e132700_0;
S_0x12e132840 .scope module, "mult_inst1" "mult" 10 70, 12 1 0, S_0x12e130d80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12e132a00 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12e132a40 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x12e132c80_0 .net/s "a", 7 0, L_0x12e173150;  1 drivers
v0x12e132d40_0 .net/s "b", 7 0, L_0x12e1731f0;  1 drivers
v0x12e132de0_0 .var/s "out", 15 0;
E_0x12e132c30 .event anyedge, v0x12e132c80_0, v0x12e132d40_0;
S_0x12e132e80 .scope module, "mult_inst2" "mult" 10 82, 12 1 0, S_0x12e130d80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12e133040 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12e133080 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x12e1332b0_0 .net/s "a", 7 0, L_0x12e173290;  1 drivers
v0x12e133370_0 .net/s "b", 7 0, L_0x12e173330;  1 drivers
v0x12e133410_0 .var/s "out", 15 0;
E_0x12e133250 .event anyedge, v0x12e1332b0_0, v0x12e133370_0;
S_0x12e1334b0 .scope module, "ser_shift_clr_col" "serial_shift" 10 191, 9 1 0, S_0x12e130d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x12e1336b0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x12e133810_0 .net "clk", 0 0, L_0x12e1702c0;  alias, 1 drivers
v0x12e1338b0_0 .var "par_out", 7 0;
v0x12e133950_0 .net "reset", 0 0, L_0x12e1735f0;  alias, 1 drivers
v0x12e1339e0_0 .net "ser_in", 0 0, v0x12e12f700_0;  alias, 1 drivers
S_0x12e133aa0 .scope module, "ser_shift_clr_k_col" "serial_shift" 10 175, 9 1 0, S_0x12e130d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x12e133c60 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
v0x12e133de0_0 .net "clk", 0 0, L_0x12e1702c0;  alias, 1 drivers
v0x12e133f80_0 .var "par_out", 2 0;
v0x12e134010_0 .net "reset", 0 0, L_0x12e1735f0;  alias, 1 drivers
v0x12e1340a0_0 .net "ser_in", 0 0, v0x12e12f8d0_0;  alias, 1 drivers
S_0x12e134130 .scope module, "ser_shift_start" "serial_shift" 10 158, 9 1 0, S_0x12e130d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x12e1342a0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000010000>;
v0x12e134420_0 .net "clk", 0 0, L_0x12e1702c0;  alias, 1 drivers
v0x12e1344b0_0 .var "par_out", 15 0;
v0x12e134550_0 .net "reset", 0 0, L_0x12e1735f0;  alias, 1 drivers
v0x12e134660_0 .net "ser_in", 0 0, L_0x12e172270;  alias, 1 drivers
S_0x12e1346f0 .scope module, "shifter_inst" "shifter" 10 128, 13 1 0, S_0x12e130d80;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x12e1348b0 .param/l "IN_WIDTH" 0 13 3, +C4<00000000000000000000000000010100>;
P_0x12e1348f0 .param/l "OUT_WIDTH" 0 13 5, +C4<00000000000000000000000000001000>;
P_0x12e134930 .param/l "SHFT_WIDTH" 0 13 4, +C4<00000000000000000000000000000100>;
v0x12e134ba0_0 .net "in", 19 0, v0x12e1356d0_0;  1 drivers
v0x12e134c60_0 .var "out", 7 0;
v0x12e134d00_0 .net "shift", 3 0, L_0x12e1729a0;  alias, 1 drivers
E_0x12e134b40 .event anyedge, v0x12e12c310_0, v0x12e134ba0_0;
S_0x12e137590 .scope module, "results_dffram" "dffram" 3 193, 6 1 0, S_0x12e10f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x12e12e3a0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x12e12e3e0 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
v0x12e137980_0 .net "adr_r", 5 0, L_0x12e173d70;  1 drivers
v0x12e137a30_0 .net "adr_w", 5 0, v0x12e130820_0;  alias, 1 drivers
v0x12e137ad0_0 .net "clk", 0 0, L_0x12e1702c0;  alias, 1 drivers
v0x12e137b60_0 .net "dat_i", 7 0, v0x12e131bb0_0;  alias, 1 drivers
v0x12e137bf0_0 .var "dat_o", 7 0;
v0x12e137ca0_0 .var "dat_o2", 7 0;
v0x12e137d50 .array "r", 63 0, 7 0;
v0x12e137df0_0 .net "we", 0 0, L_0x12e171d70;  1 drivers
S_0x12e13aff0 .scope module, "ren_conv_top_inst_1" "ren_conv_top" 2 103, 3 16 0, S_0x12e112110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x12e13b160 .param/l "COL_WIDTH" 0 3 22, +C4<00000000000000000000000000001000>;
P_0x12e13b1a0 .param/l "IMG_ADDR_WIDTH" 0 3 24, +C4<00000000000000000000000000000110>;
P_0x12e13b1e0 .param/l "KERN_CNT_WIDTH" 0 3 23, +C4<00000000000000000000000000000011>;
P_0x12e13b220 .param/l "KERN_COL_WIDTH" 0 3 21, +C4<00000000000000000000000000000011>;
P_0x12e13b260 .param/l "MY_ADDR" 0 3 18, C4<000000000000000000000000000110001>;
P_0x12e13b2a0 .param/l "MY_ADDR_LSB" 0 3 20, +C4<00000000000000000000000000011000>;
P_0x12e13b2e0 .param/l "MY_ADDR_MSB" 0 3 19, +C4<00000000000000000000000000100000>;
P_0x12e13b320 .param/l "RSLT_ADDR_WIDTH" 0 3 25, +C4<00000000000000000000000000000110>;
L_0x12e173760 .functor BUFZ 1, o0x12000b220, C4<0>, C4<0>, C4<0>;
L_0x12e173ed0 .functor BUFZ 1, o0x12000b250, C4<0>, C4<0>, C4<0>;
L_0x12e1741e0 .functor AND 1, L_0x12e1740a0, o0x12000b2e0, C4<1>, C4<1>;
L_0x12e1742b0 .functor AND 1, L_0x12e1741e0, o0x12000b370, C4<1>, C4<1>;
L_0x12e1743a0 .functor BUFZ 32, v0x12e14b4e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12e174830 .functor AND 1, L_0x12e1746f0, L_0x12e1742b0, C4<1>, C4<1>;
L_0x12e174960 .functor AND 1, L_0x12e174830, o0x12000b3a0, C4<1>, C4<1>;
L_0x12e174ea0 .functor AND 1, L_0x12e174d30, L_0x12e1742b0, C4<1>, C4<1>;
L_0x12e174f60 .functor AND 1, L_0x12e174ea0, o0x12000b3a0, C4<1>, C4<1>;
L_0x12e1753d0 .functor AND 1, L_0x12e175330, L_0x12e1742b0, C4<1>, C4<1>;
L_0x12e175520 .functor AND 1, L_0x12e1753d0, o0x12000b3a0, C4<1>, C4<1>;
L_0x12e175630 .functor AND 1, L_0x12e1757a0, L_0x12e1742b0, C4<1>, C4<1>;
L_0x12e1759f0 .functor AND 1, L_0x12e175630, o0x12000b3a0, C4<1>, C4<1>;
L_0x12e177080 .functor OR 1, L_0x12e173ed0, L_0x12e175da0, C4<0>, C4<0>;
L_0x12e175980 .functor NOT 1, v0x12e1412b0_0, C4<0>, C4<0>, C4<0>;
L_0x12e1758c0 .functor AND 1, v0x12e143660_0, L_0x12e175980, C4<1>, C4<1>;
L_0x120040328 .functor BUFT 1, C4<000000000000000000000000000110001>, C4<0>, C4<0>, C4<0>;
v0x12e149480_0 .net/2u *"_ivl_10", 32 0, L_0x120040328;  1 drivers
v0x12e149520_0 .net *"_ivl_12", 0 0, L_0x12e1740a0;  1 drivers
v0x12e1495c0_0 .net *"_ivl_14", 0 0, L_0x12e1741e0;  1 drivers
v0x12e149650_0 .net *"_ivl_23", 1 0, L_0x12e1744f0;  1 drivers
v0x12e1496f0_0 .net *"_ivl_24", 31 0, L_0x12e174590;  1 drivers
L_0x120040370 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e1497e0_0 .net *"_ivl_27", 29 0, L_0x120040370;  1 drivers
L_0x1200403b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e149890_0 .net/2u *"_ivl_28", 31 0, L_0x1200403b8;  1 drivers
v0x12e149940_0 .net *"_ivl_30", 0 0, L_0x12e1746f0;  1 drivers
v0x12e1499e0_0 .net *"_ivl_32", 0 0, L_0x12e174830;  1 drivers
v0x12e149af0_0 .net *"_ivl_37", 1 0, L_0x12e174a10;  1 drivers
v0x12e149ba0_0 .net *"_ivl_38", 31 0, L_0x12e171560;  1 drivers
L_0x120040400 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e149c50_0 .net *"_ivl_41", 29 0, L_0x120040400;  1 drivers
L_0x120040448 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12e149d00_0 .net/2u *"_ivl_42", 31 0, L_0x120040448;  1 drivers
v0x12e149db0_0 .net *"_ivl_44", 0 0, L_0x12e174d30;  1 drivers
v0x12e149e50_0 .net *"_ivl_46", 0 0, L_0x12e174ea0;  1 drivers
v0x12e149f00_0 .net *"_ivl_5", 7 0, L_0x12e173f40;  1 drivers
v0x12e149fb0_0 .net *"_ivl_51", 1 0, L_0x12e175010;  1 drivers
v0x12e14a140_0 .net *"_ivl_52", 31 0, L_0x12e1750b0;  1 drivers
L_0x120040490 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e14a1d0_0 .net *"_ivl_55", 29 0, L_0x120040490;  1 drivers
L_0x1200404d8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12e14a280_0 .net/2u *"_ivl_56", 31 0, L_0x1200404d8;  1 drivers
v0x12e14a330_0 .net *"_ivl_58", 0 0, L_0x12e175330;  1 drivers
v0x12e14a3d0_0 .net *"_ivl_6", 32 0, L_0x12e173c30;  1 drivers
v0x12e14a480_0 .net *"_ivl_60", 0 0, L_0x12e1753d0;  1 drivers
v0x12e14a530_0 .net *"_ivl_65", 1 0, L_0x12e175590;  1 drivers
v0x12e14a5e0_0 .net *"_ivl_66", 31 0, L_0x12e1756a0;  1 drivers
L_0x120040520 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e14a690_0 .net *"_ivl_69", 29 0, L_0x120040520;  1 drivers
L_0x120040568 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12e14a740_0 .net/2u *"_ivl_70", 31 0, L_0x120040568;  1 drivers
v0x12e14a7f0_0 .net *"_ivl_72", 0 0, L_0x12e1757a0;  1 drivers
v0x12e14a890_0 .net *"_ivl_74", 0 0, L_0x12e175630;  1 drivers
L_0x1200402e0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e14a940_0 .net *"_ivl_9", 24 0, L_0x1200402e0;  1 drivers
v0x12e14a9f0_0 .net *"_ivl_94", 0 0, L_0x12e175980;  1 drivers
v0x12e14aaa0_0 .net "accum_ovrflow", 0 0, v0x12e146440_0;  1 drivers
v0x12e14ab30_0 .net "clk", 0 0, L_0x12e173760;  1 drivers
v0x12e14a040_0 .net "cols", 7 0, L_0x12e175fe0;  1 drivers
v0x12e14adc0_0 .net "data_out_regs", 31 0, v0x12e13c680_0;  1 drivers
v0x12e14ae50_0 .net "data_out_result", 7 0, v0x12e1491e0_0;  1 drivers
v0x12e14aee0_0 .net "done", 0 0, v0x12e1412b0_0;  1 drivers
v0x12e14af70_0 .net "en_max_pool", 0 0, L_0x12e1766d0;  1 drivers
v0x12e14b000_0 .net "img_addr", 5 0, v0x12e1417c0_0;  1 drivers
v0x12e14b090_0 .net "img_data", 23 0, v0x12e13e4d0_0;  1 drivers
v0x12e14b130_0 .net "kern_addr", 5 0, v0x12e1419a0_0;  1 drivers
v0x12e14b1d0_0 .net "kern_addr_mode", 0 0, L_0x12e176550;  1 drivers
v0x12e14b260_0 .net "kern_cols", 2 0, L_0x12e175ec0;  1 drivers
v0x12e14b300_0 .net "kern_data", 23 0, v0x12e13eec0_0;  1 drivers
v0x12e14b3a0_0 .net "kerns", 2 0, L_0x12e176180;  1 drivers
v0x12e14b440_0 .net "mask", 2 0, L_0x12e176770;  1 drivers
v0x12e14b4e0_0 .var "rdata", 31 0;
v0x12e14b590_0 .var "ready", 0 0;
v0x12e14b630_0 .net "reset", 0 0, L_0x12e173ed0;  1 drivers
v0x12e14b6c0_0 .net "result_addr", 5 0, v0x12e141d60_0;  1 drivers
v0x12e14b760_0 .net "result_cols", 7 0, L_0x12e176340;  1 drivers
v0x12e14b800_0 .net "result_data", 7 0, v0x12e1430f0_0;  1 drivers
v0x12e14b910_0 .net "result_valid", 0 0, v0x12e143660_0;  1 drivers
v0x12e14ba20_0 .net "shift", 3 0, L_0x12e176430;  1 drivers
v0x12e14bb30_0 .net "soft_reset", 0 0, L_0x12e175da0;  1 drivers
v0x12e14bbc0_0 .net "start", 0 0, L_0x12e175d00;  1 drivers
v0x12e14bc50_0 .net "stride", 7 0, L_0x12e1762a0;  1 drivers
v0x12e14bce0_0 .net "valid", 0 0, L_0x12e1742b0;  1 drivers
v0x12e14bd70_0 .net "wb_clk_i", 0 0, o0x12000b220;  alias, 0 drivers
v0x12e14be00_0 .net "wb_rst_i", 0 0, o0x12000b250;  alias, 0 drivers
v0x12e14be90_0 .net "wbs_ack_o", 0 0, v0x12e14b590_0;  alias, 1 drivers
v0x12e14bf20_0 .net "wbs_adr_i", 31 0, o0x12000b2b0;  alias, 0 drivers
v0x12e14bfb0_0 .net "wbs_cyc_i", 0 0, o0x12000b2e0;  alias, 0 drivers
v0x12e14c060_0 .net "wbs_dat_i", 31 0, o0x120008130;  alias, 0 drivers
v0x12e14c0f0_0 .net "wbs_dat_o", 31 0, L_0x12e1743a0;  alias, 1 drivers
v0x12e14abc0_0 .net "wbs_sel_i", 3 0, o0x12000b340;  alias, 0 drivers
v0x12e14ac80_0 .net "wbs_stb_i", 0 0, o0x12000b370;  alias, 0 drivers
v0x12e14ad30_0 .net "wbs_we_i", 0 0, o0x12000b3a0;  alias, 0 drivers
v0x12e14c1a0_0 .net "we_img_ram", 0 0, L_0x12e174f60;  1 drivers
v0x12e14c250_0 .net "we_kern_ram", 0 0, L_0x12e175520;  1 drivers
v0x12e14c300_0 .net "we_regs", 0 0, L_0x12e174960;  1 drivers
v0x12e14c3d0_0 .net "we_res_ram", 0 0, L_0x12e1759f0;  1 drivers
L_0x12e173f40 .part o0x12000b2b0, 24, 8;
L_0x12e173c30 .concat [ 8 25 0 0], L_0x12e173f40, L_0x1200402e0;
L_0x12e1740a0 .cmp/eq 33, L_0x12e173c30, L_0x120040328;
L_0x12e1744f0 .part o0x12000b2b0, 8, 2;
L_0x12e174590 .concat [ 2 30 0 0], L_0x12e1744f0, L_0x120040370;
L_0x12e1746f0 .cmp/eq 32, L_0x12e174590, L_0x1200403b8;
L_0x12e174a10 .part o0x12000b2b0, 8, 2;
L_0x12e171560 .concat [ 2 30 0 0], L_0x12e174a10, L_0x120040400;
L_0x12e174d30 .cmp/eq 32, L_0x12e171560, L_0x120040448;
L_0x12e175010 .part o0x12000b2b0, 8, 2;
L_0x12e1750b0 .concat [ 2 30 0 0], L_0x12e175010, L_0x120040490;
L_0x12e175330 .cmp/eq 32, L_0x12e1750b0, L_0x1200404d8;
L_0x12e175590 .part o0x12000b2b0, 8, 2;
L_0x12e1756a0 .concat [ 2 30 0 0], L_0x12e175590, L_0x120040520;
L_0x12e1757a0 .cmp/eq 32, L_0x12e1756a0, L_0x120040568;
L_0x12e176900 .part o0x12000b2b0, 2, 2;
L_0x12e177270 .part L_0x12e1762a0, 0, 6;
L_0x12e1773a0 .part L_0x12e176340, 0, 6;
L_0x12e177440 .part o0x120008130, 0, 24;
L_0x12e177580 .part o0x12000b2b0, 2, 6;
L_0x12e177620 .part o0x120008130, 0, 24;
L_0x12e1774e0 .part o0x12000b2b0, 2, 6;
L_0x12e177950 .part o0x12000b2b0, 2, 6;
S_0x12e13b840 .scope module, "cfg_regs_inst" "regs" 3 99, 4 14 0, S_0x12e13aff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x12e13ba00 .param/l "DWIDTH" 0 4 16, +C4<00000000000000000000000000100000>;
v0x12e13cca0_0 .net *"_ivl_6", 29 0, L_0x12e175a80;  1 drivers
v0x12e13cd60_0 .net "accum_ovrflow", 0 0, v0x12e146440_0;  alias, 1 drivers
v0x12e13ce00_0 .net "addr", 1 0, L_0x12e176900;  1 drivers
v0x12e13ce90_0 .net "clk", 0 0, L_0x12e173760;  alias, 1 drivers
v0x12e13cf20_0 .net "cols", 7 0, L_0x12e175fe0;  alias, 1 drivers
v0x12e13cff0_0 .net "data_in", 31 0, o0x120008130;  alias, 0 drivers
v0x12e13d100_0 .net "data_out", 31 0, v0x12e13c680_0;  alias, 1 drivers
v0x12e13d1b0_0 .net "done", 0 0, v0x12e1412b0_0;  alias, 1 drivers
v0x12e13d240_0 .net "en_max_pool", 0 0, L_0x12e1766d0;  alias, 1 drivers
v0x12e13d350_0 .net "kern_addr_mode", 0 0, L_0x12e176550;  alias, 1 drivers
v0x12e13d3e0_0 .net "kern_cols", 2 0, L_0x12e175ec0;  alias, 1 drivers
v0x12e13d470_0 .net "kerns", 2 0, L_0x12e176180;  alias, 1 drivers
v0x12e13d510_0 .net "mask", 2 0, L_0x12e176770;  alias, 1 drivers
v0x12e13d5c0 .array "regs", 4 0;
v0x12e13d5c0_0 .net v0x12e13d5c0 0, 31 0, v0x12e13c350_0; 1 drivers
v0x12e13d5c0_1 .net v0x12e13d5c0 1, 31 0, v0x12e13c3e0_0; 1 drivers
v0x12e13d5c0_2 .net v0x12e13d5c0 2, 31 0, v0x12e13c470_0; 1 drivers
v0x12e13d5c0_3 .net v0x12e13d5c0 3, 31 0, v0x12e13c540_0; 1 drivers
o0x12000bc10 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12e13d5c0_4 .net v0x12e13d5c0 4, 31 0, o0x12000bc10; 0 drivers
v0x12e13d730_0 .net "reset", 0 0, L_0x12e173ed0;  alias, 1 drivers
v0x12e13d7c0_0 .net "result_cols", 7 0, L_0x12e176340;  alias, 1 drivers
v0x12e13d850_0 .net "shift", 3 0, L_0x12e176430;  alias, 1 drivers
v0x12e13d9e0_0 .net "soft_reset", 0 0, L_0x12e175da0;  alias, 1 drivers
v0x12e13da70_0 .net "start", 0 0, L_0x12e175d00;  alias, 1 drivers
v0x12e13db10_0 .net "stride", 7 0, L_0x12e1762a0;  alias, 1 drivers
v0x12e13dbc0_0 .net "wr_en", 0 0, L_0x12e174960;  alias, 1 drivers
L_0x12e175a80 .part v0x12e13c350_0, 2, 30;
L_0x12e175b60 .concat [ 1 1 30 0], v0x12e1412b0_0, v0x12e146440_0, L_0x12e175a80;
L_0x12e175d00 .part v0x12e13c350_0, 2, 1;
L_0x12e175da0 .part v0x12e13c350_0, 3, 1;
L_0x12e175ec0 .part v0x12e13c3e0_0, 0, 3;
L_0x12e175fe0 .part v0x12e13c3e0_0, 8, 8;
L_0x12e176180 .part v0x12e13c3e0_0, 16, 3;
L_0x12e1762a0 .part v0x12e13c3e0_0, 24, 8;
L_0x12e176340 .part v0x12e13c470_0, 0, 8;
L_0x12e176430 .part v0x12e13c470_0, 8, 4;
L_0x12e176550 .part v0x12e13c470_0, 16, 1;
L_0x12e1766d0 .part v0x12e13c470_0, 17, 1;
L_0x12e176770 .part v0x12e13c470_0, 18, 3;
S_0x12e13bd10 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 4 53, 5 15 0, S_0x12e13b840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x12e13bed0 .param/l "DWIDTH" 0 5 17, +C4<00000000000000000000000000100000>;
v0x12e13c1f0_0 .net "addr", 1 0, L_0x12e176900;  alias, 1 drivers
v0x12e13c2b0_0 .net "clk", 0 0, L_0x12e173760;  alias, 1 drivers
v0x12e13c350_0 .var "ctrl0", 31 0;
v0x12e13c3e0_0 .var "ctrl1", 31 0;
v0x12e13c470_0 .var "ctrl2", 31 0;
v0x12e13c540_0 .var "ctrl3", 31 0;
v0x12e13c5e0_0 .net "data_in", 31 0, o0x120008130;  alias, 0 drivers
v0x12e13c680_0 .var "data_out", 31 0;
v0x12e13c730_0 .net "reset", 0 0, L_0x12e173ed0;  alias, 1 drivers
v0x12e13c840_0 .net "status0", 31 0, L_0x12e175b60;  1 drivers
v0x12e13c8e0_0 .net "status1", 31 0, v0x12e13c3e0_0;  alias, 1 drivers
v0x12e13c9a0_0 .net "status2", 31 0, v0x12e13c470_0;  alias, 1 drivers
v0x12e13ca30_0 .net "status3", 31 0, v0x12e13c540_0;  alias, 1 drivers
v0x12e13cac0_0 .net "wr_en", 0 0, L_0x12e174960;  alias, 1 drivers
E_0x12e13c130/0 .event anyedge, v0x12e13c1f0_0, v0x12e13c840_0, v0x12e13c3e0_0, v0x12e13c470_0;
E_0x12e13c130/1 .event anyedge, v0x12e13c540_0;
E_0x12e13c130 .event/or E_0x12e13c130/0, E_0x12e13c130/1;
E_0x12e13c1a0 .event posedge, v0x12e13c2b0_0;
S_0x12e13ddb0 .scope module, "img_dffram" "dffram" 3 161, 6 1 0, S_0x12e13aff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x12e13baa0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x12e13bae0 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x12e13e190_0 .net "adr_r", 5 0, v0x12e1417c0_0;  alias, 1 drivers
v0x12e13e240_0 .net "adr_w", 5 0, L_0x12e177580;  1 drivers
v0x12e13e2e0_0 .net "clk", 0 0, L_0x12e173760;  alias, 1 drivers
v0x12e13e370_0 .net "dat_i", 23 0, L_0x12e177440;  1 drivers
v0x12e13e400_0 .var "dat_o", 23 0;
v0x12e13e4d0_0 .var "dat_o2", 23 0;
v0x12e13e580 .array "r", 63 0, 23 0;
v0x12e13e620_0 .net "we", 0 0, L_0x12e174f60;  alias, 1 drivers
S_0x12e13e770 .scope module, "kerns_dffram" "dffram" 3 177, 6 1 0, S_0x12e13aff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x12e13e930 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x12e13e970 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x12e13eba0_0 .net "adr_r", 5 0, v0x12e1419a0_0;  alias, 1 drivers
v0x12e13ec50_0 .net "adr_w", 5 0, L_0x12e1774e0;  1 drivers
v0x12e13ecf0_0 .net "clk", 0 0, L_0x12e173760;  alias, 1 drivers
v0x12e13ed80_0 .net "dat_i", 23 0, L_0x12e177620;  1 drivers
v0x12e13ee10_0 .var "dat_o", 23 0;
v0x12e13eec0_0 .var "dat_o2", 23 0;
v0x12e13ef70 .array "r", 63 0, 23 0;
v0x12e13f010_0 .net "we", 0 0, L_0x12e175520;  alias, 1 drivers
S_0x12e13f160 .scope module, "ren_conv_inst" "ren_conv" 3 131, 7 27 0, S_0x12e13aff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x12e13f320 .param/l "COL_WIDTH" 0 7 30, +C4<00000000000000000000000000001000>;
P_0x12e13f360 .param/l "IMG_ADDR_WIDTH" 0 7 32, +C4<00000000000000000000000000000110>;
P_0x12e13f3a0 .param/l "IMG_DWIDTH" 0 7 35, +C4<00000000000000000000000000011000>;
P_0x12e13f3e0 .param/l "KERN_CNT_WIDTH" 0 7 31, +C4<00000000000000000000000000000011>;
P_0x12e13f420 .param/l "KERN_COL_WIDTH" 0 7 29, +C4<00000000000000000000000000000011>;
P_0x12e13f460 .param/l "KERN_DWIDTH" 0 7 36, +C4<00000000000000000000000000011000>;
P_0x12e13f4a0 .param/l "RESULT_DWIDTH" 0 7 37, +C4<00000000000000000000000000001000>;
P_0x12e13f4e0 .param/l "RSLT_ADDR_WIDTH" 0 7 33, +C4<00000000000000000000000000000110>;
P_0x12e13f520 .param/l "SHFT_WIDTH" 0 7 34, +C4<00000000000000000000000000000100>;
v0x12e147890_0 .net "accum_ovrflow", 0 0, v0x12e146440_0;  alias, 1 drivers
v0x12e147970_0 .net "clk", 0 0, L_0x12e173760;  alias, 1 drivers
v0x12e147a00_0 .net "clr_col_cnt", 0 0, v0x12e140c40_0;  1 drivers
v0x12e147a90_0 .net "clr_k_col_cnt", 0 0, v0x12e140e10_0;  1 drivers
v0x12e147b20_0 .net "cols", 7 0, L_0x12e175fe0;  alias, 1 drivers
v0x12e147bf0_0 .net "done", 0 0, v0x12e1412b0_0;  alias, 1 drivers
v0x12e147cc0_0 .net "en_max_pool", 0 0, L_0x12e1766d0;  alias, 1 drivers
v0x12e147d50_0 .net "img_addr", 5 0, v0x12e1417c0_0;  alias, 1 drivers
v0x12e147e20_0 .net "img_data", 23 0, v0x12e13e4d0_0;  alias, 1 drivers
v0x12e147f30_0 .net "kern_addr", 5 0, v0x12e1419a0_0;  alias, 1 drivers
v0x12e148000_0 .net "kern_addr_mode", 0 0, L_0x12e176550;  alias, 1 drivers
v0x12e1480d0_0 .net "kern_cols", 2 0, L_0x12e175ec0;  alias, 1 drivers
v0x12e1481a0_0 .net "kern_data", 23 0, v0x12e13eec0_0;  alias, 1 drivers
v0x12e148270_0 .net "kerns", 2 0, L_0x12e176180;  alias, 1 drivers
v0x12e148340_0 .net "mask", 2 0, L_0x12e176770;  alias, 1 drivers
v0x12e1483d0_0 .net "reset", 0 0, L_0x12e177080;  1 drivers
v0x12e148460_0 .net "result_addr", 5 0, v0x12e141d60_0;  alias, 1 drivers
v0x12e1485f0_0 .net "result_cols", 5 0, L_0x12e1773a0;  1 drivers
v0x12e148680_0 .net "result_data", 7 0, v0x12e1430f0_0;  alias, 1 drivers
v0x12e148710_0 .net "result_valid", 0 0, v0x12e143660_0;  alias, 1 drivers
v0x12e1487a0_0 .net "shift", 3 0, L_0x12e176430;  alias, 1 drivers
v0x12e148830_0 .net "start", 0 0, L_0x12e175d00;  alias, 1 drivers
v0x12e148940_0 .net "stride", 5 0, L_0x12e177270;  1 drivers
S_0x12e13fb90 .scope module, "agu_inst" "agu" 7 83, 8 24 0, S_0x12e13f160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x12e13fd60 .param/l "COL_WIDTH" 0 8 27, +C4<00000000000000000000000000001000>;
P_0x12e13fda0 .param/l "IMG_ADDR_WIDTH" 0 8 29, +C4<00000000000000000000000000000110>;
P_0x12e13fde0 .param/l "KERN_CNT_WIDTH" 0 8 28, +C4<00000000000000000000000000000011>;
P_0x12e13fe20 .param/l "KERN_COL_WIDTH" 0 8 26, +C4<00000000000000000000000000000011>;
P_0x12e13fe60 .param/l "RSLT_ADDR_WIDTH" 0 8 30, +C4<00000000000000000000000000000110>;
v0x12e140ba0_0 .net "clk", 0 0, L_0x12e173760;  alias, 1 drivers
v0x12e140c40_0 .var "clr_col_cnt", 0 0;
v0x12e140ce0_0 .var "clr_img_addr", 0 0;
v0x12e140d70_0 .var "clr_img_st", 0 0;
v0x12e140e10_0 .var "clr_k_col_cnt", 0 0;
v0x12e140ef0_0 .var "clr_kerns_cnt", 0 0;
v0x12e140f80_0 .net "clr_kerns_cnt_d", 7 0, v0x12e140980_0;  1 drivers
v0x12e141030_0 .var "clr_result_addr", 0 0;
v0x12e1410c0_0 .var "col_cnt", 7 0;
v0x12e1411f0_0 .net "cols", 7 0, L_0x12e175fe0;  alias, 1 drivers
v0x12e1412b0_0 .var "done", 0 0;
v0x12e141340_0 .var "en_col_cnt", 0 0;
v0x12e1413d0_0 .var "en_img_addr", 0 0;
v0x12e141460_0 .var "en_img_st", 0 0;
v0x12e1414f0_0 .var "en_k_col_cnt", 0 0;
v0x12e141580_0 .var "en_kerns_cnt", 0 0;
v0x12e141620_0 .net "en_result_addr", 0 0, v0x12e143660_0;  alias, 1 drivers
v0x12e1417c0_0 .var "img_addr", 5 0;
v0x12e141880_0 .var "img_st", 5 0;
v0x12e141910_0 .var "k_col_cnt", 2 0;
v0x12e1419a0_0 .var "kern_addr", 5 0;
v0x12e141a30_0 .net "kern_addr_mode", 0 0, L_0x12e176550;  alias, 1 drivers
v0x12e141ac0_0 .net "kern_cols", 2 0, L_0x12e175ec0;  alias, 1 drivers
v0x12e141b70_0 .net "kerns", 2 0, L_0x12e176180;  alias, 1 drivers
v0x12e141c20_0 .var "kerns_cnt", 2 0;
v0x12e141cb0_0 .net "reset", 0 0, L_0x12e177080;  alias, 1 drivers
v0x12e141d60_0 .var "result_addr", 5 0;
v0x12e141e00_0 .net "result_cols", 5 0, L_0x12e1773a0;  alias, 1 drivers
v0x12e141eb0_0 .net "start", 0 0, L_0x12e175d00;  alias, 1 drivers
v0x12e141f60_0 .var "start_d", 0 0;
v0x12e141ff0_0 .var "start_pedge", 0 0;
v0x12e142090_0 .net "stride", 5 0, L_0x12e177270;  alias, 1 drivers
E_0x12e140200 .event anyedge, v0x12e141d60_0, v0x12e141e00_0, v0x12e141620_0;
E_0x12e140270 .event anyedge, v0x12e13da70_0, v0x12e141f60_0;
E_0x12e1402c0 .event anyedge, v0x12e13d350_0, v0x12e141c20_0, v0x12e141910_0;
E_0x12e140340 .event anyedge, v0x12e13da70_0;
E_0x12e140380 .event anyedge, v0x12e140e10_0;
E_0x12e140400 .event anyedge, v0x12e140c40_0;
E_0x12e140450 .event anyedge, v0x12e141c20_0, v0x12e13d470_0, v0x12e141580_0;
E_0x12e1404d0 .event anyedge, v0x12e1410c0_0, v0x12e13cf20_0, v0x12e141340_0;
E_0x12e140530 .event anyedge, v0x12e141910_0, v0x12e13d3e0_0, v0x12e13da70_0;
S_0x12e1405c0 .scope module, "ser_shift_done" "serial_shift" 8 147, 9 1 0, S_0x12e13fb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x12e140490 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x12e1408e0_0 .net "clk", 0 0, L_0x12e173760;  alias, 1 drivers
v0x12e140980_0 .var "par_out", 7 0;
v0x12e140a20_0 .net "reset", 0 0, L_0x12e177080;  alias, 1 drivers
v0x12e140ab0_0 .net "ser_in", 0 0, v0x12e140ef0_0;  1 drivers
S_0x12e1422c0 .scope module, "datapath_inst" "datapath" 7 111, 10 6 0, S_0x12e13f160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x12e142490 .param/l "CLR_DLY" 1 10 167, +C4<00000000000000000000000000000010>;
P_0x12e1424d0 .param/l "CLR_DLY_WIDTH" 1 10 168, +C4<00000000000000000000000000000011>;
P_0x12e142510 .param/l "DLY_WIDTH" 1 10 151, +C4<00000000000000000000000000010000>;
P_0x12e142550 .param/l "IMG_DWIDTH" 0 10 8, +C4<00000000000000000000000000011000>;
P_0x12e142590 .param/l "KERN_DWIDTH" 0 10 9, +C4<00000000000000000000000000011000>;
P_0x12e1425d0 .param/l "RESULT_DWIDTH" 0 10 10, +C4<00000000000000000000000000001000>;
P_0x12e142610 .param/l "SHFT_WIDTH" 0 10 11, +C4<00000000000000000000000000000100>;
L_0x12e176f00 .functor OR 1, L_0x12e177080, L_0x12e176e60, C4<0>, C4<0>;
L_0x12e177010 .functor AND 1, v0x12e1468a0_0, L_0x12e176f70, C4<1>, C4<1>;
v0x12e1462e0_0 .net *"_ivl_13", 0 0, L_0x12e176e60;  1 drivers
v0x12e1463a0_0 .net *"_ivl_17", 0 0, L_0x12e176f70;  1 drivers
v0x12e146440_0 .var "accum_ovrflow", 0 0;
v0x12e146510_0 .net "clk", 0 0, L_0x12e173760;  alias, 1 drivers
v0x12e1465a0_0 .net "clr_col_cnt", 0 0, v0x12e140c40_0;  alias, 1 drivers
v0x12e1466b0_0 .net "clr_col_cnt_d", 7 0, v0x12e144df0_0;  1 drivers
v0x12e146740_0 .net "clr_k_col_cnt", 0 0, v0x12e140e10_0;  alias, 1 drivers
v0x12e146810_0 .net "clr_k_col_cnt_d", 2 0, v0x12e1454c0_0;  1 drivers
v0x12e1468a0_0 .var "clr_mult_accum", 0 0;
v0x12e1469b0_0 .net "en_max_pool", 0 0, L_0x12e1766d0;  alias, 1 drivers
v0x12e146a40_0 .net "img_data", 23 0, v0x12e13e4d0_0;  alias, 1 drivers
v0x12e146ad0_0 .net "kern_data", 23 0, v0x12e13eec0_0;  alias, 1 drivers
v0x12e146b60_0 .net "mask", 2 0, L_0x12e176770;  alias, 1 drivers
v0x12e146c10_0 .var "mult_accum", 19 0;
v0x12e146cc0_0 .var "mult_accum_mux", 20 0;
v0x12e146d50_0 .var "mult_accum_r", 20 0;
v0x12e146e00_0 .net "mult_out0", 15 0, v0x12e143ce0_0;  1 drivers
v0x12e146fc0_0 .var "mult_out0_r", 15 0;
v0x12e147050_0 .net "mult_out1", 15 0, v0x12e144320_0;  1 drivers
v0x12e1470e0_0 .var "mult_out1_r", 15 0;
v0x12e147170_0 .net "mult_out2", 15 0, v0x12e144950_0;  1 drivers
v0x12e147200_0 .var "mult_out2_r", 15 0;
v0x12e1472a0_0 .net "reset", 0 0, L_0x12e177080;  alias, 1 drivers
v0x12e147330_0 .net "result_data", 7 0, v0x12e1430f0_0;  alias, 1 drivers
v0x12e1473f0_0 .net "result_valid", 0 0, v0x12e143660_0;  alias, 1 drivers
v0x12e1474c0_0 .net "shift", 3 0, L_0x12e176430;  alias, 1 drivers
v0x12e147590_0 .net "shift_out", 7 0, v0x12e1461a0_0;  1 drivers
v0x12e147660_0 .net "start", 0 0, L_0x12e175d00;  alias, 1 drivers
v0x12e1476f0_0 .net "start_d", 15 0, v0x12e1459f0_0;  1 drivers
E_0x12e142aa0 .event anyedge, v0x12e1454c0_0, v0x12e1459f0_0;
E_0x12e142af0 .event anyedge, v0x12e146d50_0;
E_0x12e142b40 .event anyedge, v0x12e1468a0_0, v0x12e146d50_0;
L_0x12e1769a0 .part v0x12e13e4d0_0, 0, 8;
L_0x12e176ac0 .part v0x12e13eec0_0, 0, 8;
L_0x12e176be0 .part v0x12e13e4d0_0, 8, 8;
L_0x12e176c80 .part v0x12e13eec0_0, 8, 8;
L_0x12e176d20 .part v0x12e13e4d0_0, 16, 8;
L_0x12e176dc0 .part v0x12e13eec0_0, 16, 8;
L_0x12e176e60 .part v0x12e144df0_0, 3, 1;
L_0x12e176f70 .part v0x12e1459f0_0, 2, 1;
S_0x12e142ba0 .scope module, "max_pool_inst" "max_pool" 10 140, 11 12 0, S_0x12e1422c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x12e142d10 .param/l "DWIDTH" 0 11 14, +C4<00000000000000000000000000001000>;
v0x12e142fb0_0 .net "clk", 0 0, L_0x12e173760;  alias, 1 drivers
v0x12e143050_0 .net "data_in", 7 0, v0x12e1461a0_0;  alias, 1 drivers
v0x12e1430f0_0 .var "data_out", 7 0;
v0x12e143180_0 .var "data_r", 7 0;
v0x12e143210_0 .net "en_maxpool", 0 0, L_0x12e1766d0;  alias, 1 drivers
v0x12e1432e0_0 .var "max_pool_out", 7 0;
v0x12e143370_0 .var "max_pool_valid", 0 0;
v0x12e143400_0 .net "reset", 0 0, L_0x12e176f00;  1 drivers
v0x12e1434a0_0 .var "toggle", 0 0;
v0x12e1435c0_0 .net "valid_in", 0 0, L_0x12e177010;  1 drivers
v0x12e143660_0 .var "valid_out", 0 0;
E_0x12e142f00 .event anyedge, v0x12e1434a0_0, v0x12e1435c0_0;
E_0x12e142f60 .event anyedge, v0x12e143180_0, v0x12e143050_0;
S_0x12e143770 .scope module, "mult_inst0" "mult" 10 58, 12 1 0, S_0x12e1422c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12e143940 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12e143980 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x12e143b80_0 .net/s "a", 7 0, L_0x12e1769a0;  1 drivers
v0x12e143c40_0 .net/s "b", 7 0, L_0x12e176ac0;  1 drivers
v0x12e143ce0_0 .var/s "out", 15 0;
E_0x12e143b30 .event anyedge, v0x12e143b80_0, v0x12e143c40_0;
S_0x12e143d80 .scope module, "mult_inst1" "mult" 10 70, 12 1 0, S_0x12e1422c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12e143f40 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12e143f80 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x12e1441c0_0 .net/s "a", 7 0, L_0x12e176be0;  1 drivers
v0x12e144280_0 .net/s "b", 7 0, L_0x12e176c80;  1 drivers
v0x12e144320_0 .var/s "out", 15 0;
E_0x12e144170 .event anyedge, v0x12e1441c0_0, v0x12e144280_0;
S_0x12e1443c0 .scope module, "mult_inst2" "mult" 10 82, 12 1 0, S_0x12e1422c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12e144580 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12e1445c0 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x12e1447f0_0 .net/s "a", 7 0, L_0x12e176d20;  1 drivers
v0x12e1448b0_0 .net/s "b", 7 0, L_0x12e176dc0;  1 drivers
v0x12e144950_0 .var/s "out", 15 0;
E_0x12e144790 .event anyedge, v0x12e1447f0_0, v0x12e1448b0_0;
S_0x12e1449f0 .scope module, "ser_shift_clr_col" "serial_shift" 10 191, 9 1 0, S_0x12e1422c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x12e144bf0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x12e144d50_0 .net "clk", 0 0, L_0x12e173760;  alias, 1 drivers
v0x12e144df0_0 .var "par_out", 7 0;
v0x12e144e90_0 .net "reset", 0 0, L_0x12e177080;  alias, 1 drivers
v0x12e144f20_0 .net "ser_in", 0 0, v0x12e140c40_0;  alias, 1 drivers
S_0x12e144fe0 .scope module, "ser_shift_clr_k_col" "serial_shift" 10 175, 9 1 0, S_0x12e1422c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x12e1451a0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
v0x12e145320_0 .net "clk", 0 0, L_0x12e173760;  alias, 1 drivers
v0x12e1454c0_0 .var "par_out", 2 0;
v0x12e145550_0 .net "reset", 0 0, L_0x12e177080;  alias, 1 drivers
v0x12e1455e0_0 .net "ser_in", 0 0, v0x12e140e10_0;  alias, 1 drivers
S_0x12e145670 .scope module, "ser_shift_start" "serial_shift" 10 158, 9 1 0, S_0x12e1422c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x12e1457e0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000010000>;
v0x12e145960_0 .net "clk", 0 0, L_0x12e173760;  alias, 1 drivers
v0x12e1459f0_0 .var "par_out", 15 0;
v0x12e145a90_0 .net "reset", 0 0, L_0x12e177080;  alias, 1 drivers
v0x12e145ba0_0 .net "ser_in", 0 0, L_0x12e175d00;  alias, 1 drivers
S_0x12e145c30 .scope module, "shifter_inst" "shifter" 10 128, 13 1 0, S_0x12e1422c0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x12e145df0 .param/l "IN_WIDTH" 0 13 3, +C4<00000000000000000000000000010100>;
P_0x12e145e30 .param/l "OUT_WIDTH" 0 13 5, +C4<00000000000000000000000000001000>;
P_0x12e145e70 .param/l "SHFT_WIDTH" 0 13 4, +C4<00000000000000000000000000000100>;
v0x12e1460e0_0 .net "in", 19 0, v0x12e146c10_0;  1 drivers
v0x12e1461a0_0 .var "out", 7 0;
v0x12e146240_0 .net "shift", 3 0, L_0x12e176430;  alias, 1 drivers
E_0x12e146080 .event anyedge, v0x12e13d850_0, v0x12e1460e0_0;
S_0x12e148ad0 .scope module, "results_dffram" "dffram" 3 193, 6 1 0, S_0x12e13aff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x12e13f8e0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x12e13f920 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
v0x12e148ec0_0 .net "adr_r", 5 0, L_0x12e177950;  1 drivers
v0x12e148f70_0 .net "adr_w", 5 0, v0x12e141d60_0;  alias, 1 drivers
v0x12e149010_0 .net "clk", 0 0, L_0x12e173760;  alias, 1 drivers
v0x12e1490a0_0 .net "dat_i", 7 0, v0x12e1430f0_0;  alias, 1 drivers
v0x12e149130_0 .var "dat_o", 7 0;
v0x12e1491e0_0 .var "dat_o2", 7 0;
v0x12e149290 .array "r", 63 0, 7 0;
v0x12e149330_0 .net "we", 0 0, L_0x12e1758c0;  1 drivers
S_0x12e14c510 .scope module, "ren_conv_top_inst_2" "ren_conv_top" 2 129, 3 16 0, S_0x12e112110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x12e14c680 .param/l "COL_WIDTH" 0 3 22, +C4<00000000000000000000000000001000>;
P_0x12e14c6c0 .param/l "IMG_ADDR_WIDTH" 0 3 24, +C4<00000000000000000000000000000110>;
P_0x12e14c700 .param/l "KERN_CNT_WIDTH" 0 3 23, +C4<00000000000000000000000000000011>;
P_0x12e14c740 .param/l "KERN_COL_WIDTH" 0 3 21, +C4<00000000000000000000000000000011>;
P_0x12e14c780 .param/l "MY_ADDR" 0 3 18, C4<000000000000000000000000000110010>;
P_0x12e14c7c0 .param/l "MY_ADDR_LSB" 0 3 20, +C4<00000000000000000000000000011000>;
P_0x12e14c800 .param/l "MY_ADDR_MSB" 0 3 19, +C4<00000000000000000000000000100000>;
P_0x12e14c840 .param/l "RSLT_ADDR_WIDTH" 0 3 25, +C4<00000000000000000000000000000110>;
L_0x12e1771f0 .functor BUFZ 1, o0x12000b220, C4<0>, C4<0>, C4<0>;
L_0x12e177ab0 .functor BUFZ 1, o0x12000b250, C4<0>, C4<0>, C4<0>;
L_0x12e177dc0 .functor AND 1, L_0x12e177c80, o0x12000b2e0, C4<1>, C4<1>;
L_0x12e177e90 .functor AND 1, L_0x12e177dc0, o0x12000b370, C4<1>, C4<1>;
L_0x12e177f80 .functor BUFZ 32, v0x12e15c9d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12e178410 .functor AND 1, L_0x12e1782d0, L_0x12e177e90, C4<1>, C4<1>;
L_0x12e178540 .functor AND 1, L_0x12e178410, o0x12000b3a0, C4<1>, C4<1>;
L_0x12e178960 .functor AND 1, L_0x12e1787f0, L_0x12e177e90, C4<1>, C4<1>;
L_0x12e178a20 .functor AND 1, L_0x12e178960, o0x12000b3a0, C4<1>, C4<1>;
L_0x12e178e10 .functor AND 1, L_0x12e178cf0, L_0x12e177e90, C4<1>, C4<1>;
L_0x12e178fa0 .functor AND 1, L_0x12e178e10, o0x12000b3a0, C4<1>, C4<1>;
L_0x12e1790b0 .functor AND 1, L_0x12e179200, L_0x12e177e90, C4<1>, C4<1>;
L_0x12e179450 .functor AND 1, L_0x12e1790b0, o0x12000b3a0, C4<1>, C4<1>;
L_0x12e17ac00 .functor OR 1, L_0x12e177ab0, L_0x12e179920, C4<0>, C4<0>;
L_0x12e1793e0 .functor NOT 1, v0x12e1527a0_0, C4<0>, C4<0>, C4<0>;
L_0x12e179320 .functor AND 1, v0x12e154b50_0, L_0x12e1793e0, C4<1>, C4<1>;
L_0x1200405f8 .functor BUFT 1, C4<000000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v0x12e15a970_0 .net/2u *"_ivl_10", 32 0, L_0x1200405f8;  1 drivers
v0x12e15aa10_0 .net *"_ivl_12", 0 0, L_0x12e177c80;  1 drivers
v0x12e15aab0_0 .net *"_ivl_14", 0 0, L_0x12e177dc0;  1 drivers
v0x12e15ab40_0 .net *"_ivl_23", 1 0, L_0x12e1780d0;  1 drivers
v0x12e15abe0_0 .net *"_ivl_24", 31 0, L_0x12e178170;  1 drivers
L_0x120040640 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e15acd0_0 .net *"_ivl_27", 29 0, L_0x120040640;  1 drivers
L_0x120040688 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e15ad80_0 .net/2u *"_ivl_28", 31 0, L_0x120040688;  1 drivers
v0x12e15ae30_0 .net *"_ivl_30", 0 0, L_0x12e1782d0;  1 drivers
v0x12e15aed0_0 .net *"_ivl_32", 0 0, L_0x12e178410;  1 drivers
v0x12e15afe0_0 .net *"_ivl_37", 1 0, L_0x12e1785f0;  1 drivers
v0x12e15b090_0 .net *"_ivl_38", 31 0, L_0x12e1786d0;  1 drivers
L_0x1200406d0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e15b140_0 .net *"_ivl_41", 29 0, L_0x1200406d0;  1 drivers
L_0x120040718 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12e15b1f0_0 .net/2u *"_ivl_42", 31 0, L_0x120040718;  1 drivers
v0x12e15b2a0_0 .net *"_ivl_44", 0 0, L_0x12e1787f0;  1 drivers
v0x12e15b340_0 .net *"_ivl_46", 0 0, L_0x12e178960;  1 drivers
v0x12e15b3f0_0 .net *"_ivl_5", 7 0, L_0x12e177b20;  1 drivers
v0x12e15b4a0_0 .net *"_ivl_51", 1 0, L_0x12e178ad0;  1 drivers
v0x12e15b630_0 .net *"_ivl_52", 31 0, L_0x12e178b70;  1 drivers
L_0x120040760 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e15b6c0_0 .net *"_ivl_55", 29 0, L_0x120040760;  1 drivers
L_0x1200407a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12e15b770_0 .net/2u *"_ivl_56", 31 0, L_0x1200407a8;  1 drivers
v0x12e15b820_0 .net *"_ivl_58", 0 0, L_0x12e178cf0;  1 drivers
v0x12e15b8c0_0 .net *"_ivl_6", 32 0, L_0x12e15d680;  1 drivers
v0x12e15b970_0 .net *"_ivl_60", 0 0, L_0x12e178e10;  1 drivers
v0x12e15ba20_0 .net *"_ivl_65", 1 0, L_0x12e179010;  1 drivers
v0x12e15bad0_0 .net *"_ivl_66", 31 0, L_0x12e179120;  1 drivers
L_0x1200407f0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e15bb80_0 .net *"_ivl_69", 29 0, L_0x1200407f0;  1 drivers
L_0x120040838 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12e15bc30_0 .net/2u *"_ivl_70", 31 0, L_0x120040838;  1 drivers
v0x12e15bce0_0 .net *"_ivl_72", 0 0, L_0x12e179200;  1 drivers
v0x12e15bd80_0 .net *"_ivl_74", 0 0, L_0x12e1790b0;  1 drivers
L_0x1200405b0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e15be30_0 .net *"_ivl_9", 24 0, L_0x1200405b0;  1 drivers
v0x12e15bee0_0 .net *"_ivl_94", 0 0, L_0x12e1793e0;  1 drivers
v0x12e15bf90_0 .net "accum_ovrflow", 0 0, v0x12e157930_0;  1 drivers
v0x12e15c020_0 .net "clk", 0 0, L_0x12e1771f0;  1 drivers
v0x12e15b530_0 .net "cols", 7 0, L_0x12e179b60;  1 drivers
v0x12e15c2b0_0 .net "data_out_regs", 31 0, v0x12e14dbb0_0;  1 drivers
v0x12e15c340_0 .net "data_out_result", 7 0, v0x12e15a6d0_0;  1 drivers
v0x12e15c3d0_0 .net "done", 0 0, v0x12e1527a0_0;  1 drivers
v0x12e15c460_0 .net "en_max_pool", 0 0, L_0x12e17a250;  1 drivers
v0x12e15c4f0_0 .net "img_addr", 5 0, v0x12e152cb0_0;  1 drivers
v0x12e15c580_0 .net "img_data", 23 0, v0x12e14f9c0_0;  1 drivers
v0x12e15c620_0 .net "kern_addr", 5 0, v0x12e152e90_0;  1 drivers
v0x12e15c6c0_0 .net "kern_addr_mode", 0 0, L_0x12e17a0d0;  1 drivers
v0x12e15c750_0 .net "kern_cols", 2 0, L_0x12e179a40;  1 drivers
v0x12e15c7f0_0 .net "kern_data", 23 0, v0x12e1503b0_0;  1 drivers
v0x12e15c890_0 .net "kerns", 2 0, L_0x12e179d00;  1 drivers
v0x12e15c930_0 .net "mask", 2 0, L_0x12e17a2f0;  1 drivers
v0x12e15c9d0_0 .var "rdata", 31 0;
v0x12e15ca80_0 .var "ready", 0 0;
v0x12e15cb20_0 .net "reset", 0 0, L_0x12e177ab0;  1 drivers
v0x12e15cbb0_0 .net "result_addr", 5 0, v0x12e153250_0;  1 drivers
v0x12e15cc50_0 .net "result_cols", 7 0, L_0x12e179ec0;  1 drivers
v0x12e15ccf0_0 .net "result_data", 7 0, v0x12e1545e0_0;  1 drivers
v0x12e15ce00_0 .net "result_valid", 0 0, v0x12e154b50_0;  1 drivers
v0x12e15cf10_0 .net "shift", 3 0, L_0x12e179fb0;  1 drivers
v0x12e15d020_0 .net "soft_reset", 0 0, L_0x12e179920;  1 drivers
v0x12e15d0b0_0 .net "start", 0 0, L_0x12e179880;  1 drivers
v0x12e15d140_0 .net "stride", 7 0, L_0x12e179e20;  1 drivers
v0x12e15d1d0_0 .net "valid", 0 0, L_0x12e177e90;  1 drivers
v0x12e15d260_0 .net "wb_clk_i", 0 0, o0x12000b220;  alias, 0 drivers
v0x12e15d2f0_0 .net "wb_rst_i", 0 0, o0x12000b250;  alias, 0 drivers
v0x12e15d3c0_0 .net "wbs_ack_o", 0 0, v0x12e15ca80_0;  alias, 1 drivers
v0x12e15d450_0 .net "wbs_adr_i", 31 0, o0x12000b2b0;  alias, 0 drivers
v0x12e15d520_0 .net "wbs_cyc_i", 0 0, o0x12000b2e0;  alias, 0 drivers
v0x12e15d5f0_0 .net "wbs_dat_i", 31 0, o0x120008130;  alias, 0 drivers
v0x12e15d780_0 .net "wbs_dat_o", 31 0, L_0x12e177f80;  alias, 1 drivers
v0x12e15c0b0_0 .net "wbs_sel_i", 3 0, o0x12000b340;  alias, 0 drivers
v0x12e15c140_0 .net "wbs_stb_i", 0 0, o0x12000b370;  alias, 0 drivers
v0x12e15c1d0_0 .net "wbs_we_i", 0 0, o0x12000b3a0;  alias, 0 drivers
v0x12e15d810_0 .net "we_img_ram", 0 0, L_0x12e178a20;  1 drivers
v0x12e15d8a0_0 .net "we_kern_ram", 0 0, L_0x12e178fa0;  1 drivers
v0x12e15d930_0 .net "we_regs", 0 0, L_0x12e178540;  1 drivers
v0x12e15d9c0_0 .net "we_res_ram", 0 0, L_0x12e179450;  1 drivers
L_0x12e177b20 .part o0x12000b2b0, 24, 8;
L_0x12e15d680 .concat [ 8 25 0 0], L_0x12e177b20, L_0x1200405b0;
L_0x12e177c80 .cmp/eq 33, L_0x12e15d680, L_0x1200405f8;
L_0x12e1780d0 .part o0x12000b2b0, 8, 2;
L_0x12e178170 .concat [ 2 30 0 0], L_0x12e1780d0, L_0x120040640;
L_0x12e1782d0 .cmp/eq 32, L_0x12e178170, L_0x120040688;
L_0x12e1785f0 .part o0x12000b2b0, 8, 2;
L_0x12e1786d0 .concat [ 2 30 0 0], L_0x12e1785f0, L_0x1200406d0;
L_0x12e1787f0 .cmp/eq 32, L_0x12e1786d0, L_0x120040718;
L_0x12e178ad0 .part o0x12000b2b0, 8, 2;
L_0x12e178b70 .concat [ 2 30 0 0], L_0x12e178ad0, L_0x120040760;
L_0x12e178cf0 .cmp/eq 32, L_0x12e178b70, L_0x1200407a8;
L_0x12e179010 .part o0x12000b2b0, 8, 2;
L_0x12e179120 .concat [ 2 30 0 0], L_0x12e179010, L_0x1200407f0;
L_0x12e179200 .cmp/eq 32, L_0x12e179120, L_0x120040838;
L_0x12e17a480 .part o0x12000b2b0, 2, 2;
L_0x12e17adf0 .part L_0x12e179e20, 0, 6;
L_0x12e17af20 .part L_0x12e179ec0, 0, 6;
L_0x12e17afc0 .part o0x120008130, 0, 24;
L_0x12e17b100 .part o0x12000b2b0, 2, 6;
L_0x12e17b1a0 .part o0x120008130, 0, 24;
L_0x12e17b060 .part o0x12000b2b0, 2, 6;
L_0x12e17b380 .part o0x12000b2b0, 2, 6;
S_0x12e14cd60 .scope module, "cfg_regs_inst" "regs" 3 99, 4 14 0, S_0x12e14c510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x12e14cf20 .param/l "DWIDTH" 0 4 16, +C4<00000000000000000000000000100000>;
v0x12e14e1d0_0 .net *"_ivl_6", 29 0, L_0x12e171f30;  1 drivers
v0x12e14e290_0 .net "accum_ovrflow", 0 0, v0x12e157930_0;  alias, 1 drivers
v0x12e14e330_0 .net "addr", 1 0, L_0x12e17a480;  1 drivers
v0x12e14e3c0_0 .net "clk", 0 0, L_0x12e1771f0;  alias, 1 drivers
v0x12e14e450_0 .net "cols", 7 0, L_0x12e179b60;  alias, 1 drivers
v0x12e14e520_0 .net "data_in", 31 0, o0x120008130;  alias, 0 drivers
v0x12e14e5b0_0 .net "data_out", 31 0, v0x12e14dbb0_0;  alias, 1 drivers
v0x12e14e650_0 .net "done", 0 0, v0x12e1527a0_0;  alias, 1 drivers
v0x12e14e6e0_0 .net "en_max_pool", 0 0, L_0x12e17a250;  alias, 1 drivers
v0x12e14e800_0 .net "kern_addr_mode", 0 0, L_0x12e17a0d0;  alias, 1 drivers
v0x12e14e8a0_0 .net "kern_cols", 2 0, L_0x12e179a40;  alias, 1 drivers
v0x12e14e950_0 .net "kerns", 2 0, L_0x12e179d00;  alias, 1 drivers
v0x12e14ea00_0 .net "mask", 2 0, L_0x12e17a2f0;  alias, 1 drivers
v0x12e14eab0 .array "regs", 4 0;
v0x12e14eab0_0 .net v0x12e14eab0 0, 31 0, v0x12e14d880_0; 1 drivers
v0x12e14eab0_1 .net v0x12e14eab0 1, 31 0, v0x12e14d910_0; 1 drivers
v0x12e14eab0_2 .net v0x12e14eab0 2, 31 0, v0x12e14d9a0_0; 1 drivers
v0x12e14eab0_3 .net v0x12e14eab0 3, 31 0, v0x12e14da70_0; 1 drivers
o0x12000f060 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12e14eab0_4 .net v0x12e14eab0 4, 31 0, o0x12000f060; 0 drivers
v0x12e14ec20_0 .net "reset", 0 0, L_0x12e177ab0;  alias, 1 drivers
v0x12e14ecb0_0 .net "result_cols", 7 0, L_0x12e179ec0;  alias, 1 drivers
v0x12e14ed40_0 .net "shift", 3 0, L_0x12e179fb0;  alias, 1 drivers
v0x12e14eed0_0 .net "soft_reset", 0 0, L_0x12e179920;  alias, 1 drivers
v0x12e14ef60_0 .net "start", 0 0, L_0x12e179880;  alias, 1 drivers
v0x12e14f000_0 .net "stride", 7 0, L_0x12e179e20;  alias, 1 drivers
v0x12e14f0b0_0 .net "wr_en", 0 0, L_0x12e178540;  alias, 1 drivers
L_0x12e171f30 .part v0x12e14d880_0, 2, 30;
L_0x12e1796e0 .concat [ 1 1 30 0], v0x12e1527a0_0, v0x12e157930_0, L_0x12e171f30;
L_0x12e179880 .part v0x12e14d880_0, 2, 1;
L_0x12e179920 .part v0x12e14d880_0, 3, 1;
L_0x12e179a40 .part v0x12e14d910_0, 0, 3;
L_0x12e179b60 .part v0x12e14d910_0, 8, 8;
L_0x12e179d00 .part v0x12e14d910_0, 16, 3;
L_0x12e179e20 .part v0x12e14d910_0, 24, 8;
L_0x12e179ec0 .part v0x12e14d9a0_0, 0, 8;
L_0x12e179fb0 .part v0x12e14d9a0_0, 8, 4;
L_0x12e17a0d0 .part v0x12e14d9a0_0, 16, 1;
L_0x12e17a250 .part v0x12e14d9a0_0, 17, 1;
L_0x12e17a2f0 .part v0x12e14d9a0_0, 18, 3;
S_0x12e14d230 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 4 53, 5 15 0, S_0x12e14cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x12e14d3f0 .param/l "DWIDTH" 0 5 17, +C4<00000000000000000000000000100000>;
v0x12e14d720_0 .net "addr", 1 0, L_0x12e17a480;  alias, 1 drivers
v0x12e14d7e0_0 .net "clk", 0 0, L_0x12e1771f0;  alias, 1 drivers
v0x12e14d880_0 .var "ctrl0", 31 0;
v0x12e14d910_0 .var "ctrl1", 31 0;
v0x12e14d9a0_0 .var "ctrl2", 31 0;
v0x12e14da70_0 .var "ctrl3", 31 0;
v0x12e14db10_0 .net "data_in", 31 0, o0x120008130;  alias, 0 drivers
v0x12e14dbb0_0 .var "data_out", 31 0;
v0x12e14dc60_0 .net "reset", 0 0, L_0x12e177ab0;  alias, 1 drivers
v0x12e14dd70_0 .net "status0", 31 0, L_0x12e1796e0;  1 drivers
v0x12e14de10_0 .net "status1", 31 0, v0x12e14d910_0;  alias, 1 drivers
v0x12e14ded0_0 .net "status2", 31 0, v0x12e14d9a0_0;  alias, 1 drivers
v0x12e14df60_0 .net "status3", 31 0, v0x12e14da70_0;  alias, 1 drivers
v0x12e14dff0_0 .net "wr_en", 0 0, L_0x12e178540;  alias, 1 drivers
E_0x12e14d650/0 .event anyedge, v0x12e14d720_0, v0x12e14dd70_0, v0x12e14d910_0, v0x12e14d9a0_0;
E_0x12e14d650/1 .event anyedge, v0x12e14da70_0;
E_0x12e14d650 .event/or E_0x12e14d650/0, E_0x12e14d650/1;
E_0x12e14d6d0 .event posedge, v0x12e14d7e0_0;
S_0x12e14f2a0 .scope module, "img_dffram" "dffram" 3 161, 6 1 0, S_0x12e14c510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x12e14cfc0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x12e14d000 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x12e14f680_0 .net "adr_r", 5 0, v0x12e152cb0_0;  alias, 1 drivers
v0x12e14f730_0 .net "adr_w", 5 0, L_0x12e17b100;  1 drivers
v0x12e14f7d0_0 .net "clk", 0 0, L_0x12e1771f0;  alias, 1 drivers
v0x12e14f860_0 .net "dat_i", 23 0, L_0x12e17afc0;  1 drivers
v0x12e14f8f0_0 .var "dat_o", 23 0;
v0x12e14f9c0_0 .var "dat_o2", 23 0;
v0x12e14fa70 .array "r", 63 0, 23 0;
v0x12e14fb10_0 .net "we", 0 0, L_0x12e178a20;  alias, 1 drivers
S_0x12e14fc60 .scope module, "kerns_dffram" "dffram" 3 177, 6 1 0, S_0x12e14c510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x12e14fe20 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x12e14fe60 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x12e150090_0 .net "adr_r", 5 0, v0x12e152e90_0;  alias, 1 drivers
v0x12e150140_0 .net "adr_w", 5 0, L_0x12e17b060;  1 drivers
v0x12e1501e0_0 .net "clk", 0 0, L_0x12e1771f0;  alias, 1 drivers
v0x12e150270_0 .net "dat_i", 23 0, L_0x12e17b1a0;  1 drivers
v0x12e150300_0 .var "dat_o", 23 0;
v0x12e1503b0_0 .var "dat_o2", 23 0;
v0x12e150460 .array "r", 63 0, 23 0;
v0x12e150500_0 .net "we", 0 0, L_0x12e178fa0;  alias, 1 drivers
S_0x12e150650 .scope module, "ren_conv_inst" "ren_conv" 3 131, 7 27 0, S_0x12e14c510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x12e150810 .param/l "COL_WIDTH" 0 7 30, +C4<00000000000000000000000000001000>;
P_0x12e150850 .param/l "IMG_ADDR_WIDTH" 0 7 32, +C4<00000000000000000000000000000110>;
P_0x12e150890 .param/l "IMG_DWIDTH" 0 7 35, +C4<00000000000000000000000000011000>;
P_0x12e1508d0 .param/l "KERN_CNT_WIDTH" 0 7 31, +C4<00000000000000000000000000000011>;
P_0x12e150910 .param/l "KERN_COL_WIDTH" 0 7 29, +C4<00000000000000000000000000000011>;
P_0x12e150950 .param/l "KERN_DWIDTH" 0 7 36, +C4<00000000000000000000000000011000>;
P_0x12e150990 .param/l "RESULT_DWIDTH" 0 7 37, +C4<00000000000000000000000000001000>;
P_0x12e1509d0 .param/l "RSLT_ADDR_WIDTH" 0 7 33, +C4<00000000000000000000000000000110>;
P_0x12e150a10 .param/l "SHFT_WIDTH" 0 7 34, +C4<00000000000000000000000000000100>;
v0x12e158d80_0 .net "accum_ovrflow", 0 0, v0x12e157930_0;  alias, 1 drivers
v0x12e158e60_0 .net "clk", 0 0, L_0x12e1771f0;  alias, 1 drivers
v0x12e158ef0_0 .net "clr_col_cnt", 0 0, v0x12e152130_0;  1 drivers
v0x12e158f80_0 .net "clr_k_col_cnt", 0 0, v0x12e152300_0;  1 drivers
v0x12e159010_0 .net "cols", 7 0, L_0x12e179b60;  alias, 1 drivers
v0x12e1590e0_0 .net "done", 0 0, v0x12e1527a0_0;  alias, 1 drivers
v0x12e1591b0_0 .net "en_max_pool", 0 0, L_0x12e17a250;  alias, 1 drivers
v0x12e159240_0 .net "img_addr", 5 0, v0x12e152cb0_0;  alias, 1 drivers
v0x12e159310_0 .net "img_data", 23 0, v0x12e14f9c0_0;  alias, 1 drivers
v0x12e159420_0 .net "kern_addr", 5 0, v0x12e152e90_0;  alias, 1 drivers
v0x12e1594f0_0 .net "kern_addr_mode", 0 0, L_0x12e17a0d0;  alias, 1 drivers
v0x12e1595c0_0 .net "kern_cols", 2 0, L_0x12e179a40;  alias, 1 drivers
v0x12e159690_0 .net "kern_data", 23 0, v0x12e1503b0_0;  alias, 1 drivers
v0x12e159760_0 .net "kerns", 2 0, L_0x12e179d00;  alias, 1 drivers
v0x12e159830_0 .net "mask", 2 0, L_0x12e17a2f0;  alias, 1 drivers
v0x12e1598c0_0 .net "reset", 0 0, L_0x12e17ac00;  1 drivers
v0x12e159950_0 .net "result_addr", 5 0, v0x12e153250_0;  alias, 1 drivers
v0x12e159ae0_0 .net "result_cols", 5 0, L_0x12e17af20;  1 drivers
v0x12e159b70_0 .net "result_data", 7 0, v0x12e1545e0_0;  alias, 1 drivers
v0x12e159c00_0 .net "result_valid", 0 0, v0x12e154b50_0;  alias, 1 drivers
v0x12e159c90_0 .net "shift", 3 0, L_0x12e179fb0;  alias, 1 drivers
v0x12e159d20_0 .net "start", 0 0, L_0x12e179880;  alias, 1 drivers
v0x12e159e30_0 .net "stride", 5 0, L_0x12e17adf0;  1 drivers
S_0x12e151080 .scope module, "agu_inst" "agu" 7 83, 8 24 0, S_0x12e150650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x12e151250 .param/l "COL_WIDTH" 0 8 27, +C4<00000000000000000000000000001000>;
P_0x12e151290 .param/l "IMG_ADDR_WIDTH" 0 8 29, +C4<00000000000000000000000000000110>;
P_0x12e1512d0 .param/l "KERN_CNT_WIDTH" 0 8 28, +C4<00000000000000000000000000000011>;
P_0x12e151310 .param/l "KERN_COL_WIDTH" 0 8 26, +C4<00000000000000000000000000000011>;
P_0x12e151350 .param/l "RSLT_ADDR_WIDTH" 0 8 30, +C4<00000000000000000000000000000110>;
v0x12e152090_0 .net "clk", 0 0, L_0x12e1771f0;  alias, 1 drivers
v0x12e152130_0 .var "clr_col_cnt", 0 0;
v0x12e1521d0_0 .var "clr_img_addr", 0 0;
v0x12e152260_0 .var "clr_img_st", 0 0;
v0x12e152300_0 .var "clr_k_col_cnt", 0 0;
v0x12e1523e0_0 .var "clr_kerns_cnt", 0 0;
v0x12e152470_0 .net "clr_kerns_cnt_d", 7 0, v0x12e151e70_0;  1 drivers
v0x12e152520_0 .var "clr_result_addr", 0 0;
v0x12e1525b0_0 .var "col_cnt", 7 0;
v0x12e1526e0_0 .net "cols", 7 0, L_0x12e179b60;  alias, 1 drivers
v0x12e1527a0_0 .var "done", 0 0;
v0x12e152830_0 .var "en_col_cnt", 0 0;
v0x12e1528c0_0 .var "en_img_addr", 0 0;
v0x12e152950_0 .var "en_img_st", 0 0;
v0x12e1529e0_0 .var "en_k_col_cnt", 0 0;
v0x12e152a70_0 .var "en_kerns_cnt", 0 0;
v0x12e152b10_0 .net "en_result_addr", 0 0, v0x12e154b50_0;  alias, 1 drivers
v0x12e152cb0_0 .var "img_addr", 5 0;
v0x12e152d70_0 .var "img_st", 5 0;
v0x12e152e00_0 .var "k_col_cnt", 2 0;
v0x12e152e90_0 .var "kern_addr", 5 0;
v0x12e152f20_0 .net "kern_addr_mode", 0 0, L_0x12e17a0d0;  alias, 1 drivers
v0x12e152fb0_0 .net "kern_cols", 2 0, L_0x12e179a40;  alias, 1 drivers
v0x12e153060_0 .net "kerns", 2 0, L_0x12e179d00;  alias, 1 drivers
v0x12e153110_0 .var "kerns_cnt", 2 0;
v0x12e1531a0_0 .net "reset", 0 0, L_0x12e17ac00;  alias, 1 drivers
v0x12e153250_0 .var "result_addr", 5 0;
v0x12e1532f0_0 .net "result_cols", 5 0, L_0x12e17af20;  alias, 1 drivers
v0x12e1533a0_0 .net "start", 0 0, L_0x12e179880;  alias, 1 drivers
v0x12e153450_0 .var "start_d", 0 0;
v0x12e1534e0_0 .var "start_pedge", 0 0;
v0x12e153580_0 .net "stride", 5 0, L_0x12e17adf0;  alias, 1 drivers
E_0x12e1516f0 .event anyedge, v0x12e153250_0, v0x12e1532f0_0, v0x12e152b10_0;
E_0x12e151760 .event anyedge, v0x12e14ef60_0, v0x12e153450_0;
E_0x12e1517b0 .event anyedge, v0x12e14e800_0, v0x12e153110_0, v0x12e152e00_0;
E_0x12e151830 .event anyedge, v0x12e14ef60_0;
E_0x12e151870 .event anyedge, v0x12e152300_0;
E_0x12e1518f0 .event anyedge, v0x12e152130_0;
E_0x12e151940 .event anyedge, v0x12e153110_0, v0x12e14e950_0, v0x12e152a70_0;
E_0x12e1519c0 .event anyedge, v0x12e1525b0_0, v0x12e14e450_0, v0x12e152830_0;
E_0x12e151a20 .event anyedge, v0x12e152e00_0, v0x12e14e8a0_0, v0x12e14ef60_0;
S_0x12e151ab0 .scope module, "ser_shift_done" "serial_shift" 8 147, 9 1 0, S_0x12e151080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x12e151980 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x12e151dd0_0 .net "clk", 0 0, L_0x12e1771f0;  alias, 1 drivers
v0x12e151e70_0 .var "par_out", 7 0;
v0x12e151f10_0 .net "reset", 0 0, L_0x12e17ac00;  alias, 1 drivers
v0x12e151fa0_0 .net "ser_in", 0 0, v0x12e1523e0_0;  1 drivers
S_0x12e1537b0 .scope module, "datapath_inst" "datapath" 7 111, 10 6 0, S_0x12e150650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x12e153980 .param/l "CLR_DLY" 1 10 167, +C4<00000000000000000000000000000010>;
P_0x12e1539c0 .param/l "CLR_DLY_WIDTH" 1 10 168, +C4<00000000000000000000000000000011>;
P_0x12e153a00 .param/l "DLY_WIDTH" 1 10 151, +C4<00000000000000000000000000010000>;
P_0x12e153a40 .param/l "IMG_DWIDTH" 0 10 8, +C4<00000000000000000000000000011000>;
P_0x12e153a80 .param/l "KERN_DWIDTH" 0 10 9, +C4<00000000000000000000000000011000>;
P_0x12e153ac0 .param/l "RESULT_DWIDTH" 0 10 10, +C4<00000000000000000000000000001000>;
P_0x12e153b00 .param/l "SHFT_WIDTH" 0 10 11, +C4<00000000000000000000000000000100>;
L_0x12e17aa80 .functor OR 1, L_0x12e17ac00, L_0x12e17a9e0, C4<0>, C4<0>;
L_0x12e17ab90 .functor AND 1, v0x12e157d90_0, L_0x12e17aaf0, C4<1>, C4<1>;
v0x12e1577d0_0 .net *"_ivl_13", 0 0, L_0x12e17a9e0;  1 drivers
v0x12e157890_0 .net *"_ivl_17", 0 0, L_0x12e17aaf0;  1 drivers
v0x12e157930_0 .var "accum_ovrflow", 0 0;
v0x12e157a00_0 .net "clk", 0 0, L_0x12e1771f0;  alias, 1 drivers
v0x12e157a90_0 .net "clr_col_cnt", 0 0, v0x12e152130_0;  alias, 1 drivers
v0x12e157ba0_0 .net "clr_col_cnt_d", 7 0, v0x12e1562e0_0;  1 drivers
v0x12e157c30_0 .net "clr_k_col_cnt", 0 0, v0x12e152300_0;  alias, 1 drivers
v0x12e157d00_0 .net "clr_k_col_cnt_d", 2 0, v0x12e1569b0_0;  1 drivers
v0x12e157d90_0 .var "clr_mult_accum", 0 0;
v0x12e157ea0_0 .net "en_max_pool", 0 0, L_0x12e17a250;  alias, 1 drivers
v0x12e157f30_0 .net "img_data", 23 0, v0x12e14f9c0_0;  alias, 1 drivers
v0x12e157fc0_0 .net "kern_data", 23 0, v0x12e1503b0_0;  alias, 1 drivers
v0x12e158050_0 .net "mask", 2 0, L_0x12e17a2f0;  alias, 1 drivers
v0x12e158100_0 .var "mult_accum", 19 0;
v0x12e1581b0_0 .var "mult_accum_mux", 20 0;
v0x12e158240_0 .var "mult_accum_r", 20 0;
v0x12e1582f0_0 .net "mult_out0", 15 0, v0x12e1551d0_0;  1 drivers
v0x12e1584b0_0 .var "mult_out0_r", 15 0;
v0x12e158540_0 .net "mult_out1", 15 0, v0x12e155810_0;  1 drivers
v0x12e1585d0_0 .var "mult_out1_r", 15 0;
v0x12e158660_0 .net "mult_out2", 15 0, v0x12e155e40_0;  1 drivers
v0x12e1586f0_0 .var "mult_out2_r", 15 0;
v0x12e158790_0 .net "reset", 0 0, L_0x12e17ac00;  alias, 1 drivers
v0x12e158820_0 .net "result_data", 7 0, v0x12e1545e0_0;  alias, 1 drivers
v0x12e1588e0_0 .net "result_valid", 0 0, v0x12e154b50_0;  alias, 1 drivers
v0x12e1589b0_0 .net "shift", 3 0, L_0x12e179fb0;  alias, 1 drivers
v0x12e158a80_0 .net "shift_out", 7 0, v0x12e157690_0;  1 drivers
v0x12e158b50_0 .net "start", 0 0, L_0x12e179880;  alias, 1 drivers
v0x12e158be0_0 .net "start_d", 15 0, v0x12e156ee0_0;  1 drivers
E_0x12e153f90 .event anyedge, v0x12e1569b0_0, v0x12e156ee0_0;
E_0x12e153fe0 .event anyedge, v0x12e158240_0;
E_0x12e154030 .event anyedge, v0x12e157d90_0, v0x12e158240_0;
L_0x12e17a520 .part v0x12e14f9c0_0, 0, 8;
L_0x12e17a640 .part v0x12e1503b0_0, 0, 8;
L_0x12e17a760 .part v0x12e14f9c0_0, 8, 8;
L_0x12e17a800 .part v0x12e1503b0_0, 8, 8;
L_0x12e17a8a0 .part v0x12e14f9c0_0, 16, 8;
L_0x12e17a940 .part v0x12e1503b0_0, 16, 8;
L_0x12e17a9e0 .part v0x12e1562e0_0, 3, 1;
L_0x12e17aaf0 .part v0x12e156ee0_0, 2, 1;
S_0x12e154090 .scope module, "max_pool_inst" "max_pool" 10 140, 11 12 0, S_0x12e1537b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x12e154200 .param/l "DWIDTH" 0 11 14, +C4<00000000000000000000000000001000>;
v0x12e1544a0_0 .net "clk", 0 0, L_0x12e1771f0;  alias, 1 drivers
v0x12e154540_0 .net "data_in", 7 0, v0x12e157690_0;  alias, 1 drivers
v0x12e1545e0_0 .var "data_out", 7 0;
v0x12e154670_0 .var "data_r", 7 0;
v0x12e154700_0 .net "en_maxpool", 0 0, L_0x12e17a250;  alias, 1 drivers
v0x12e1547d0_0 .var "max_pool_out", 7 0;
v0x12e154860_0 .var "max_pool_valid", 0 0;
v0x12e1548f0_0 .net "reset", 0 0, L_0x12e17aa80;  1 drivers
v0x12e154990_0 .var "toggle", 0 0;
v0x12e154ab0_0 .net "valid_in", 0 0, L_0x12e17ab90;  1 drivers
v0x12e154b50_0 .var "valid_out", 0 0;
E_0x12e1543f0 .event anyedge, v0x12e154990_0, v0x12e154ab0_0;
E_0x12e154450 .event anyedge, v0x12e154670_0, v0x12e154540_0;
S_0x12e154c60 .scope module, "mult_inst0" "mult" 10 58, 12 1 0, S_0x12e1537b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12e154e30 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12e154e70 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x12e155070_0 .net/s "a", 7 0, L_0x12e17a520;  1 drivers
v0x12e155130_0 .net/s "b", 7 0, L_0x12e17a640;  1 drivers
v0x12e1551d0_0 .var/s "out", 15 0;
E_0x12e155020 .event anyedge, v0x12e155070_0, v0x12e155130_0;
S_0x12e155270 .scope module, "mult_inst1" "mult" 10 70, 12 1 0, S_0x12e1537b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12e155430 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12e155470 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x12e1556b0_0 .net/s "a", 7 0, L_0x12e17a760;  1 drivers
v0x12e155770_0 .net/s "b", 7 0, L_0x12e17a800;  1 drivers
v0x12e155810_0 .var/s "out", 15 0;
E_0x12e155660 .event anyedge, v0x12e1556b0_0, v0x12e155770_0;
S_0x12e1558b0 .scope module, "mult_inst2" "mult" 10 82, 12 1 0, S_0x12e1537b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12e155a70 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12e155ab0 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x12e155ce0_0 .net/s "a", 7 0, L_0x12e17a8a0;  1 drivers
v0x12e155da0_0 .net/s "b", 7 0, L_0x12e17a940;  1 drivers
v0x12e155e40_0 .var/s "out", 15 0;
E_0x12e155c80 .event anyedge, v0x12e155ce0_0, v0x12e155da0_0;
S_0x12e155ee0 .scope module, "ser_shift_clr_col" "serial_shift" 10 191, 9 1 0, S_0x12e1537b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x12e1560e0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x12e156240_0 .net "clk", 0 0, L_0x12e1771f0;  alias, 1 drivers
v0x12e1562e0_0 .var "par_out", 7 0;
v0x12e156380_0 .net "reset", 0 0, L_0x12e17ac00;  alias, 1 drivers
v0x12e156410_0 .net "ser_in", 0 0, v0x12e152130_0;  alias, 1 drivers
S_0x12e1564d0 .scope module, "ser_shift_clr_k_col" "serial_shift" 10 175, 9 1 0, S_0x12e1537b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x12e156690 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
v0x12e156810_0 .net "clk", 0 0, L_0x12e1771f0;  alias, 1 drivers
v0x12e1569b0_0 .var "par_out", 2 0;
v0x12e156a40_0 .net "reset", 0 0, L_0x12e17ac00;  alias, 1 drivers
v0x12e156ad0_0 .net "ser_in", 0 0, v0x12e152300_0;  alias, 1 drivers
S_0x12e156b60 .scope module, "ser_shift_start" "serial_shift" 10 158, 9 1 0, S_0x12e1537b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x12e156cd0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000010000>;
v0x12e156e50_0 .net "clk", 0 0, L_0x12e1771f0;  alias, 1 drivers
v0x12e156ee0_0 .var "par_out", 15 0;
v0x12e156f80_0 .net "reset", 0 0, L_0x12e17ac00;  alias, 1 drivers
v0x12e157090_0 .net "ser_in", 0 0, L_0x12e179880;  alias, 1 drivers
S_0x12e157120 .scope module, "shifter_inst" "shifter" 10 128, 13 1 0, S_0x12e1537b0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x12e1572e0 .param/l "IN_WIDTH" 0 13 3, +C4<00000000000000000000000000010100>;
P_0x12e157320 .param/l "OUT_WIDTH" 0 13 5, +C4<00000000000000000000000000001000>;
P_0x12e157360 .param/l "SHFT_WIDTH" 0 13 4, +C4<00000000000000000000000000000100>;
v0x12e1575d0_0 .net "in", 19 0, v0x12e158100_0;  1 drivers
v0x12e157690_0 .var "out", 7 0;
v0x12e157730_0 .net "shift", 3 0, L_0x12e179fb0;  alias, 1 drivers
E_0x12e157570 .event anyedge, v0x12e14ed40_0, v0x12e1575d0_0;
S_0x12e159fc0 .scope module, "results_dffram" "dffram" 3 193, 6 1 0, S_0x12e14c510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x12e150dd0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x12e150e10 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
v0x12e15a3b0_0 .net "adr_r", 5 0, L_0x12e17b380;  1 drivers
v0x12e15a460_0 .net "adr_w", 5 0, v0x12e153250_0;  alias, 1 drivers
v0x12e15a500_0 .net "clk", 0 0, L_0x12e1771f0;  alias, 1 drivers
v0x12e15a590_0 .net "dat_i", 7 0, v0x12e1545e0_0;  alias, 1 drivers
v0x12e15a620_0 .var "dat_o", 7 0;
v0x12e15a6d0_0 .var "dat_o2", 7 0;
v0x12e15a780 .array "r", 63 0, 7 0;
v0x12e15a820_0 .net "we", 0 0, L_0x12e179320;  1 drivers
S_0x12e15daf0 .scope module, "ren_conv_top_inst_3" "ren_conv_top" 2 155, 3 16 0, S_0x12e112110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x12e15dc60 .param/l "COL_WIDTH" 0 3 22, +C4<00000000000000000000000000001000>;
P_0x12e15dca0 .param/l "IMG_ADDR_WIDTH" 0 3 24, +C4<00000000000000000000000000000110>;
P_0x12e15dce0 .param/l "KERN_CNT_WIDTH" 0 3 23, +C4<00000000000000000000000000000011>;
P_0x12e15dd20 .param/l "KERN_COL_WIDTH" 0 3 21, +C4<00000000000000000000000000000011>;
P_0x12e15dd60 .param/l "MY_ADDR" 0 3 18, C4<000000000000000000000000000110011>;
P_0x12e15dda0 .param/l "MY_ADDR_LSB" 0 3 20, +C4<00000000000000000000000000011000>;
P_0x12e15dde0 .param/l "MY_ADDR_MSB" 0 3 19, +C4<00000000000000000000000000100000>;
P_0x12e15de20 .param/l "RSLT_ADDR_WIDTH" 0 3 25, +C4<00000000000000000000000000000110>;
L_0x12e17ad70 .functor BUFZ 1, o0x12000b220, C4<0>, C4<0>, C4<0>;
L_0x12e17b240 .functor BUFZ 1, o0x12000b250, C4<0>, C4<0>, C4<0>;
L_0x12e174c30 .functor AND 1, L_0x12e174b50, o0x12000b2e0, C4<1>, C4<1>;
L_0x12e16f840 .functor AND 1, L_0x12e174c30, o0x12000b370, C4<1>, C4<1>;
L_0x12e17ba60 .functor BUFZ 32, v0x12e16dfa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12e17bfb0 .functor AND 1, L_0x12e175230, L_0x12e16f840, C4<1>, C4<1>;
L_0x12e17c0e0 .functor AND 1, L_0x12e17bfb0, o0x12000b3a0, C4<1>, C4<1>;
L_0x12e17c500 .functor AND 1, L_0x12e17c390, L_0x12e16f840, C4<1>, C4<1>;
L_0x12e17c5c0 .functor AND 1, L_0x12e17c500, o0x12000b3a0, C4<1>, C4<1>;
L_0x12e17c970 .functor AND 1, L_0x12e17c890, L_0x12e16f840, C4<1>, C4<1>;
L_0x12e17cb00 .functor AND 1, L_0x12e17c970, o0x12000b3a0, C4<1>, C4<1>;
L_0x12e17cc10 .functor AND 1, L_0x12e17cd80, L_0x12e16f840, C4<1>, C4<1>;
L_0x12e17cfd0 .functor AND 1, L_0x12e17cc10, o0x12000b3a0, C4<1>, C4<1>;
L_0x12e17e660 .functor OR 1, L_0x12e17b240, L_0x12e17d380, C4<0>, C4<0>;
L_0x12e17cf60 .functor NOT 1, v0x12e163d70_0, C4<0>, C4<0>, C4<0>;
L_0x12e17e8f0 .functor AND 1, v0x12e166120_0, L_0x12e17cf60, C4<1>, C4<1>;
L_0x1200408c8 .functor BUFT 1, C4<000000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v0x12e16bf40_0 .net/2u *"_ivl_10", 32 0, L_0x1200408c8;  1 drivers
v0x12e16bfe0_0 .net *"_ivl_12", 0 0, L_0x12e174b50;  1 drivers
v0x12e16c080_0 .net *"_ivl_14", 0 0, L_0x12e174c30;  1 drivers
v0x12e16c110_0 .net *"_ivl_23", 1 0, L_0x12e17bb80;  1 drivers
v0x12e16c1b0_0 .net *"_ivl_24", 31 0, L_0x12e17bc20;  1 drivers
L_0x120040910 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e16c2a0_0 .net *"_ivl_27", 29 0, L_0x120040910;  1 drivers
L_0x120040958 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e16c350_0 .net/2u *"_ivl_28", 31 0, L_0x120040958;  1 drivers
v0x12e16c400_0 .net *"_ivl_30", 0 0, L_0x12e175230;  1 drivers
v0x12e16c4a0_0 .net *"_ivl_32", 0 0, L_0x12e17bfb0;  1 drivers
v0x12e16c5b0_0 .net *"_ivl_37", 1 0, L_0x12e17c190;  1 drivers
v0x12e16c660_0 .net *"_ivl_38", 31 0, L_0x12e17c270;  1 drivers
L_0x1200409a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e16c710_0 .net *"_ivl_41", 29 0, L_0x1200409a0;  1 drivers
L_0x1200409e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12e16c7c0_0 .net/2u *"_ivl_42", 31 0, L_0x1200409e8;  1 drivers
v0x12e16c870_0 .net *"_ivl_44", 0 0, L_0x12e17c390;  1 drivers
v0x12e16c910_0 .net *"_ivl_46", 0 0, L_0x12e17c500;  1 drivers
v0x12e16c9c0_0 .net *"_ivl_5", 7 0, L_0x12e17b6e0;  1 drivers
v0x12e16ca70_0 .net *"_ivl_51", 1 0, L_0x12e17c670;  1 drivers
v0x12e16cc00_0 .net *"_ivl_52", 31 0, L_0x12e17c710;  1 drivers
L_0x120040a30 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e16cc90_0 .net *"_ivl_55", 29 0, L_0x120040a30;  1 drivers
L_0x120040a78 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12e16cd40_0 .net/2u *"_ivl_56", 31 0, L_0x120040a78;  1 drivers
v0x12e16cdf0_0 .net *"_ivl_58", 0 0, L_0x12e17c890;  1 drivers
v0x12e16ce90_0 .net *"_ivl_6", 32 0, L_0x12e174ab0;  1 drivers
v0x12e16cf40_0 .net *"_ivl_60", 0 0, L_0x12e17c970;  1 drivers
v0x12e16cff0_0 .net *"_ivl_65", 1 0, L_0x12e17cb70;  1 drivers
v0x12e16d0a0_0 .net *"_ivl_66", 31 0, L_0x12e17cc80;  1 drivers
L_0x120040ac0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e16d150_0 .net *"_ivl_69", 29 0, L_0x120040ac0;  1 drivers
L_0x120040b08 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12e16d200_0 .net/2u *"_ivl_70", 31 0, L_0x120040b08;  1 drivers
v0x12e16d2b0_0 .net *"_ivl_72", 0 0, L_0x12e17cd80;  1 drivers
v0x12e16d350_0 .net *"_ivl_74", 0 0, L_0x12e17cc10;  1 drivers
L_0x120040880 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e16d400_0 .net *"_ivl_9", 24 0, L_0x120040880;  1 drivers
v0x12e16d4b0_0 .net *"_ivl_94", 0 0, L_0x12e17cf60;  1 drivers
v0x12e16d560_0 .net "accum_ovrflow", 0 0, v0x12e168f00_0;  1 drivers
v0x12e16d5f0_0 .net "clk", 0 0, L_0x12e17ad70;  1 drivers
v0x12e16cb00_0 .net "cols", 7 0, L_0x12e17d5c0;  1 drivers
v0x12e16d880_0 .net "data_out_regs", 31 0, v0x12e15f180_0;  1 drivers
v0x12e16d910_0 .net "data_out_result", 7 0, v0x12e16bca0_0;  1 drivers
v0x12e16d9a0_0 .net "done", 0 0, v0x12e163d70_0;  1 drivers
v0x12e16da30_0 .net "en_max_pool", 0 0, L_0x12e17dcb0;  1 drivers
v0x12e16dac0_0 .net "img_addr", 5 0, v0x12e164280_0;  1 drivers
v0x12e16db50_0 .net "img_data", 23 0, v0x12e160f90_0;  1 drivers
v0x12e16dbf0_0 .net "kern_addr", 5 0, v0x12e164460_0;  1 drivers
v0x12e16dc90_0 .net "kern_addr_mode", 0 0, L_0x12e17db30;  1 drivers
v0x12e16dd20_0 .net "kern_cols", 2 0, L_0x12e17d4a0;  1 drivers
v0x12e16ddc0_0 .net "kern_data", 23 0, v0x12e161980_0;  1 drivers
v0x12e16de60_0 .net "kerns", 2 0, L_0x12e17d760;  1 drivers
v0x12e16df00_0 .net "mask", 2 0, L_0x12e17dd50;  1 drivers
v0x12e16dfa0_0 .var "rdata", 31 0;
v0x12e16e050_0 .var "ready", 0 0;
v0x12e16e0f0_0 .net "reset", 0 0, L_0x12e17b240;  1 drivers
v0x12e16e180_0 .net "result_addr", 5 0, v0x12e164820_0;  1 drivers
v0x12e16e220_0 .net "result_cols", 7 0, L_0x12e17d920;  1 drivers
v0x12e16e2c0_0 .net "result_data", 7 0, v0x12e165bb0_0;  1 drivers
v0x12e16e3d0_0 .net "result_valid", 0 0, v0x12e166120_0;  1 drivers
v0x12e16e4e0_0 .net "shift", 3 0, L_0x12e17da10;  1 drivers
v0x12e16e5f0_0 .net "soft_reset", 0 0, L_0x12e17d380;  1 drivers
v0x12e16e680_0 .net "start", 0 0, L_0x12e17d2e0;  1 drivers
v0x12e16e710_0 .net "stride", 7 0, L_0x12e17d880;  1 drivers
v0x12e16e7a0_0 .net "valid", 0 0, L_0x12e16f840;  1 drivers
v0x12e16e830_0 .net "wb_clk_i", 0 0, o0x12000b220;  alias, 0 drivers
v0x12e16e8c0_0 .net "wb_rst_i", 0 0, o0x12000b250;  alias, 0 drivers
v0x12e16e950_0 .net "wbs_ack_o", 0 0, v0x12e16e050_0;  alias, 1 drivers
v0x12e16e9e0_0 .net "wbs_adr_i", 31 0, o0x12000b2b0;  alias, 0 drivers
v0x12e16ea70_0 .net "wbs_cyc_i", 0 0, o0x12000b2e0;  alias, 0 drivers
v0x12e16eb00_0 .net "wbs_dat_i", 31 0, o0x120008130;  alias, 0 drivers
v0x12e16eb90_0 .net "wbs_dat_o", 31 0, L_0x12e17ba60;  alias, 1 drivers
v0x12e16d680_0 .net "wbs_sel_i", 3 0, o0x12000b340;  alias, 0 drivers
v0x12e16d710_0 .net "wbs_stb_i", 0 0, o0x12000b370;  alias, 0 drivers
v0x12e16d7a0_0 .net "wbs_we_i", 0 0, o0x12000b3a0;  alias, 0 drivers
v0x12e16ec20_0 .net "we_img_ram", 0 0, L_0x12e17c5c0;  1 drivers
v0x12e16ecb0_0 .net "we_kern_ram", 0 0, L_0x12e17cb00;  1 drivers
v0x12e16ed40_0 .net "we_regs", 0 0, L_0x12e17c0e0;  1 drivers
v0x12e16ee10_0 .net "we_res_ram", 0 0, L_0x12e17cfd0;  1 drivers
L_0x12e17b6e0 .part o0x12000b2b0, 24, 8;
L_0x12e174ab0 .concat [ 8 25 0 0], L_0x12e17b6e0, L_0x120040880;
L_0x12e174b50 .cmp/eq 33, L_0x12e174ab0, L_0x1200408c8;
L_0x12e17bb80 .part o0x12000b2b0, 8, 2;
L_0x12e17bc20 .concat [ 2 30 0 0], L_0x12e17bb80, L_0x120040910;
L_0x12e175230 .cmp/eq 32, L_0x12e17bc20, L_0x120040958;
L_0x12e17c190 .part o0x12000b2b0, 8, 2;
L_0x12e17c270 .concat [ 2 30 0 0], L_0x12e17c190, L_0x1200409a0;
L_0x12e17c390 .cmp/eq 32, L_0x12e17c270, L_0x1200409e8;
L_0x12e17c670 .part o0x12000b2b0, 8, 2;
L_0x12e17c710 .concat [ 2 30 0 0], L_0x12e17c670, L_0x120040a30;
L_0x12e17c890 .cmp/eq 32, L_0x12e17c710, L_0x120040a78;
L_0x12e17cb70 .part o0x12000b2b0, 8, 2;
L_0x12e17cc80 .concat [ 2 30 0 0], L_0x12e17cb70, L_0x120040ac0;
L_0x12e17cd80 .cmp/eq 32, L_0x12e17cc80, L_0x120040b08;
L_0x12e17dee0 .part o0x12000b2b0, 2, 2;
L_0x12e17e850 .part L_0x12e17d880, 0, 6;
L_0x12e17e980 .part L_0x12e17d920, 0, 6;
L_0x12e17ea20 .part o0x120008130, 0, 24;
L_0x12e17eb60 .part o0x12000b2b0, 2, 6;
L_0x12e17ec00 .part o0x120008130, 0, 24;
L_0x12e17eac0 .part o0x12000b2b0, 2, 6;
L_0x12e17ede0 .part o0x12000b2b0, 2, 6;
S_0x12e15e320 .scope module, "cfg_regs_inst" "regs" 3 99, 4 14 0, S_0x12e15daf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x12e15e4e0 .param/l "DWIDTH" 0 4 16, +C4<00000000000000000000000000100000>;
v0x12e15f7a0_0 .net *"_ivl_6", 29 0, L_0x12e17d060;  1 drivers
v0x12e15f860_0 .net "accum_ovrflow", 0 0, v0x12e168f00_0;  alias, 1 drivers
v0x12e15f900_0 .net "addr", 1 0, L_0x12e17dee0;  1 drivers
v0x12e15f990_0 .net "clk", 0 0, L_0x12e17ad70;  alias, 1 drivers
v0x12e15fa20_0 .net "cols", 7 0, L_0x12e17d5c0;  alias, 1 drivers
v0x12e15faf0_0 .net "data_in", 31 0, o0x120008130;  alias, 0 drivers
v0x12e15fb80_0 .net "data_out", 31 0, v0x12e15f180_0;  alias, 1 drivers
v0x12e15fc20_0 .net "done", 0 0, v0x12e163d70_0;  alias, 1 drivers
v0x12e15fcb0_0 .net "en_max_pool", 0 0, L_0x12e17dcb0;  alias, 1 drivers
v0x12e15fdd0_0 .net "kern_addr_mode", 0 0, L_0x12e17db30;  alias, 1 drivers
v0x12e15fe70_0 .net "kern_cols", 2 0, L_0x12e17d4a0;  alias, 1 drivers
v0x12e15ff20_0 .net "kerns", 2 0, L_0x12e17d760;  alias, 1 drivers
v0x12e15ffd0_0 .net "mask", 2 0, L_0x12e17dd50;  alias, 1 drivers
v0x12e160080 .array "regs", 4 0;
v0x12e160080_0 .net v0x12e160080 0, 31 0, v0x12e15ee50_0; 1 drivers
v0x12e160080_1 .net v0x12e160080 1, 31 0, v0x12e15eee0_0; 1 drivers
v0x12e160080_2 .net v0x12e160080 2, 31 0, v0x12e15ef70_0; 1 drivers
v0x12e160080_3 .net v0x12e160080 3, 31 0, v0x12e15f040_0; 1 drivers
o0x1200124b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12e160080_4 .net v0x12e160080 4, 31 0, o0x1200124b0; 0 drivers
v0x12e1601f0_0 .net "reset", 0 0, L_0x12e17b240;  alias, 1 drivers
v0x12e160280_0 .net "result_cols", 7 0, L_0x12e17d920;  alias, 1 drivers
v0x12e160310_0 .net "shift", 3 0, L_0x12e17da10;  alias, 1 drivers
v0x12e1604a0_0 .net "soft_reset", 0 0, L_0x12e17d380;  alias, 1 drivers
v0x12e160530_0 .net "start", 0 0, L_0x12e17d2e0;  alias, 1 drivers
v0x12e1605d0_0 .net "stride", 7 0, L_0x12e17d880;  alias, 1 drivers
v0x12e160680_0 .net "wr_en", 0 0, L_0x12e17c0e0;  alias, 1 drivers
L_0x12e17d060 .part v0x12e15ee50_0, 2, 30;
L_0x12e17d140 .concat [ 1 1 30 0], v0x12e163d70_0, v0x12e168f00_0, L_0x12e17d060;
L_0x12e17d2e0 .part v0x12e15ee50_0, 2, 1;
L_0x12e17d380 .part v0x12e15ee50_0, 3, 1;
L_0x12e17d4a0 .part v0x12e15eee0_0, 0, 3;
L_0x12e17d5c0 .part v0x12e15eee0_0, 8, 8;
L_0x12e17d760 .part v0x12e15eee0_0, 16, 3;
L_0x12e17d880 .part v0x12e15eee0_0, 24, 8;
L_0x12e17d920 .part v0x12e15ef70_0, 0, 8;
L_0x12e17da10 .part v0x12e15ef70_0, 8, 4;
L_0x12e17db30 .part v0x12e15ef70_0, 16, 1;
L_0x12e17dcb0 .part v0x12e15ef70_0, 17, 1;
L_0x12e17dd50 .part v0x12e15ef70_0, 18, 3;
S_0x12e15e7f0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 4 53, 5 15 0, S_0x12e15e320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x12e15e9c0 .param/l "DWIDTH" 0 5 17, +C4<00000000000000000000000000100000>;
v0x12e15ecf0_0 .net "addr", 1 0, L_0x12e17dee0;  alias, 1 drivers
v0x12e15edb0_0 .net "clk", 0 0, L_0x12e17ad70;  alias, 1 drivers
v0x12e15ee50_0 .var "ctrl0", 31 0;
v0x12e15eee0_0 .var "ctrl1", 31 0;
v0x12e15ef70_0 .var "ctrl2", 31 0;
v0x12e15f040_0 .var "ctrl3", 31 0;
v0x12e15f0e0_0 .net "data_in", 31 0, o0x120008130;  alias, 0 drivers
v0x12e15f180_0 .var "data_out", 31 0;
v0x12e15f230_0 .net "reset", 0 0, L_0x12e17b240;  alias, 1 drivers
v0x12e15f340_0 .net "status0", 31 0, L_0x12e17d140;  1 drivers
v0x12e15f3e0_0 .net "status1", 31 0, v0x12e15eee0_0;  alias, 1 drivers
v0x12e15f4a0_0 .net "status2", 31 0, v0x12e15ef70_0;  alias, 1 drivers
v0x12e15f530_0 .net "status3", 31 0, v0x12e15f040_0;  alias, 1 drivers
v0x12e15f5c0_0 .net "wr_en", 0 0, L_0x12e17c0e0;  alias, 1 drivers
E_0x12e15ec20/0 .event anyedge, v0x12e15ecf0_0, v0x12e15f340_0, v0x12e15eee0_0, v0x12e15ef70_0;
E_0x12e15ec20/1 .event anyedge, v0x12e15f040_0;
E_0x12e15ec20 .event/or E_0x12e15ec20/0, E_0x12e15ec20/1;
E_0x12e15eca0 .event posedge, v0x12e15edb0_0;
S_0x12e160870 .scope module, "img_dffram" "dffram" 3 161, 6 1 0, S_0x12e15daf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x12e15e580 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x12e15e5c0 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x12e160c50_0 .net "adr_r", 5 0, v0x12e164280_0;  alias, 1 drivers
v0x12e160d00_0 .net "adr_w", 5 0, L_0x12e17eb60;  1 drivers
v0x12e160da0_0 .net "clk", 0 0, L_0x12e17ad70;  alias, 1 drivers
v0x12e160e30_0 .net "dat_i", 23 0, L_0x12e17ea20;  1 drivers
v0x12e160ec0_0 .var "dat_o", 23 0;
v0x12e160f90_0 .var "dat_o2", 23 0;
v0x12e161040 .array "r", 63 0, 23 0;
v0x12e1610e0_0 .net "we", 0 0, L_0x12e17c5c0;  alias, 1 drivers
S_0x12e161230 .scope module, "kerns_dffram" "dffram" 3 177, 6 1 0, S_0x12e15daf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x12e1613f0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x12e161430 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x12e161660_0 .net "adr_r", 5 0, v0x12e164460_0;  alias, 1 drivers
v0x12e161710_0 .net "adr_w", 5 0, L_0x12e17eac0;  1 drivers
v0x12e1617b0_0 .net "clk", 0 0, L_0x12e17ad70;  alias, 1 drivers
v0x12e161840_0 .net "dat_i", 23 0, L_0x12e17ec00;  1 drivers
v0x12e1618d0_0 .var "dat_o", 23 0;
v0x12e161980_0 .var "dat_o2", 23 0;
v0x12e161a30 .array "r", 63 0, 23 0;
v0x12e161ad0_0 .net "we", 0 0, L_0x12e17cb00;  alias, 1 drivers
S_0x12e161c20 .scope module, "ren_conv_inst" "ren_conv" 3 131, 7 27 0, S_0x12e15daf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x12e161de0 .param/l "COL_WIDTH" 0 7 30, +C4<00000000000000000000000000001000>;
P_0x12e161e20 .param/l "IMG_ADDR_WIDTH" 0 7 32, +C4<00000000000000000000000000000110>;
P_0x12e161e60 .param/l "IMG_DWIDTH" 0 7 35, +C4<00000000000000000000000000011000>;
P_0x12e161ea0 .param/l "KERN_CNT_WIDTH" 0 7 31, +C4<00000000000000000000000000000011>;
P_0x12e161ee0 .param/l "KERN_COL_WIDTH" 0 7 29, +C4<00000000000000000000000000000011>;
P_0x12e161f20 .param/l "KERN_DWIDTH" 0 7 36, +C4<00000000000000000000000000011000>;
P_0x12e161f60 .param/l "RESULT_DWIDTH" 0 7 37, +C4<00000000000000000000000000001000>;
P_0x12e161fa0 .param/l "RSLT_ADDR_WIDTH" 0 7 33, +C4<00000000000000000000000000000110>;
P_0x12e161fe0 .param/l "SHFT_WIDTH" 0 7 34, +C4<00000000000000000000000000000100>;
v0x12e16a350_0 .net "accum_ovrflow", 0 0, v0x12e168f00_0;  alias, 1 drivers
v0x12e16a430_0 .net "clk", 0 0, L_0x12e17ad70;  alias, 1 drivers
v0x12e16a4c0_0 .net "clr_col_cnt", 0 0, v0x12e163700_0;  1 drivers
v0x12e16a550_0 .net "clr_k_col_cnt", 0 0, v0x12e1638d0_0;  1 drivers
v0x12e16a5e0_0 .net "cols", 7 0, L_0x12e17d5c0;  alias, 1 drivers
v0x12e16a6b0_0 .net "done", 0 0, v0x12e163d70_0;  alias, 1 drivers
v0x12e16a780_0 .net "en_max_pool", 0 0, L_0x12e17dcb0;  alias, 1 drivers
v0x12e16a810_0 .net "img_addr", 5 0, v0x12e164280_0;  alias, 1 drivers
v0x12e16a8e0_0 .net "img_data", 23 0, v0x12e160f90_0;  alias, 1 drivers
v0x12e16a9f0_0 .net "kern_addr", 5 0, v0x12e164460_0;  alias, 1 drivers
v0x12e16aac0_0 .net "kern_addr_mode", 0 0, L_0x12e17db30;  alias, 1 drivers
v0x12e16ab90_0 .net "kern_cols", 2 0, L_0x12e17d4a0;  alias, 1 drivers
v0x12e16ac60_0 .net "kern_data", 23 0, v0x12e161980_0;  alias, 1 drivers
v0x12e16ad30_0 .net "kerns", 2 0, L_0x12e17d760;  alias, 1 drivers
v0x12e16ae00_0 .net "mask", 2 0, L_0x12e17dd50;  alias, 1 drivers
v0x12e16ae90_0 .net "reset", 0 0, L_0x12e17e660;  1 drivers
v0x12e16af20_0 .net "result_addr", 5 0, v0x12e164820_0;  alias, 1 drivers
v0x12e16b0b0_0 .net "result_cols", 5 0, L_0x12e17e980;  1 drivers
v0x12e16b140_0 .net "result_data", 7 0, v0x12e165bb0_0;  alias, 1 drivers
v0x12e16b1d0_0 .net "result_valid", 0 0, v0x12e166120_0;  alias, 1 drivers
v0x12e16b260_0 .net "shift", 3 0, L_0x12e17da10;  alias, 1 drivers
v0x12e16b2f0_0 .net "start", 0 0, L_0x12e17d2e0;  alias, 1 drivers
v0x12e16b400_0 .net "stride", 5 0, L_0x12e17e850;  1 drivers
S_0x12e162650 .scope module, "agu_inst" "agu" 7 83, 8 24 0, S_0x12e161c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x12e162820 .param/l "COL_WIDTH" 0 8 27, +C4<00000000000000000000000000001000>;
P_0x12e162860 .param/l "IMG_ADDR_WIDTH" 0 8 29, +C4<00000000000000000000000000000110>;
P_0x12e1628a0 .param/l "KERN_CNT_WIDTH" 0 8 28, +C4<00000000000000000000000000000011>;
P_0x12e1628e0 .param/l "KERN_COL_WIDTH" 0 8 26, +C4<00000000000000000000000000000011>;
P_0x12e162920 .param/l "RSLT_ADDR_WIDTH" 0 8 30, +C4<00000000000000000000000000000110>;
v0x12e163660_0 .net "clk", 0 0, L_0x12e17ad70;  alias, 1 drivers
v0x12e163700_0 .var "clr_col_cnt", 0 0;
v0x12e1637a0_0 .var "clr_img_addr", 0 0;
v0x12e163830_0 .var "clr_img_st", 0 0;
v0x12e1638d0_0 .var "clr_k_col_cnt", 0 0;
v0x12e1639b0_0 .var "clr_kerns_cnt", 0 0;
v0x12e163a40_0 .net "clr_kerns_cnt_d", 7 0, v0x12e163440_0;  1 drivers
v0x12e163af0_0 .var "clr_result_addr", 0 0;
v0x12e163b80_0 .var "col_cnt", 7 0;
v0x12e163cb0_0 .net "cols", 7 0, L_0x12e17d5c0;  alias, 1 drivers
v0x12e163d70_0 .var "done", 0 0;
v0x12e163e00_0 .var "en_col_cnt", 0 0;
v0x12e163e90_0 .var "en_img_addr", 0 0;
v0x12e163f20_0 .var "en_img_st", 0 0;
v0x12e163fb0_0 .var "en_k_col_cnt", 0 0;
v0x12e164040_0 .var "en_kerns_cnt", 0 0;
v0x12e1640e0_0 .net "en_result_addr", 0 0, v0x12e166120_0;  alias, 1 drivers
v0x12e164280_0 .var "img_addr", 5 0;
v0x12e164340_0 .var "img_st", 5 0;
v0x12e1643d0_0 .var "k_col_cnt", 2 0;
v0x12e164460_0 .var "kern_addr", 5 0;
v0x12e1644f0_0 .net "kern_addr_mode", 0 0, L_0x12e17db30;  alias, 1 drivers
v0x12e164580_0 .net "kern_cols", 2 0, L_0x12e17d4a0;  alias, 1 drivers
v0x12e164630_0 .net "kerns", 2 0, L_0x12e17d760;  alias, 1 drivers
v0x12e1646e0_0 .var "kerns_cnt", 2 0;
v0x12e164770_0 .net "reset", 0 0, L_0x12e17e660;  alias, 1 drivers
v0x12e164820_0 .var "result_addr", 5 0;
v0x12e1648c0_0 .net "result_cols", 5 0, L_0x12e17e980;  alias, 1 drivers
v0x12e164970_0 .net "start", 0 0, L_0x12e17d2e0;  alias, 1 drivers
v0x12e164a20_0 .var "start_d", 0 0;
v0x12e164ab0_0 .var "start_pedge", 0 0;
v0x12e164b50_0 .net "stride", 5 0, L_0x12e17e850;  alias, 1 drivers
E_0x12e162cc0 .event anyedge, v0x12e164820_0, v0x12e1648c0_0, v0x12e1640e0_0;
E_0x12e162d30 .event anyedge, v0x12e160530_0, v0x12e164a20_0;
E_0x12e162d80 .event anyedge, v0x12e15fdd0_0, v0x12e1646e0_0, v0x12e1643d0_0;
E_0x12e162e00 .event anyedge, v0x12e160530_0;
E_0x12e162e40 .event anyedge, v0x12e1638d0_0;
E_0x12e162ec0 .event anyedge, v0x12e163700_0;
E_0x12e162f10 .event anyedge, v0x12e1646e0_0, v0x12e15ff20_0, v0x12e164040_0;
E_0x12e162f90 .event anyedge, v0x12e163b80_0, v0x12e15fa20_0, v0x12e163e00_0;
E_0x12e162ff0 .event anyedge, v0x12e1643d0_0, v0x12e15fe70_0, v0x12e160530_0;
S_0x12e163080 .scope module, "ser_shift_done" "serial_shift" 8 147, 9 1 0, S_0x12e162650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x12e162f50 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x12e1633a0_0 .net "clk", 0 0, L_0x12e17ad70;  alias, 1 drivers
v0x12e163440_0 .var "par_out", 7 0;
v0x12e1634e0_0 .net "reset", 0 0, L_0x12e17e660;  alias, 1 drivers
v0x12e163570_0 .net "ser_in", 0 0, v0x12e1639b0_0;  1 drivers
S_0x12e164d80 .scope module, "datapath_inst" "datapath" 7 111, 10 6 0, S_0x12e161c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x12e164f50 .param/l "CLR_DLY" 1 10 167, +C4<00000000000000000000000000000010>;
P_0x12e164f90 .param/l "CLR_DLY_WIDTH" 1 10 168, +C4<00000000000000000000000000000011>;
P_0x12e164fd0 .param/l "DLY_WIDTH" 1 10 151, +C4<00000000000000000000000000010000>;
P_0x12e165010 .param/l "IMG_DWIDTH" 0 10 8, +C4<00000000000000000000000000011000>;
P_0x12e165050 .param/l "KERN_DWIDTH" 0 10 9, +C4<00000000000000000000000000011000>;
P_0x12e165090 .param/l "RESULT_DWIDTH" 0 10 10, +C4<00000000000000000000000000001000>;
P_0x12e1650d0 .param/l "SHFT_WIDTH" 0 10 11, +C4<00000000000000000000000000000100>;
L_0x12e17e4e0 .functor OR 1, L_0x12e17e660, L_0x12e17e440, C4<0>, C4<0>;
L_0x12e17e5f0 .functor AND 1, v0x12e169360_0, L_0x12e17e550, C4<1>, C4<1>;
v0x12e168da0_0 .net *"_ivl_13", 0 0, L_0x12e17e440;  1 drivers
v0x12e168e60_0 .net *"_ivl_17", 0 0, L_0x12e17e550;  1 drivers
v0x12e168f00_0 .var "accum_ovrflow", 0 0;
v0x12e168fd0_0 .net "clk", 0 0, L_0x12e17ad70;  alias, 1 drivers
v0x12e169060_0 .net "clr_col_cnt", 0 0, v0x12e163700_0;  alias, 1 drivers
v0x12e169170_0 .net "clr_col_cnt_d", 7 0, v0x12e1678b0_0;  1 drivers
v0x12e169200_0 .net "clr_k_col_cnt", 0 0, v0x12e1638d0_0;  alias, 1 drivers
v0x12e1692d0_0 .net "clr_k_col_cnt_d", 2 0, v0x12e167f80_0;  1 drivers
v0x12e169360_0 .var "clr_mult_accum", 0 0;
v0x12e169470_0 .net "en_max_pool", 0 0, L_0x12e17dcb0;  alias, 1 drivers
v0x12e169500_0 .net "img_data", 23 0, v0x12e160f90_0;  alias, 1 drivers
v0x12e169590_0 .net "kern_data", 23 0, v0x12e161980_0;  alias, 1 drivers
v0x12e169620_0 .net "mask", 2 0, L_0x12e17dd50;  alias, 1 drivers
v0x12e1696d0_0 .var "mult_accum", 19 0;
v0x12e169780_0 .var "mult_accum_mux", 20 0;
v0x12e169810_0 .var "mult_accum_r", 20 0;
v0x12e1698c0_0 .net "mult_out0", 15 0, v0x12e1667a0_0;  1 drivers
v0x12e169a80_0 .var "mult_out0_r", 15 0;
v0x12e169b10_0 .net "mult_out1", 15 0, v0x12e166de0_0;  1 drivers
v0x12e169ba0_0 .var "mult_out1_r", 15 0;
v0x12e169c30_0 .net "mult_out2", 15 0, v0x12e167410_0;  1 drivers
v0x12e169cc0_0 .var "mult_out2_r", 15 0;
v0x12e169d60_0 .net "reset", 0 0, L_0x12e17e660;  alias, 1 drivers
v0x12e169df0_0 .net "result_data", 7 0, v0x12e165bb0_0;  alias, 1 drivers
v0x12e169eb0_0 .net "result_valid", 0 0, v0x12e166120_0;  alias, 1 drivers
v0x12e169f80_0 .net "shift", 3 0, L_0x12e17da10;  alias, 1 drivers
v0x12e16a050_0 .net "shift_out", 7 0, v0x12e168c60_0;  1 drivers
v0x12e16a120_0 .net "start", 0 0, L_0x12e17d2e0;  alias, 1 drivers
v0x12e16a1b0_0 .net "start_d", 15 0, v0x12e1684b0_0;  1 drivers
E_0x12e165560 .event anyedge, v0x12e167f80_0, v0x12e1684b0_0;
E_0x12e1655b0 .event anyedge, v0x12e169810_0;
E_0x12e165600 .event anyedge, v0x12e169360_0, v0x12e169810_0;
L_0x12e17df80 .part v0x12e160f90_0, 0, 8;
L_0x12e17e0a0 .part v0x12e161980_0, 0, 8;
L_0x12e17e1c0 .part v0x12e160f90_0, 8, 8;
L_0x12e17e260 .part v0x12e161980_0, 8, 8;
L_0x12e17e300 .part v0x12e160f90_0, 16, 8;
L_0x12e17e3a0 .part v0x12e161980_0, 16, 8;
L_0x12e17e440 .part v0x12e1678b0_0, 3, 1;
L_0x12e17e550 .part v0x12e1684b0_0, 2, 1;
S_0x12e165660 .scope module, "max_pool_inst" "max_pool" 10 140, 11 12 0, S_0x12e164d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x12e1657d0 .param/l "DWIDTH" 0 11 14, +C4<00000000000000000000000000001000>;
v0x12e165a70_0 .net "clk", 0 0, L_0x12e17ad70;  alias, 1 drivers
v0x12e165b10_0 .net "data_in", 7 0, v0x12e168c60_0;  alias, 1 drivers
v0x12e165bb0_0 .var "data_out", 7 0;
v0x12e165c40_0 .var "data_r", 7 0;
v0x12e165cd0_0 .net "en_maxpool", 0 0, L_0x12e17dcb0;  alias, 1 drivers
v0x12e165da0_0 .var "max_pool_out", 7 0;
v0x12e165e30_0 .var "max_pool_valid", 0 0;
v0x12e165ec0_0 .net "reset", 0 0, L_0x12e17e4e0;  1 drivers
v0x12e165f60_0 .var "toggle", 0 0;
v0x12e166080_0 .net "valid_in", 0 0, L_0x12e17e5f0;  1 drivers
v0x12e166120_0 .var "valid_out", 0 0;
E_0x12e1659c0 .event anyedge, v0x12e165f60_0, v0x12e166080_0;
E_0x12e165a20 .event anyedge, v0x12e165c40_0, v0x12e165b10_0;
S_0x12e166230 .scope module, "mult_inst0" "mult" 10 58, 12 1 0, S_0x12e164d80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12e166400 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12e166440 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x12e166640_0 .net/s "a", 7 0, L_0x12e17df80;  1 drivers
v0x12e166700_0 .net/s "b", 7 0, L_0x12e17e0a0;  1 drivers
v0x12e1667a0_0 .var/s "out", 15 0;
E_0x12e1665f0 .event anyedge, v0x12e166640_0, v0x12e166700_0;
S_0x12e166840 .scope module, "mult_inst1" "mult" 10 70, 12 1 0, S_0x12e164d80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12e166a00 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12e166a40 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x12e166c80_0 .net/s "a", 7 0, L_0x12e17e1c0;  1 drivers
v0x12e166d40_0 .net/s "b", 7 0, L_0x12e17e260;  1 drivers
v0x12e166de0_0 .var/s "out", 15 0;
E_0x12e166c30 .event anyedge, v0x12e166c80_0, v0x12e166d40_0;
S_0x12e166e80 .scope module, "mult_inst2" "mult" 10 82, 12 1 0, S_0x12e164d80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12e167040 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12e167080 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x12e1672b0_0 .net/s "a", 7 0, L_0x12e17e300;  1 drivers
v0x12e167370_0 .net/s "b", 7 0, L_0x12e17e3a0;  1 drivers
v0x12e167410_0 .var/s "out", 15 0;
E_0x12e167250 .event anyedge, v0x12e1672b0_0, v0x12e167370_0;
S_0x12e1674b0 .scope module, "ser_shift_clr_col" "serial_shift" 10 191, 9 1 0, S_0x12e164d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x12e1676b0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x12e167810_0 .net "clk", 0 0, L_0x12e17ad70;  alias, 1 drivers
v0x12e1678b0_0 .var "par_out", 7 0;
v0x12e167950_0 .net "reset", 0 0, L_0x12e17e660;  alias, 1 drivers
v0x12e1679e0_0 .net "ser_in", 0 0, v0x12e163700_0;  alias, 1 drivers
S_0x12e167aa0 .scope module, "ser_shift_clr_k_col" "serial_shift" 10 175, 9 1 0, S_0x12e164d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x12e167c60 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
v0x12e167de0_0 .net "clk", 0 0, L_0x12e17ad70;  alias, 1 drivers
v0x12e167f80_0 .var "par_out", 2 0;
v0x12e168010_0 .net "reset", 0 0, L_0x12e17e660;  alias, 1 drivers
v0x12e1680a0_0 .net "ser_in", 0 0, v0x12e1638d0_0;  alias, 1 drivers
S_0x12e168130 .scope module, "ser_shift_start" "serial_shift" 10 158, 9 1 0, S_0x12e164d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x12e1682a0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000010000>;
v0x12e168420_0 .net "clk", 0 0, L_0x12e17ad70;  alias, 1 drivers
v0x12e1684b0_0 .var "par_out", 15 0;
v0x12e168550_0 .net "reset", 0 0, L_0x12e17e660;  alias, 1 drivers
v0x12e168660_0 .net "ser_in", 0 0, L_0x12e17d2e0;  alias, 1 drivers
S_0x12e1686f0 .scope module, "shifter_inst" "shifter" 10 128, 13 1 0, S_0x12e164d80;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x12e1688b0 .param/l "IN_WIDTH" 0 13 3, +C4<00000000000000000000000000010100>;
P_0x12e1688f0 .param/l "OUT_WIDTH" 0 13 5, +C4<00000000000000000000000000001000>;
P_0x12e168930 .param/l "SHFT_WIDTH" 0 13 4, +C4<00000000000000000000000000000100>;
v0x12e168ba0_0 .net "in", 19 0, v0x12e1696d0_0;  1 drivers
v0x12e168c60_0 .var "out", 7 0;
v0x12e168d00_0 .net "shift", 3 0, L_0x12e17da10;  alias, 1 drivers
E_0x12e168b40 .event anyedge, v0x12e160310_0, v0x12e168ba0_0;
S_0x12e16b590 .scope module, "results_dffram" "dffram" 3 193, 6 1 0, S_0x12e15daf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x12e1623a0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x12e1623e0 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
v0x12e16b980_0 .net "adr_r", 5 0, L_0x12e17ede0;  1 drivers
v0x12e16ba30_0 .net "adr_w", 5 0, v0x12e164820_0;  alias, 1 drivers
v0x12e16bad0_0 .net "clk", 0 0, L_0x12e17ad70;  alias, 1 drivers
v0x12e16bb60_0 .net "dat_i", 7 0, v0x12e165bb0_0;  alias, 1 drivers
v0x12e16bbf0_0 .var "dat_o", 7 0;
v0x12e16bca0_0 .var "dat_o2", 7 0;
v0x12e16bd50 .array "r", 63 0, 7 0;
v0x12e16bdf0_0 .net "we", 0 0, L_0x12e17e8f0;  1 drivers
    .scope S_0x12e1181f0;
T_0 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e12b220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e12ae30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e12aec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e12af50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e12b020_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12e12b5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x12e119690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x12e12b0c0_0;
    %assign/vec4 v0x12e12ae30_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x12e12b0c0_0;
    %assign/vec4 v0x12e12aec0_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x12e12b0c0_0;
    %assign/vec4 v0x12e12af50_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x12e12b0c0_0;
    %assign/vec4 v0x12e12b020_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12e1181f0;
T_1 ;
    %wait E_0x12e118640;
    %load/vec4 v0x12e119690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x12e12b330_0;
    %store/vec4 v0x12e12b170_0, 0, 32;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x12e12b3d0_0;
    %store/vec4 v0x12e12b170_0, 0, 32;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x12e12b490_0;
    %store/vec4 v0x12e12b170_0, 0, 32;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x12e12b520_0;
    %store/vec4 v0x12e12b170_0, 0, 32;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x12e12f080;
T_2 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e12f4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12e12f440_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12e12f440_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12e12f570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12e12f440_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12e12e650;
T_3 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e130770_0;
    %load/vec4 v0x12e12f8d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12e1303d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x12e12ffb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x12e1303d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12e1303d0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12e12e650;
T_4 ;
    %wait E_0x12e12eff0;
    %load/vec4 v0x12e1303d0_0;
    %load/vec4 v0x12e130580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12e130970_0;
    %and;
    %store/vec4 v0x12e12f8d0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x12e12e650;
T_5 ;
    %wait E_0x12e12ee00;
    %load/vec4 v0x12e130970_0;
    %store/vec4 v0x12e12ffb0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12e12e650;
T_6 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e130770_0;
    %load/vec4 v0x12e12f700_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12e12fb80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12e12fe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x12e12fb80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12e12fb80_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12e12e650;
T_7 ;
    %wait E_0x12e12ef90;
    %load/vec4 v0x12e12fb80_0;
    %load/vec4 v0x12e12fcb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12e12fe00_0;
    %and;
    %store/vec4 v0x12e12f700_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12e12e650;
T_8 ;
    %wait E_0x12e12ee40;
    %load/vec4 v0x12e12f8d0_0;
    %store/vec4 v0x12e12fe00_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12e12e650;
T_9 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e130770_0;
    %load/vec4 v0x12e12f9b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12e1306e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x12e130040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x12e1306e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12e1306e0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12e12e650;
T_10 ;
    %wait E_0x12e12ef10;
    %load/vec4 v0x12e1306e0_0;
    %load/vec4 v0x12e130630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12e130040_0;
    %and;
    %store/vec4 v0x12e12f9b0_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x12e12e650;
T_11 ;
    %wait E_0x12e12eec0;
    %load/vec4 v0x12e12f700_0;
    %store/vec4 v0x12e130040_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x12e12e650;
T_12 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e130770_0;
    %load/vec4 v0x12e12f830_0;
    %or;
    %load/vec4 v0x12e130ab0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x12e130b50_0;
    %assign/vec4 v0x12e130340_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x12e12ff20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x12e130340_0;
    %load/vec4 v0x12e130b50_0;
    %add;
    %assign/vec4 v0x12e130340_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x12e12e650;
T_13 ;
    %wait E_0x12e12eec0;
    %load/vec4 v0x12e12f700_0;
    %store/vec4 v0x12e12f830_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x12e12e650;
T_14 ;
    %wait E_0x12e12ee40;
    %load/vec4 v0x12e12f8d0_0;
    %store/vec4 v0x12e12ff20_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x12e12e650;
T_15 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e130770_0;
    %load/vec4 v0x12e12f830_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x12e130280_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x12e12f7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x12e130340_0;
    %assign/vec4 v0x12e130280_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x12e12fe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x12e130280_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x12e130280_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x12e12e650;
T_16 ;
    %wait E_0x12e12ee40;
    %load/vec4 v0x12e12f8d0_0;
    %store/vec4 v0x12e12f7a0_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x12e12e650;
T_17 ;
    %wait E_0x12e12ee00;
    %load/vec4 v0x12e130970_0;
    %store/vec4 v0x12e12fe90_0, 0, 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x12e12e650;
T_18 ;
    %wait E_0x12e12ed80;
    %load/vec4 v0x12e1304f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %load/vec4 v0x12e1306e0_0;
    %load/vec4 v0x12e1303d0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12e1306e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e1303d0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %store/vec4 v0x12e130460_0, 0, 6;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x12e12e650;
T_19 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e130770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e130a20_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x12e130970_0;
    %assign/vec4 v0x12e130a20_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x12e12e650;
T_20 ;
    %wait E_0x12e12ed30;
    %load/vec4 v0x12e130970_0;
    %load/vec4 v0x12e130a20_0;
    %inv;
    %and;
    %store/vec4 v0x12e130ab0_0, 0, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x12e12e650;
T_21 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e130770_0;
    %load/vec4 v0x12e12faf0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x12e130820_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x12e1300e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x12e130820_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x12e130820_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x12e12e650;
T_22 ;
    %wait E_0x12e12ecc0;
    %load/vec4 v0x12e130820_0;
    %load/vec4 v0x12e1308c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12e1300e0_0;
    %and;
    %store/vec4 v0x12e12faf0_0, 0, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x12e12e650;
T_23 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e130770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e12fd70_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x12e12fa40_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e12fd70_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x12e132230;
T_24 ;
    %wait E_0x12e1325f0;
    %load/vec4 v0x12e132640_0;
    %pad/s 16;
    %load/vec4 v0x12e132700_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x12e1327a0_0, 0, 16;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x12e132840;
T_25 ;
    %wait E_0x12e132c30;
    %load/vec4 v0x12e132c80_0;
    %pad/s 16;
    %load/vec4 v0x12e132d40_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x12e132de0_0, 0, 16;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x12e132e80;
T_26 ;
    %wait E_0x12e133250;
    %load/vec4 v0x12e1332b0_0;
    %pad/s 16;
    %load/vec4 v0x12e133370_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x12e133410_0, 0, 16;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x12e1346f0;
T_27 ;
    %wait E_0x12e134b40;
    %load/vec4 v0x12e134d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_27.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_27.12, 6;
    %jmp T_27.13;
T_27.0 ;
    %load/vec4 v0x12e134ba0_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x12e134c60_0, 0, 8;
    %jmp T_27.13;
T_27.1 ;
    %load/vec4 v0x12e134ba0_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x12e134c60_0, 0, 8;
    %jmp T_27.13;
T_27.2 ;
    %load/vec4 v0x12e134ba0_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x12e134c60_0, 0, 8;
    %jmp T_27.13;
T_27.3 ;
    %load/vec4 v0x12e134ba0_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x12e134c60_0, 0, 8;
    %jmp T_27.13;
T_27.4 ;
    %load/vec4 v0x12e134ba0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x12e134c60_0, 0, 8;
    %jmp T_27.13;
T_27.5 ;
    %load/vec4 v0x12e134ba0_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x12e134c60_0, 0, 8;
    %jmp T_27.13;
T_27.6 ;
    %load/vec4 v0x12e134ba0_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x12e134c60_0, 0, 8;
    %jmp T_27.13;
T_27.7 ;
    %load/vec4 v0x12e134ba0_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x12e134c60_0, 0, 8;
    %jmp T_27.13;
T_27.8 ;
    %load/vec4 v0x12e134ba0_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x12e134c60_0, 0, 8;
    %jmp T_27.13;
T_27.9 ;
    %load/vec4 v0x12e134ba0_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x12e134c60_0, 0, 8;
    %jmp T_27.13;
T_27.10 ;
    %load/vec4 v0x12e134ba0_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x12e134c60_0, 0, 8;
    %jmp T_27.13;
T_27.11 ;
    %load/vec4 v0x12e134ba0_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x12e134c60_0, 0, 8;
    %jmp T_27.13;
T_27.12 ;
    %load/vec4 v0x12e134ba0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x12e134c60_0, 0, 8;
    %jmp T_27.13;
T_27.13 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x12e131660;
T_28 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e131ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12e131c40_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x12e132080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x12e131b10_0;
    %assign/vec4 v0x12e131c40_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x12e131660;
T_29 ;
    %wait E_0x12e131a20;
    %load/vec4 v0x12e131b10_0;
    %load/vec4 v0x12e131c40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x12e131c40_0;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0x12e131b10_0;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %assign/vec4 v0x12e131da0_0, 0;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x12e131660;
T_30 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e131ec0_0;
    %load/vec4 v0x12e131cd0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e131f60_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x12e132080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x12e131f60_0;
    %inv;
    %assign/vec4 v0x12e131f60_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x12e131660;
T_31 ;
    %wait E_0x12e1319c0;
    %load/vec4 v0x12e131f60_0;
    %load/vec4 v0x12e132080_0;
    %and;
    %assign/vec4 v0x12e131e30_0, 0;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x12e131660;
T_32 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e131ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12e131bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e132120_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x12e131cd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.2, 8;
    %load/vec4 v0x12e131da0_0;
    %jmp/1 T_32.3, 8;
T_32.2 ; End of true expr.
    %load/vec4 v0x12e131b10_0;
    %jmp/0 T_32.3, 8;
 ; End of false expr.
    %blend;
T_32.3;
    %assign/vec4 v0x12e131bb0_0, 0;
    %load/vec4 v0x12e131cd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.4, 8;
    %load/vec4 v0x12e131e30_0;
    %jmp/1 T_32.5, 8;
T_32.4 ; End of true expr.
    %load/vec4 v0x12e132080_0;
    %jmp/0 T_32.5, 8;
 ; End of false expr.
    %blend;
T_32.5;
    %assign/vec4 v0x12e132120_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x12e134130;
T_33 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e134550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12e1344b0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x12e1344b0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x12e134660_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12e1344b0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x12e133aa0;
T_34 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e134010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12e133f80_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x12e133f80_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x12e1340a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12e133f80_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x12e1334b0;
T_35 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e133950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12e1338b0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x12e1338b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12e1339e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12e1338b0_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x12e130d80;
T_36 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e135d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12e135a80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12e135ba0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12e135cc0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x12e135620_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x12e1358c0_0;
    %and;
    %assign/vec4 v0x12e135a80_0, 0;
    %load/vec4 v0x12e135620_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x12e135b10_0;
    %and;
    %assign/vec4 v0x12e135ba0_0, 0;
    %load/vec4 v0x12e135620_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x12e135c30_0;
    %and;
    %assign/vec4 v0x12e135cc0_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x12e130d80;
T_37 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e135d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x12e135810_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x12e135780_0;
    %load/vec4 v0x12e135a80_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12e135a80_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x12e135ba0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12e135ba0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x12e135cc0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12e135cc0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x12e135810_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x12e130d80;
T_38 ;
    %wait E_0x12e131600;
    %load/vec4 v0x12e135360_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_38.1, 8;
T_38.0 ; End of true expr.
    %load/vec4 v0x12e135810_0;
    %jmp/0 T_38.1, 8;
 ; End of false expr.
    %blend;
T_38.1;
    %store/vec4 v0x12e135780_0, 0, 21;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x12e130d80;
T_39 ;
    %wait E_0x12e1315b0;
    %load/vec4 v0x12e135810_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x12e1356d0_0, 0, 20;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x12e130d80;
T_40 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e135d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e134f00_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x12e135810_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x12e135810_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x12e1361b0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e134f00_0, 0;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x12e130d80;
T_41 ;
    %wait E_0x12e131560;
    %load/vec4 v0x12e1352d0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x12e1361b0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x12e135360_0, 0, 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x12e12c870;
T_42 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e12d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x12e12ce30_0;
    %load/vec4 v0x12e12cd00_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e12d040, 0, 4;
T_42.0 ;
    %load/vec4 v0x12e12cd00_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e12d040, 4;
    %assign/vec4 v0x12e12cec0_0, 0;
    %load/vec4 v0x12e12cc50_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e12d040, 4;
    %assign/vec4 v0x12e12cf90_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x12e12d230;
T_43 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e12dad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x12e12d840_0;
    %load/vec4 v0x12e12d710_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e12da30, 0, 4;
T_43.0 ;
    %load/vec4 v0x12e12d710_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e12da30, 4;
    %assign/vec4 v0x12e12d8d0_0, 0;
    %load/vec4 v0x12e12d660_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e12da30, 4;
    %assign/vec4 v0x12e12d980_0, 0;
    %jmp T_43;
    .thread T_43;
    .scope S_0x12e137590;
T_44 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e137df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x12e137b60_0;
    %load/vec4 v0x12e137a30_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e137d50, 0, 4;
T_44.0 ;
    %load/vec4 v0x12e137a30_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e137d50, 4;
    %assign/vec4 v0x12e137bf0_0, 0;
    %load/vec4 v0x12e137980_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e137d50, 4;
    %assign/vec4 v0x12e137ca0_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x12e10f5b0;
T_45 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e13a0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e139fa0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x12e13a9e0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.2, 4;
    %load/vec4 v0x12e139880_0;
    %assign/vec4 v0x12e139fa0_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x12e13a9e0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_45.4, 4;
    %load/vec4 v0x12e139910_0;
    %pad/u 32;
    %assign/vec4 v0x12e139fa0_0, 0;
T_45.4 ;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x12e10f5b0;
T_46 ;
    %wait E_0x12e118e10;
    %load/vec4 v0x12e13a0f0_0;
    %load/vec4 v0x12e13a050_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e13a050_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x12e13a7a0_0;
    %load/vec4 v0x12e13a050_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e13a050_0, 0;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x12e13bd10;
T_47 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e13c730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e13c350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e13c3e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e13c470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e13c540_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x12e13cac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x12e13c1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %jmp T_47.8;
T_47.4 ;
    %load/vec4 v0x12e13c5e0_0;
    %assign/vec4 v0x12e13c350_0, 0;
    %jmp T_47.8;
T_47.5 ;
    %load/vec4 v0x12e13c5e0_0;
    %assign/vec4 v0x12e13c3e0_0, 0;
    %jmp T_47.8;
T_47.6 ;
    %load/vec4 v0x12e13c5e0_0;
    %assign/vec4 v0x12e13c470_0, 0;
    %jmp T_47.8;
T_47.7 ;
    %load/vec4 v0x12e13c5e0_0;
    %assign/vec4 v0x12e13c540_0, 0;
    %jmp T_47.8;
T_47.8 ;
    %pop/vec4 1;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x12e13bd10;
T_48 ;
    %wait E_0x12e13c130;
    %load/vec4 v0x12e13c1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_48.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_48.3, 6;
    %jmp T_48.4;
T_48.0 ;
    %load/vec4 v0x12e13c840_0;
    %store/vec4 v0x12e13c680_0, 0, 32;
    %jmp T_48.4;
T_48.1 ;
    %load/vec4 v0x12e13c8e0_0;
    %store/vec4 v0x12e13c680_0, 0, 32;
    %jmp T_48.4;
T_48.2 ;
    %load/vec4 v0x12e13c9a0_0;
    %store/vec4 v0x12e13c680_0, 0, 32;
    %jmp T_48.4;
T_48.3 ;
    %load/vec4 v0x12e13ca30_0;
    %store/vec4 v0x12e13c680_0, 0, 32;
    %jmp T_48.4;
T_48.4 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x12e1405c0;
T_49 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e140a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12e140980_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x12e140980_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12e140ab0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12e140980_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x12e13fb90;
T_50 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e141cb0_0;
    %load/vec4 v0x12e140e10_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12e141910_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x12e1414f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x12e141910_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12e141910_0, 0;
T_50.2 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x12e13fb90;
T_51 ;
    %wait E_0x12e140530;
    %load/vec4 v0x12e141910_0;
    %load/vec4 v0x12e141ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12e141eb0_0;
    %and;
    %store/vec4 v0x12e140e10_0, 0, 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x12e13fb90;
T_52 ;
    %wait E_0x12e140340;
    %load/vec4 v0x12e141eb0_0;
    %store/vec4 v0x12e1414f0_0, 0, 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x12e13fb90;
T_53 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e141cb0_0;
    %load/vec4 v0x12e140c40_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12e1410c0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x12e141340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x12e1410c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12e1410c0_0, 0;
T_53.2 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x12e13fb90;
T_54 ;
    %wait E_0x12e1404d0;
    %load/vec4 v0x12e1410c0_0;
    %load/vec4 v0x12e1411f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12e141340_0;
    %and;
    %store/vec4 v0x12e140c40_0, 0, 1;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x12e13fb90;
T_55 ;
    %wait E_0x12e140380;
    %load/vec4 v0x12e140e10_0;
    %store/vec4 v0x12e141340_0, 0, 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x12e13fb90;
T_56 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e141cb0_0;
    %load/vec4 v0x12e140ef0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12e141c20_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x12e141580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0x12e141c20_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12e141c20_0, 0;
T_56.2 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x12e13fb90;
T_57 ;
    %wait E_0x12e140450;
    %load/vec4 v0x12e141c20_0;
    %load/vec4 v0x12e141b70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12e141580_0;
    %and;
    %store/vec4 v0x12e140ef0_0, 0, 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x12e13fb90;
T_58 ;
    %wait E_0x12e140400;
    %load/vec4 v0x12e140c40_0;
    %store/vec4 v0x12e141580_0, 0, 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x12e13fb90;
T_59 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e141cb0_0;
    %load/vec4 v0x12e140d70_0;
    %or;
    %load/vec4 v0x12e141ff0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0x12e142090_0;
    %assign/vec4 v0x12e141880_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x12e141460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x12e141880_0;
    %load/vec4 v0x12e142090_0;
    %add;
    %assign/vec4 v0x12e141880_0, 0;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x12e13fb90;
T_60 ;
    %wait E_0x12e140400;
    %load/vec4 v0x12e140c40_0;
    %store/vec4 v0x12e140d70_0, 0, 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x12e13fb90;
T_61 ;
    %wait E_0x12e140380;
    %load/vec4 v0x12e140e10_0;
    %store/vec4 v0x12e141460_0, 0, 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x12e13fb90;
T_62 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e141cb0_0;
    %load/vec4 v0x12e140d70_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x12e1417c0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x12e140ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x12e141880_0;
    %assign/vec4 v0x12e1417c0_0, 0;
    %jmp T_62.3;
T_62.2 ;
    %load/vec4 v0x12e1413d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %load/vec4 v0x12e1417c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x12e1417c0_0, 0;
T_62.4 ;
T_62.3 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x12e13fb90;
T_63 ;
    %wait E_0x12e140380;
    %load/vec4 v0x12e140e10_0;
    %store/vec4 v0x12e140ce0_0, 0, 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x12e13fb90;
T_64 ;
    %wait E_0x12e140340;
    %load/vec4 v0x12e141eb0_0;
    %store/vec4 v0x12e1413d0_0, 0, 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x12e13fb90;
T_65 ;
    %wait E_0x12e1402c0;
    %load/vec4 v0x12e141a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_65.0, 8;
    %load/vec4 v0x12e141c20_0;
    %load/vec4 v0x12e141910_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_65.1, 8;
T_65.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12e141c20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e141910_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_65.1, 8;
 ; End of false expr.
    %blend;
T_65.1;
    %store/vec4 v0x12e1419a0_0, 0, 6;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x12e13fb90;
T_66 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e141cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e141f60_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x12e141eb0_0;
    %assign/vec4 v0x12e141f60_0, 0;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x12e13fb90;
T_67 ;
    %wait E_0x12e140270;
    %load/vec4 v0x12e141eb0_0;
    %load/vec4 v0x12e141f60_0;
    %inv;
    %and;
    %store/vec4 v0x12e141ff0_0, 0, 1;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x12e13fb90;
T_68 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e141cb0_0;
    %load/vec4 v0x12e141030_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x12e141d60_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x12e141620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x12e141d60_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x12e141d60_0, 0;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x12e13fb90;
T_69 ;
    %wait E_0x12e140200;
    %load/vec4 v0x12e141d60_0;
    %load/vec4 v0x12e141e00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12e141620_0;
    %and;
    %store/vec4 v0x12e141030_0, 0, 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x12e13fb90;
T_70 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e141cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e1412b0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x12e140f80_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e1412b0_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x12e143770;
T_71 ;
    %wait E_0x12e143b30;
    %load/vec4 v0x12e143b80_0;
    %pad/s 16;
    %load/vec4 v0x12e143c40_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x12e143ce0_0, 0, 16;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x12e143d80;
T_72 ;
    %wait E_0x12e144170;
    %load/vec4 v0x12e1441c0_0;
    %pad/s 16;
    %load/vec4 v0x12e144280_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x12e144320_0, 0, 16;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x12e1443c0;
T_73 ;
    %wait E_0x12e144790;
    %load/vec4 v0x12e1447f0_0;
    %pad/s 16;
    %load/vec4 v0x12e1448b0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x12e144950_0, 0, 16;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x12e145c30;
T_74 ;
    %wait E_0x12e146080;
    %load/vec4 v0x12e146240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_74.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_74.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_74.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_74.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_74.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_74.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_74.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_74.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_74.12, 6;
    %jmp T_74.13;
T_74.0 ;
    %load/vec4 v0x12e1460e0_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x12e1461a0_0, 0, 8;
    %jmp T_74.13;
T_74.1 ;
    %load/vec4 v0x12e1460e0_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x12e1461a0_0, 0, 8;
    %jmp T_74.13;
T_74.2 ;
    %load/vec4 v0x12e1460e0_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x12e1461a0_0, 0, 8;
    %jmp T_74.13;
T_74.3 ;
    %load/vec4 v0x12e1460e0_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x12e1461a0_0, 0, 8;
    %jmp T_74.13;
T_74.4 ;
    %load/vec4 v0x12e1460e0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x12e1461a0_0, 0, 8;
    %jmp T_74.13;
T_74.5 ;
    %load/vec4 v0x12e1460e0_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x12e1461a0_0, 0, 8;
    %jmp T_74.13;
T_74.6 ;
    %load/vec4 v0x12e1460e0_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x12e1461a0_0, 0, 8;
    %jmp T_74.13;
T_74.7 ;
    %load/vec4 v0x12e1460e0_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x12e1461a0_0, 0, 8;
    %jmp T_74.13;
T_74.8 ;
    %load/vec4 v0x12e1460e0_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x12e1461a0_0, 0, 8;
    %jmp T_74.13;
T_74.9 ;
    %load/vec4 v0x12e1460e0_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x12e1461a0_0, 0, 8;
    %jmp T_74.13;
T_74.10 ;
    %load/vec4 v0x12e1460e0_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x12e1461a0_0, 0, 8;
    %jmp T_74.13;
T_74.11 ;
    %load/vec4 v0x12e1460e0_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x12e1461a0_0, 0, 8;
    %jmp T_74.13;
T_74.12 ;
    %load/vec4 v0x12e1460e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x12e1461a0_0, 0, 8;
    %jmp T_74.13;
T_74.13 ;
    %pop/vec4 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x12e142ba0;
T_75 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e143400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12e143180_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x12e1435c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v0x12e143050_0;
    %assign/vec4 v0x12e143180_0, 0;
T_75.2 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x12e142ba0;
T_76 ;
    %wait E_0x12e142f60;
    %load/vec4 v0x12e143050_0;
    %load/vec4 v0x12e143180_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_76.0, 8;
    %load/vec4 v0x12e143180_0;
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %load/vec4 v0x12e143050_0;
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %assign/vec4 v0x12e1432e0_0, 0;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x12e142ba0;
T_77 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e143400_0;
    %load/vec4 v0x12e143210_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e1434a0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x12e1435c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v0x12e1434a0_0;
    %inv;
    %assign/vec4 v0x12e1434a0_0, 0;
T_77.2 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x12e142ba0;
T_78 ;
    %wait E_0x12e142f00;
    %load/vec4 v0x12e1434a0_0;
    %load/vec4 v0x12e1435c0_0;
    %and;
    %assign/vec4 v0x12e143370_0, 0;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x12e142ba0;
T_79 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e143400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12e1430f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e143660_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x12e143210_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.2, 8;
    %load/vec4 v0x12e1432e0_0;
    %jmp/1 T_79.3, 8;
T_79.2 ; End of true expr.
    %load/vec4 v0x12e143050_0;
    %jmp/0 T_79.3, 8;
 ; End of false expr.
    %blend;
T_79.3;
    %assign/vec4 v0x12e1430f0_0, 0;
    %load/vec4 v0x12e143210_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.4, 8;
    %load/vec4 v0x12e143370_0;
    %jmp/1 T_79.5, 8;
T_79.4 ; End of true expr.
    %load/vec4 v0x12e1435c0_0;
    %jmp/0 T_79.5, 8;
 ; End of false expr.
    %blend;
T_79.5;
    %assign/vec4 v0x12e143660_0, 0;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x12e145670;
T_80 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e145a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12e1459f0_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x12e1459f0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x12e145ba0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12e1459f0_0, 0;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x12e144fe0;
T_81 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e145550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12e1454c0_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x12e1454c0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x12e1455e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12e1454c0_0, 0;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x12e1449f0;
T_82 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e144e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12e144df0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x12e144df0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12e144f20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12e144df0_0, 0;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x12e1422c0;
T_83 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e1472a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12e146fc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12e1470e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12e147200_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x12e146b60_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x12e146e00_0;
    %and;
    %assign/vec4 v0x12e146fc0_0, 0;
    %load/vec4 v0x12e146b60_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x12e147050_0;
    %and;
    %assign/vec4 v0x12e1470e0_0, 0;
    %load/vec4 v0x12e146b60_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x12e147170_0;
    %and;
    %assign/vec4 v0x12e147200_0, 0;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x12e1422c0;
T_84 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e1472a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x12e146d50_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x12e146cc0_0;
    %load/vec4 v0x12e146fc0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12e146fc0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x12e1470e0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12e1470e0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x12e147200_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12e147200_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x12e146d50_0, 0;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x12e1422c0;
T_85 ;
    %wait E_0x12e142b40;
    %load/vec4 v0x12e1468a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_85.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_85.1, 8;
T_85.0 ; End of true expr.
    %load/vec4 v0x12e146d50_0;
    %jmp/0 T_85.1, 8;
 ; End of false expr.
    %blend;
T_85.1;
    %store/vec4 v0x12e146cc0_0, 0, 21;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x12e1422c0;
T_86 ;
    %wait E_0x12e142af0;
    %load/vec4 v0x12e146d50_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x12e146c10_0, 0, 20;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x12e1422c0;
T_87 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e1472a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e146440_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x12e146d50_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x12e146d50_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x12e1476f0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e146440_0, 0;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x12e1422c0;
T_88 ;
    %wait E_0x12e142aa0;
    %load/vec4 v0x12e146810_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x12e1476f0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x12e1468a0_0, 0, 1;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x12e13ddb0;
T_89 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e13e620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %load/vec4 v0x12e13e370_0;
    %load/vec4 v0x12e13e240_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e13e580, 0, 4;
T_89.0 ;
    %load/vec4 v0x12e13e240_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e13e580, 4;
    %assign/vec4 v0x12e13e400_0, 0;
    %load/vec4 v0x12e13e190_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e13e580, 4;
    %assign/vec4 v0x12e13e4d0_0, 0;
    %jmp T_89;
    .thread T_89;
    .scope S_0x12e13e770;
T_90 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e13f010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %load/vec4 v0x12e13ed80_0;
    %load/vec4 v0x12e13ec50_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e13ef70, 0, 4;
T_90.0 ;
    %load/vec4 v0x12e13ec50_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e13ef70, 4;
    %assign/vec4 v0x12e13ee10_0, 0;
    %load/vec4 v0x12e13eba0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e13ef70, 4;
    %assign/vec4 v0x12e13eec0_0, 0;
    %jmp T_90;
    .thread T_90;
    .scope S_0x12e148ad0;
T_91 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e149330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %load/vec4 v0x12e1490a0_0;
    %load/vec4 v0x12e148f70_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e149290, 0, 4;
T_91.0 ;
    %load/vec4 v0x12e148f70_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e149290, 4;
    %assign/vec4 v0x12e149130_0, 0;
    %load/vec4 v0x12e148ec0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e149290, 4;
    %assign/vec4 v0x12e1491e0_0, 0;
    %jmp T_91;
    .thread T_91;
    .scope S_0x12e13aff0;
T_92 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e14b630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e14b4e0_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x12e14bf20_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_92.2, 4;
    %load/vec4 v0x12e14adc0_0;
    %assign/vec4 v0x12e14b4e0_0, 0;
    %jmp T_92.3;
T_92.2 ;
    %load/vec4 v0x12e14bf20_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_92.4, 4;
    %load/vec4 v0x12e14ae50_0;
    %pad/u 32;
    %assign/vec4 v0x12e14b4e0_0, 0;
T_92.4 ;
T_92.3 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x12e13aff0;
T_93 ;
    %wait E_0x12e13c1a0;
    %load/vec4 v0x12e14b630_0;
    %load/vec4 v0x12e14b590_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e14b590_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x12e14bce0_0;
    %load/vec4 v0x12e14b590_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e14b590_0, 0;
T_93.2 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x12e14d230;
T_94 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e14dc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e14d880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e14d910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e14d9a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e14da70_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x12e14dff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0x12e14d720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_94.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_94.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_94.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_94.7, 6;
    %jmp T_94.8;
T_94.4 ;
    %load/vec4 v0x12e14db10_0;
    %assign/vec4 v0x12e14d880_0, 0;
    %jmp T_94.8;
T_94.5 ;
    %load/vec4 v0x12e14db10_0;
    %assign/vec4 v0x12e14d910_0, 0;
    %jmp T_94.8;
T_94.6 ;
    %load/vec4 v0x12e14db10_0;
    %assign/vec4 v0x12e14d9a0_0, 0;
    %jmp T_94.8;
T_94.7 ;
    %load/vec4 v0x12e14db10_0;
    %assign/vec4 v0x12e14da70_0, 0;
    %jmp T_94.8;
T_94.8 ;
    %pop/vec4 1;
T_94.2 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x12e14d230;
T_95 ;
    %wait E_0x12e14d650;
    %load/vec4 v0x12e14d720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_95.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_95.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_95.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_95.3, 6;
    %jmp T_95.4;
T_95.0 ;
    %load/vec4 v0x12e14dd70_0;
    %store/vec4 v0x12e14dbb0_0, 0, 32;
    %jmp T_95.4;
T_95.1 ;
    %load/vec4 v0x12e14de10_0;
    %store/vec4 v0x12e14dbb0_0, 0, 32;
    %jmp T_95.4;
T_95.2 ;
    %load/vec4 v0x12e14ded0_0;
    %store/vec4 v0x12e14dbb0_0, 0, 32;
    %jmp T_95.4;
T_95.3 ;
    %load/vec4 v0x12e14df60_0;
    %store/vec4 v0x12e14dbb0_0, 0, 32;
    %jmp T_95.4;
T_95.4 ;
    %pop/vec4 1;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0x12e151ab0;
T_96 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e151f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12e151e70_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0x12e151e70_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12e151fa0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12e151e70_0, 0;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x12e151080;
T_97 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e1531a0_0;
    %load/vec4 v0x12e152300_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12e152e00_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x12e1529e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %load/vec4 v0x12e152e00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12e152e00_0, 0;
T_97.2 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x12e151080;
T_98 ;
    %wait E_0x12e151a20;
    %load/vec4 v0x12e152e00_0;
    %load/vec4 v0x12e152fb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12e1533a0_0;
    %and;
    %store/vec4 v0x12e152300_0, 0, 1;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x12e151080;
T_99 ;
    %wait E_0x12e151830;
    %load/vec4 v0x12e1533a0_0;
    %store/vec4 v0x12e1529e0_0, 0, 1;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x12e151080;
T_100 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e1531a0_0;
    %load/vec4 v0x12e152130_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12e1525b0_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x12e152830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v0x12e1525b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12e1525b0_0, 0;
T_100.2 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x12e151080;
T_101 ;
    %wait E_0x12e1519c0;
    %load/vec4 v0x12e1525b0_0;
    %load/vec4 v0x12e1526e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12e152830_0;
    %and;
    %store/vec4 v0x12e152130_0, 0, 1;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0x12e151080;
T_102 ;
    %wait E_0x12e151870;
    %load/vec4 v0x12e152300_0;
    %store/vec4 v0x12e152830_0, 0, 1;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x12e151080;
T_103 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e1531a0_0;
    %load/vec4 v0x12e1523e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12e153110_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x12e152a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %load/vec4 v0x12e153110_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12e153110_0, 0;
T_103.2 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x12e151080;
T_104 ;
    %wait E_0x12e151940;
    %load/vec4 v0x12e153110_0;
    %load/vec4 v0x12e153060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12e152a70_0;
    %and;
    %store/vec4 v0x12e1523e0_0, 0, 1;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0x12e151080;
T_105 ;
    %wait E_0x12e1518f0;
    %load/vec4 v0x12e152130_0;
    %store/vec4 v0x12e152a70_0, 0, 1;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_0x12e151080;
T_106 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e1531a0_0;
    %load/vec4 v0x12e152260_0;
    %or;
    %load/vec4 v0x12e1534e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %load/vec4 v0x12e153580_0;
    %assign/vec4 v0x12e152d70_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x12e152950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v0x12e152d70_0;
    %load/vec4 v0x12e153580_0;
    %add;
    %assign/vec4 v0x12e152d70_0, 0;
T_106.2 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x12e151080;
T_107 ;
    %wait E_0x12e1518f0;
    %load/vec4 v0x12e152130_0;
    %store/vec4 v0x12e152260_0, 0, 1;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_0x12e151080;
T_108 ;
    %wait E_0x12e151870;
    %load/vec4 v0x12e152300_0;
    %store/vec4 v0x12e152950_0, 0, 1;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_0x12e151080;
T_109 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e1531a0_0;
    %load/vec4 v0x12e152260_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x12e152cb0_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x12e1521d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v0x12e152d70_0;
    %assign/vec4 v0x12e152cb0_0, 0;
    %jmp T_109.3;
T_109.2 ;
    %load/vec4 v0x12e1528c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.4, 8;
    %load/vec4 v0x12e152cb0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x12e152cb0_0, 0;
T_109.4 ;
T_109.3 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x12e151080;
T_110 ;
    %wait E_0x12e151870;
    %load/vec4 v0x12e152300_0;
    %store/vec4 v0x12e1521d0_0, 0, 1;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x12e151080;
T_111 ;
    %wait E_0x12e151830;
    %load/vec4 v0x12e1533a0_0;
    %store/vec4 v0x12e1528c0_0, 0, 1;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x12e151080;
T_112 ;
    %wait E_0x12e1517b0;
    %load/vec4 v0x12e152f20_0;
    %flag_set/vec4 8;
    %jmp/0 T_112.0, 8;
    %load/vec4 v0x12e153110_0;
    %load/vec4 v0x12e152e00_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_112.1, 8;
T_112.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12e153110_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e152e00_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_112.1, 8;
 ; End of false expr.
    %blend;
T_112.1;
    %store/vec4 v0x12e152e90_0, 0, 6;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x12e151080;
T_113 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e1531a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e153450_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x12e1533a0_0;
    %assign/vec4 v0x12e153450_0, 0;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x12e151080;
T_114 ;
    %wait E_0x12e151760;
    %load/vec4 v0x12e1533a0_0;
    %load/vec4 v0x12e153450_0;
    %inv;
    %and;
    %store/vec4 v0x12e1534e0_0, 0, 1;
    %jmp T_114;
    .thread T_114, $push;
    .scope S_0x12e151080;
T_115 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e1531a0_0;
    %load/vec4 v0x12e152520_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x12e153250_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x12e152b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0x12e153250_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x12e153250_0, 0;
T_115.2 ;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x12e151080;
T_116 ;
    %wait E_0x12e1516f0;
    %load/vec4 v0x12e153250_0;
    %load/vec4 v0x12e1532f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12e152b10_0;
    %and;
    %store/vec4 v0x12e152520_0, 0, 1;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x12e151080;
T_117 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e1531a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e1527a0_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x12e152470_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e1527a0_0, 0;
T_117.2 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x12e154c60;
T_118 ;
    %wait E_0x12e155020;
    %load/vec4 v0x12e155070_0;
    %pad/s 16;
    %load/vec4 v0x12e155130_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x12e1551d0_0, 0, 16;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x12e155270;
T_119 ;
    %wait E_0x12e155660;
    %load/vec4 v0x12e1556b0_0;
    %pad/s 16;
    %load/vec4 v0x12e155770_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x12e155810_0, 0, 16;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x12e1558b0;
T_120 ;
    %wait E_0x12e155c80;
    %load/vec4 v0x12e155ce0_0;
    %pad/s 16;
    %load/vec4 v0x12e155da0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x12e155e40_0, 0, 16;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_0x12e157120;
T_121 ;
    %wait E_0x12e157570;
    %load/vec4 v0x12e157730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_121.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_121.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_121.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_121.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_121.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_121.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_121.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_121.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_121.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_121.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_121.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_121.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_121.12, 6;
    %jmp T_121.13;
T_121.0 ;
    %load/vec4 v0x12e1575d0_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x12e157690_0, 0, 8;
    %jmp T_121.13;
T_121.1 ;
    %load/vec4 v0x12e1575d0_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x12e157690_0, 0, 8;
    %jmp T_121.13;
T_121.2 ;
    %load/vec4 v0x12e1575d0_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x12e157690_0, 0, 8;
    %jmp T_121.13;
T_121.3 ;
    %load/vec4 v0x12e1575d0_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x12e157690_0, 0, 8;
    %jmp T_121.13;
T_121.4 ;
    %load/vec4 v0x12e1575d0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x12e157690_0, 0, 8;
    %jmp T_121.13;
T_121.5 ;
    %load/vec4 v0x12e1575d0_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x12e157690_0, 0, 8;
    %jmp T_121.13;
T_121.6 ;
    %load/vec4 v0x12e1575d0_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x12e157690_0, 0, 8;
    %jmp T_121.13;
T_121.7 ;
    %load/vec4 v0x12e1575d0_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x12e157690_0, 0, 8;
    %jmp T_121.13;
T_121.8 ;
    %load/vec4 v0x12e1575d0_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x12e157690_0, 0, 8;
    %jmp T_121.13;
T_121.9 ;
    %load/vec4 v0x12e1575d0_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x12e157690_0, 0, 8;
    %jmp T_121.13;
T_121.10 ;
    %load/vec4 v0x12e1575d0_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x12e157690_0, 0, 8;
    %jmp T_121.13;
T_121.11 ;
    %load/vec4 v0x12e1575d0_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x12e157690_0, 0, 8;
    %jmp T_121.13;
T_121.12 ;
    %load/vec4 v0x12e1575d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x12e157690_0, 0, 8;
    %jmp T_121.13;
T_121.13 ;
    %pop/vec4 1;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x12e154090;
T_122 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e1548f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12e154670_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x12e154ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.2, 8;
    %load/vec4 v0x12e154540_0;
    %assign/vec4 v0x12e154670_0, 0;
T_122.2 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x12e154090;
T_123 ;
    %wait E_0x12e154450;
    %load/vec4 v0x12e154540_0;
    %load/vec4 v0x12e154670_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_123.0, 8;
    %load/vec4 v0x12e154670_0;
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %load/vec4 v0x12e154540_0;
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %assign/vec4 v0x12e1547d0_0, 0;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x12e154090;
T_124 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e1548f0_0;
    %load/vec4 v0x12e154700_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e154990_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x12e154ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.2, 8;
    %load/vec4 v0x12e154990_0;
    %inv;
    %assign/vec4 v0x12e154990_0, 0;
T_124.2 ;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x12e154090;
T_125 ;
    %wait E_0x12e1543f0;
    %load/vec4 v0x12e154990_0;
    %load/vec4 v0x12e154ab0_0;
    %and;
    %assign/vec4 v0x12e154860_0, 0;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x12e154090;
T_126 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e1548f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12e1545e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e154b50_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x12e154700_0;
    %flag_set/vec4 8;
    %jmp/0 T_126.2, 8;
    %load/vec4 v0x12e1547d0_0;
    %jmp/1 T_126.3, 8;
T_126.2 ; End of true expr.
    %load/vec4 v0x12e154540_0;
    %jmp/0 T_126.3, 8;
 ; End of false expr.
    %blend;
T_126.3;
    %assign/vec4 v0x12e1545e0_0, 0;
    %load/vec4 v0x12e154700_0;
    %flag_set/vec4 8;
    %jmp/0 T_126.4, 8;
    %load/vec4 v0x12e154860_0;
    %jmp/1 T_126.5, 8;
T_126.4 ; End of true expr.
    %load/vec4 v0x12e154ab0_0;
    %jmp/0 T_126.5, 8;
 ; End of false expr.
    %blend;
T_126.5;
    %assign/vec4 v0x12e154b50_0, 0;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x12e156b60;
T_127 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e156f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12e156ee0_0, 0;
    %jmp T_127.1;
T_127.0 ;
    %load/vec4 v0x12e156ee0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x12e157090_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12e156ee0_0, 0;
T_127.1 ;
    %jmp T_127;
    .thread T_127;
    .scope S_0x12e1564d0;
T_128 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e156a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12e1569b0_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x12e1569b0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x12e156ad0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12e1569b0_0, 0;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x12e155ee0;
T_129 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e156380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12e1562e0_0, 0;
    %jmp T_129.1;
T_129.0 ;
    %load/vec4 v0x12e1562e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12e156410_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12e1562e0_0, 0;
T_129.1 ;
    %jmp T_129;
    .thread T_129;
    .scope S_0x12e1537b0;
T_130 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e158790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12e1584b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12e1585d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12e1586f0_0, 0;
    %jmp T_130.1;
T_130.0 ;
    %load/vec4 v0x12e158050_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x12e1582f0_0;
    %and;
    %assign/vec4 v0x12e1584b0_0, 0;
    %load/vec4 v0x12e158050_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x12e158540_0;
    %and;
    %assign/vec4 v0x12e1585d0_0, 0;
    %load/vec4 v0x12e158050_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x12e158660_0;
    %and;
    %assign/vec4 v0x12e1586f0_0, 0;
T_130.1 ;
    %jmp T_130;
    .thread T_130;
    .scope S_0x12e1537b0;
T_131 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e158790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x12e158240_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x12e1581b0_0;
    %load/vec4 v0x12e1584b0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12e1584b0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x12e1585d0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12e1585d0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x12e1586f0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12e1586f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x12e158240_0, 0;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x12e1537b0;
T_132 ;
    %wait E_0x12e154030;
    %load/vec4 v0x12e157d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_132.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_132.1, 8;
T_132.0 ; End of true expr.
    %load/vec4 v0x12e158240_0;
    %jmp/0 T_132.1, 8;
 ; End of false expr.
    %blend;
T_132.1;
    %store/vec4 v0x12e1581b0_0, 0, 21;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x12e1537b0;
T_133 ;
    %wait E_0x12e153fe0;
    %load/vec4 v0x12e158240_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x12e158100_0, 0, 20;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_0x12e1537b0;
T_134 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e158790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e157930_0, 0;
    %jmp T_134.1;
T_134.0 ;
    %load/vec4 v0x12e158240_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x12e158240_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x12e158be0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e157930_0, 0;
T_134.2 ;
T_134.1 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x12e1537b0;
T_135 ;
    %wait E_0x12e153f90;
    %load/vec4 v0x12e157d00_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x12e158be0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x12e157d90_0, 0, 1;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_0x12e14f2a0;
T_136 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e14fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %load/vec4 v0x12e14f860_0;
    %load/vec4 v0x12e14f730_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e14fa70, 0, 4;
T_136.0 ;
    %load/vec4 v0x12e14f730_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e14fa70, 4;
    %assign/vec4 v0x12e14f8f0_0, 0;
    %load/vec4 v0x12e14f680_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e14fa70, 4;
    %assign/vec4 v0x12e14f9c0_0, 0;
    %jmp T_136;
    .thread T_136;
    .scope S_0x12e14fc60;
T_137 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e150500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %load/vec4 v0x12e150270_0;
    %load/vec4 v0x12e150140_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e150460, 0, 4;
T_137.0 ;
    %load/vec4 v0x12e150140_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e150460, 4;
    %assign/vec4 v0x12e150300_0, 0;
    %load/vec4 v0x12e150090_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e150460, 4;
    %assign/vec4 v0x12e1503b0_0, 0;
    %jmp T_137;
    .thread T_137;
    .scope S_0x12e159fc0;
T_138 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e15a820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %load/vec4 v0x12e15a590_0;
    %load/vec4 v0x12e15a460_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e15a780, 0, 4;
T_138.0 ;
    %load/vec4 v0x12e15a460_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e15a780, 4;
    %assign/vec4 v0x12e15a620_0, 0;
    %load/vec4 v0x12e15a3b0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e15a780, 4;
    %assign/vec4 v0x12e15a6d0_0, 0;
    %jmp T_138;
    .thread T_138;
    .scope S_0x12e14c510;
T_139 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e15cb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e15c9d0_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x12e15d450_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_139.2, 4;
    %load/vec4 v0x12e15c2b0_0;
    %assign/vec4 v0x12e15c9d0_0, 0;
    %jmp T_139.3;
T_139.2 ;
    %load/vec4 v0x12e15d450_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_139.4, 4;
    %load/vec4 v0x12e15c340_0;
    %pad/u 32;
    %assign/vec4 v0x12e15c9d0_0, 0;
T_139.4 ;
T_139.3 ;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x12e14c510;
T_140 ;
    %wait E_0x12e14d6d0;
    %load/vec4 v0x12e15cb20_0;
    %load/vec4 v0x12e15ca80_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e15ca80_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x12e15d1d0_0;
    %load/vec4 v0x12e15ca80_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e15ca80_0, 0;
T_140.2 ;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x12e15e7f0;
T_141 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e15f230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e15ee50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e15eee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e15ef70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e15f040_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x12e15f5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.2, 8;
    %load/vec4 v0x12e15ecf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_141.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_141.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_141.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_141.7, 6;
    %jmp T_141.8;
T_141.4 ;
    %load/vec4 v0x12e15f0e0_0;
    %assign/vec4 v0x12e15ee50_0, 0;
    %jmp T_141.8;
T_141.5 ;
    %load/vec4 v0x12e15f0e0_0;
    %assign/vec4 v0x12e15eee0_0, 0;
    %jmp T_141.8;
T_141.6 ;
    %load/vec4 v0x12e15f0e0_0;
    %assign/vec4 v0x12e15ef70_0, 0;
    %jmp T_141.8;
T_141.7 ;
    %load/vec4 v0x12e15f0e0_0;
    %assign/vec4 v0x12e15f040_0, 0;
    %jmp T_141.8;
T_141.8 ;
    %pop/vec4 1;
T_141.2 ;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x12e15e7f0;
T_142 ;
    %wait E_0x12e15ec20;
    %load/vec4 v0x12e15ecf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_142.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_142.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_142.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_142.3, 6;
    %jmp T_142.4;
T_142.0 ;
    %load/vec4 v0x12e15f340_0;
    %store/vec4 v0x12e15f180_0, 0, 32;
    %jmp T_142.4;
T_142.1 ;
    %load/vec4 v0x12e15f3e0_0;
    %store/vec4 v0x12e15f180_0, 0, 32;
    %jmp T_142.4;
T_142.2 ;
    %load/vec4 v0x12e15f4a0_0;
    %store/vec4 v0x12e15f180_0, 0, 32;
    %jmp T_142.4;
T_142.3 ;
    %load/vec4 v0x12e15f530_0;
    %store/vec4 v0x12e15f180_0, 0, 32;
    %jmp T_142.4;
T_142.4 ;
    %pop/vec4 1;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0x12e163080;
T_143 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e1634e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12e163440_0, 0;
    %jmp T_143.1;
T_143.0 ;
    %load/vec4 v0x12e163440_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12e163570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12e163440_0, 0;
T_143.1 ;
    %jmp T_143;
    .thread T_143;
    .scope S_0x12e162650;
T_144 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e164770_0;
    %load/vec4 v0x12e1638d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12e1643d0_0, 0;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v0x12e163fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.2, 8;
    %load/vec4 v0x12e1643d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12e1643d0_0, 0;
T_144.2 ;
T_144.1 ;
    %jmp T_144;
    .thread T_144;
    .scope S_0x12e162650;
T_145 ;
    %wait E_0x12e162ff0;
    %load/vec4 v0x12e1643d0_0;
    %load/vec4 v0x12e164580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12e164970_0;
    %and;
    %store/vec4 v0x12e1638d0_0, 0, 1;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_0x12e162650;
T_146 ;
    %wait E_0x12e162e00;
    %load/vec4 v0x12e164970_0;
    %store/vec4 v0x12e163fb0_0, 0, 1;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x12e162650;
T_147 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e164770_0;
    %load/vec4 v0x12e163700_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12e163b80_0, 0;
    %jmp T_147.1;
T_147.0 ;
    %load/vec4 v0x12e163e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.2, 8;
    %load/vec4 v0x12e163b80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12e163b80_0, 0;
T_147.2 ;
T_147.1 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x12e162650;
T_148 ;
    %wait E_0x12e162f90;
    %load/vec4 v0x12e163b80_0;
    %load/vec4 v0x12e163cb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12e163e00_0;
    %and;
    %store/vec4 v0x12e163700_0, 0, 1;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x12e162650;
T_149 ;
    %wait E_0x12e162e40;
    %load/vec4 v0x12e1638d0_0;
    %store/vec4 v0x12e163e00_0, 0, 1;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x12e162650;
T_150 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e164770_0;
    %load/vec4 v0x12e1639b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12e1646e0_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x12e164040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.2, 8;
    %load/vec4 v0x12e1646e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12e1646e0_0, 0;
T_150.2 ;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x12e162650;
T_151 ;
    %wait E_0x12e162f10;
    %load/vec4 v0x12e1646e0_0;
    %load/vec4 v0x12e164630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12e164040_0;
    %and;
    %store/vec4 v0x12e1639b0_0, 0, 1;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_0x12e162650;
T_152 ;
    %wait E_0x12e162ec0;
    %load/vec4 v0x12e163700_0;
    %store/vec4 v0x12e164040_0, 0, 1;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_0x12e162650;
T_153 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e164770_0;
    %load/vec4 v0x12e163830_0;
    %or;
    %load/vec4 v0x12e164ab0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %load/vec4 v0x12e164b50_0;
    %assign/vec4 v0x12e164340_0, 0;
    %jmp T_153.1;
T_153.0 ;
    %load/vec4 v0x12e163f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.2, 8;
    %load/vec4 v0x12e164340_0;
    %load/vec4 v0x12e164b50_0;
    %add;
    %assign/vec4 v0x12e164340_0, 0;
T_153.2 ;
T_153.1 ;
    %jmp T_153;
    .thread T_153;
    .scope S_0x12e162650;
T_154 ;
    %wait E_0x12e162ec0;
    %load/vec4 v0x12e163700_0;
    %store/vec4 v0x12e163830_0, 0, 1;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_0x12e162650;
T_155 ;
    %wait E_0x12e162e40;
    %load/vec4 v0x12e1638d0_0;
    %store/vec4 v0x12e163f20_0, 0, 1;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_0x12e162650;
T_156 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e164770_0;
    %load/vec4 v0x12e163830_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x12e164280_0, 0;
    %jmp T_156.1;
T_156.0 ;
    %load/vec4 v0x12e1637a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.2, 8;
    %load/vec4 v0x12e164340_0;
    %assign/vec4 v0x12e164280_0, 0;
    %jmp T_156.3;
T_156.2 ;
    %load/vec4 v0x12e163e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.4, 8;
    %load/vec4 v0x12e164280_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x12e164280_0, 0;
T_156.4 ;
T_156.3 ;
T_156.1 ;
    %jmp T_156;
    .thread T_156;
    .scope S_0x12e162650;
T_157 ;
    %wait E_0x12e162e40;
    %load/vec4 v0x12e1638d0_0;
    %store/vec4 v0x12e1637a0_0, 0, 1;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x12e162650;
T_158 ;
    %wait E_0x12e162e00;
    %load/vec4 v0x12e164970_0;
    %store/vec4 v0x12e163e90_0, 0, 1;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_0x12e162650;
T_159 ;
    %wait E_0x12e162d80;
    %load/vec4 v0x12e1644f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.0, 8;
    %load/vec4 v0x12e1646e0_0;
    %load/vec4 v0x12e1643d0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_159.1, 8;
T_159.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12e1646e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e1643d0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_159.1, 8;
 ; End of false expr.
    %blend;
T_159.1;
    %store/vec4 v0x12e164460_0, 0, 6;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_0x12e162650;
T_160 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e164770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e164a20_0, 0;
    %jmp T_160.1;
T_160.0 ;
    %load/vec4 v0x12e164970_0;
    %assign/vec4 v0x12e164a20_0, 0;
T_160.1 ;
    %jmp T_160;
    .thread T_160;
    .scope S_0x12e162650;
T_161 ;
    %wait E_0x12e162d30;
    %load/vec4 v0x12e164970_0;
    %load/vec4 v0x12e164a20_0;
    %inv;
    %and;
    %store/vec4 v0x12e164ab0_0, 0, 1;
    %jmp T_161;
    .thread T_161, $push;
    .scope S_0x12e162650;
T_162 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e164770_0;
    %load/vec4 v0x12e163af0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x12e164820_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v0x12e1640e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.2, 8;
    %load/vec4 v0x12e164820_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x12e164820_0, 0;
T_162.2 ;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
    .scope S_0x12e162650;
T_163 ;
    %wait E_0x12e162cc0;
    %load/vec4 v0x12e164820_0;
    %load/vec4 v0x12e1648c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12e1640e0_0;
    %and;
    %store/vec4 v0x12e163af0_0, 0, 1;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x12e162650;
T_164 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e164770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e163d70_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x12e163a40_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e163d70_0, 0;
T_164.2 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x12e166230;
T_165 ;
    %wait E_0x12e1665f0;
    %load/vec4 v0x12e166640_0;
    %pad/s 16;
    %load/vec4 v0x12e166700_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x12e1667a0_0, 0, 16;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x12e166840;
T_166 ;
    %wait E_0x12e166c30;
    %load/vec4 v0x12e166c80_0;
    %pad/s 16;
    %load/vec4 v0x12e166d40_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x12e166de0_0, 0, 16;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0x12e166e80;
T_167 ;
    %wait E_0x12e167250;
    %load/vec4 v0x12e1672b0_0;
    %pad/s 16;
    %load/vec4 v0x12e167370_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x12e167410_0, 0, 16;
    %jmp T_167;
    .thread T_167, $push;
    .scope S_0x12e1686f0;
T_168 ;
    %wait E_0x12e168b40;
    %load/vec4 v0x12e168d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_168.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_168.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_168.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_168.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_168.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_168.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_168.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_168.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_168.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_168.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_168.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_168.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_168.12, 6;
    %jmp T_168.13;
T_168.0 ;
    %load/vec4 v0x12e168ba0_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x12e168c60_0, 0, 8;
    %jmp T_168.13;
T_168.1 ;
    %load/vec4 v0x12e168ba0_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x12e168c60_0, 0, 8;
    %jmp T_168.13;
T_168.2 ;
    %load/vec4 v0x12e168ba0_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x12e168c60_0, 0, 8;
    %jmp T_168.13;
T_168.3 ;
    %load/vec4 v0x12e168ba0_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x12e168c60_0, 0, 8;
    %jmp T_168.13;
T_168.4 ;
    %load/vec4 v0x12e168ba0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x12e168c60_0, 0, 8;
    %jmp T_168.13;
T_168.5 ;
    %load/vec4 v0x12e168ba0_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x12e168c60_0, 0, 8;
    %jmp T_168.13;
T_168.6 ;
    %load/vec4 v0x12e168ba0_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x12e168c60_0, 0, 8;
    %jmp T_168.13;
T_168.7 ;
    %load/vec4 v0x12e168ba0_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x12e168c60_0, 0, 8;
    %jmp T_168.13;
T_168.8 ;
    %load/vec4 v0x12e168ba0_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x12e168c60_0, 0, 8;
    %jmp T_168.13;
T_168.9 ;
    %load/vec4 v0x12e168ba0_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x12e168c60_0, 0, 8;
    %jmp T_168.13;
T_168.10 ;
    %load/vec4 v0x12e168ba0_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x12e168c60_0, 0, 8;
    %jmp T_168.13;
T_168.11 ;
    %load/vec4 v0x12e168ba0_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x12e168c60_0, 0, 8;
    %jmp T_168.13;
T_168.12 ;
    %load/vec4 v0x12e168ba0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x12e168c60_0, 0, 8;
    %jmp T_168.13;
T_168.13 ;
    %pop/vec4 1;
    %jmp T_168;
    .thread T_168, $push;
    .scope S_0x12e165660;
T_169 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e165ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12e165c40_0, 0;
    %jmp T_169.1;
T_169.0 ;
    %load/vec4 v0x12e166080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.2, 8;
    %load/vec4 v0x12e165b10_0;
    %assign/vec4 v0x12e165c40_0, 0;
T_169.2 ;
T_169.1 ;
    %jmp T_169;
    .thread T_169;
    .scope S_0x12e165660;
T_170 ;
    %wait E_0x12e165a20;
    %load/vec4 v0x12e165b10_0;
    %load/vec4 v0x12e165c40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_170.0, 8;
    %load/vec4 v0x12e165c40_0;
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %load/vec4 v0x12e165b10_0;
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %assign/vec4 v0x12e165da0_0, 0;
    %jmp T_170;
    .thread T_170, $push;
    .scope S_0x12e165660;
T_171 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e165ec0_0;
    %load/vec4 v0x12e165cd0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e165f60_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x12e166080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.2, 8;
    %load/vec4 v0x12e165f60_0;
    %inv;
    %assign/vec4 v0x12e165f60_0, 0;
T_171.2 ;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x12e165660;
T_172 ;
    %wait E_0x12e1659c0;
    %load/vec4 v0x12e165f60_0;
    %load/vec4 v0x12e166080_0;
    %and;
    %assign/vec4 v0x12e165e30_0, 0;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_0x12e165660;
T_173 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e165ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12e165bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e166120_0, 0;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0x12e165cd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_173.2, 8;
    %load/vec4 v0x12e165da0_0;
    %jmp/1 T_173.3, 8;
T_173.2 ; End of true expr.
    %load/vec4 v0x12e165b10_0;
    %jmp/0 T_173.3, 8;
 ; End of false expr.
    %blend;
T_173.3;
    %assign/vec4 v0x12e165bb0_0, 0;
    %load/vec4 v0x12e165cd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_173.4, 8;
    %load/vec4 v0x12e165e30_0;
    %jmp/1 T_173.5, 8;
T_173.4 ; End of true expr.
    %load/vec4 v0x12e166080_0;
    %jmp/0 T_173.5, 8;
 ; End of false expr.
    %blend;
T_173.5;
    %assign/vec4 v0x12e166120_0, 0;
T_173.1 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x12e168130;
T_174 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e168550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12e1684b0_0, 0;
    %jmp T_174.1;
T_174.0 ;
    %load/vec4 v0x12e1684b0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x12e168660_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12e1684b0_0, 0;
T_174.1 ;
    %jmp T_174;
    .thread T_174;
    .scope S_0x12e167aa0;
T_175 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e168010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12e167f80_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x12e167f80_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x12e1680a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12e167f80_0, 0;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x12e1674b0;
T_176 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e167950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12e1678b0_0, 0;
    %jmp T_176.1;
T_176.0 ;
    %load/vec4 v0x12e1678b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12e1679e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12e1678b0_0, 0;
T_176.1 ;
    %jmp T_176;
    .thread T_176;
    .scope S_0x12e164d80;
T_177 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e169d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12e169a80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12e169ba0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12e169cc0_0, 0;
    %jmp T_177.1;
T_177.0 ;
    %load/vec4 v0x12e169620_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x12e1698c0_0;
    %and;
    %assign/vec4 v0x12e169a80_0, 0;
    %load/vec4 v0x12e169620_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x12e169b10_0;
    %and;
    %assign/vec4 v0x12e169ba0_0, 0;
    %load/vec4 v0x12e169620_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x12e169c30_0;
    %and;
    %assign/vec4 v0x12e169cc0_0, 0;
T_177.1 ;
    %jmp T_177;
    .thread T_177;
    .scope S_0x12e164d80;
T_178 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e169d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x12e169810_0, 0;
    %jmp T_178.1;
T_178.0 ;
    %load/vec4 v0x12e169780_0;
    %load/vec4 v0x12e169a80_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12e169a80_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x12e169ba0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12e169ba0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x12e169cc0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12e169cc0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x12e169810_0, 0;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
    .scope S_0x12e164d80;
T_179 ;
    %wait E_0x12e165600;
    %load/vec4 v0x12e169360_0;
    %flag_set/vec4 8;
    %jmp/0 T_179.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_179.1, 8;
T_179.0 ; End of true expr.
    %load/vec4 v0x12e169810_0;
    %jmp/0 T_179.1, 8;
 ; End of false expr.
    %blend;
T_179.1;
    %store/vec4 v0x12e169780_0, 0, 21;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_0x12e164d80;
T_180 ;
    %wait E_0x12e1655b0;
    %load/vec4 v0x12e169810_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x12e1696d0_0, 0, 20;
    %jmp T_180;
    .thread T_180, $push;
    .scope S_0x12e164d80;
T_181 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e169d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e168f00_0, 0;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v0x12e169810_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x12e169810_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x12e16a1b0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e168f00_0, 0;
T_181.2 ;
T_181.1 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x12e164d80;
T_182 ;
    %wait E_0x12e165560;
    %load/vec4 v0x12e1692d0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x12e16a1b0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x12e169360_0, 0, 1;
    %jmp T_182;
    .thread T_182, $push;
    .scope S_0x12e160870;
T_183 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e1610e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %load/vec4 v0x12e160e30_0;
    %load/vec4 v0x12e160d00_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e161040, 0, 4;
T_183.0 ;
    %load/vec4 v0x12e160d00_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e161040, 4;
    %assign/vec4 v0x12e160ec0_0, 0;
    %load/vec4 v0x12e160c50_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e161040, 4;
    %assign/vec4 v0x12e160f90_0, 0;
    %jmp T_183;
    .thread T_183;
    .scope S_0x12e161230;
T_184 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e161ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %load/vec4 v0x12e161840_0;
    %load/vec4 v0x12e161710_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e161a30, 0, 4;
T_184.0 ;
    %load/vec4 v0x12e161710_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e161a30, 4;
    %assign/vec4 v0x12e1618d0_0, 0;
    %load/vec4 v0x12e161660_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e161a30, 4;
    %assign/vec4 v0x12e161980_0, 0;
    %jmp T_184;
    .thread T_184;
    .scope S_0x12e16b590;
T_185 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e16bdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %load/vec4 v0x12e16bb60_0;
    %load/vec4 v0x12e16ba30_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e16bd50, 0, 4;
T_185.0 ;
    %load/vec4 v0x12e16ba30_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e16bd50, 4;
    %assign/vec4 v0x12e16bbf0_0, 0;
    %load/vec4 v0x12e16b980_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12e16bd50, 4;
    %assign/vec4 v0x12e16bca0_0, 0;
    %jmp T_185;
    .thread T_185;
    .scope S_0x12e15daf0;
T_186 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e16e0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e16dfa0_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x12e16e9e0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_186.2, 4;
    %load/vec4 v0x12e16d880_0;
    %assign/vec4 v0x12e16dfa0_0, 0;
    %jmp T_186.3;
T_186.2 ;
    %load/vec4 v0x12e16e9e0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_186.4, 4;
    %load/vec4 v0x12e16d910_0;
    %pad/u 32;
    %assign/vec4 v0x12e16dfa0_0, 0;
T_186.4 ;
T_186.3 ;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x12e15daf0;
T_187 ;
    %wait E_0x12e15eca0;
    %load/vec4 v0x12e16e0f0_0;
    %load/vec4 v0x12e16e050_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e16e050_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x12e16e7a0_0;
    %load/vec4 v0x12e16e050_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e16e050_0, 0;
T_187.2 ;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x12e112110;
T_188 ;
    %wait E_0x12e113330;
    %load/vec4 v0x12e16f6a0_0;
    %parti/s 2, 24, 6;
    %assign/vec4 v0x12e16f0a0_0, 0;
    %jmp T_188;
    .thread T_188;
    .scope S_0x12e112110;
T_189 ;
    %wait E_0x12e112f20;
    %load/vec4 v0x12e16f0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_189.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_189.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_189.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_189.3, 6;
    %jmp T_189.4;
T_189.0 ;
    %load/vec4 v0x12e16f9e0_0;
    %store/vec4 v0x12e16f950_0, 0, 32;
    %jmp T_189.4;
T_189.1 ;
    %load/vec4 v0x12e16fa70_0;
    %store/vec4 v0x12e16f950_0, 0, 32;
    %jmp T_189.4;
T_189.2 ;
    %load/vec4 v0x12e16fb00_0;
    %store/vec4 v0x12e16f950_0, 0, 32;
    %jmp T_189.4;
T_189.3 ;
    %load/vec4 v0x12e16fc90_0;
    %store/vec4 v0x12e16f950_0, 0, 32;
    %jmp T_189.4;
T_189.4 ;
    %pop/vec4 1;
    %jmp T_189;
    .thread T_189, $push;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "./ren_conv_top_wrapper.v";
    "./ren_conv_top.v";
    "./regs.v";
    "./ctrl_status_regs_4.v";
    "./dffram.v";
    "./ren_conv.v";
    "./agu.v";
    "./serial_shift.v";
    "./datapath.v";
    "./max_pool.v";
    "./mult.v";
    "./shifter.v";
