$date
	Sun May 31 23:00:46 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PROM_TEST $end
$scope module prom_inst $end
$var wire 1 ! CLK_FT $end
$var wire 8 " P_COUNT [7:0] $end
$var reg 15 # PROM_OUT [14:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
b0 "
0!
$end
#5
b100100000000000 #
1!
#10
0!
b1 "
#15
b100000000000000 #
1!
#20
0!
#25
1!
#30
0!
#35
1!
#40
0!
#45
1!
#50
0!
#55
1!
#60
0!
#65
1!
#70
0!
#75
1!
#80
0!
#85
1!
#90
0!
#95
1!
#100
0!
#105
1!
#110
0!
#115
b100100100000000 #
1!
b10 "
#120
0!
#125
1!
#130
0!
#135
1!
#140
0!
#145
b111000001000000 #
1!
b10000 "
#150
0!
#155
1!
