---Testing results----------------------------------
Test: x=0.8147, y=0.1270, golden theta=0.1545, golden r=0.8245, your theta=0.1553, your r=0.8257
Test: x=0.6323, y=-0.2786, golden theta=-0.4149, golden r=0.6909, your theta=-0.4141, your r=0.6914
Test: x=-0.5469, y=-0.9575, golden theta=-2.0898, golden r=1.1027, your theta=-2.0903, your r=1.1035
Test: x=-0.4854, y=0.7002, golden theta=2.1769, golden r=0.8521, your theta=2.1768, your r=0.8528
---RMS error----------------------------------
----------------------------------------------
   RMSE(R)           RMSE(Theta)
0.000833866593894 0.000633431132883
----------------------------------------------

C:\Users\Alan\Desktop\hls_workspace\lab\labC\cordic_v5\solution1\sim\verilog>set PATH= 

C:\Users\Alan\Desktop\hls_workspace\lab\labC\cordic_v5\solution1\sim\verilog>call C:/Xilinx/Vivado/2022.1/bin/xelab xil_defaultlib.apatb_cordiccart2pol_top glbl -Oenable_linking_all_libraries  -prj cordiccart2pol.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib "ieee_proposed=./ieee_proposed" -s cordiccart2pol -debug wave 
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_cordiccart2pol_top glbl -Oenable_linking_all_libraries -prj cordiccart2pol.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s cordiccart2pol -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/hls_workspace/lab/labC/cordic_v5/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/hls_workspace/lab/labC/cordic_v5/solution1/sim/verilog/cordiccart2pol.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_cordiccart2pol_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/hls_workspace/lab/labC/cordic_v5/solution1/sim/verilog/cordiccart2pol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/hls_workspace/lab/labC/cordic_v5/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.cordiccart2pol
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_cordiccart2pol_top
Compiling module work.glbl
Built simulation snapshot cordiccart2pol

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/cordiccart2pol/xsim_script.tcl
# xsim {cordiccart2pol} -view {{cordiccart2pol_dataflow_ana.wcfg}} -tclbatch {cordiccart2pol.tcl} -protoinst {cordiccart2pol.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file cordiccart2pol.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol//AESL_inst_cordiccart2pol_activity
Time resolution is 1 ps
open_wave_config cordiccart2pol_dataflow_ana.wcfg
source cordiccart2pol.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/theta_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/theta -into $return_group -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/r_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/r -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/y -into $return_group -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/x -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/ap_start -into $blocksiggroup
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/ap_done -into $blocksiggroup
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/ap_idle -into $blocksiggroup
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_cordiccart2pol_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_cordiccart2pol_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_cordiccart2pol_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_cordiccart2pol_top/LENGTH_x -into $tb_portdepth_group -radix hex
## add_wave /apatb_cordiccart2pol_top/LENGTH_y -into $tb_portdepth_group -radix hex
## add_wave /apatb_cordiccart2pol_top/LENGTH_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_cordiccart2pol_top/LENGTH_theta -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_cordiccart2pol_top/theta_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/theta -into $tb_return_group -radix hex
## add_wave /apatb_cordiccart2pol_top/r_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/r -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_cordiccart2pol_top/y -into $tb_return_group -radix hex
## add_wave /apatb_cordiccart2pol_top/x -into $tb_return_group -radix hex
## save_wave_config cordiccart2pol.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [0.00%] @ "2500000"
// RTL Simulation : 1 / 4 [100.00%] @ "18500000"
// RTL Simulation : 2 / 4 [100.00%] @ "33500000"
// RTL Simulation : 3 / 4 [100.00%] @ "48500000"
// RTL Simulation : 4 / 4 [100.00%] @ "63500000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 69500 ns : File "C:/Users/Alan/Desktop/hls_workspace/lab/labC/cordic_v5/solution1/sim/verilog/cordiccart2pol.autotb.v" Line 402
## quit
INFO: [Common 17-206] Exiting xsim at Sun Nov 13 17:46:32 2022...
---Testing results----------------------------------
Test: x=0.8147, y=0.1270, golden theta=0.1545, golden r=0.8245, your theta=0.1553, your r=0.8257
Test: x=0.6323, y=-0.2786, golden theta=-0.4149, golden r=0.6909, your theta=-0.4141, your r=0.6914
Test: x=-0.5469, y=-0.9575, golden theta=-2.0898, golden r=1.1027, your theta=-2.0903, your r=1.1035
Test: x=-0.4854, y=0.7002, golden theta=2.1769, golden r=0.8521, your theta=2.1768, your r=0.8528
---RMS error----------------------------------
----------------------------------------------
   RMSE(R)           RMSE(Theta)
0.000833866593894 0.000633431132883
----------------------------------------------
