

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Mon May 20 17:11:19 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 17/10/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _PORTD	set	3971
    48   000000                     _TRISD	set	3989
    49   000000                     _LATD	set	3980
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54   000822                     __pcinit:
    55                           	callstack 0
    56   000822                     start_initialization:
    57                           	callstack 0
    58   000822                     __initialization:
    59                           	callstack 0
    60   000822                     end_of_initialization:
    61                           	callstack 0
    62   000822                     __end_of__initialization:
    63                           	callstack 0
    64   000822  0100               	movlb	0
    65   000824  EF01  F004         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68   000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70   000001                     main@SWs:
    71                           	callstack 0
    72                           
    73                           ; 1 bytes @ 0x0
    74   000001                     	ds	1
    75                           
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 6 in file "Ejem001.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;  SWs             1    0[COMRAM] unsigned char 
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2, status,0
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    95 ;;      Params:         0       0       0       0       0       0       0       0       0
    96 ;;      Locals:         1       0       0       0       0       0       0       0       0
    97 ;;      Temps:          0       0       0       0       0       0       0       0       0
    98 ;;      Totals:         1       0       0       0       0       0       0       0       0
    99 ;;Total ram usage:        1 bytes
   100 ;; This function calls:
   101 ;;		Nothing
   102 ;; This function is called by:
   103 ;;		Startup code after reset
   104 ;; This function uses a non-reentrant model
   105 ;;
   106                           
   107                           	psect	text0
   108   000802                     __ptext0:
   109                           	callstack 0
   110   000802                     _main:
   111                           	callstack 31
   112   000802                     
   113                           ;Ejem001.c: 7:     uint8_t SWs;;Ejem001.c: 9:     TRISD = 0x0F;
   114   000802  0E0F               	movlw	15
   115   000804  6E95               	movwf	149,c	;volatile
   116   000806                     l692:
   117                           
   118                           ;Ejem001.c: 12:         SWs = PORTD;
   119   000806  CF83 F001          	movff	3971,main@SWs	;volatile
   120   00080A                     
   121                           ;Ejem001.c: 13:         SWs = SWs <<4;
   122   00080A  3801               	swapf	main@SWs^0,w,c
   123   00080C  0BF0               	andlw	240
   124   00080E  6E01               	movwf	main@SWs^0,c
   125   000810                     
   126                           ;Ejem001.c: 14:         SWs = SWs ^ 0b01010000;
   127   000810  5001               	movf	main@SWs^0,w,c
   128   000812  0A50               	xorlw	80
   129   000814  6E01               	movwf	main@SWs^0,c
   130   000816                     
   131                           ;Ejem001.c: 15:         LATD = SWs;
   132   000816  C001  FF8C         	movff	main@SWs,3980	;volatile
   133   00081A  EF03  F004         	goto	l692
   134   00081E  EF00  F000         	goto	start
   135   000822                     __end_of_main:
   136                           	callstack 0
   137                           
   138                           	psect	smallconst
   139   000800                     __psmallconst:
   140                           	callstack 0
   141   000800  00                 	db	0
   142   000801  00                 	db	0	; dummy byte at the end
   143   000000                     
   144                           	psect	rparam
   145   000000                     
   146                           	psect	config
   147                           
   148                           ;Config register CONFIG1L @ 0x300000
   149                           ;	PLL Prescaler Selection bits
   150                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   151                           ;	System Clock Postscaler Selection bits
   152                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   153                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   154                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   155   300000                     	org	3145728
   156   300000  00                 	db	0
   157                           
   158                           ;Config register CONFIG1H @ 0x300001
   159                           ;	Oscillator Selection bits
   160                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   161                           ;	Fail-Safe Clock Monitor Enable bit
   162                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   163                           ;	Internal/External Oscillator Switchover bit
   164                           ;	IESO = OFF, Oscillator Switchover mode disabled
   165   300001                     	org	3145729
   166   300001  09                 	db	9
   167                           
   168                           ;Config register CONFIG2L @ 0x300002
   169                           ;	Power-up Timer Enable bit
   170                           ;	PWRT = ON, PWRT enabled
   171                           ;	Brown-out Reset Enable bits
   172                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   173                           ;	Brown-out Reset Voltage bits
   174                           ;	BORV = 3, Minimum setting 2.05V
   175                           ;	USB Voltage Regulator Enable bit
   176                           ;	VREGEN = OFF, USB voltage regulator disabled
   177   300002                     	org	3145730
   178   300002  18                 	db	24
   179                           
   180                           ;Config register CONFIG2H @ 0x300003
   181                           ;	Watchdog Timer Enable bit
   182                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   183                           ;	Watchdog Timer Postscale Select bits
   184                           ;	WDTPS = 32768, 1:32768
   185   300003                     	org	3145731
   186   300003  1E                 	db	30
   187                           
   188                           ; Padding undefined space
   189   300004                     	org	3145732
   190   300004  FF                 	db	255
   191                           
   192                           ;Config register CONFIG3H @ 0x300005
   193                           ;	CCP2 MUX bit
   194                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   195                           ;	PORTB A/D Enable bit
   196                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   197                           ;	Low-Power Timer 1 Oscillator Enable bit
   198                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   199                           ;	MCLR Pin Enable bit
   200                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   201   300005                     	org	3145733
   202   300005  01                 	db	1
   203                           
   204                           ;Config register CONFIG4L @ 0x300006
   205                           ;	Stack Full/Underflow Reset Enable bit
   206                           ;	STVREN = ON, Stack full/underflow will cause Reset
   207                           ;	Single-Supply ICSP Enable bit
   208                           ;	LVP = OFF, Single-Supply ICSP disabled
   209                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   210                           ;	ICPRT = OFF, ICPORT disabled
   211                           ;	Extended Instruction Set Enable bit
   212                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   213                           ;	Background Debugger Enable bit
   214                           ;	DEBUG = 0x1, unprogrammed default
   215   300006                     	org	3145734
   216   300006  81                 	db	129
   217                           
   218                           ; Padding undefined space
   219   300007                     	org	3145735
   220   300007  FF                 	db	255
   221                           
   222                           ;Config register CONFIG5L @ 0x300008
   223                           ;	Code Protection bit
   224                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   225                           ;	Code Protection bit
   226                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   227                           ;	Code Protection bit
   228                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   229                           ;	Code Protection bit
   230                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   231   300008                     	org	3145736
   232   300008  0F                 	db	15
   233                           
   234                           ;Config register CONFIG5H @ 0x300009
   235                           ;	Boot Block Code Protection bit
   236                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   237                           ;	Data EEPROM Code Protection bit
   238                           ;	CPD = OFF, Data EEPROM is not code-protected
   239   300009                     	org	3145737
   240   300009  C0                 	db	192
   241                           
   242                           ;Config register CONFIG6L @ 0x30000A
   243                           ;	Write Protection bit
   244                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   245                           ;	Write Protection bit
   246                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   247                           ;	Write Protection bit
   248                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   249                           ;	Write Protection bit
   250                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   251   30000A                     	org	3145738
   252   30000A  0F                 	db	15
   253                           
   254                           ;Config register CONFIG6H @ 0x30000B
   255                           ;	Configuration Register Write Protection bit
   256                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   257                           ;	Boot Block Write Protection bit
   258                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   259                           ;	Data EEPROM Write Protection bit
   260                           ;	WRTD = OFF, Data EEPROM is not write-protected
   261   30000B                     	org	3145739
   262   30000B  E0                 	db	224
   263                           
   264                           ;Config register CONFIG7L @ 0x30000C
   265                           ;	Table Read Protection bit
   266                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   267                           ;	Table Read Protection bit
   268                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   269                           ;	Table Read Protection bit
   270                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   271                           ;	Table Read Protection bit
   272                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   273   30000C                     	org	3145740
   274   30000C  0F                 	db	15
   275                           
   276                           ;Config register CONFIG7H @ 0x30000D
   277                           ;	Boot Block Table Read Protection bit
   278                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   279   30000D                     	org	3145741
   280   30000D  40                 	db	64
   281                           tosu	equ	0xFFF
   282                           tosh	equ	0xFFE
   283                           tosl	equ	0xFFD
   284                           stkptr	equ	0xFFC
   285                           pclatu	equ	0xFFB
   286                           pclath	equ	0xFFA
   287                           pcl	equ	0xFF9
   288                           tblptru	equ	0xFF8
   289                           tblptrh	equ	0xFF7
   290                           tblptrl	equ	0xFF6
   291                           tablat	equ	0xFF5
   292                           prodh	equ	0xFF4
   293                           prodl	equ	0xFF3
   294                           indf0	equ	0xFEF
   295                           postinc0	equ	0xFEE
   296                           postdec0	equ	0xFED
   297                           preinc0	equ	0xFEC
   298                           plusw0	equ	0xFEB
   299                           fsr0h	equ	0xFEA
   300                           fsr0l	equ	0xFE9
   301                           wreg	equ	0xFE8
   302                           indf1	equ	0xFE7
   303                           postinc1	equ	0xFE6
   304                           postdec1	equ	0xFE5
   305                           preinc1	equ	0xFE4
   306                           plusw1	equ	0xFE3
   307                           fsr1h	equ	0xFE2
   308                           fsr1l	equ	0xFE1
   309                           bsr	equ	0xFE0
   310                           indf2	equ	0xFDF
   311                           postinc2	equ	0xFDE
   312                           postdec2	equ	0xFDD
   313                           preinc2	equ	0xFDC
   314                           plusw2	equ	0xFDB
   315                           fsr2h	equ	0xFDA
   316                           fsr2l	equ	0xFD9
   317                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0      45
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      1       1       1        1.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRh          6A      0       0      20        0.0%
BITBIGSFRlhh         8      0       0      21        0.0%
BITBIGSFRlhl         8      0       0      22        0.0%
BITBIGSFRll         23      0       0      23        0.0%
ABS                  0      0       0      24        0.0%
BIGRAM             7FF      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Mon May 20 17:11:19 2024

                    l690 0802                      l692 0806                      l694 080A  
                    l696 0810                      l698 0816                     _LATD 0F8C  
                   _main 0802                     start 0000             ___param_bank 0000  
                  ?_main 0001                    _PORTD 0F83                    _TRISD 0F95  
        __initialization 0822             __end_of_main 0822                   ??_main 0001  
          __activetblptr 0000                   isa$std 0001             __mediumconst 0000  
             __accesstop 0060  __end_of__initialization 0822            ___rparam_used 0001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 0800                  __pcinit 0822                  __ramtop 0800  
                __ptext0 0802                  main@SWs 0001     end_of_initialization 0822  
    start_initialization 0822              __smallconst 0800                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000  
