// Seed: 3921815778
module module_0 (
    output id_0,
    input  id_1
);
  logic id_2 = 1;
endmodule
`celldefine
`define pp_2 0
