<dec f='llvm/llvm/include/llvm/MC/MCDisassembler/MCDisassembler.h' l='192' type='llvm::raw_ostream *'/>
<offset>256</offset>
<doc f='llvm/llvm/include/llvm/MC/MCDisassembler/MCDisassembler.h' l='190'>// Marked mutable because we cache it inside the disassembler, rather than
  // having to pass it around as an argument through all the autogenerated code.</doc>
<use f='llvm/llvm/lib/MC/MCDisassembler/MCDisassembler.cpp' l='32' u='r' c='_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm'/>
<use f='llvm/llvm/lib/MC/MCDisassembler/MCDisassembler.cpp' l='39' u='r' c='_ZNK4llvm14MCDisassembler31tryAddingPcLoadReferenceCommentElm'/>
<use f='llvm/llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp' l='262' u='w' c='_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='267' u='w' c='_ZNK4llvm18AMDGPUDisassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='622' u='r' c='_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='677' u='r' c='_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='626' u='w' c='_ZNK12_GLOBAL__N_115ARMDisassembler17getARMInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='913' u='w' c='_ZNK12_GLOBAL__N_115ARMDisassembler19getThumbInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/Disassembler/WebAssemblyDisassembler.cpp' l='162' u='w' c='_ZNK12_GLOBAL__N_123WebAssemblyDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='1718' u='w' c='_ZNK12_GLOBAL__N_122X86GenericDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamE'/>
