Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Oct 21 10:45:01 2015
| Host         : ahtanum.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.101        0.000                      0                  111        0.208        0.000                      0                  111        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.101        0.000                      0                  111        0.208        0.000                      0                  111        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 v1/hscount/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.684ns (20.227%)  route 2.698ns (79.772%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 13.789 - 10.000 ) 
    Source Clock Delay      (SCD):    4.035ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.300     4.035    v1/hscount/clk
    SLICE_X2Y144         FDRE                                         r  v1/hscount/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.393     4.428 r  v1/hscount/Q_reg[4]/Q
                         net (fo=2, routed)           0.599     5.027    v1/hscount/Q_reg[4]
    SLICE_X3Y144         LUT6 (Prop_lut6_I2_O)        0.097     5.124 f  v1/hscount/Hsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.597     5.720    v1/hscount/Hsync_OBUF_inst_i_2_n_0
    SLICE_X3Y145         LUT6 (Prop_lut6_I0_O)        0.097     5.817 r  v1/hscount/Q[9]_i_2/O
                         net (fo=14, routed)          0.944     6.761    v1/hscount/vs_inc
    SLICE_X4Y143         LUT4 (Prop_lut4_I0_O)        0.097     6.858 r  v1/hscount/Q[8]_i_1/O
                         net (fo=9, routed)           0.558     7.416    v1/rowcount/SR[0]
    SLICE_X3Y143         FDRE                                         r  v1/rowcount/Q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.199    13.789    v1/rowcount/clk
    SLICE_X3Y143         FDRE                                         r  v1/rowcount/Q_reg[2]/C
                         clock pessimism              0.220    14.009    
                         clock uncertainty           -0.035    13.974    
    SLICE_X3Y143         FDRE (Setup_fdre_C_R)       -0.456    13.518    v1/rowcount/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         13.518    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 v1/hscount/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.684ns (20.227%)  route 2.698ns (79.772%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 13.789 - 10.000 ) 
    Source Clock Delay      (SCD):    4.035ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.300     4.035    v1/hscount/clk
    SLICE_X2Y144         FDRE                                         r  v1/hscount/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.393     4.428 r  v1/hscount/Q_reg[4]/Q
                         net (fo=2, routed)           0.599     5.027    v1/hscount/Q_reg[4]
    SLICE_X3Y144         LUT6 (Prop_lut6_I2_O)        0.097     5.124 f  v1/hscount/Hsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.597     5.720    v1/hscount/Hsync_OBUF_inst_i_2_n_0
    SLICE_X3Y145         LUT6 (Prop_lut6_I0_O)        0.097     5.817 r  v1/hscount/Q[9]_i_2/O
                         net (fo=14, routed)          0.944     6.761    v1/hscount/vs_inc
    SLICE_X4Y143         LUT4 (Prop_lut4_I0_O)        0.097     6.858 r  v1/hscount/Q[8]_i_1/O
                         net (fo=9, routed)           0.558     7.416    v1/rowcount/SR[0]
    SLICE_X3Y143         FDRE                                         r  v1/rowcount/Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.199    13.789    v1/rowcount/clk
    SLICE_X3Y143         FDRE                                         r  v1/rowcount/Q_reg[3]/C
                         clock pessimism              0.220    14.009    
                         clock uncertainty           -0.035    13.974    
    SLICE_X3Y143         FDRE (Setup_fdre_C_R)       -0.456    13.518    v1/rowcount/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         13.518    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 v1/hscount/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.684ns (20.227%)  route 2.698ns (79.772%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 13.789 - 10.000 ) 
    Source Clock Delay      (SCD):    4.035ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.300     4.035    v1/hscount/clk
    SLICE_X2Y144         FDRE                                         r  v1/hscount/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.393     4.428 r  v1/hscount/Q_reg[4]/Q
                         net (fo=2, routed)           0.599     5.027    v1/hscount/Q_reg[4]
    SLICE_X3Y144         LUT6 (Prop_lut6_I2_O)        0.097     5.124 f  v1/hscount/Hsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.597     5.720    v1/hscount/Hsync_OBUF_inst_i_2_n_0
    SLICE_X3Y145         LUT6 (Prop_lut6_I0_O)        0.097     5.817 r  v1/hscount/Q[9]_i_2/O
                         net (fo=14, routed)          0.944     6.761    v1/hscount/vs_inc
    SLICE_X4Y143         LUT4 (Prop_lut4_I0_O)        0.097     6.858 r  v1/hscount/Q[8]_i_1/O
                         net (fo=9, routed)           0.558     7.416    v1/rowcount/SR[0]
    SLICE_X3Y143         FDRE                                         r  v1/rowcount/Q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.199    13.789    v1/rowcount/clk
    SLICE_X3Y143         FDRE                                         r  v1/rowcount/Q_reg[4]/C
                         clock pessimism              0.220    14.009    
                         clock uncertainty           -0.035    13.974    
    SLICE_X3Y143         FDRE (Setup_fdre_C_R)       -0.456    13.518    v1/rowcount/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         13.518    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 v1/hscount/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.684ns (20.227%)  route 2.698ns (79.772%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 13.789 - 10.000 ) 
    Source Clock Delay      (SCD):    4.035ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.300     4.035    v1/hscount/clk
    SLICE_X2Y144         FDRE                                         r  v1/hscount/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.393     4.428 r  v1/hscount/Q_reg[4]/Q
                         net (fo=2, routed)           0.599     5.027    v1/hscount/Q_reg[4]
    SLICE_X3Y144         LUT6 (Prop_lut6_I2_O)        0.097     5.124 f  v1/hscount/Hsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.597     5.720    v1/hscount/Hsync_OBUF_inst_i_2_n_0
    SLICE_X3Y145         LUT6 (Prop_lut6_I0_O)        0.097     5.817 r  v1/hscount/Q[9]_i_2/O
                         net (fo=14, routed)          0.944     6.761    v1/hscount/vs_inc
    SLICE_X4Y143         LUT4 (Prop_lut4_I0_O)        0.097     6.858 r  v1/hscount/Q[8]_i_1/O
                         net (fo=9, routed)           0.558     7.416    v1/rowcount/SR[0]
    SLICE_X3Y143         FDRE                                         r  v1/rowcount/Q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.199    13.789    v1/rowcount/clk
    SLICE_X3Y143         FDRE                                         r  v1/rowcount/Q_reg[5]/C
                         clock pessimism              0.220    14.009    
                         clock uncertainty           -0.035    13.974    
    SLICE_X3Y143         FDRE (Setup_fdre_C_R)       -0.456    13.518    v1/rowcount/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         13.518    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 v1/hscount/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.684ns (20.227%)  route 2.698ns (79.772%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 13.789 - 10.000 ) 
    Source Clock Delay      (SCD):    4.035ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.300     4.035    v1/hscount/clk
    SLICE_X2Y144         FDRE                                         r  v1/hscount/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.393     4.428 r  v1/hscount/Q_reg[4]/Q
                         net (fo=2, routed)           0.599     5.027    v1/hscount/Q_reg[4]
    SLICE_X3Y144         LUT6 (Prop_lut6_I2_O)        0.097     5.124 f  v1/hscount/Hsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.597     5.720    v1/hscount/Hsync_OBUF_inst_i_2_n_0
    SLICE_X3Y145         LUT6 (Prop_lut6_I0_O)        0.097     5.817 r  v1/hscount/Q[9]_i_2/O
                         net (fo=14, routed)          0.944     6.761    v1/hscount/vs_inc
    SLICE_X4Y143         LUT4 (Prop_lut4_I0_O)        0.097     6.858 r  v1/hscount/Q[8]_i_1/O
                         net (fo=9, routed)           0.558     7.416    v1/rowcount/SR[0]
    SLICE_X3Y143         FDRE                                         r  v1/rowcount/Q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.199    13.789    v1/rowcount/clk
    SLICE_X3Y143         FDRE                                         r  v1/rowcount/Q_reg[6]/C
                         clock pessimism              0.220    14.009    
                         clock uncertainty           -0.035    13.974    
    SLICE_X3Y143         FDRE (Setup_fdre_C_R)       -0.456    13.518    v1/rowcount/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         13.518    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 v1/hscount/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.684ns (20.878%)  route 2.592ns (79.122%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 13.786 - 10.000 ) 
    Source Clock Delay      (SCD):    4.035ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.300     4.035    v1/hscount/clk
    SLICE_X2Y144         FDRE                                         r  v1/hscount/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.393     4.428 r  v1/hscount/Q_reg[4]/Q
                         net (fo=2, routed)           0.599     5.027    v1/hscount/Q_reg[4]
    SLICE_X3Y144         LUT6 (Prop_lut6_I2_O)        0.097     5.124 f  v1/hscount/Hsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.597     5.720    v1/hscount/Hsync_OBUF_inst_i_2_n_0
    SLICE_X3Y145         LUT6 (Prop_lut6_I0_O)        0.097     5.817 r  v1/hscount/Q[9]_i_2/O
                         net (fo=14, routed)          0.944     6.761    v1/hscount/vs_inc
    SLICE_X4Y143         LUT4 (Prop_lut4_I0_O)        0.097     6.858 r  v1/hscount/Q[8]_i_1/O
                         net (fo=9, routed)           0.453     7.311    v1/rowcount/SR[0]
    SLICE_X4Y143         FDRE                                         r  v1/rowcount/Q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.196    13.786    v1/rowcount/clk
    SLICE_X4Y143         FDRE                                         r  v1/rowcount/Q_reg[7]/C
                         clock pessimism              0.204    13.990    
                         clock uncertainty           -0.035    13.955    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.456    13.499    v1/rowcount/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         13.499    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 v1/hscount/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.684ns (20.878%)  route 2.592ns (79.122%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 13.786 - 10.000 ) 
    Source Clock Delay      (SCD):    4.035ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.300     4.035    v1/hscount/clk
    SLICE_X2Y144         FDRE                                         r  v1/hscount/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.393     4.428 r  v1/hscount/Q_reg[4]/Q
                         net (fo=2, routed)           0.599     5.027    v1/hscount/Q_reg[4]
    SLICE_X3Y144         LUT6 (Prop_lut6_I2_O)        0.097     5.124 f  v1/hscount/Hsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.597     5.720    v1/hscount/Hsync_OBUF_inst_i_2_n_0
    SLICE_X3Y145         LUT6 (Prop_lut6_I0_O)        0.097     5.817 r  v1/hscount/Q[9]_i_2/O
                         net (fo=14, routed)          0.944     6.761    v1/hscount/vs_inc
    SLICE_X4Y143         LUT4 (Prop_lut4_I0_O)        0.097     6.858 r  v1/hscount/Q[8]_i_1/O
                         net (fo=9, routed)           0.453     7.311    v1/rowcount/SR[0]
    SLICE_X4Y143         FDRE                                         r  v1/rowcount/Q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.196    13.786    v1/rowcount/clk
    SLICE_X4Y143         FDRE                                         r  v1/rowcount/Q_reg[8]/C
                         clock pessimism              0.204    13.990    
                         clock uncertainty           -0.035    13.955    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.456    13.499    v1/rowcount/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         13.499    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 v1/hscount/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/vscount/Q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.684ns (20.021%)  route 2.732ns (79.979%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 13.786 - 10.000 ) 
    Source Clock Delay      (SCD):    4.035ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.300     4.035    v1/hscount/clk
    SLICE_X2Y144         FDRE                                         r  v1/hscount/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.393     4.428 r  v1/hscount/Q_reg[4]/Q
                         net (fo=2, routed)           0.599     5.027    v1/hscount/Q_reg[4]
    SLICE_X3Y144         LUT6 (Prop_lut6_I2_O)        0.097     5.124 f  v1/hscount/Hsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.597     5.720    v1/hscount/Hsync_OBUF_inst_i_2_n_0
    SLICE_X3Y145         LUT6 (Prop_lut6_I0_O)        0.097     5.817 r  v1/hscount/Q[9]_i_2/O
                         net (fo=14, routed)          0.944     6.761    v1/hscount/vs_inc
    SLICE_X4Y143         LUT3 (Prop_lut3_I0_O)        0.097     6.858 r  v1/hscount/Q[9]_i_1/O
                         net (fo=10, routed)          0.593     7.451    v1/vscount/SR[0]
    SLICE_X5Y143         FDRE                                         r  v1/vscount/Q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.196    13.786    v1/vscount/clk
    SLICE_X5Y143         FDRE                                         r  v1/vscount/Q_reg[4]/C
                         clock pessimism              0.204    13.990    
                         clock uncertainty           -0.035    13.955    
    SLICE_X5Y143         FDRE (Setup_fdre_C_R)       -0.314    13.641    v1/vscount/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         13.641    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 v1/hscount/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/vscount/Q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.684ns (20.021%)  route 2.732ns (79.979%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 13.786 - 10.000 ) 
    Source Clock Delay      (SCD):    4.035ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.300     4.035    v1/hscount/clk
    SLICE_X2Y144         FDRE                                         r  v1/hscount/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.393     4.428 r  v1/hscount/Q_reg[4]/Q
                         net (fo=2, routed)           0.599     5.027    v1/hscount/Q_reg[4]
    SLICE_X3Y144         LUT6 (Prop_lut6_I2_O)        0.097     5.124 f  v1/hscount/Hsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.597     5.720    v1/hscount/Hsync_OBUF_inst_i_2_n_0
    SLICE_X3Y145         LUT6 (Prop_lut6_I0_O)        0.097     5.817 r  v1/hscount/Q[9]_i_2/O
                         net (fo=14, routed)          0.944     6.761    v1/hscount/vs_inc
    SLICE_X4Y143         LUT3 (Prop_lut3_I0_O)        0.097     6.858 r  v1/hscount/Q[9]_i_1/O
                         net (fo=10, routed)          0.593     7.451    v1/vscount/SR[0]
    SLICE_X5Y143         FDRE                                         r  v1/vscount/Q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.196    13.786    v1/vscount/clk
    SLICE_X5Y143         FDRE                                         r  v1/vscount/Q_reg[5]/C
                         clock pessimism              0.204    13.990    
                         clock uncertainty           -0.035    13.955    
    SLICE_X5Y143         FDRE (Setup_fdre_C_R)       -0.314    13.641    v1/vscount/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         13.641    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 v1/hscount/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/vscount/Q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.684ns (20.021%)  route 2.732ns (79.979%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 13.786 - 10.000 ) 
    Source Clock Delay      (SCD):    4.035ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.300     4.035    v1/hscount/clk
    SLICE_X2Y144         FDRE                                         r  v1/hscount/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.393     4.428 r  v1/hscount/Q_reg[4]/Q
                         net (fo=2, routed)           0.599     5.027    v1/hscount/Q_reg[4]
    SLICE_X3Y144         LUT6 (Prop_lut6_I2_O)        0.097     5.124 f  v1/hscount/Hsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.597     5.720    v1/hscount/Hsync_OBUF_inst_i_2_n_0
    SLICE_X3Y145         LUT6 (Prop_lut6_I0_O)        0.097     5.817 r  v1/hscount/Q[9]_i_2/O
                         net (fo=14, routed)          0.944     6.761    v1/hscount/vs_inc
    SLICE_X4Y143         LUT3 (Prop_lut3_I0_O)        0.097     6.858 r  v1/hscount/Q[9]_i_1/O
                         net (fo=10, routed)          0.593     7.451    v1/vscount/SR[0]
    SLICE_X5Y143         FDRE                                         r  v1/vscount/Q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.196    13.786    v1/vscount/clk
    SLICE_X5Y143         FDRE                                         r  v1/vscount/Q_reg[6]/C
                         clock pessimism              0.204    13.990    
                         clock uncertainty           -0.035    13.955    
    SLICE_X5Y143         FDRE (Setup_fdre_C_R)       -0.314    13.641    v1/vscount/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         13.641    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                  6.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 v1/colcount/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/colcount/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.088%)  route 0.114ns (37.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.597     1.430    v1/colcount/clk
    SLICE_X3Y142         FDRE                                         r  v1/colcount/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  v1/colcount/Q_reg[5]/Q
                         net (fo=3, routed)           0.114     1.685    v1/colcount/Q_reg__0[5]
    SLICE_X3Y142         LUT6 (Prop_lut6_I5_O)        0.045     1.730 r  v1/colcount/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.730    v1/colcount/p_0_in__1[5]
    SLICE_X3Y142         FDRE                                         r  v1/colcount/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.870     1.939    v1/colcount/clk
    SLICE_X3Y142         FDRE                                         r  v1/colcount/Q_reg[5]/C
                         clock pessimism             -0.508     1.430    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.092     1.522    v1/colcount/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 v1/colcount/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/colcount/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.213ns (63.123%)  route 0.124ns (36.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.597     1.430    v1/colcount/clk
    SLICE_X2Y142         FDRE                                         r  v1/colcount/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164     1.594 r  v1/colcount/Q_reg[2]/Q
                         net (fo=7, routed)           0.124     1.719    v1/colcount/Q_reg__0[2]
    SLICE_X3Y142         LUT5 (Prop_lut5_I3_O)        0.049     1.768 r  v1/colcount/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.768    v1/colcount/p_0_in__1[4]
    SLICE_X3Y142         FDRE                                         r  v1/colcount/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.870     1.939    v1/colcount/clk
    SLICE_X3Y142         FDRE                                         r  v1/colcount/Q_reg[4]/C
                         clock pessimism             -0.495     1.443    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.107     1.550    v1/colcount/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 v1/rowcount/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.920%)  route 0.084ns (27.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.598     1.431    v1/rowcount/clk
    SLICE_X3Y143         FDRE                                         r  v1/rowcount/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.128     1.559 r  v1/rowcount/Q_reg[3]/Q
                         net (fo=5, routed)           0.084     1.644    v1/rowcount/Q_reg__0[3]
    SLICE_X3Y143         LUT6 (Prop_lut6_I1_O)        0.099     1.743 r  v1/rowcount/Q[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.743    v1/rowcount/p_0_in__2[6]
    SLICE_X3Y143         FDRE                                         r  v1/rowcount/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.871     1.940    v1/rowcount/clk
    SLICE_X3Y143         FDRE                                         r  v1/rowcount/Q_reg[6]/C
                         clock pessimism             -0.508     1.431    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.092     1.523    v1/rowcount/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 v1/colcount/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/colcount/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.680%)  route 0.124ns (37.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.597     1.430    v1/colcount/clk
    SLICE_X2Y142         FDRE                                         r  v1/colcount/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164     1.594 r  v1/colcount/Q_reg[2]/Q
                         net (fo=7, routed)           0.124     1.719    v1/colcount/Q_reg__0[2]
    SLICE_X3Y142         LUT4 (Prop_lut4_I0_O)        0.045     1.764 r  v1/colcount/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.764    v1/colcount/p_0_in__1[3]
    SLICE_X3Y142         FDRE                                         r  v1/colcount/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.870     1.939    v1/colcount/clk
    SLICE_X3Y142         FDRE                                         r  v1/colcount/Q_reg[3]/C
                         clock pessimism             -0.495     1.443    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.092     1.535    v1/colcount/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 v1/rowcount/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.189ns (49.930%)  route 0.190ns (50.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.596     1.429    v1/rowcount/clk
    SLICE_X4Y142         FDRE                                         r  v1/rowcount/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.141     1.570 r  v1/rowcount/Q_reg[0]/Q
                         net (fo=9, routed)           0.190     1.760    v1/rowcount/Q[0]
    SLICE_X3Y143         LUT4 (Prop_lut4_I1_O)        0.048     1.808 r  v1/rowcount/Q[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.808    v1/rowcount/p_0_in__2[3]
    SLICE_X3Y143         FDRE                                         r  v1/rowcount/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.871     1.940    v1/rowcount/clk
    SLICE_X3Y143         FDRE                                         r  v1/rowcount/Q_reg[3]/C
                         clock pessimism             -0.469     1.470    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.107     1.577    v1/rowcount/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 v1/vscount/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/vscount/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.124%)  route 0.133ns (38.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.597     1.430    v1/vscount/clk
    SLICE_X6Y143         FDRE                                         r  v1/vscount/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.164     1.594 r  v1/vscount/Q_reg[0]/Q
                         net (fo=9, routed)           0.133     1.727    v1/vscount/Q_reg__0[0]
    SLICE_X5Y143         LUT6 (Prop_lut6_I2_O)        0.045     1.772 r  v1/vscount/Q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.772    v1/vscount/p_0_in__0[5]
    SLICE_X5Y143         FDRE                                         r  v1/vscount/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.868     1.937    v1/vscount/clk
    SLICE_X5Y143         FDRE                                         r  v1/vscount/Q_reg[5]/C
                         clock pessimism             -0.490     1.446    
    SLICE_X5Y143         FDRE (Hold_fdre_C_D)         0.092     1.538    v1/vscount/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 v1/rowcount/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.226ns (68.473%)  route 0.104ns (31.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.598     1.431    v1/rowcount/clk
    SLICE_X3Y143         FDRE                                         r  v1/rowcount/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.128     1.559 r  v1/rowcount/Q_reg[4]/Q
                         net (fo=4, routed)           0.104     1.663    v1/rowcount/Q_reg__0[4]
    SLICE_X3Y143         LUT6 (Prop_lut6_I0_O)        0.098     1.761 r  v1/rowcount/Q[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.761    v1/rowcount/p_0_in__2[5]
    SLICE_X3Y143         FDRE                                         r  v1/rowcount/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.871     1.940    v1/rowcount/clk
    SLICE_X3Y143         FDRE                                         r  v1/rowcount/Q_reg[5]/C
                         clock pessimism             -0.508     1.431    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.092     1.523    v1/rowcount/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 v1/colcount/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/colcount/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.403%)  route 0.166ns (47.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.597     1.430    v1/colcount/clk
    SLICE_X3Y142         FDRE                                         r  v1/colcount/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  v1/colcount/Q_reg[0]/Q
                         net (fo=8, routed)           0.166     1.738    v1/colcount/Q_reg__0[0]
    SLICE_X3Y142         LUT2 (Prop_lut2_I0_O)        0.042     1.780 r  v1/colcount/Q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.780    v1/colcount/p_0_in__1[1]
    SLICE_X3Y142         FDRE                                         r  v1/colcount/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.870     1.939    v1/colcount/clk
    SLICE_X3Y142         FDRE                                         r  v1/colcount/Q_reg[1]/C
                         clock pessimism             -0.508     1.430    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.107     1.537    v1/colcount/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 v1/rowcount/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.530%)  route 0.190ns (50.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.596     1.429    v1/rowcount/clk
    SLICE_X4Y142         FDRE                                         r  v1/rowcount/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.141     1.570 r  v1/rowcount/Q_reg[0]/Q
                         net (fo=9, routed)           0.190     1.760    v1/rowcount/Q[0]
    SLICE_X3Y143         LUT3 (Prop_lut3_I1_O)        0.045     1.805 r  v1/rowcount/Q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.805    v1/rowcount/p_0_in__2[2]
    SLICE_X3Y143         FDRE                                         r  v1/rowcount/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.871     1.940    v1/rowcount/clk
    SLICE_X3Y143         FDRE                                         r  v1/rowcount/Q_reg[2]/C
                         clock pessimism             -0.469     1.470    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.091     1.561    v1/rowcount/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 v1/colcount/Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/colcount/Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.183ns (51.656%)  route 0.171ns (48.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.598     1.431    v1/colcount/clk
    SLICE_X0Y145         FDRE                                         r  v1/colcount/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  v1/colcount/Q_reg[8]/Q
                         net (fo=3, routed)           0.171     1.744    v1/colcount/Q[1]
    SLICE_X0Y145         LUT4 (Prop_lut4_I0_O)        0.042     1.786 r  v1/colcount/Q[9]_i_3/O
                         net (fo=1, routed)           0.000     1.786    v1/colcount/p_0_in__1[9]
    SLICE_X0Y145         FDRE                                         r  v1/colcount/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.871     1.940    v1/colcount/clk
    SLICE_X0Y145         FDRE                                         r  v1/colcount/Q_reg[9]/C
                         clock pessimism             -0.508     1.431    
    SLICE_X0Y145         FDRE (Hold_fdre_C_D)         0.107     1.538    v1/colcount/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y142    v1/colcount/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y142    v1/colcount/Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y142    v1/colcount/Q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y142    v1/colcount/Q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y142    v1/colcount/Q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y142    v1/colcount/Q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y141    v1/colcount/Q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y145    v1/colcount/Q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y145    v1/colcount/Q_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y145    v1/colcount/Q_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y145    v1/colcount/Q_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y145    v1/colcount/Q_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y145    v1/hscount/Q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y145    v1/hscount/Q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y144    v1/hscount/Q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y144    v1/hscount/Q_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y144    v1/hscount/Q_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y144    v1/hscount/Q_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y145    v1/hscount/Q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y142    v1/colcount/Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y142    v1/colcount/Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y142    v1/colcount/Q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y142    v1/colcount/Q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y142    v1/colcount/Q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y142    v1/colcount/Q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y141    v1/colcount/Q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y143    v1/hscount/Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y143    v1/hscount/Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y143    v1/hscount/Q_reg[2]/C



