Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Jul  7 16:37:20 2025
| Host         : james running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    30          
TIMING-18  Warning           Missing input or output delay  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (14)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: u_clk_div/clk_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.732        0.000                      0                  307        0.070        0.000                      0                  307        4.500        0.000                       0                   210  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.732        0.000                      0                  307        0.070        0.000                      0                  307        4.500        0.000                       0                   210  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 delay_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idle_anim_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.254ns  (logic 3.144ns (38.090%)  route 5.110ns (61.910%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X39Y35         FDCE                                         r  delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  delay_counter_reg[5]/Q
                         net (fo=5, routed)           0.889     6.389    delay_counter[5]
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.325     6.714 f  FSM_sequential_state[1]_i_14/O
                         net (fo=2, routed)           0.703     7.418    FSM_sequential_state[1]_i_14_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.326     7.744 r  current_round[1]_i_37/O
                         net (fo=2, routed)           0.438     8.181    current_round[1]_i_37_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.305 r  current_round[1]_i_27/O
                         net (fo=5, routed)           0.609     8.914    u_db_start/current_round[1]_i_3_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.038 r  u_db_start/current_round[1]_i_11/O
                         net (fo=1, routed)           0.807     9.845    u_db_start/current_round[1]_i_11_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.969 r  u_db_start/current_round[1]_i_3/O
                         net (fo=16, routed)          0.550    10.519    u_db_start/current_round[1]_i_3_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.643 r  u_db_start/delay_counter[27]_i_3/O
                         net (fo=117, routed)         1.114    11.758    u_db_start/p_0_in1_in
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.882 r  u_db_start/idle_anim_counter[0]_i_6/O
                         net (fo=1, routed)           0.000    11.882    u_db_start/idle_anim_counter[0]_i_6_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.432 r  u_db_start/idle_anim_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.432    u_db_start/idle_anim_counter_reg[0]_i_2_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  u_db_start/idle_anim_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.546    u_db_start/idle_anim_counter_reg[4]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  u_db_start/idle_anim_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.660    u_db_start/idle_anim_counter_reg[8]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.774 r  u_db_start/idle_anim_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.774    u_db_start/idle_anim_counter_reg[12]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.888 r  u_db_start/idle_anim_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.888    u_db_start/idle_anim_counter_reg[16]_i_1_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.002 r  u_db_start/idle_anim_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.002    u_db_start/idle_anim_counter_reg[20]_i_1_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.336 r  u_db_start/idle_anim_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.336    u_db_start_n_33
    SLICE_X40Y33         FDCE                                         r  idle_anim_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X40Y33         FDCE                                         r  idle_anim_counter_reg[25]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X40Y33         FDCE (Setup_fdce_C_D)        0.062    15.068    idle_anim_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -13.336    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 delay_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idle_anim_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.159ns  (logic 3.049ns (37.369%)  route 5.110ns (62.631%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X39Y35         FDCE                                         r  delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  delay_counter_reg[5]/Q
                         net (fo=5, routed)           0.889     6.389    delay_counter[5]
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.325     6.714 f  FSM_sequential_state[1]_i_14/O
                         net (fo=2, routed)           0.703     7.418    FSM_sequential_state[1]_i_14_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.326     7.744 r  current_round[1]_i_37/O
                         net (fo=2, routed)           0.438     8.181    current_round[1]_i_37_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.305 r  current_round[1]_i_27/O
                         net (fo=5, routed)           0.609     8.914    u_db_start/current_round[1]_i_3_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.038 r  u_db_start/current_round[1]_i_11/O
                         net (fo=1, routed)           0.807     9.845    u_db_start/current_round[1]_i_11_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.969 r  u_db_start/current_round[1]_i_3/O
                         net (fo=16, routed)          0.550    10.519    u_db_start/current_round[1]_i_3_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.643 r  u_db_start/delay_counter[27]_i_3/O
                         net (fo=117, routed)         1.114    11.758    u_db_start/p_0_in1_in
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.882 r  u_db_start/idle_anim_counter[0]_i_6/O
                         net (fo=1, routed)           0.000    11.882    u_db_start/idle_anim_counter[0]_i_6_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.432 r  u_db_start/idle_anim_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.432    u_db_start/idle_anim_counter_reg[0]_i_2_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  u_db_start/idle_anim_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.546    u_db_start/idle_anim_counter_reg[4]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  u_db_start/idle_anim_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.660    u_db_start/idle_anim_counter_reg[8]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.774 r  u_db_start/idle_anim_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.774    u_db_start/idle_anim_counter_reg[12]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.888 r  u_db_start/idle_anim_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.888    u_db_start/idle_anim_counter_reg[16]_i_1_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.002 r  u_db_start/idle_anim_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.002    u_db_start/idle_anim_counter_reg[20]_i_1_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.241 r  u_db_start/idle_anim_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.241    u_db_start_n_32
    SLICE_X40Y33         FDCE                                         r  idle_anim_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X40Y33         FDCE                                         r  idle_anim_counter_reg[26]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X40Y33         FDCE (Setup_fdce_C_D)        0.062    15.068    idle_anim_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -13.241    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 delay_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idle_anim_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 3.033ns (37.246%)  route 5.110ns (62.754%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X39Y35         FDCE                                         r  delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  delay_counter_reg[5]/Q
                         net (fo=5, routed)           0.889     6.389    delay_counter[5]
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.325     6.714 f  FSM_sequential_state[1]_i_14/O
                         net (fo=2, routed)           0.703     7.418    FSM_sequential_state[1]_i_14_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.326     7.744 r  current_round[1]_i_37/O
                         net (fo=2, routed)           0.438     8.181    current_round[1]_i_37_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.305 r  current_round[1]_i_27/O
                         net (fo=5, routed)           0.609     8.914    u_db_start/current_round[1]_i_3_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.038 r  u_db_start/current_round[1]_i_11/O
                         net (fo=1, routed)           0.807     9.845    u_db_start/current_round[1]_i_11_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.969 r  u_db_start/current_round[1]_i_3/O
                         net (fo=16, routed)          0.550    10.519    u_db_start/current_round[1]_i_3_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.643 r  u_db_start/delay_counter[27]_i_3/O
                         net (fo=117, routed)         1.114    11.758    u_db_start/p_0_in1_in
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.882 r  u_db_start/idle_anim_counter[0]_i_6/O
                         net (fo=1, routed)           0.000    11.882    u_db_start/idle_anim_counter[0]_i_6_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.432 r  u_db_start/idle_anim_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.432    u_db_start/idle_anim_counter_reg[0]_i_2_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  u_db_start/idle_anim_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.546    u_db_start/idle_anim_counter_reg[4]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  u_db_start/idle_anim_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.660    u_db_start/idle_anim_counter_reg[8]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.774 r  u_db_start/idle_anim_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.774    u_db_start/idle_anim_counter_reg[12]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.888 r  u_db_start/idle_anim_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.888    u_db_start/idle_anim_counter_reg[16]_i_1_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.002 r  u_db_start/idle_anim_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.002    u_db_start/idle_anim_counter_reg[20]_i_1_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.225 r  u_db_start/idle_anim_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.225    u_db_start_n_34
    SLICE_X40Y33         FDCE                                         r  idle_anim_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X40Y33         FDCE                                         r  idle_anim_counter_reg[24]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X40Y33         FDCE (Setup_fdce_C_D)        0.062    15.068    idle_anim_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -13.225    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 delay_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idle_anim_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.140ns  (logic 3.030ns (37.222%)  route 5.110ns (62.777%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X39Y35         FDCE                                         r  delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  delay_counter_reg[5]/Q
                         net (fo=5, routed)           0.889     6.389    delay_counter[5]
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.325     6.714 f  FSM_sequential_state[1]_i_14/O
                         net (fo=2, routed)           0.703     7.418    FSM_sequential_state[1]_i_14_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.326     7.744 r  current_round[1]_i_37/O
                         net (fo=2, routed)           0.438     8.181    current_round[1]_i_37_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.305 r  current_round[1]_i_27/O
                         net (fo=5, routed)           0.609     8.914    u_db_start/current_round[1]_i_3_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.038 r  u_db_start/current_round[1]_i_11/O
                         net (fo=1, routed)           0.807     9.845    u_db_start/current_round[1]_i_11_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.969 r  u_db_start/current_round[1]_i_3/O
                         net (fo=16, routed)          0.550    10.519    u_db_start/current_round[1]_i_3_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.643 r  u_db_start/delay_counter[27]_i_3/O
                         net (fo=117, routed)         1.114    11.758    u_db_start/p_0_in1_in
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.882 r  u_db_start/idle_anim_counter[0]_i_6/O
                         net (fo=1, routed)           0.000    11.882    u_db_start/idle_anim_counter[0]_i_6_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.432 r  u_db_start/idle_anim_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.432    u_db_start/idle_anim_counter_reg[0]_i_2_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  u_db_start/idle_anim_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.546    u_db_start/idle_anim_counter_reg[4]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  u_db_start/idle_anim_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.660    u_db_start/idle_anim_counter_reg[8]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.774 r  u_db_start/idle_anim_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.774    u_db_start/idle_anim_counter_reg[12]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.888 r  u_db_start/idle_anim_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.888    u_db_start/idle_anim_counter_reg[16]_i_1_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.222 r  u_db_start/idle_anim_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.222    u_db_start_n_30
    SLICE_X40Y32         FDCE                                         r  idle_anim_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X40Y32         FDCE                                         r  idle_anim_counter_reg[21]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X40Y32         FDCE (Setup_fdce_C_D)        0.062    15.067    idle_anim_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -13.222    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 delay_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idle_anim_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.119ns  (logic 3.009ns (37.060%)  route 5.110ns (62.940%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X39Y35         FDCE                                         r  delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  delay_counter_reg[5]/Q
                         net (fo=5, routed)           0.889     6.389    delay_counter[5]
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.325     6.714 f  FSM_sequential_state[1]_i_14/O
                         net (fo=2, routed)           0.703     7.418    FSM_sequential_state[1]_i_14_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.326     7.744 r  current_round[1]_i_37/O
                         net (fo=2, routed)           0.438     8.181    current_round[1]_i_37_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.305 r  current_round[1]_i_27/O
                         net (fo=5, routed)           0.609     8.914    u_db_start/current_round[1]_i_3_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.038 r  u_db_start/current_round[1]_i_11/O
                         net (fo=1, routed)           0.807     9.845    u_db_start/current_round[1]_i_11_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.969 r  u_db_start/current_round[1]_i_3/O
                         net (fo=16, routed)          0.550    10.519    u_db_start/current_round[1]_i_3_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.643 r  u_db_start/delay_counter[27]_i_3/O
                         net (fo=117, routed)         1.114    11.758    u_db_start/p_0_in1_in
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.882 r  u_db_start/idle_anim_counter[0]_i_6/O
                         net (fo=1, routed)           0.000    11.882    u_db_start/idle_anim_counter[0]_i_6_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.432 r  u_db_start/idle_anim_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.432    u_db_start/idle_anim_counter_reg[0]_i_2_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  u_db_start/idle_anim_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.546    u_db_start/idle_anim_counter_reg[4]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  u_db_start/idle_anim_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.660    u_db_start/idle_anim_counter_reg[8]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.774 r  u_db_start/idle_anim_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.774    u_db_start/idle_anim_counter_reg[12]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.888 r  u_db_start/idle_anim_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.888    u_db_start/idle_anim_counter_reg[16]_i_1_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.201 r  u_db_start/idle_anim_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.201    u_db_start_n_28
    SLICE_X40Y32         FDCE                                         r  idle_anim_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X40Y32         FDCE                                         r  idle_anim_counter_reg[23]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X40Y32         FDCE (Setup_fdce_C_D)        0.062    15.067    idle_anim_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                                  1.866    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 delay_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r3_pattern_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.532ns  (logic 1.716ns (22.784%)  route 5.816ns (77.216%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X39Y35         FDCE                                         r  delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  delay_counter_reg[5]/Q
                         net (fo=5, routed)           0.889     6.389    delay_counter[5]
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.325     6.714 f  FSM_sequential_state[1]_i_14/O
                         net (fo=2, routed)           0.703     7.418    FSM_sequential_state[1]_i_14_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.326     7.744 r  current_round[1]_i_37/O
                         net (fo=2, routed)           0.438     8.181    current_round[1]_i_37_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.305 r  current_round[1]_i_27/O
                         net (fo=5, routed)           0.609     8.914    u_db_start/current_round[1]_i_3_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.038 r  u_db_start/current_round[1]_i_11/O
                         net (fo=1, routed)           0.807     9.845    u_db_start/current_round[1]_i_11_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.969 r  u_db_start/current_round[1]_i_3/O
                         net (fo=16, routed)          1.140    11.110    u_db_start/current_round[1]_i_3_n_0
    SLICE_X38Y33         LUT3 (Prop_lut3_I1_O)        0.124    11.234 r  u_db_start/r3_pattern[13]_i_2/O
                         net (fo=6, routed)           0.697    11.931    u_db_start/current_round[1]_i_4
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.150    12.081 r  u_db_start/r3_pattern[13]_i_1/O
                         net (fo=14, routed)          0.532    12.613    r3_pattern
    SLICE_X33Y35         FDCE                                         r  r3_pattern_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X33Y35         FDCE                                         r  r3_pattern_reg[0]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X33Y35         FDCE (Setup_fdce_C_CE)      -0.407    14.527    r3_pattern_reg[0]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -12.613    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 delay_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r3_pattern_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.532ns  (logic 1.716ns (22.784%)  route 5.816ns (77.216%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X39Y35         FDCE                                         r  delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  delay_counter_reg[5]/Q
                         net (fo=5, routed)           0.889     6.389    delay_counter[5]
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.325     6.714 f  FSM_sequential_state[1]_i_14/O
                         net (fo=2, routed)           0.703     7.418    FSM_sequential_state[1]_i_14_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.326     7.744 r  current_round[1]_i_37/O
                         net (fo=2, routed)           0.438     8.181    current_round[1]_i_37_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.305 r  current_round[1]_i_27/O
                         net (fo=5, routed)           0.609     8.914    u_db_start/current_round[1]_i_3_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.038 r  u_db_start/current_round[1]_i_11/O
                         net (fo=1, routed)           0.807     9.845    u_db_start/current_round[1]_i_11_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.969 r  u_db_start/current_round[1]_i_3/O
                         net (fo=16, routed)          1.140    11.110    u_db_start/current_round[1]_i_3_n_0
    SLICE_X38Y33         LUT3 (Prop_lut3_I1_O)        0.124    11.234 r  u_db_start/r3_pattern[13]_i_2/O
                         net (fo=6, routed)           0.697    11.931    u_db_start/current_round[1]_i_4
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.150    12.081 r  u_db_start/r3_pattern[13]_i_1/O
                         net (fo=14, routed)          0.532    12.613    r3_pattern
    SLICE_X33Y35         FDCE                                         r  r3_pattern_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X33Y35         FDCE                                         r  r3_pattern_reg[1]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X33Y35         FDCE (Setup_fdce_C_CE)      -0.407    14.527    r3_pattern_reg[1]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -12.613    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 delay_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r3_pattern_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.532ns  (logic 1.716ns (22.784%)  route 5.816ns (77.216%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X39Y35         FDCE                                         r  delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  delay_counter_reg[5]/Q
                         net (fo=5, routed)           0.889     6.389    delay_counter[5]
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.325     6.714 f  FSM_sequential_state[1]_i_14/O
                         net (fo=2, routed)           0.703     7.418    FSM_sequential_state[1]_i_14_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.326     7.744 r  current_round[1]_i_37/O
                         net (fo=2, routed)           0.438     8.181    current_round[1]_i_37_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.305 r  current_round[1]_i_27/O
                         net (fo=5, routed)           0.609     8.914    u_db_start/current_round[1]_i_3_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.038 r  u_db_start/current_round[1]_i_11/O
                         net (fo=1, routed)           0.807     9.845    u_db_start/current_round[1]_i_11_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.969 r  u_db_start/current_round[1]_i_3/O
                         net (fo=16, routed)          1.140    11.110    u_db_start/current_round[1]_i_3_n_0
    SLICE_X38Y33         LUT3 (Prop_lut3_I1_O)        0.124    11.234 r  u_db_start/r3_pattern[13]_i_2/O
                         net (fo=6, routed)           0.697    11.931    u_db_start/current_round[1]_i_4
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.150    12.081 r  u_db_start/r3_pattern[13]_i_1/O
                         net (fo=14, routed)          0.532    12.613    r3_pattern
    SLICE_X33Y35         FDCE                                         r  r3_pattern_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X33Y35         FDCE                                         r  r3_pattern_reg[2]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X33Y35         FDCE (Setup_fdce_C_CE)      -0.407    14.527    r3_pattern_reg[2]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -12.613    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 delay_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r3_pattern_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.532ns  (logic 1.716ns (22.784%)  route 5.816ns (77.216%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X39Y35         FDCE                                         r  delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  delay_counter_reg[5]/Q
                         net (fo=5, routed)           0.889     6.389    delay_counter[5]
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.325     6.714 f  FSM_sequential_state[1]_i_14/O
                         net (fo=2, routed)           0.703     7.418    FSM_sequential_state[1]_i_14_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.326     7.744 r  current_round[1]_i_37/O
                         net (fo=2, routed)           0.438     8.181    current_round[1]_i_37_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.305 r  current_round[1]_i_27/O
                         net (fo=5, routed)           0.609     8.914    u_db_start/current_round[1]_i_3_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.038 r  u_db_start/current_round[1]_i_11/O
                         net (fo=1, routed)           0.807     9.845    u_db_start/current_round[1]_i_11_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.969 r  u_db_start/current_round[1]_i_3/O
                         net (fo=16, routed)          1.140    11.110    u_db_start/current_round[1]_i_3_n_0
    SLICE_X38Y33         LUT3 (Prop_lut3_I1_O)        0.124    11.234 r  u_db_start/r3_pattern[13]_i_2/O
                         net (fo=6, routed)           0.697    11.931    u_db_start/current_round[1]_i_4
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.150    12.081 r  u_db_start/r3_pattern[13]_i_1/O
                         net (fo=14, routed)          0.532    12.613    r3_pattern
    SLICE_X32Y35         FDCE                                         r  r3_pattern_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X32Y35         FDCE                                         r  r3_pattern_reg[3]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X32Y35         FDCE (Setup_fdce_C_CE)      -0.407    14.527    r3_pattern_reg[3]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -12.613    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 delay_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r3_pattern_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.532ns  (logic 1.716ns (22.784%)  route 5.816ns (77.216%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X39Y35         FDCE                                         r  delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  delay_counter_reg[5]/Q
                         net (fo=5, routed)           0.889     6.389    delay_counter[5]
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.325     6.714 f  FSM_sequential_state[1]_i_14/O
                         net (fo=2, routed)           0.703     7.418    FSM_sequential_state[1]_i_14_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.326     7.744 r  current_round[1]_i_37/O
                         net (fo=2, routed)           0.438     8.181    current_round[1]_i_37_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.305 r  current_round[1]_i_27/O
                         net (fo=5, routed)           0.609     8.914    u_db_start/current_round[1]_i_3_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.038 r  u_db_start/current_round[1]_i_11/O
                         net (fo=1, routed)           0.807     9.845    u_db_start/current_round[1]_i_11_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.969 r  u_db_start/current_round[1]_i_3/O
                         net (fo=16, routed)          1.140    11.110    u_db_start/current_round[1]_i_3_n_0
    SLICE_X38Y33         LUT3 (Prop_lut3_I1_O)        0.124    11.234 r  u_db_start/r3_pattern[13]_i_2/O
                         net (fo=6, routed)           0.697    11.931    u_db_start/current_round[1]_i_4
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.150    12.081 r  u_db_start/r3_pattern[13]_i_1/O
                         net (fo=14, routed)          0.532    12.613    r3_pattern
    SLICE_X32Y35         FDCE                                         r  r3_pattern_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X32Y35         FDCE                                         r  r3_pattern_reg[4]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X32Y35         FDCE (Setup_fdce_C_CE)      -0.407    14.527    r3_pattern_reg[4]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -12.613    
  -------------------------------------------------------------------
                         slack                                  1.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 r3_pattern_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.211ns (45.137%)  route 0.256ns (54.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X34Y35         FDCE                                         r  r3_pattern_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  r3_pattern_reg[7]/Q
                         net (fo=4, routed)           0.256     1.862    u_db_start/led_reg_reg[14][3]
    SLICE_X38Y35         LUT4 (Prop_lut4_I2_O)        0.047     1.909 r  u_db_start/led_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.909    led_reg[8]
    SLICE_X38Y35         FDCE                                         r  led_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X38Y35         FDCE                                         r  led_reg_reg[8]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X38Y35         FDCE (Hold_fdce_C_D)         0.133     1.838    led_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 r1_pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.209ns (46.296%)  route 0.242ns (53.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  r1_pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  r1_pattern_reg[0]/Q
                         net (fo=2, routed)           0.242     1.847    u_db_start/led_reg_reg[0][0]
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.892 r  u_db_start/led_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.892    led_reg[0]
    SLICE_X36Y33         FDCE                                         r  led_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X36Y33         FDCE                                         r  led_reg_reg[0]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y33         FDCE (Hold_fdce_C_D)         0.091     1.794    led_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_lfsr8/lfsr_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lfsr8/lfsr_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.558     1.441    u_lfsr8/CLK
    SLICE_X32Y33         FDPE                                         r  u_lfsr8/lfsr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.582 r  u_lfsr8/lfsr_reg_reg[0]/Q
                         net (fo=3, routed)           0.077     1.660    u_lfsr8/Q[0]
    SLICE_X32Y33         FDPE                                         r  u_lfsr8/lfsr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.825     1.952    u_lfsr8/CLK
    SLICE_X32Y33         FDPE                                         r  u_lfsr8/lfsr_reg_reg[1]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X32Y33         FDPE (Hold_fdpe_C_D)         0.075     1.516    u_lfsr8/lfsr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 r3_pattern_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.521%)  route 0.323ns (63.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X35Y35         FDCE                                         r  r3_pattern_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  r3_pattern_reg[9]/Q
                         net (fo=4, routed)           0.323     1.905    u_db_start/led_reg_reg[14][5]
    SLICE_X39Y36         LUT4 (Prop_lut4_I2_O)        0.045     1.950 r  u_db_start/led_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.950    led_reg[10]
    SLICE_X39Y36         FDCE                                         r  led_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X39Y36         FDCE                                         r  led_reg_reg[10]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X39Y36         FDCE (Hold_fdce_C_D)         0.092     1.797    led_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 r3_pattern_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.407%)  route 0.355ns (65.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X35Y35         FDCE                                         r  r3_pattern_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  r3_pattern_reg[10]/Q
                         net (fo=4, routed)           0.355     1.937    u_db_start/led_reg_reg[14][6]
    SLICE_X38Y35         LUT4 (Prop_lut4_I2_O)        0.045     1.982 r  u_db_start/led_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.982    led_reg[11]
    SLICE_X38Y35         FDCE                                         r  led_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X38Y35         FDCE                                         r  led_reg_reg[11]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X38Y35         FDCE (Hold_fdce_C_D)         0.120     1.825    led_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_lfsr14/lfsr_reg_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lfsr14/lfsr_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.558     1.441    u_lfsr14/CLK
    SLICE_X35Y36         FDPE                                         r  u_lfsr14/lfsr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.582 r  u_lfsr14/lfsr_reg_reg[10]/Q
                         net (fo=3, routed)           0.111     1.694    u_lfsr14/Q[10]
    SLICE_X34Y36         LUT4 (Prop_lut4_I0_O)        0.045     1.739 r  u_lfsr14/p_0_out/O
                         net (fo=1, routed)           0.000     1.739    u_lfsr14/p_0_out_n_0
    SLICE_X34Y36         FDPE                                         r  u_lfsr14/lfsr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.826     1.953    u_lfsr14/CLK
    SLICE_X34Y36         FDPE                                         r  u_lfsr14/lfsr_reg_reg[0]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X34Y36         FDPE (Hold_fdpe_C_D)         0.120     1.574    u_lfsr14/lfsr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_lfsr14/lfsr_reg_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r3_pattern_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.241%)  route 0.129ns (47.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.559     1.442    u_lfsr14/CLK
    SLICE_X32Y36         FDPE                                         r  u_lfsr14/lfsr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.583 r  u_lfsr14/lfsr_reg_reg[7]/Q
                         net (fo=2, routed)           0.129     1.712    u_lfsr14_n_6
    SLICE_X34Y35         FDCE                                         r  r3_pattern_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X34Y35         FDCE                                         r  r3_pattern_reg[7]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X34Y35         FDCE (Hold_fdce_C_D)         0.063     1.538    r3_pattern_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_lfsr14/lfsr_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r3_pattern_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.619%)  route 0.127ns (47.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.559     1.442    u_lfsr14/CLK
    SLICE_X32Y36         FDPE                                         r  u_lfsr14/lfsr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.583 r  u_lfsr14/lfsr_reg_reg[5]/Q
                         net (fo=2, routed)           0.127     1.710    u_lfsr14_n_8
    SLICE_X32Y35         FDCE                                         r  r3_pattern_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X32Y35         FDCE                                         r  r3_pattern_reg[5]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X32Y35         FDCE (Hold_fdce_C_D)         0.070     1.527    r3_pattern_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 r3_pattern_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.207ns (37.311%)  route 0.348ns (62.689%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X34Y35         FDCE                                         r  r3_pattern_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  r3_pattern_reg[13]/Q
                         net (fo=5, routed)           0.348     1.953    u_db_start/led_reg_reg[14][9]
    SLICE_X39Y36         LUT4 (Prop_lut4_I2_O)        0.043     1.996 r  u_db_start/led_reg[14]_i_2/O
                         net (fo=1, routed)           0.000     1.996    led_reg[14]
    SLICE_X39Y36         FDCE                                         r  led_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X39Y36         FDCE                                         r  led_reg_reg[14]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X39Y36         FDCE (Hold_fdce_C_D)         0.107     1.812    led_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_lfsr14/lfsr_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r3_pattern_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.526%)  route 0.126ns (43.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.558     1.441    u_lfsr14/CLK
    SLICE_X34Y36         FDPE                                         r  u_lfsr14/lfsr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDPE (Prop_fdpe_C_Q)         0.164     1.605 r  u_lfsr14/lfsr_reg_reg[0]/Q
                         net (fo=2, routed)           0.126     1.731    u_lfsr14_n_13
    SLICE_X33Y35         FDCE                                         r  r3_pattern_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X33Y35         FDCE                                         r  r3_pattern_reg[0]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X33Y35         FDCE (Hold_fdce_C_D)         0.070     1.546    r3_pattern_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X43Y37   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y35   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X45Y36   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y35   FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y32   button_input_received_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y34   current_round_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y35   current_round_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y34   delay_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y36   delay_counter_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y35   FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y35   FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y36   FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y36   FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y35   FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y35   FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y32   button_input_received_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y32   button_input_received_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y35   FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y35   FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y36   FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y36   FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y35   FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y35   FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y32   button_input_received_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y32   button_input_received_reg/C



