Analysis & Synthesis report for firstquartus
Wed Apr 13 16:57:11 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |top_level_final|controller:U_controller|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for datapath:U_datapath|memory:u_memory|ram1:U_RAM|altsyncram:altsyncram_component|altsyncram_f2r3:auto_generated
 15. Parameter Settings for User Entity Instance: datapath:U_datapath|reg1:U_PC
 16. Parameter Settings for User Entity Instance: datapath:U_datapath|mux_2x1:U_mux2x1_1
 17. Parameter Settings for User Entity Instance: datapath:U_datapath|memory:u_memory|ram1:U_RAM|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: datapath:U_datapath|memory:u_memory|mux_3x1:U_MUX3x1
 19. Parameter Settings for User Entity Instance: datapath:U_datapath|memory:u_memory|reg1:U_outport
 20. Parameter Settings for User Entity Instance: datapath:U_datapath|memory:u_memory|reg1:U_Inport0
 21. Parameter Settings for User Entity Instance: datapath:U_datapath|memory:u_memory|reg1:U_Inport1
 22. Parameter Settings for User Entity Instance: datapath:U_datapath|memory:u_memory|reg1:U_delay
 23. Parameter Settings for User Entity Instance: datapath:U_datapath|reg2:U_MSRreg
 24. Parameter Settings for User Entity Instance: datapath:U_datapath|reg1:U_IReg
 25. Parameter Settings for User Entity Instance: datapath:U_datapath|mux_2x1:U_mux2x1_2
 26. Parameter Settings for User Entity Instance: datapath:U_datapath|mux_2x1:U_mux2x1_3
 27. Parameter Settings for User Entity Instance: datapath:U_datapath|reg2:U_RegA
 28. Parameter Settings for User Entity Instance: datapath:U_datapath|reg2:U_RegB
 29. Parameter Settings for User Entity Instance: datapath:U_datapath|mux_2x1:U_mux2x1_4
 30. Parameter Settings for User Entity Instance: datapath:U_datapath|mux_4x1:U_MUX3x1_1
 31. Parameter Settings for User Entity Instance: datapath:U_datapath|mainalu:U_mainALU
 32. Parameter Settings for User Entity Instance: datapath:U_datapath|reg2:U_aluOut
 33. Parameter Settings for User Entity Instance: datapath:U_datapath|reg1:U_aluLo
 34. Parameter Settings for User Entity Instance: datapath:U_datapath|reg1:U_aluHi
 35. Parameter Settings for User Entity Instance: datapath:U_datapath|mux_3x1:U_MUX3x1_2
 36. Parameter Settings for User Entity Instance: datapath:U_datapath|mux_3x1:U_MUX3x1_3
 37. Parameter Settings for Inferred Entity Instance: datapath:U_datapath|mainalu:U_mainALU|lpm_mult:Mult1
 38. Parameter Settings for Inferred Entity Instance: datapath:U_datapath|mainalu:U_mainALU|lpm_mult:Mult0
 39. altsyncram Parameter Settings by Entity Instance
 40. lpm_mult Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "datapath:U_datapath|memory:u_memory|reg1:U_delay"
 42. Port Connectivity Checks: "datapath:U_datapath|memory:u_memory|reg1:U_Inport1"
 43. Port Connectivity Checks: "datapath:U_datapath|memory:u_memory|reg1:U_Inport0"
 44. Port Connectivity Checks: "datapath:U_datapath"
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 13 16:57:11 2022       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; firstquartus                                ;
; Top-level Entity Name              ; top_level_final                             ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,153                                       ;
;     Total combinational functions  ; 4,040                                       ;
;     Dedicated logic registers      ; 1,310                                       ;
; Total registers                    ; 1310                                        ;
; Total pins                         ; 61                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 16                                          ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; top_level_final    ; firstquartus       ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; ../decoder7seg.vhd               ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/DD/Lab7/decoder7seg.vhd                                    ;         ;
; ram1.vhd                         ; yes             ; User Wizard-Generated File       ; C:/intelFPGA_lite/DD/Lab7/firstquartus/ram1.vhd                              ;         ;
; gcd.mif                          ; yes             ; User Memory Initialization File  ; C:/intelFPGA_lite/DD/Lab7/firstquartus/gcd.mif                               ;         ;
; ../top_level_final.vhd           ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd                                ;         ;
; ../controller.vhd                ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/DD/Lab7/controller.vhd                                     ;         ;
; ../reg2.vhd                      ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/DD/Lab7/reg2.vhd                                           ;         ;
; ../OR_ent.vhd                    ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/DD/Lab7/OR_ent.vhd                                         ;         ;
; ../AND_ent.vhd                   ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/DD/Lab7/AND_ent.vhd                                        ;         ;
; ../mux_4x1.vhd                   ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/DD/Lab7/mux_4x1.vhd                                        ;         ;
; ../alu_control.vhd               ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/DD/Lab7/alu_control.vhd                                    ;         ;
; ../sl2_2.vhd                     ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/DD/Lab7/sl2_2.vhd                                          ;         ;
; ../concat.vhd                    ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/DD/Lab7/concat.vhd                                         ;         ;
; ../mainalu.vhd                   ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/DD/Lab7/mainalu.vhd                                        ;         ;
; ../sl2.vhd                       ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/DD/Lab7/sl2.vhd                                            ;         ;
; ../sign_extend.vhd               ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/DD/Lab7/sign_extend.vhd                                    ;         ;
; ../register1.vhd                 ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/DD/Lab7/register1.vhd                                      ;         ;
; ../reg1.vhd                      ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/DD/Lab7/reg1.vhd                                           ;         ;
; ../mux_3x1.vhd                   ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/DD/Lab7/mux_3x1.vhd                                        ;         ;
; ../zero_extend.vhd               ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/DD/Lab7/zero_extend.vhd                                    ;         ;
; ../memory.vhd                    ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/DD/Lab7/memory.vhd                                         ;         ;
; ../mux_2x1.vhd                   ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/DD/Lab7/mux_2x1.vhd                                        ;         ;
; ../datapath.vhd                  ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/DD/Lab7/datapath.vhd                                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_f2r3.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/intelFPGA_lite/DD/Lab7/firstquartus/db/altsyncram_f2r3.tdf                ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_tns.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/intelFPGA_lite/DD/Lab7/firstquartus/db/mult_tns.tdf                       ;         ;
; db/mult_qgs.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/intelFPGA_lite/DD/Lab7/firstquartus/db/mult_qgs.tdf                       ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,153     ;
;                                             ;           ;
; Total combinational functions               ; 4040      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 3189      ;
;     -- 3 input functions                    ; 653       ;
;     -- <=2 input functions                  ; 198       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3700      ;
;     -- arithmetic mode                      ; 340       ;
;                                             ;           ;
; Total registers                             ; 1310      ;
;     -- Dedicated logic registers            ; 1310      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 61        ;
; Total memory bits                           ; 8192      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 16        ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1342      ;
; Total fan-out                               ; 20077     ;
; Average fan-out                             ; 3.64      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                            ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top_level_final                                ; 4040 (0)            ; 1310 (0)                  ; 8192        ; 0          ; 16           ; 0       ; 8         ; 61   ; 0            ; 0          ; |top_level_final                                                                                                               ; top_level_final ; work         ;
;    |controller:U_controller|                    ; 71 (71)             ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|controller:U_controller                                                                                       ; controller      ; work         ;
;    |datapath:U_datapath|                        ; 3927 (0)            ; 1292 (0)                  ; 8192        ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath                                                                                           ; datapath        ; work         ;
;       |AND_ent:U_ANDent|                        ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|AND_ent:U_ANDent                                                                          ; AND_ent         ; work         ;
;       |OR_ent:U_ORent|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|OR_ent:U_ORent                                                                            ; OR_ent          ; work         ;
;       |alu_control:U_ALUctrl|                   ; 76 (76)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|alu_control:U_ALUctrl                                                                     ; alu_control     ; work         ;
;       |mainalu:U_mainALU|                       ; 1125 (954)          ; 0 (0)                     ; 0           ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|mainalu:U_mainALU                                                                         ; mainalu         ; work         ;
;          |lpm_mult:Mult0|                       ; 92 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|mainalu:U_mainALU|lpm_mult:Mult0                                                          ; lpm_mult        ; work         ;
;             |mult_qgs:auto_generated|           ; 92 (92)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|mainalu:U_mainALU|lpm_mult:Mult0|mult_qgs:auto_generated                                  ; mult_qgs        ; work         ;
;          |lpm_mult:Mult1|                       ; 79 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|mainalu:U_mainALU|lpm_mult:Mult1                                                          ; lpm_mult        ; work         ;
;             |mult_tns:auto_generated|           ; 79 (79)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|mainalu:U_mainALU|lpm_mult:Mult1|mult_tns:auto_generated                                  ; mult_tns        ; work         ;
;       |memory:u_memory|                         ; 84 (43)             ; 44 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|memory:u_memory                                                                           ; memory          ; work         ;
;          |mux_3x1:U_MUX3x1|                     ; 41 (41)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|memory:u_memory|mux_3x1:U_MUX3x1                                                          ; mux_3x1         ; work         ;
;          |ram1:U_RAM|                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|memory:u_memory|ram1:U_RAM                                                                ; ram1            ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|memory:u_memory|ram1:U_RAM|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;                |altsyncram_f2r3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|memory:u_memory|ram1:U_RAM|altsyncram:altsyncram_component|altsyncram_f2r3:auto_generated ; altsyncram_f2r3 ; work         ;
;          |reg1:U_Inport0|                       ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|memory:u_memory|reg1:U_Inport0                                                            ; reg1            ; work         ;
;          |reg1:U_Inport1|                       ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|memory:u_memory|reg1:U_Inport1                                                            ; reg1            ; work         ;
;          |reg1:U_delay|                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|memory:u_memory|reg1:U_delay                                                              ; reg1            ; work         ;
;          |reg1:U_outport|                       ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|memory:u_memory|reg1:U_outport                                                            ; reg1            ; work         ;
;       |mux_2x1:U_mux2x1_1|                      ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|mux_2x1:U_mux2x1_1                                                                        ; mux_2x1         ; work         ;
;       |mux_2x1:U_mux2x1_2|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|mux_2x1:U_mux2x1_2                                                                        ; mux_2x1         ; work         ;
;       |mux_2x1:U_mux2x1_3|                      ; 66 (66)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|mux_2x1:U_mux2x1_3                                                                        ; mux_2x1         ; work         ;
;       |mux_2x1:U_mux2x1_4|                      ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|mux_2x1:U_mux2x1_4                                                                        ; mux_2x1         ; work         ;
;       |mux_3x1:U_MUX3x1_2|                      ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|mux_3x1:U_MUX3x1_2                                                                        ; mux_3x1         ; work         ;
;       |mux_4x1:U_MUX3x1_1|                      ; 60 (60)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|mux_4x1:U_MUX3x1_1                                                                        ; mux_4x1         ; work         ;
;       |reg1:U_IReg|                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|reg1:U_IReg                                                                               ; reg1            ; work         ;
;       |reg1:U_PC|                               ; 28 (28)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|reg1:U_PC                                                                                 ; reg1            ; work         ;
;       |reg1:U_aluHi|                            ; 32 (32)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|reg1:U_aluHi                                                                              ; reg1            ; work         ;
;       |reg1:U_aluLo|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|reg1:U_aluLo                                                                              ; reg1            ; work         ;
;       |reg2:U_MSRreg|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|reg2:U_MSRreg                                                                             ; reg2            ; work         ;
;       |reg2:U_RegA|                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|reg2:U_RegA                                                                               ; reg2            ; work         ;
;       |reg2:U_RegB|                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|reg2:U_RegB                                                                               ; reg2            ; work         ;
;       |reg2:U_aluOut|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|reg2:U_aluOut                                                                             ; reg2            ; work         ;
;       |register1:U_REGFILE|                     ; 2391 (2391)         ; 992 (992)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|datapath:U_datapath|register1:U_REGFILE                                                                       ; register1       ; work         ;
;    |decoder7seg:U_LED0|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|decoder7seg:U_LED0                                                                                            ; decoder7seg     ; work         ;
;    |decoder7seg:U_LED1|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|decoder7seg:U_LED1                                                                                            ; decoder7seg     ; work         ;
;    |decoder7seg:U_LED2|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|decoder7seg:U_LED2                                                                                            ; decoder7seg     ; work         ;
;    |decoder7seg:U_LED3|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|decoder7seg:U_LED3                                                                                            ; decoder7seg     ; work         ;
;    |decoder7seg:U_LED4|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|decoder7seg:U_LED4                                                                                            ; decoder7seg     ; work         ;
;    |decoder7seg:U_LED5|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level_final|decoder7seg:U_LED5                                                                                            ; decoder7seg     ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------+
; Name                                                                                                                     ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF     ;
+--------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------+
; datapath:U_datapath|memory:u_memory|ram1:U_RAM|altsyncram:altsyncram_component|altsyncram_f2r3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; gcd.mif ;
+--------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 5           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_final|controller:U_controller|state                                                                                                                                                                                                                    ;
+---------------+---------------+---------------+-----------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+---------------+--------------+--------------+
; Name          ; state.branch2 ; state.branch1 ; state.jl2 ; state.jl1 ; state.ja1 ; state.IType2 ; state.IType1 ; state.rtype2 ; state.rtype1 ; state.store2 ; state.store1 ; state.load4 ; state.load3 ; state.load2 ; state.load1 ; state.decode1 ; state.fetch2 ; state.fetch1 ;
+---------------+---------------+---------------+-----------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+---------------+--------------+--------------+
; state.fetch1  ; 0             ; 0             ; 0         ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0             ; 0            ; 0            ;
; state.fetch2  ; 0             ; 0             ; 0         ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0             ; 1            ; 1            ;
; state.decode1 ; 0             ; 0             ; 0         ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 1             ; 0            ; 1            ;
; state.load1   ; 0             ; 0             ; 0         ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1           ; 0             ; 0            ; 1            ;
; state.load2   ; 0             ; 0             ; 0         ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 1           ; 0           ; 0             ; 0            ; 1            ;
; state.load3   ; 0             ; 0             ; 0         ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 1           ; 0           ; 0           ; 0             ; 0            ; 1            ;
; state.load4   ; 0             ; 0             ; 0         ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1           ; 0           ; 0           ; 0           ; 0             ; 0            ; 1            ;
; state.store1  ; 0             ; 0             ; 0         ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0           ; 0           ; 0           ; 0           ; 0             ; 0            ; 1            ;
; state.store2  ; 0             ; 0             ; 0         ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0             ; 0            ; 1            ;
; state.rtype1  ; 0             ; 0             ; 0         ; 0         ; 0         ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0             ; 0            ; 1            ;
; state.rtype2  ; 0             ; 0             ; 0         ; 0         ; 0         ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0             ; 0            ; 1            ;
; state.IType1  ; 0             ; 0             ; 0         ; 0         ; 0         ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0             ; 0            ; 1            ;
; state.IType2  ; 0             ; 0             ; 0         ; 0         ; 0         ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0             ; 0            ; 1            ;
; state.ja1     ; 0             ; 0             ; 0         ; 0         ; 1         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0             ; 0            ; 1            ;
; state.jl1     ; 0             ; 0             ; 0         ; 1         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0             ; 0            ; 1            ;
; state.jl2     ; 0             ; 0             ; 1         ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0             ; 0            ; 1            ;
; state.branch1 ; 0             ; 1             ; 0         ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0             ; 0            ; 1            ;
; state.branch2 ; 1             ; 0             ; 0         ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0             ; 0            ; 1            ;
+---------------+---------------+---------------+-----------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+---------------+--------------+--------------+


+----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                       ;
+-----------------------------------------------------------------+----------------------------------------+
; Register name                                                   ; Reason for Removal                     ;
+-----------------------------------------------------------------+----------------------------------------+
; datapath:U_datapath|memory:u_memory|reg1:U_Inport1|Q_tmp[9..31] ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|memory:u_memory|reg1:U_Inport0|Q_tmp[9..31] ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][3]              ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][2]              ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][1]              ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][0]              ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][7]              ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][6]              ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][5]              ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][4]              ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][11]             ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][10]             ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][9]              ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][8]              ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][15]             ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][14]             ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][13]             ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][12]             ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][19]             ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][18]             ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][17]             ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][16]             ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][23]             ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][22]             ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][21]             ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][20]             ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][24]             ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][25]             ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][26]             ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][27]             ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][28]             ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][29]             ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][30]             ; Stuck at GND due to stuck port data_in ;
; datapath:U_datapath|register1:U_REGFILE|regs[0][31]             ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 78                          ;                                        ;
+-----------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1310  ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 57    ;
; Number of registers using Asynchronous Clear ; 1292  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 202   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level_final|datapath:U_datapath|register1:U_REGFILE|regs[31][14]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_level_final|datapath:U_datapath|reg1:U_PC|Q_tmp[0]                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_level_final|datapath:U_datapath|reg1:U_PC|Q_tmp[28]                        ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |top_level_final|datapath:U_datapath|reg1:U_PC|Q_tmp[12]                        ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |top_level_final|datapath:U_datapath|reg2:U_RegB|output[20]                     ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |top_level_final|datapath:U_datapath|reg2:U_RegA|output[20]                     ;
; 11:1               ; 31 bits   ; 217 LEs       ; 62 LEs               ; 155 LEs                ; Yes        ; |top_level_final|datapath:U_datapath|reg1:U_aluHi|Q_tmp[19]                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_level_final|datapath:U_datapath|mux_4x1:U_MUX3x1_1|output[16]              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_level_final|datapath:U_datapath|mux_4x1:U_MUX3x1_1|output[0]               ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |top_level_final|datapath:U_datapath|mux_4x1:U_MUX3x1_1|output[4]               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_level_final|datapath:U_datapath|memory:u_memory|mux_3x1:U_MUX3x1|output[5] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_level_final|datapath:U_datapath|mux_2x1:U_mux2x1_3|output[22]              ;
; 64:1               ; 10 bits   ; 420 LEs       ; 10 LEs               ; 410 LEs                ; No         ; |top_level_final|controller:U_controller|Mux5                                   ;
; 65:1               ; 7 bits    ; 301 LEs       ; 49 LEs               ; 252 LEs                ; No         ; |top_level_final|controller:U_controller|next_state.store1                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_level_final|controller:U_controller|Selector2                              ;
; 68:1               ; 7 bits    ; 315 LEs       ; 77 LEs               ; 238 LEs                ; No         ; |top_level_final|datapath:U_datapath|mainalu:U_mainALU|Mux8                     ;
; 67:1               ; 8 bits    ; 352 LEs       ; 96 LEs               ; 256 LEs                ; No         ; |top_level_final|datapath:U_datapath|mainalu:U_mainALU|Mux22                    ;
; 69:1               ; 4 bits    ; 184 LEs       ; 44 LEs               ; 140 LEs                ; No         ; |top_level_final|datapath:U_datapath|mainalu:U_mainALU|Mux7                     ;
; 68:1               ; 4 bits    ; 180 LEs       ; 48 LEs               ; 132 LEs                ; No         ; |top_level_final|datapath:U_datapath|mainalu:U_mainALU|Mux26                    ;
; 70:1               ; 2 bits    ; 92 LEs        ; 24 LEs               ; 68 LEs                 ; No         ; |top_level_final|datapath:U_datapath|mainalu:U_mainALU|Mux3                     ;
; 69:1               ; 2 bits    ; 92 LEs        ; 28 LEs               ; 64 LEs                 ; No         ; |top_level_final|datapath:U_datapath|mainalu:U_mainALU|Mux28                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:U_datapath|memory:u_memory|ram1:U_RAM|altsyncram:altsyncram_component|altsyncram_f2r3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_datapath|reg1:U_PC ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_datapath|mux_2x1:U_mux2x1_1 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_datapath|memory:u_memory|ram1:U_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; gcd.mif              ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_f2r3      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_datapath|memory:u_memory|mux_3x1:U_MUX3x1 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_datapath|memory:u_memory|reg1:U_outport ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_datapath|memory:u_memory|reg1:U_Inport0 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_datapath|memory:u_memory|reg1:U_Inport1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_datapath|memory:u_memory|reg1:U_delay ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_datapath|reg2:U_MSRreg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_datapath|reg1:U_IReg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_datapath|mux_2x1:U_mux2x1_2 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_datapath|mux_2x1:U_mux2x1_3 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_datapath|reg2:U_RegA ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_datapath|reg2:U_RegB ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_datapath|mux_2x1:U_mux2x1_4 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_datapath|mux_4x1:U_MUX3x1_1 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_datapath|mainalu:U_mainALU ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_datapath|reg2:U_aluOut ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_datapath|reg1:U_aluLo ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_datapath|reg1:U_aluHi ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_datapath|mux_3x1:U_MUX3x1_2 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_datapath|mux_3x1:U_MUX3x1_3 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:U_datapath|mainalu:U_mainALU|lpm_mult:Mult1 ;
+------------------------------------------------+----------+-------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                      ;
+------------------------------------------------+----------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 32       ; Untyped                                   ;
; LPM_WIDTHB                                     ; 32       ; Untyped                                   ;
; LPM_WIDTHP                                     ; 64       ; Untyped                                   ;
; LPM_WIDTHR                                     ; 64       ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                   ;
; LATENCY                                        ; 0        ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                   ;
; USE_EAB                                        ; OFF      ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_tns ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                   ;
+------------------------------------------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:U_datapath|mainalu:U_mainALU|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                      ;
+------------------------------------------------+----------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 32       ; Untyped                                   ;
; LPM_WIDTHB                                     ; 32       ; Untyped                                   ;
; LPM_WIDTHP                                     ; 64       ; Untyped                                   ;
; LPM_WIDTHR                                     ; 64       ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                   ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                   ;
; LATENCY                                        ; 0        ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                   ;
; USE_EAB                                        ; OFF      ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                   ;
+------------------------------------------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Name                                      ; Value                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                              ;
; Entity Instance                           ; datapath:U_datapath|memory:u_memory|ram1:U_RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 0                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                               ;
+---------------------------------------+------------------------------------------------------+
; Name                                  ; Value                                                ;
+---------------------------------------+------------------------------------------------------+
; Number of entity instances            ; 2                                                    ;
; Entity Instance                       ; datapath:U_datapath|mainalu:U_mainALU|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                                   ;
;     -- LPM_WIDTHB                     ; 32                                                   ;
;     -- LPM_WIDTHP                     ; 64                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                   ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; datapath:U_datapath|mainalu:U_mainALU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                   ;
;     -- LPM_WIDTHB                     ; 32                                                   ;
;     -- LPM_WIDTHP                     ; 64                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                   ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
+---------------------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_datapath|memory:u_memory|reg1:U_delay" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                       ;
+------+-------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_datapath|memory:u_memory|reg1:U_Inport1" ;
+-------+-------+----------+-----------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                             ;
+-------+-------+----------+-----------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                        ;
+-------+-------+----------+-----------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_datapath|memory:u_memory|reg1:U_Inport0" ;
+-------+-------+----------+-----------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                             ;
+-------+-------+----------+-----------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                        ;
+-------+-------+----------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_datapath"                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; leds[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 61                          ;
; cycloneiii_ff         ; 1310                        ;
;     CLR               ; 1108                        ;
;     ENA               ; 18                          ;
;     ENA CLR           ; 127                         ;
;     ENA CLR SCLR SLD  ; 31                          ;
;     ENA CLR SLD       ; 26                          ;
; cycloneiii_lcell_comb ; 4047                        ;
;     arith             ; 340                         ;
;         2 data inputs ; 49                          ;
;         3 data inputs ; 291                         ;
;     normal            ; 3707                        ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 142                         ;
;         3 data inputs ; 362                         ;
;         4 data inputs ; 3189                        ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 20.00                       ;
; Average LUT depth     ; 7.93                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Apr 13 16:56:41 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off firstquartus -c firstquartus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/decoder7seg.vhd
    Info (12022): Found design unit 1: decoder7seg-BHV File: C:/intelFPGA_lite/DD/Lab7/decoder7seg.vhd Line: 12
    Info (12023): Found entity 1: decoder7seg File: C:/intelFPGA_lite/DD/Lab7/decoder7seg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram1.vhd
    Info (12022): Found design unit 1: ram1-SYN File: C:/intelFPGA_lite/DD/Lab7/firstquartus/ram1.vhd Line: 54
    Info (12023): Found entity 1: ram1 File: C:/intelFPGA_lite/DD/Lab7/firstquartus/ram1.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/top_level_final.vhd
    Info (12022): Found design unit 1: top_level_final-BHV File: C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd Line: 30
    Info (12023): Found entity 1: top_level_final File: C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/controller.vhd
    Info (12022): Found design unit 1: controller-BHV File: C:/intelFPGA_lite/DD/Lab7/controller.vhd Line: 29
    Info (12023): Found entity 1: controller File: C:/intelFPGA_lite/DD/Lab7/controller.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/reg2.vhd
    Info (12022): Found design unit 1: reg2-ASYNC_RST File: C:/intelFPGA_lite/DD/Lab7/reg2.vhd Line: 17
    Info (12023): Found entity 1: reg2 File: C:/intelFPGA_lite/DD/Lab7/reg2.vhd Line: 7
Info (12021): Found 3 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/or_ent.vhd
    Info (12022): Found design unit 1: OR_ent-OR_arch File: C:/intelFPGA_lite/DD/Lab7/OR_ent.vhd Line: 21
    Info (12022): Found design unit 2: OR_ent-OR_beh File: C:/intelFPGA_lite/DD/Lab7/OR_ent.vhd Line: 36
    Info (12023): Found entity 1: OR_ent File: C:/intelFPGA_lite/DD/Lab7/OR_ent.vhd Line: 12
Info (12021): Found 3 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/and_ent.vhd
    Info (12022): Found design unit 1: AND_ent-behav1 File: C:/intelFPGA_lite/DD/Lab7/AND_ent.vhd Line: 20
    Info (12022): Found design unit 2: AND_ent-behav2 File: C:/intelFPGA_lite/DD/Lab7/AND_ent.vhd Line: 35
    Info (12023): Found entity 1: AND_ent File: C:/intelFPGA_lite/DD/Lab7/AND_ent.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/mux_4x1.vhd
    Info (12022): Found design unit 1: mux_4x1-BHV File: C:/intelFPGA_lite/DD/Lab7/mux_4x1.vhd Line: 21
    Info (12023): Found entity 1: mux_4x1 File: C:/intelFPGA_lite/DD/Lab7/mux_4x1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/alu_control.vhd
    Info (12022): Found design unit 1: alu_control-BHV File: C:/intelFPGA_lite/DD/Lab7/alu_control.vhd Line: 21
    Info (12023): Found entity 1: alu_control File: C:/intelFPGA_lite/DD/Lab7/alu_control.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/sl2_2.vhd
    Info (12022): Found design unit 1: sl2_2-BHV File: C:/intelFPGA_lite/DD/Lab7/sl2_2.vhd Line: 15
    Info (12023): Found entity 1: sl2_2 File: C:/intelFPGA_lite/DD/Lab7/sl2_2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/concat.vhd
    Info (12022): Found design unit 1: concat-BHV File: C:/intelFPGA_lite/DD/Lab7/concat.vhd Line: 16
    Info (12023): Found entity 1: concat File: C:/intelFPGA_lite/DD/Lab7/concat.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/mainalu.vhd
    Info (12022): Found design unit 1: mainalu-BHV File: C:/intelFPGA_lite/DD/Lab7/mainalu.vhd Line: 20
    Info (12023): Found entity 1: mainalu File: C:/intelFPGA_lite/DD/Lab7/mainalu.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/sl2.vhd
    Info (12022): Found design unit 1: sl2-BHV File: C:/intelFPGA_lite/DD/Lab7/sl2.vhd Line: 15
    Info (12023): Found entity 1: sl2 File: C:/intelFPGA_lite/DD/Lab7/sl2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/sign_extend.vhd
    Info (12022): Found design unit 1: sign_extend-BHV File: C:/intelFPGA_lite/DD/Lab7/sign_extend.vhd Line: 16
    Info (12023): Found entity 1: sign_extend File: C:/intelFPGA_lite/DD/Lab7/sign_extend.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/register1.vhd
    Info (12022): Found design unit 1: register1-async_read File: C:/intelFPGA_lite/DD/Lab7/register1.vhd Line: 21
    Info (12023): Found entity 1: register1 File: C:/intelFPGA_lite/DD/Lab7/register1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/reg1.vhd
    Info (12022): Found design unit 1: reg1-behv File: C:/intelFPGA_lite/DD/Lab7/reg1.vhd Line: 26
    Info (12023): Found entity 1: reg1 File: C:/intelFPGA_lite/DD/Lab7/reg1.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/mux_3x1.vhd
    Info (12022): Found design unit 1: mux_3x1-BHV File: C:/intelFPGA_lite/DD/Lab7/mux_3x1.vhd Line: 17
    Info (12023): Found entity 1: mux_3x1 File: C:/intelFPGA_lite/DD/Lab7/mux_3x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/zero_extend.vhd
    Info (12022): Found design unit 1: zero_extend-BHV File: C:/intelFPGA_lite/DD/Lab7/zero_extend.vhd Line: 15
    Info (12023): Found entity 1: zero_extend File: C:/intelFPGA_lite/DD/Lab7/zero_extend.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/memory.vhd
    Info (12022): Found design unit 1: memory-BHV File: C:/intelFPGA_lite/DD/Lab7/memory.vhd Line: 29
    Info (12023): Found entity 1: memory File: C:/intelFPGA_lite/DD/Lab7/memory.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/mux_2x1.vhd
    Info (12022): Found design unit 1: mux_2x1-BHV File: C:/intelFPGA_lite/DD/Lab7/mux_2x1.vhd Line: 17
    Info (12023): Found entity 1: mux_2x1 File: C:/intelFPGA_lite/DD/Lab7/mux_2x1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/datapath.vhd
    Info (12022): Found design unit 1: datapath-BHV File: C:/intelFPGA_lite/DD/Lab7/datapath.vhd Line: 41
    Info (12023): Found entity 1: datapath File: C:/intelFPGA_lite/DD/Lab7/datapath.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/dd/lab7/pc.vhd
    Info (12022): Found design unit 1: PC-BHV File: C:/intelFPGA_lite/DD/Lab7/PC.vhd Line: 16
    Info (12023): Found entity 1: PC File: C:/intelFPGA_lite/DD/Lab7/PC.vhd Line: 5
Info (12127): Elaborating entity "top_level_final" for the top level hierarchy
Info (12128): Elaborating entity "controller" for hierarchy "controller:U_controller" File: C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd Line: 64
Warning (10492): VHDL Process Statement warning at controller.vhd(141): signal "IRIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/DD/Lab7/controller.vhd Line: 141
Warning (10492): VHDL Process Statement warning at controller.vhd(143): signal "IRIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/DD/Lab7/controller.vhd Line: 143
Warning (10492): VHDL Process Statement warning at controller.vhd(155): signal "IRIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/DD/Lab7/controller.vhd Line: 155
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:U_datapath" File: C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd Line: 90
Info (12128): Elaborating entity "reg1" for hierarchy "datapath:U_datapath|reg1:U_PC" File: C:/intelFPGA_lite/DD/Lab7/datapath.vhd Line: 82
Info (12128): Elaborating entity "mux_2x1" for hierarchy "datapath:U_datapath|mux_2x1:U_mux2x1_1" File: C:/intelFPGA_lite/DD/Lab7/datapath.vhd Line: 99
Info (12128): Elaborating entity "memory" for hierarchy "datapath:U_datapath|memory:u_memory" File: C:/intelFPGA_lite/DD/Lab7/datapath.vhd Line: 110
Info (12128): Elaborating entity "ram1" for hierarchy "datapath:U_datapath|memory:u_memory|ram1:U_RAM" File: C:/intelFPGA_lite/DD/Lab7/memory.vhd Line: 68
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:U_datapath|memory:u_memory|ram1:U_RAM|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/DD/Lab7/firstquartus/ram1.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "datapath:U_datapath|memory:u_memory|ram1:U_RAM|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/DD/Lab7/firstquartus/ram1.vhd Line: 61
Info (12133): Instantiated megafunction "datapath:U_datapath|memory:u_memory|ram1:U_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/DD/Lab7/firstquartus/ram1.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "gcd.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f2r3.tdf
    Info (12023): Found entity 1: altsyncram_f2r3 File: C:/intelFPGA_lite/DD/Lab7/firstquartus/db/altsyncram_f2r3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_f2r3" for hierarchy "datapath:U_datapath|memory:u_memory|ram1:U_RAM|altsyncram:altsyncram_component|altsyncram_f2r3:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "mux_3x1" for hierarchy "datapath:U_datapath|memory:u_memory|mux_3x1:U_MUX3x1" File: C:/intelFPGA_lite/DD/Lab7/memory.vhd Line: 77
Info (12128): Elaborating entity "reg1" for hierarchy "datapath:U_datapath|memory:u_memory|reg1:U_delay" File: C:/intelFPGA_lite/DD/Lab7/memory.vhd Line: 122
Info (12128): Elaborating entity "zero_extend" for hierarchy "datapath:U_datapath|zero_extend:U_zeroExtend" File: C:/intelFPGA_lite/DD/Lab7/datapath.vhd Line: 125
Info (12128): Elaborating entity "reg2" for hierarchy "datapath:U_datapath|reg2:U_MSRreg" File: C:/intelFPGA_lite/DD/Lab7/datapath.vhd Line: 134
Info (12128): Elaborating entity "mux_2x1" for hierarchy "datapath:U_datapath|mux_2x1:U_mux2x1_2" File: C:/intelFPGA_lite/DD/Lab7/datapath.vhd Line: 158
Info (12128): Elaborating entity "register1" for hierarchy "datapath:U_datapath|register1:U_REGFILE" File: C:/intelFPGA_lite/DD/Lab7/datapath.vhd Line: 180
Info (12128): Elaborating entity "mux_4x1" for hierarchy "datapath:U_datapath|mux_4x1:U_MUX3x1_1" File: C:/intelFPGA_lite/DD/Lab7/datapath.vhd Line: 231
Info (12128): Elaborating entity "sl2" for hierarchy "datapath:U_datapath|sl2:U_SL2_1" File: C:/intelFPGA_lite/DD/Lab7/datapath.vhd Line: 243
Info (12128): Elaborating entity "sign_extend" for hierarchy "datapath:U_datapath|sign_extend:U_SExtend" File: C:/intelFPGA_lite/DD/Lab7/datapath.vhd Line: 249
Info (12128): Elaborating entity "mainalu" for hierarchy "datapath:U_datapath|mainalu:U_mainALU" File: C:/intelFPGA_lite/DD/Lab7/datapath.vhd Line: 257
Warning (10492): VHDL Process Statement warning at mainalu.vhd(44): signal "shift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/DD/Lab7/mainalu.vhd Line: 44
Info (12128): Elaborating entity "sl2_2" for hierarchy "datapath:U_datapath|sl2_2:U_SL2_2" File: C:/intelFPGA_lite/DD/Lab7/datapath.vhd Line: 306
Info (12128): Elaborating entity "concat" for hierarchy "datapath:U_datapath|concat:U_cat" File: C:/intelFPGA_lite/DD/Lab7/datapath.vhd Line: 312
Info (12128): Elaborating entity "alu_control" for hierarchy "datapath:U_datapath|alu_control:U_ALUctrl" File: C:/intelFPGA_lite/DD/Lab7/datapath.vhd Line: 337
Warning (10492): VHDL Process Statement warning at alu_control.vhd(146): signal "IR20" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/DD/Lab7/alu_control.vhd Line: 146
Info (12128): Elaborating entity "AND_ent" for hierarchy "datapath:U_datapath|AND_ent:U_ANDent" File: C:/intelFPGA_lite/DD/Lab7/datapath.vhd Line: 348
Info (12128): Elaborating entity "OR_ent" for hierarchy "datapath:U_datapath|OR_ent:U_ORent" File: C:/intelFPGA_lite/DD/Lab7/datapath.vhd Line: 355
Info (12128): Elaborating entity "decoder7seg" for hierarchy "decoder7seg:U_LED5" File: C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd Line: 119
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "datapath:U_datapath|mainalu:U_mainALU|Mult1" File: C:/intelFPGA_lite/DD/Lab7/mainalu.vhd Line: 76
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "datapath:U_datapath|mainalu:U_mainALU|Mult0" File: C:/intelFPGA_lite/DD/Lab7/mainalu.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "datapath:U_datapath|mainalu:U_mainALU|lpm_mult:Mult1" File: C:/intelFPGA_lite/DD/Lab7/mainalu.vhd Line: 76
Info (12133): Instantiated megafunction "datapath:U_datapath|mainalu:U_mainALU|lpm_mult:Mult1" with the following parameter: File: C:/intelFPGA_lite/DD/Lab7/mainalu.vhd Line: 76
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tns.tdf
    Info (12023): Found entity 1: mult_tns File: C:/intelFPGA_lite/DD/Lab7/firstquartus/db/mult_tns.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "datapath:U_datapath|mainalu:U_mainALU|lpm_mult:Mult0" File: C:/intelFPGA_lite/DD/Lab7/mainalu.vhd Line: 71
Info (12133): Instantiated megafunction "datapath:U_datapath|mainalu:U_mainALU|lpm_mult:Mult0" with the following parameter: File: C:/intelFPGA_lite/DD/Lab7/mainalu.vhd Line: 71
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf
    Info (12023): Found entity 1: mult_qgs File: C:/intelFPGA_lite/DD/Lab7/firstquartus/db/mult_qgs.tdf Line: 30
Info (13014): Ignored 470 buffer(s)
    Info (13019): Ignored 470 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led0_dp" is stuck at VCC File: C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd Line: 15
    Warning (13410): Pin "led1_dp" is stuck at VCC File: C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd Line: 17
    Warning (13410): Pin "led2_dp" is stuck at VCC File: C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd Line: 19
    Warning (13410): Pin "led3_dp" is stuck at VCC File: C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd Line: 21
    Warning (13410): Pin "led4_dp" is stuck at VCC File: C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd Line: 23
    Warning (13410): Pin "led5_dp" is stuck at VCC File: C:/intelFPGA_lite/DD/Lab7/top_level_final.vhd Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4326 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 48 output pins
    Info (21061): Implemented 4217 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Wed Apr 13 16:57:11 2022
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:43


