<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>utoronto.ca</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_2_bcam_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>sd_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sd_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.SD_RESET.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.SD_RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">resetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">all</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">/clk_wiz_1_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>bcam</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Mar 30 06:44:08 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9114ff58</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_2_bcam_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Mar 30 06:44:08 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9114ff58</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>bcam</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Mar 30 06:44:08 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4dbb3972</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_2_bcam_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Mar 30 06:44:08 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4dbb3972</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Mar 30 06:51:10 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9114ff58</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_25</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>write_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SD1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SD2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SD3</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SD4</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SD7</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SD8</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sd_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wr_complete</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>read_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>r_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.MEMDBITS&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>r_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>match_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>match</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>match_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.MEMDBITS&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>MEMDEPTH</spirit:name>
        <spirit:displayName>Memdepth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MEMDEPTH">128</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MEMDBITS</spirit:name>
        <spirit:displayName>Memdbits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MEMDBITS">7</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>constrs_1/new/constrs_1.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a7fd/sources_1/new/sd_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a7fd/sources_1/new/bcam.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_2_bcam_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/a7fd/sources_1/new/sd_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a7fd/sources_1/new/bcam.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_2_bcam_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_2_bcam_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_2_bcam_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_2_bcam_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_2_bcam_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_2_bcam_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>bcam_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>MEMDEPTH</spirit:name>
      <spirit:displayName>Memdepth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MEMDEPTH">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MEMDBITS</spirit:name>
      <spirit:displayName>Memdbits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MEMDBITS">7</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_2_bcam_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>bcam_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f8697a_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d01414_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9ec23c_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773e1088_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3abeeace_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6942a63f_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62594ec8_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1029ec61_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7757d48a_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78264cd9_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@735a8d15_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@abfb7d1_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dbb2cc9_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ed0857_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616266a7_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d898c91_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7acb601c_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c71ee0_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@605148fb_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35fd4233_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b507eb_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607c1c21_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cf30412_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61b2a3db_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a41f95_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce3ac5b_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f87046_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27db0ce_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c0dfb2c_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@761faade_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30aef995_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5094f04e_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2edf4c5c_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc3d2d9_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ce6891_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180a70fc_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@644e53ad_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d877707_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c3c0d8_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@edf5c81_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8cfa724_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bda510f_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6faced22_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dde6e02_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@377e2afb_ARCHIVE_LOCATION">c:/users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc58f2a_ARCHIVE_LOCATION">c:/Users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ca22e8_ARCHIVE_LOCATION">c:/Users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39e78c54_ARCHIVE_LOCATION">c:/Users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d951887_ARCHIVE_LOCATION">c:/Users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6256e45b_ARCHIVE_LOCATION">c:/Users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31235862_ARCHIVE_LOCATION">c:/Users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fd9aea8_ARCHIVE_LOCATION">c:/Users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@504a012b_ARCHIVE_LOCATION">c:/Users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4594fd93_ARCHIVE_LOCATION">c:/Users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62cce02b_ARCHIVE_LOCATION">c:/Users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d85f1f7_ARCHIVE_LOCATION">c:/Users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee9e147_ARCHIVE_LOCATION">c:/Users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481825ac_ARCHIVE_LOCATION">c:/Users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be4a225_ARCHIVE_LOCATION">c:/Users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54aefe43_ARCHIVE_LOCATION">c:/Users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e273573_ARCHIVE_LOCATION">c:/Users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb935ff_ARCHIVE_LOCATION">c:/Users/tewaride/bcam_mem/bcam_mem.srcs</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="e4735e16"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0a957490"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="f890373d"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6e237faf"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="789baf75"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
