[{"DBLP title": "Comparison of Radiation Hardness of Stacked Transmission-Gate Flip Flop and Stacked Tristate-Inverter Flip Flop in a 65 nm Thin BOX FDSOI Process.", "DBLP authors": ["Mitsunori Ebara", "Kodai Yamada", "Jun Furuta", "Kazutoshi Kobayashi"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854436", "OA papers": [{"PaperId": "https://openalex.org/W2978012260", "PaperTitle": "Comparison of Radiation Hardness of Stacked Transmission-Gate Flip Flop and Stacked Tristate-Inverter Flip Flop in a 65 nm Thin BOX FDSOI Process", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Kyoto Institute of Technology": 4.0}, "Authors": ["Mitsunori Ebara", "Kodai Yamada", "Jun Furuta", "Kazutoshi Kobayashi"]}]}, {"DBLP title": "Machine Learning to Tackle the Challenges of Transient and Soft Errors in Complex Circuits.", "DBLP authors": ["Thomas Lange", "Aneesh Balakrishnan", "Maximilien Glorieux", "Dan Alexandrescu", "Luca Sterpone"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854423", "OA papers": [{"PaperId": "https://openalex.org/W2979282337", "PaperTitle": "Machine Learning to Tackle the Challenges of Transient and Soft Errors in Complex Circuits", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"iRoC Technologies, Grenoble, France": 4.0, "Polytechnic University of Turin": 1.0}, "Authors": ["Thomas Lange", "Aneesh Balakrishnan", "Maximilien Glorieux", "Dan Alexandrescu", "Luca Sterpone"]}]}, {"DBLP title": "Selective Fault Tolerance by Counting Gates with Controlling Value.", "DBLP authors": ["Anselm Breitenreiter", "Stefan Weidling", "Oliver Schrape", "Steffen Zeidler", "Pedro Reviriego", "Milos Krstic"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854380", "OA papers": [{"PaperId": "https://openalex.org/W2977659805", "PaperTitle": "Selective Fault Tolerance by Counting Gates with Controlling Value", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Innovations for High Performance Microelectronics": 5.0, "Carlos III University of Madrid": 1.0}, "Authors": ["Anselm Breitenreiter", "Stefan Weidling", "Oliver Schrape", "Steffen Zeidler", "Pedro Reviriego", "Milos Krstic"]}]}, {"DBLP title": "Towards Improvement of Mission Mode Failure Diagnosis for System-on-Chip.", "DBLP authors": ["Safa Mhamdi", "Arnaud Virazel", "Patrick Girard", "Alberto Bosio", "Etienne Auvray", "Eric Faehn", "Aymen Ladhar"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854388", "OA papers": [{"PaperId": "https://openalex.org/W2977802286", "PaperTitle": "Towards Improvement of Mission Mode Failure Diagnosis for System-on-Chip", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.5, "University of Montpellier": 1.5, "\u00c9cole Centrale de Lyon": 1.0, "STMicroelectronics (France)": 3.0}, "Authors": ["S. Mhamdi", "Arnaud Virazel", "Patrick Girard", "Alberto Bosio", "Auvray E", "Eric Faehn", "Aymen Ladhar"]}]}, {"DBLP title": "Automated Die Inking through On-line Machine Learning.", "DBLP authors": ["Constantinos Xanthopoulos", "Arnold Neckermann", "Paulus List", "Klaus-Peter Tschernay", "Peter Sarson", "Yiorgos Makris"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854373", "OA papers": [{"PaperId": "https://openalex.org/W2978823587", "PaperTitle": "Automated Die Inking through On-line Machine Learning", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Dallas": 3.0, "AMS (Austria)": 2.0, "Dialog Semiconductor LTD, Swindon, SN57UL, United Kingdom": 1.0}, "Authors": ["Constantinos Xanthopoulos", "Arnold Neckermann", "Paulus List", "Klaus-Peter Tschernay", "Peter Sarson", "Yiorgos Makris"]}]}, {"DBLP title": "Stuck-at-OFF Fault Analysis in Memristor-Based Architecture for Synchronization.", "DBLP authors": ["Manuel Escudero", "Ioannis Vourkas", "Antonio Rubio"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854413", "OA papers": [{"PaperId": "https://openalex.org/W2978013073", "PaperTitle": "Stuck-at-OFF Fault Analysis in Memristor-Based Architecture for Synchronization", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 2.0, "Federico Santa Mar\u00eda Technical University": 1.0}, "Authors": ["Manuel L\u00f3pez Escudero", "Ioannis Vourkas", "Antonio Rubio"]}]}, {"DBLP title": "A Design for Testability Method for k-Cycle Capture Test Generation.", "DBLP authors": ["Yuta Ishiyama", "Toshinori Hosokawa", "Hiroshi Yamazaki"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854416", "OA papers": [{"PaperId": "https://openalex.org/W2978844140", "PaperTitle": "A Design for Testability Method for k-Cycle Capture Test Generation", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"College of Industrial Technology": 1.5, "Nihon University": 1.5}, "Authors": ["Yuta Ishiyama", "Toshinori Hosokawa", "Hiroshi Yamazaki"]}]}, {"DBLP title": "An Efficient SAT-Attack Algorithm Against Logic Encryption.", "DBLP authors": ["Yusuke Matsunaga", "Masayoshi Yoshimura"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854466", "OA papers": [{"PaperId": "https://openalex.org/W2977926082", "PaperTitle": "An Efficient SAT-Attack Algorithm Against Logic Encryption", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kyushu University": 1.0, "Kyoto Sangyo University": 1.0}, "Authors": ["Yusuke Matsunaga", "Masayoshi Yoshimura"]}]}, {"DBLP title": "Development of FF Circuits for Measures Against Power Supply Noise.", "DBLP authors": ["Yukiya Miura", "Miyuki Inoue", "Yuya Kinoshita"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854447", "OA papers": [{"PaperId": "https://openalex.org/W2978582916", "PaperTitle": "Development of FF Circuits for Measures Against Power Supply Noise", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tokyo Metropolitan University": 3.0}, "Authors": ["Yukiya Miura", "Miyuki Mochita Inoue", "Yuya Kinoshita"]}]}, {"DBLP title": "Empirical Evaluation on Anomaly Behavior Detection for Low-Cost Micro-Controllers Utilizing Accurate Power Analysis.", "DBLP authors": ["Kento Hasegawa", "Kiyoshi Chikamatsu", "Nozomu Togawa"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854456", "OA papers": [{"PaperId": "https://openalex.org/W2978751864", "PaperTitle": "Empirical Evaluation on Anomaly Behavior Detection for Low-Cost Micro-Controllers Utilizing Accurate Power Analysis", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Waseda University": 2.0, "Keysight Technologies International Japan G.K.": 1.0}, "Authors": ["Kento Hasegawa", "Kiyoshi Chikamatsu", "Nozomu Togawa"]}]}, {"DBLP title": "Methodology for Tradeoffs between Performance and Lifetimes of Integrated Circuits.", "DBLP authors": ["Daniel J. Weyer", "Francis G. Wolff", "Christos A. Papachristou", "Steve Clay"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854437", "OA papers": [{"PaperId": "https://openalex.org/W2977461577", "PaperTitle": "Methodology for Tradeoffs between Performance and Lifetimes of Integrated Circuits", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Case Western Reserve University": 3.0, "C. W. Consultants, Medina, Ohio, 44212, USA": 1.0}, "Authors": ["Daniel Weyer", "Francis Wolff", "Chris Papachristou", "Steve Clay"]}]}, {"DBLP title": "Implementation of CMOS Logic Circuits with Perfect Fault Detection Using Preservative Reversible Gates.", "DBLP authors": ["Sajjad Parvin", "Mustafa Altun"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854440", "OA papers": [{"PaperId": "https://openalex.org/W2979242064", "PaperTitle": "Implementation of CMOS Logic Circuits with Perfect Fault Detection Using Preservative Reversible Gates", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Istanbul Technical University": 2.0}, "Authors": ["Sajjad Parvin", "Mustafa Altun"]}]}, {"DBLP title": "Reliability Challenges with Self-Heating and Aging in FinFET Technology.", "DBLP authors": ["Hussam Amrouch", "Victor M. van Santen", "Om Prakash", "Hammam Kattan", "Sami Salamin", "Simon Thomann", "J\u00f6rg Henkel"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854405", "OA papers": [{"PaperId": "https://openalex.org/W2977321434", "PaperTitle": "Reliability Challenges with Self-Heating and Aging in FinFET Technology", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Karlsruhe Institute of Technology": 7.0}, "Authors": ["Hussam Amrouch", "Victor M. van Santen", "Om Prakash", "Hammam Kattan", "Sami Salamin", "Simon Thomann", "Jorg Henkel"]}]}, {"DBLP title": "Global and Local Process Variation Simulations in Design for Reliability approach.", "DBLP authors": ["Audrey Michard", "Florian Cacho", "Damien Celeste", "Xavier Federspiel"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854371", "OA papers": [{"PaperId": "https://openalex.org/W2978752288", "PaperTitle": "Global and Local Process Variation Simulations in Design for Reliability approach", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"STMicroelectronics, Crolles 38920 France": 4.0}, "Authors": ["Audrey Michard", "Florian Cacho", "Damien Celeste", "Xavier Federspiel"]}]}, {"DBLP title": "HCD-Induced GIDL Increase and Circuit Implications.", "DBLP authors": ["Edoardo Ceccarelli", "Kevin Manning", "Giuseppe Macera", "Dennis Dempsey", "Colm Heffernan"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854462", "OA papers": [{"PaperId": "https://openalex.org/W2977645889", "PaperTitle": "HCD-Induced GIDL Increase and Circuit Implications", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Analog Devices (Ireland)": 4.0, "Analog Devices Inc., 804 Woburn Street, Wilmington, MA, USA": 1.0}, "Authors": ["Edoardo Ceccarelli", "Kevin J. Manning", "Giuseppe Macera", "Dennis A. Dempsey", "Heffernan Colm Patrick"]}]}, {"DBLP title": "Variation-aware Fault Modeling and Test Generation for STT-MRAM.", "DBLP authors": ["Sarath Mohanachandran Nair", "Rajendra Bishnoi", "Mehdi Baradaran Tahoori", "Hayk T. Grigoryan", "Grigor Tshagharyan"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854376", "OA papers": [{"PaperId": "https://openalex.org/W2978969396", "PaperTitle": "Variation-aware Fault Modeling and Test Generation for STT-MRAM", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Karlsruhe Institute of Technology": 3.0, "Synopsys (Switzerland)": 2.0}, "Authors": ["Shantikumar V. Nair", "Rajendra Bishnoi", "Mehdi B. Tahoori", "Hayk Grigoryan", "G. Tshagharyan"]}]}, {"DBLP title": "Cost-effective Resilient FPGA-based LDPC Decoder Architecture.", "DBLP authors": ["Eduardo Nunes de Souza", "Gabriel L. Nazar"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854457", "OA papers": [{"PaperId": "https://openalex.org/W2977320094", "PaperTitle": "Cost-effective Resilient FPGA-based LDPC Decoder Architecture", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Federal University of Rio Grande do Sul": 2.0}, "Authors": ["Eduardo Nunes de Souza", "Gabriel L. Nazar"]}]}, {"DBLP title": "Software-only Diverse Redundancy on GPUs for Autonomous Driving Platforms.", "DBLP authors": ["Sergi Alcaide", "Leonidas Kosmidis", "Carles Hern\u00e1ndez", "Jaume Abella"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854378", "OA papers": [{"PaperId": "https://openalex.org/W2978789157", "PaperTitle": "Software-only Diverse Redundancy on GPUs for Autonomous Driving Platforms", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Barcelona Supercomputing Center": 3.0, "Universitat Polit\u00e8cnica de Val\u00e8ncia": 1.0}, "Authors": ["Sergi Alcaide", "Leonidas Kosmidis", "Carles Hernandez", "Jaume Abella"]}]}, {"DBLP title": "Testing permanent faults in pipeline registers of GPGPUs: A multi-kernel approach.", "DBLP authors": ["Josie E. Rodriguez Condia", "Matteo Sonza Reorda"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854463", "OA papers": [{"PaperId": "https://openalex.org/W2978306198", "PaperTitle": "Testing permanent faults in pipeline registers of GPGPUs: A multi-kernel approach", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Polytechnic University of Turin": 2.0}, "Authors": ["Josie E. Rodriguez Condia", "Matteo Sonza Reorda"]}]}, {"DBLP title": "On a Side Channel and Fault Attack Concurrent Countermeasure Methodology for MCU-based Byte-sliced Cipher Implementations.", "DBLP authors": ["Ehsan Aerabi", "Athanasios Papadimitriou", "David H\u00e9ly"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854372", "OA papers": [{"PaperId": "https://openalex.org/W2978940534", "PaperTitle": "On a Side Channel and Fault Attack Concurrent Countermeasure Methodology for MCU-based Byte-sliced Cipher Implementations", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Grenoble Institute of Technology": 3.0}, "Authors": ["Ehsan Aerabi", "Athanasios Papadimitriou", "David Hely"]}]}, {"DBLP title": "HATE: a HArdware Trojan Emulation Environment for Microprocessor-based Systems.", "DBLP authors": ["Cristiana Bolchini", "Luca Cassano", "Ivan Montalbano", "Giampiero Repole", "Andrea Zanetti", "Giorgio Di Natale"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854414", "OA papers": [{"PaperId": "https://openalex.org/W2978043298", "PaperTitle": "HATE: a HArdware Trojan Emulation Environment for Microprocessor-based Systems", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Politecnico di Milano": 5.0, "Grenoble Institute of Technology": 1.0}, "Authors": ["Cristiana Bolchini", "Luca Cassano", "I. Montalbano", "Giampiero Repole", "Andrea Zanetti", "Giorgio Di Natale"]}]}, {"DBLP title": "On the Encryption of the Challenge in Physically Unclonable Functions.", "DBLP authors": ["Elena Ioana Vatajelu", "Giorgio Di Natale", "Mohd Syafiq Mispan", "Basel Halak"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854387", "OA papers": [{"PaperId": "https://openalex.org/W2978421645", "PaperTitle": "On the Encryption of the Challenge in Physically Unclonable Functions", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Grenoble Institute of Technology": 2.0, "University of Southampton": 2.0}, "Authors": ["Elena I. Vatajelu", "Giorgio Di Natale", "Mohd Syafiq Mispan", "Basel Halak"]}]}, {"DBLP title": "Self-Monitoring, Self-Healing Biomorphic Sensor Technology.", "DBLP authors": ["Andrew Richardson", "David Cheneler"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854453", "OA papers": [{"PaperId": "https://openalex.org/W2978178574", "PaperTitle": "Self-Monitoring, Self-Healing Biomorphic Sensor Technology", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Lancaster University": 2.0}, "Authors": ["Andrew D. Richardson", "David Cheneler"]}]}, {"DBLP title": "Trusted and Secure Design of Analog/RF ICs: Recent Developments.", "DBLP authors": ["Kiruba S. Subramani", "Georgios Volanis", "Mohammad-Mahdi Bidmeshki", "Angelos Antonopoulos", "Yiorgos Makris"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854461", "OA papers": [{"PaperId": "https://openalex.org/W2978954066", "PaperTitle": "Trusted and Secure Design of Analog/RF ICs: Recent Developments", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"The University of Texas at Dallas": 5.0}, "Authors": ["Kiruba Sankaran Subramani", "Georgios Volanis", "Mohammad-Mahdi Bidmeshki", "Angelos Antonopoulos", "Yiorgos Makris"]}]}, {"DBLP title": "Modern Hardware Margins: CPUs, GPUs, FPGAs Recent System-Level Studies.", "DBLP authors": ["Dimitris Gizopoulos", "George Papadimitriou", "Athanasios Chatzidimitriou", "Vijay Janapa Reddi", "Behzad Salami", "Osman S. Unsal", "Adri\u00e1n Cristal Kestelman", "Jingwen Leng"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854386", "OA papers": [{"PaperId": "https://openalex.org/W2978697470", "PaperTitle": "Modern Hardware Margins: CPUs, GPUs, FPGAs Recent System-Level Studies", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National and Kapodistrian University of Athens": 3.0, "Harvard University Press": 1.0, "Shanghai Jiao Tong University": 3.0, "Barcelona Supercomputing Center": 1.0}, "Authors": ["Dimitris Gizopoulos", "George N. Papadimitriou", "Athanasios Chatzidimitriou", "Vijay Janapa Reddi", "Behzad Salami", "Osman Unsal", "Adri\u00e1n Cristal Kestelman", "Jingwen Leng"]}]}, {"DBLP title": "Resiliency Demands on Next Generation Critical Embedded Systems.", "DBLP authors": ["Jacob A. Abraham"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854420", "OA papers": [{"PaperId": "https://openalex.org/W2978934976", "PaperTitle": "Resiliency Demands on Next Generation Critical Embedded Systems", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Austin": 1.0}, "Authors": ["Jacob A. Abraham"]}]}, {"DBLP title": "Studying Aging and Soft Error Mitigation Jointly under Constrained Scenarios in Multi-Cores.", "DBLP authors": ["Florian Kriebel", "Semeen Rehman", "Muhammad Shafique"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854444", "OA papers": [{"PaperId": "https://openalex.org/W2978448771", "PaperTitle": "Studying Aging and Soft Error Mitigation Jointly under Constrained Scenarios in Multi-Cores", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"TU Wien": 3.0}, "Authors": ["Florian Kriebel", "Semeen Rehman", "Muhammad Shafique"]}]}, {"DBLP title": "Bayesian models for early cross-layer reliability analysis and design space exploration.", "DBLP authors": ["Alessandro Vallero", "Alessandro Savino", "Alberto Carelli", "Stefano Di Carlo"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854452", "OA papers": [{"PaperId": "https://openalex.org/W2979011633", "PaperTitle": "Bayesian models for early cross-layer reliability analysis and design space exploration", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Alessandro Vallero", "Alessandro Savino", "Alberto Carelli", "Stefano Di Carlo"]}]}, {"DBLP title": "3D Integration: Another Dimension Toward Hardware Security.", "DBLP authors": ["Johann Knechtel", "Satwik Patnaik", "Ozgur Sinanoglu"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854395", "OA papers": [{"PaperId": "https://openalex.org/W3104113136", "PaperTitle": "3D Integration: Another Dimension Toward Hardware Security", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"New York University": 3.0}, "Authors": ["Johann Knechtel", "Satwik Patnaik", "Ozgur Sinanoglu"]}]}, {"DBLP title": "Can Multi-Layer Microfluidic Design Methods Aid Bio-Intellectual Property Protection?", "DBLP authors": ["Mohammed Shayan", "Sukanta Bhattacharjee", "Yong-Ak Song", "Krishnendu Chakrabarty", "Ramesh Karri"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854393", "OA papers": [{"PaperId": "https://openalex.org/W2977388178", "PaperTitle": "Can Multi-Layer Microfluidic Design Methods Aid Bio-Intellectual Property Protection?", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"New York University": 4.0, "Duke University": 1.0}, "Authors": ["Mohammed Shayan", "Sukanta Bhattacharjee", "Yong Sang Song", "Krishnendu Chakrabarty", "Ramesh Karri"]}]}, {"DBLP title": "JTAG: A Multifaceted Tool for Cyber Security.", "DBLP authors": ["Prashant Hari Narayan Rajput", "Michail Maniatakos"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854430", "OA papers": [{"PaperId": "https://openalex.org/W2978226600", "PaperTitle": "JTAG: A Multifaceted Tool for Cyber Security", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"New York University": 2.0}, "Authors": ["Prashant Rajput", "Michail Maniatakos"]}]}, {"DBLP title": "The Missing Applications Found: Robust Design Techniques and Novel Uses of Memristors.", "DBLP authors": ["Marco Ottavi", "Vishal Gupta", "Saurabh Khandelwal", "Shahar Kvatinsky", "Jimson Mathew", "Eugenio Martinelli", "Abusaleh M. Jabir"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854427", "OA papers": [{"PaperId": "https://openalex.org/W2977988879", "PaperTitle": "The Missing Applications Found: Robust Design Techniques and Novel Uses of Memristors", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Rome Tor Vergata": 3.0, "Oxford Brookes University": 2.0, "Technion \u2013 Israel Institute of Technology": 1.0, "Indian Institute of Technology Patna": 1.0}, "Authors": ["Marco Ottavi", "Vishal Gupta", "Saurabh Khandelwal", "Shahar Kvatinsky", "Jimson Mathew", "Eugenio Martinelli", "Abusaleh Jabir"]}]}, {"DBLP title": "Efficient Concurrent Error Detection for SEC-DAEC Encoders.", "DBLP authors": ["Jiaqiang Li", "Pedro Reviriego", "Costas Argyrides", "Liyi Xiao"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854465", "OA papers": [{"PaperId": "https://openalex.org/W2977366686", "PaperTitle": "Efficient Concurrent Error Detection for SEC-DAEC Encoders", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Harbin Institute of Technology": 2.0, "Carlos III University of Madrid": 1.0, "Radeon Technologies Group, Advanced Micro Devices, Inc., Santa Clara, CA, 95054, USA": 1.0}, "Authors": ["Jiong Li", "Pedro Reviriego", "C. Argyrides", "Liyi Xiao"]}]}, {"DBLP title": "A New DEC/TED Code for Fast Correction of 2-Bit-Errors.", "DBLP authors": ["Paul-Patrick Nordmann", "Michael G\u00f6ssel"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854404", "OA papers": [{"PaperId": "https://openalex.org/W2977929432", "PaperTitle": "A New DEC/TED Code for Fast Correction of 2-Bit-Errors", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Potsdam": 2.0}, "Authors": ["Paul-Patrick Nordmann", "Michael Goessel"]}]}, {"DBLP title": "A Vulnerability Factor for ECC-protected Memory.", "DBLP authors": ["Luc Jaulmes", "Miquel Moret\u00f3", "Mateo Valero", "Marc Casas"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854397", "OA papers": [{"PaperId": "https://openalex.org/W2978445648", "PaperTitle": "A Vulnerability Factor for ECC-protected Memory", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Barcelona Supercomputing Center": 4.0}, "Authors": ["Luc Jaulmes", "Miquel Moreto", "Mateo Valero", "Marc Casas"]}]}, {"DBLP title": "QuSecNets: Quantization-based Defense Mechanism for Securing Deep Neural Network against Adversarial Attacks.", "DBLP authors": ["Faiq Khalid", "Hassan Ali", "Hammad Tariq", "Muhammad Abdullah Hanif", "Semeen Rehman", "Rehan Ahmed", "Muhammad Shafique"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854377", "OA papers": [{"PaperId": "https://openalex.org/W3105904398", "PaperTitle": "QuSecNets: Quantization-based Defense Mechanism for Securing Deep Neural Network against Adversarial Attacks", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"TU Wien": 4.0, "National University of Sciences and Technology": 3.0}, "Authors": ["Faiq Khalid", "Hassan Ali", "Hammad Hassan Tariq", "Ghulam Abbas", "Semeen Rehman", "Rehan Ahmed", "Muhammad Shafique"]}]}, {"DBLP title": "TrISec: Training Data-Unaware Imperceptible Security Attacks on Deep Neural Networks.", "DBLP authors": ["Faiq Khalid", "Muhammad Abdullah Hanif", "Semeen Rehman", "Rehan Ahmed", "Muhammad Shafique"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854425", "OA papers": [{"PaperId": "https://openalex.org/W2940718416", "PaperTitle": "TrISec: Training Data-Unaware Imperceptible Security Attacks on Deep Neural Networks", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"TU Wien": 5.0}, "Authors": ["Faiq Khalid", "Ghulam Abbas", "Semeen Rehman", "Rehan Ahmed", "Muhammad Shafique"]}]}, {"DBLP title": "LED Alert: Supply Chain Threats for Stealthy Data Exfiltration in Industrial Control Systems.", "DBLP authors": ["Dimitrios Tychalas", "Anastasis Keliris", "Michail Maniatakos"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854451", "OA papers": [{"PaperId": "https://openalex.org/W2977967984", "PaperTitle": "LED Alert: Supply Chain Threats for Stealthy Data Exfiltration in Industrial Control Systems", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Electrical and Computer Engineering, NYU Tandon School of Engineering, Brooklyn, NY, USA": 2.0, "[Center for Cyber Security, New York University Abu Dhabi, Abu Dhabi, UAE]": 1.0}, "Authors": ["Dimitrios Tychalas", "Anastasis Keliris", "Michail Maniatakos"]}]}, {"DBLP title": "Reliability-Aware Task Allocation Latency Optimization in Edge Computing.", "DBLP authors": ["Andreas Kouloumpris", "Maria K. Michael", "Theocharis Theocharides"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854422", "OA papers": [{"PaperId": "https://openalex.org/W2978585648", "PaperTitle": "Reliability-Aware Task Allocation Latency Optimization in Edge Computing", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Cyprus": 3.0}, "Authors": ["Andreas Kouloumpris", "Maria K. Michael", "Theocharis Theocharides"]}]}, {"DBLP title": "Towards Scalable Lifetime Reliability Management for Dark Silicon Manycore Systems.", "DBLP authors": ["Vijeta Rathore", "Vivek Chaturvedi", "Amit Kumar Singh", "Thambipillai Srikanthan", "Muhammad Shafique"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854454", "OA papers": [{"PaperId": "https://openalex.org/W2977586595", "PaperTitle": "Towards Scalable Lifetime Reliability Management for Dark Silicon Manycore Systems", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Nanyang Technological University": 2.0, "Indian Institute of Technology Palakkad": 1.0, "University of Essex": 1.0, "TU Wien": 1.0}, "Authors": ["Vijeta Rathore", "Vivek Chaturvedi", "Amit Singh", "Thambipillai Srikanthan", "Muhammad Shafique"]}]}, {"DBLP title": "Power-aware Reliable Communication for the IoT.", "DBLP authors": ["Philipp H. Kindt", "Samarjit Chakraborty"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854406", "OA papers": [{"PaperId": "https://openalex.org/W2978703920", "PaperTitle": "Power-aware Reliable Communication for the IoT", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Munich": 2.0}, "Authors": ["Philipp H. Kindt", "Samarjit Chakraborty"]}]}, {"DBLP title": "Characterization and Modeling of SET Generation Effects in CMOS Standard Logic Cells.", "DBLP authors": ["Marko S. Andjelkovic", "Yuanqing Li", "Zoran Stamenkovic", "Milos Krstic", "Rolf Kraemer"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854379", "OA papers": [{"PaperId": "https://openalex.org/W2978847806", "PaperTitle": "Characterization and Modeling of SET Generation Effects in CMOS Standard Logic Cells", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Innovations for High Performance Microelectronics": 5.0}, "Authors": ["Marko Andjelkovic", "Yuanqing Li", "Zoran Stamenkovic", "Milos Krstic", "Rolf Kraemer"]}]}, {"DBLP title": "Recipes to build-up a rad-hard CMOS memory.", "DBLP authors": ["Cristiano Calligaro", "Umberto Gatti"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854396", "OA papers": [{"PaperId": "https://openalex.org/W2977815729", "PaperTitle": "Recipes to build-up a rad-hard CMOS memory", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"RedCat Devices, Milan, Italy": 2.0}, "Authors": ["Cristiano Calligaro", "Umberto Gatti"]}]}, {"DBLP title": "A Radiation Tolerant 10/100 Ethernet Transceiver for Space Applications.", "DBLP authors": ["Anselm Breitenreiter", "Jes\u00fas L\u00f3pez", "Pedro Reviriego", "Milos Krstic", "\u00darsula Gutierro", "Manuel S\u00e1nchez-Renedo", "Daniel Gonz\u00e1lez"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854370", "OA papers": [{"PaperId": "https://openalex.org/W2977590634", "PaperTitle": "A Radiation Tolerant 10/100 Ethernet Transceiver for Space Applications", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Innovations for High Performance Microelectronics": 2.0, "Arquimea (Spain)": 3.0, "Carlos III University of Madrid": 1.0, "Thales (Spain)": 1.0}, "Authors": ["Anselm Breitenreiter", "Jesus Lopez", "Pedro Reviriego", "Milos Krstic", "Ursula Gutierro", "Manuel Sanchez-Renedo", "Daniel Gonzalez"]}]}, {"DBLP title": "Meeting the Conflicting Goals of Low-Power and Resiliency Using Emerging Memories : (Invited Paper).", "DBLP authors": ["Karthikeyan Nagarajan", "Mohammad Nasim Imtiaz Khan", "Sina Sayyah Ensan", "Abdullah Ash-Saki", "Swaroop Ghosh"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854412", "OA papers": [{"PaperId": "https://openalex.org/W2978945112", "PaperTitle": "Meeting the Conflicting Goals of Low-Power and Resiliency Using Emerging Memories : (Invited Paper)", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Pennsylvania State University": 5.0}, "Authors": ["Karthikeyan Nagarajan", "Mohammad Monirujjaman Khan", "Sina Sayyah Ensan", "Abdullah Ash-Saki", "Swaroop Ghosh"]}]}, {"DBLP title": "Variation-Resilient Design Techniques for Energy-Constrained Systems.", "DBLP authors": ["Bing-Chen Wu", "Tsung-Te Liu"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854384", "OA papers": [{"PaperId": "https://openalex.org/W2978031981", "PaperTitle": "Variation-Resilient Design Techniques for Energy-Constrained Systems", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Bing-Chen Wu", "Tsung-Te Liu"]}]}, {"DBLP title": "A Test Generation Method Based on k-Cycle Testing for Finite State Machines.", "DBLP authors": ["Yuya Kinoshita", "Toshinori Hosokawa", "Hideo Fujiwara"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854426", "OA papers": [{"PaperId": "https://openalex.org/W2979209272", "PaperTitle": "A Test Generation Method Based on k-Cycle Testing for Finite State Machines", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tokyo Metropolitan University": 1.0, "College of Industrial Technology": 0.5, "Nihon University": 0.5, "Osaka Gakuin University": 1.0}, "Authors": ["Yuya Kinoshita", "Toshinori Hosokawa", "Hideo Fujiwara"]}]}, {"DBLP title": "PASCAL: Timing SCA Resistant Design and Verification Flow.", "DBLP authors": ["Xinhui Lai", "Maksim Jenihhin", "Jaan Raik", "Kolin Paul"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854458", "OA papers": [{"PaperId": "https://openalex.org/W2978324993", "PaperTitle": "PASCAL: Timing SCA Resistant Design and Verification Flow", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tallinn University of Technology": 3.0, "Indian Institute of Technology Delhi": 1.0}, "Authors": ["Xinhui Lai", "Maksim Jenihhin", "Jaan Raik", "Kolin Paul"]}]}, {"DBLP title": "Error Correction Coding of Stochastic Numbers Using BER Measurement.", "DBLP authors": ["Ryota Ishikawa", "Masashi Tawada", "Masao Yanagisawa", "Nozomu Togawa"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854450", "OA papers": [{"PaperId": "https://openalex.org/W2979223936", "PaperTitle": "Error Correction Coding of Stochastic Numbers Using BER Measurement", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Waseda University": 4.0}, "Authors": ["Ryota Ishikawa", "Masashi Tawada", "Masao Yanagisawa", "Nozomu Togawa"]}]}, {"DBLP title": "Control Loop of Image Correction based on Detection and Self-Healing of Defective Pixels.", "DBLP authors": ["Ghislain Takam Tchendjou", "Emmanuel Simeu"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854390", "OA papers": [{"PaperId": "https://openalex.org/W2979206310", "PaperTitle": "Control Loop of Image Correction based on Detection and Self-Healing of Defective Pixels", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Grenoble Institute of Technology": 1.0, "Institute of Engineering Univ. Grenoble Alpes, Grenoble, 38000, France": 1.0}, "Authors": ["Ghislain Takam Tchendjou", "Emmanuel Simeu"]}]}, {"DBLP title": "Identification of Failure Modes for Circuit Samples with Confounded Causes of Failure.", "DBLP authors": ["Shu-Han Hsu", "Ying-Yuan Huang", "Kexin Yang", "Linda Milor"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854409", "OA papers": [{"PaperId": "https://openalex.org/W2979149769", "PaperTitle": "Identification of Failure Modes for Circuit Samples with Confounded Causes of Failure", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Shu-Han Hsu", "Ying-Yuan Huang", "Kexin Yang", "Linda Milor"]}]}, {"DBLP title": "ICE-RADAR: In-situ, Cost-Effective Razor Flip-Flop Deployment for Aging Resilience.", "DBLP authors": ["Kai-Chiang Wu", "Wei-Tao Huang", "Chiao-Yang Huang"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854407", "OA papers": [{"PaperId": "https://openalex.org/W2978049405", "PaperTitle": "ICE-RADAR: In-situ, Cost-Effective Razor Flip-Flop Deployment for Aging Resilience", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "Synopsys Inc, Taiwan": 1.0}, "Authors": ["Kai-Chiang Wu", "Wei Huang", "Chiao-Yang Huang"]}]}, {"DBLP title": "Estimation of oxide breakdown effects by fault injection.", "DBLP authors": ["Chiara Sandionigi", "Olivier H\u00e9ron"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854441", "OA papers": [{"PaperId": "https://openalex.org/W2978036097", "PaperTitle": "Estimation of oxide breakdown effects by fault injection", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"CEA LIST": 2.0}, "Authors": ["Chiara Sandionigi", "Olivier Heron"]}]}, {"DBLP title": "Run-time Detection and Mitigation of Power-Noise Viruses.", "DBLP authors": ["Vasileios Tenentes", "Shidhartha Das", "Daniele Rossi", "Bashir M. Al-Hashimi"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854375", "OA papers": [{"PaperId": "https://openalex.org/W2978132622", "PaperTitle": "Run-time Detection and Mitigation of Power-Noise Viruses", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Ioannina": 1.0, "Arm Research": 1.0, "School of Electronics and Computer Science, University of Hertforshire, UK": 1.0, "University of Southampton": 1.0}, "Authors": ["Vasileios Tenentes", "Shidhartha Das", "Daniele Rossi", "Bashir M. Al-Hashimi"]}]}, {"DBLP title": "Analysis on Retention Time and Adaptive Refresh in Embedded DRAMs with Aging Benefits.", "DBLP authors": ["Abdessamad Najdi", "Daniele Rossi", "Vasileios Tenentes"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854403", "OA papers": [{"PaperId": "https://openalex.org/W2978320292", "PaperTitle": "Analysis on Retention Time and Adaptive Refresh in Embedded DRAMs with Aging Benefits", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Hertfordshire": 2.0, "University of Ioannina": 1.0}, "Authors": ["Abdessamad Najdi", "Daniele Rossi", "Vasileios Tenentes"]}]}, {"DBLP title": "iATPG: Instruction-level Automatic Test Program Generation for Vulnerabilities under DVFS attack.", "DBLP authors": ["Kuozhong Zhang", "Junying Huang", "Jing Ye", "Xiaochun Ye", "Da Wang", "Dongrui Fan", "Huawei Li", "Xiaowei Li", "Zhimin Zhang"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854398", "OA papers": [{"PaperId": "https://openalex.org/W2977429889", "PaperTitle": "iATPG: Instruction-level Automatic Test Program Generation for Vulnerabilities under DVFS attack", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institute of Computing Technology": 9.0}, "Authors": ["Zhang Kuozhong", "Junying Huang", "Jing Yong Ye", "Xiaochun Ye", "Da Hong Wang", "Dongrui Fan", "Huawei Li", "Xiaowei Li", "Zhimin Zhang"]}]}, {"DBLP title": "A Controller Augmentation Method to Improve Transition Fault Coverage for RTL Data-Paths.", "DBLP authors": ["Yuki Takeuchi", "Toshinori Hosokawa", "Hiroshi Yamazaki", "Masayoshi Yoshimura"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854445", "OA papers": [{"PaperId": "https://openalex.org/W2978540635", "PaperTitle": "A Controller Augmentation Method to Improve Transition Fault Coverage for RTL Data-Paths", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"College of Industrial Technology": 1.5, "Nihon University": 1.5, "Kyoto Sangyo University": 1.0}, "Authors": ["Yuki Takeuchi", "Toshinori Hosokawa", "Hiroshi Yamazaki", "Masayoshi Yoshimura"]}]}, {"DBLP title": "Application Specific True Critical Paths Identification in Sequential Circuits.", "DBLP authors": ["Lembit J\u00fcrim\u00e4gi", "Raimund Ubar", "Maksim Jenihhin", "Jaan Raik", "Sergei Devadze", "Adeboye Stephen Oyeniran"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854442", "OA papers": [{"PaperId": "https://openalex.org/W2978666407", "PaperTitle": "Application Specific True Critical Paths Identification in Sequential Circuits", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tallinn University of Technology": 6.0}, "Authors": ["Lembit Jurimagi", "Raimund Ubar", "Maksim Jenihhin", "Jaan Raik", "Sergei Devadze", "Adeboye Stephen Oyeniran"]}]}, {"DBLP title": "Compact Modeling of NBTI Replicating AC Stress / Recovery from a Single-shot Long-term DC Measurement.", "DBLP authors": ["Takumi Hosaka", "Shinichi Nishizawa", "Ryo Kishida", "Takashi Matsumoto", "Kazutoshi Kobayashi"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854421", "OA papers": [{"PaperId": "https://openalex.org/W2977539757", "PaperTitle": "Compact Modeling of NBTI Replicating AC Stress / Recovery from a Single-shot Long-term DC Measurement", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Saitama University": 1.0, "Fukuoka University": 1.0, "Tokyo University of Science": 1.0, "The University of Tokyo": 1.0, "Kyoto Institute of Technology": 1.0}, "Authors": ["Takumi Hosaka", "Shin Ichi Nishizawa", "Ryo Kishida", "Takashi Matsumoto", "Kazutoshi Kobayashi"]}]}, {"DBLP title": "Detecting Errors in Convolutional Neural Networks Using Inter Frame Spatio-Temporal Correlation.", "DBLP authors": ["Lucas Klein Draghetti", "Fernando Fernandes dos Santos", "Luigi Carro", "Paolo Rech"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854431", "OA papers": [{"PaperId": "https://openalex.org/W2977809570", "PaperTitle": "Detecting Errors in Convolutional Neural Networks Using Inter Frame Spatio-Temporal Correlation", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Federal University of Rio Grande do Sul": 4.0}, "Authors": ["Lucas Klein Draghetti", "Fernando dos Santos", "Luigi Carro", "Paolo Rech"]}]}, {"DBLP title": "Hierarchical Check Based Detection and Diagnosis of Sensor-Actuator Malfunction in Autonomous Systems: A Quadcopter Study.", "DBLP authors": ["Md Imran Momtaz", "Abhijit Chatterjee"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854392", "OA papers": [{"PaperId": "https://openalex.org/W2978311223", "PaperTitle": "Hierarchical Check Based Detection and Diagnosis of Sensor-Actuator Malfunction in Autonomous Systems: A Quadcopter Study", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Imran Momtaz", "Abhijit Chatterjee"]}]}, {"DBLP title": "Dual Detection of Heating and Photocurrent attacks (DDHP) Sensor using Hybrid CMOS/STT-MRAM.", "DBLP authors": ["Mounia Kharbouche-Harrari", "Romain Wacquez", "Gregory di Pendina", "Jean-Max Dutertre", "J\u00e9r\u00e9my Postel-Pellerin", "Driss Aboulkassimi", "Jean-Michel Portal"], "year": 2019, "doi": "https://doi.org/10.1109/IOLTS.2019.8854374", "OA papers": [{"PaperId": "https://openalex.org/W2978481339", "PaperTitle": "Dual Detection of Heating and Photocurrent attacks (DDHP) Sensor using Hybrid CMOS/STT-MRAM", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Direction de la Recherche Technologique": 2.0, "Mines Saint-\u00c9tienne": 2.0, "Spintronique et Technologie des Composants": 0.5, "CEA Grenoble": 0.5, "Aix-Marseille University": 1.0, "Institut des Mat\u00e9riaux, de Micro\u00e9lectronique et des Nanosciences de Provence": 1.0}, "Authors": ["M. Kharbouche-Harrari", "Romain Wacquez", "G. Di Pendina", "Jean-Max Dutertre", "J\u00e9r\u00e9my Postel-Pellerin", "D. Aboulkassimi", "J. C. Portal"]}]}]