Jason H. Anderson , Farid N. Najm, Power estimation techniques for FPGAs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.10, p.1015-1027, October 2004[doi>10.1109/TVLS1.2004.831478]
Benedetti, A. and Perona, P. 2000. Bit-Width optimization for configurable DSPs by multi-interval analysis. In Proceedings of the Asilomar Conference on Signal Systems and Computing. Vol. 1, 355--359.
Bhoj, S. and Bhatia, D. 2007. Pre-Route interconnect capacitance and power estimation in FPGAs. In Proceedings of the International Conference on Field Programmable Logic and Applications, 159--164.
S. Bobba , I. N. Hajj , N. R. Shanbhag, Analytical Expressions for Power Dissipation of Macro-blocks in DSP Architectures, Proceedings of the 12th International Conference on VLSI Design - 'VLSI for the Information Appliance', p.358, January 10-13, 1999
Boggs, P. T. 1995. Sequential quadratic programming. Acta Numerica 4, 1--52.
Chan, S. and Tsui, K. 2006. The word-length determination problem of linear time invariant systems with multiple outputsâ€”A geometric programming approach. In Proceedings of the IEEE International Symposium on Circuits and Systems, 5211--5214.
Choy, N. C. K. and Wilton, S. J. E. 2006. Activity-Based power estimation and characterization of DSP and multiplier blocks in FPGAs. In Proceedings of the IEEE International Conference on Field Programmable Technology, 253--256.
Clarke, J. A. 2008. High-Level power optimization for digital signal processing in reconfigurable logic. Ph.D. thesis, Department of Electrical and Electronic Engineering, Imperial College London.
Clarke, J. A., Constantinides, G. A., and Cheung, P. Y. K. 2007. On the feasibility of early routing capacitance estimation for FPGAs. In Proceedings of the International Conference on Field-Programmable Logic and Applications, 234--239.
Clarke, J. A., Gaffar, A. A., and Constantinides, G. A. 2005. Parameterized logic power consumption models for FPGA-based arithmetic. In Proceedings of the International Conference on Field-Programmable Logic and Applications, 626--629.
Clarke, J. A., Gaffar, A. A., Constantinides, G. A., and Cheung, P. Y. K. 2006. Fast word-level power models for synthesis of FPGA-based arithmetic. In Proceedings of the IEEE International Symposium on Circuits and Systems, 1299--1302.
Clarke, J. A., Gaffar, A. A., Constantinides, G. A., Cheung, P. Y. K., and Smith, A. M. 2008. Glitch-Aware output switching activity from word-level statistics. In Proceedings of the IEEE International Symposium on Circuits and Systems, 1792--1795.
George A. Constantinides, Perturbation Analysis for Word-length Optimization, Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.81, April 09-11, 2003
George A. Constantinides, Word-length optimization for differentiable nonlinear systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.1, p.26-43, January 2006[doi>10.1145/1124713.1124716]
Constantinides, G. A., Cheung, P. Y. K., and Luk, W. 1999. Truncation noise in fixed-point sfgs {digital filters}. IEE Electron. Lett. 35, 23, 2012--2014.
George A. Constantinides , Peter Y. K. Cheung , Wayne Luk, The Multiple Wordlength Paradigm, Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.51-60, April 29-May 02, 2001[doi>10.1109/FCCM.2001.46]
George A. Constantinides , Peter Y.  K. Cheung , Wayne Luk, Optimum Wordlength Allocation, Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.219, September 22-24, 2002
Constantinides, G. A. and Woeginger, G. J. 2002. The complexity of multiple word-length assignment. Appl. Math. Lett. 15, 2, 137--140.
Nobuhiro Doi , Takashi Horiyama , Masaki Nakanishi , Shinji Kimura, Bit-Length Optimization Method for High-Level Synthesis Based on Non-linear Programming Technique, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, v.E89-A n.12, p.3427-3434, December 2006[doi>10.1093/ietfec/e89-a.12.3427]
Altaf Abdul Gaffar , Oskar Mencer , Wayne Luk , Peter Y.  K. Cheung, Unifying Bit-Width Optimisation for Fixed-Point and Floating-Point Designs, Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.79-88, April 20-23, 2004
Tianyi Jiang , Xiaoyong Tang , Prith Banerjee, Macro-models for high level area and power estimation on FPGAs, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA[doi>10.1145/988952.988992]
Kim, S., Kum, K.-I., and Sung, W. 1998. Fixed-Point optimization utility for C and C++ based digital signal processing programs. IEEE Trans. Circ. Syst. II: Analog and DSP 45, 11, 1455--1464.
Donald E. Knuth, The art of computer programming, volume 1 (3rd ed.): fundamental algorithms, Addison Wesley Longman Publishing Co., Inc., Redwood City, CA, 1997
P. E. Landman , J. M. Rabaey, Activity-sensitive architectural power analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.6, p.571-587, November 2006[doi>10.1109/43.503928]
D. -U. Lee , A. A. Gaffar , R. C.C. Cheung , O. Mencer , W. Luk , G. A. Constantinides, Accuracy-Guaranteed Bit-Width Optimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.10, p.1990-2000, October 2006[doi>10.1109/TCAD.2006.873887]
Ozer, E., Nisbet, A. P., and Gregg, D. 2004. Stochastic bit-width approximation using extreme value theory for customizable processors. In Proceedings of the International Conference on Compiler Construction, 250--264.
Kara K. W. Poon , Andy Yan , Steven J. E. Wilton, A Flexible Power Model for FPGAs, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.312-321, September 02-04, 2002
Roy, K. and Prasad, S. 2000. Low-Power CMOS VLSI Circuit Design. Wiley-Interscience.
High-Level Power Modeling of CPLDs and FPGAs, Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, p.46, September 23-26, 2001
Wonyong Sung , Ki-Il Kum, Simulation-based word-length optimization method for fixed-point digital signal processing systems, IEEE Transactions on Signal Processing, v.43 n.12, p.3087-3090, December 1995[doi>10.1109/78.476465]
Accuracy Sensitive Word--Length Selection for Algorithm Optimization, Proceedings of the International Conference on Computer Design, p.54, October 05-05, 1998
Xilinx Inc. 2004. Virtex-2 Pro and Virtex-2 Pro X Platform FPGAs: Complete Data Sheet. San Jose.
Xilinx Inc. 2007. Xilinx Power Estimator User Guide. San Jose.
