

================================================================
== Vivado HLS Report for 'mmult_hw_float_32_s'
================================================================
* Date:           Fri Feb 22 16:22:03 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hls_mmult_prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1191|  1191|  1191|  1191|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L1_L2   |  1189|  1189|       167|          1|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    148|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|    160|  11136|  22752|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     75|
|Register         |        0|      -|   5229|   1152|
+-----------------+---------+-------+-------+-------+
|Total            |        0|    160|  16365|  24127|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|    200|     46|    137|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |standalone_mmult_bkb_U1   |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U2   |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U3   |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U4   |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U5   |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U6   |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U7   |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U8   |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U9   |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U10  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U11  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U12  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U13  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U14  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U15  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U16  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U17  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U18  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U19  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U20  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U21  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U22  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U23  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U24  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U25  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U26  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U27  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U28  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U29  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U30  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U31  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U32  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_cud_U33  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U34  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U35  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U36  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U37  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U38  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U39  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U40  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U41  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U42  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U43  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U44  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U45  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U46  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U47  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U48  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U49  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U50  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U51  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U52  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U53  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U54  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U55  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U56  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U57  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U58  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U59  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U60  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U61  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U62  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U63  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U64  |standalone_mmult_cud  |        0|      3|  143|  321|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|    160|11136|22752|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |ia_1_fu_1170_p2                 |     +    |      0|  0|  15|           6|           1|
    |ib_1_fu_1216_p2                 |     +    |      0|  0|  15|           6|           1|
    |indvar_flatten_next_fu_1164_p2  |     +    |      0|  0|  18|          11|           1|
    |tmp_9_fu_1239_p2                |     +    |      0|  0|  15|           7|           6|
    |tmp_s_fu_1264_p2                |     +    |      0|  0|  19|          12|          12|
    |exitcond_flatten_fu_1158_p2     |   icmp   |      0|  0|  13|          11|          12|
    |exitcond_fu_1176_p2             |   icmp   |      0|  0|  11|           6|           7|
    |tmp_4_fu_1222_p2                |    or    |      0|  0|  14|           7|           1|
    |ib_mid2_fu_1182_p3              |  select  |      0|  0|   6|           1|           1|
    |tmp_mid2_v_fu_1190_p3           |  select  |      0|  0|   6|           1|           6|
    |ap_enable_pp0                   |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   8|           2|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 148|          71|          51|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter166    |   9|          2|    1|          2|
    |ap_phi_mux_ia_phi_fu_883_p4  |   9|          2|    6|         12|
    |ia_reg_879                   |   9|          2|    6|         12|
    |ib_reg_890                   |   9|          2|    6|         12|
    |indvar_flatten_reg_868       |   9|          2|   11|         22|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  75|         16|   32|         66|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+-----+-----+-----------+
    |            Name           | FF | LUT | Bits| Const Bits|
    +---------------------------+----+-----+-----+-----------+
    |a_0_load_1_reg_1417        |  32|    0|   32|          0|
    |a_0_load_reg_1354          |  32|    0|   32|          0|
    |a_10_load_1_reg_2017       |  32|    0|   32|          0|
    |a_10_load_reg_1987         |  32|    0|   32|          0|
    |a_11_load_1_reg_2077       |  32|    0|   32|          0|
    |a_11_load_reg_2047         |  32|    0|   32|          0|
    |a_12_load_1_reg_2242       |  32|    0|   32|          0|
    |a_12_load_reg_2137         |  32|    0|   32|          0|
    |a_13_load_1_reg_2252       |  32|    0|   32|          0|
    |a_13_load_reg_2147         |  32|    0|   32|          0|
    |a_14_load_1_reg_2262       |  32|    0|   32|          0|
    |a_14_load_reg_2157         |  32|    0|   32|          0|
    |a_15_load_1_reg_2272       |  32|    0|   32|          0|
    |a_15_load_reg_2167         |  32|    0|   32|          0|
    |a_1_load_1_reg_1477        |  32|    0|   32|          0|
    |a_1_load_reg_1447          |  32|    0|   32|          0|
    |a_2_load_1_reg_1537        |  32|    0|   32|          0|
    |a_2_load_reg_1507          |  32|    0|   32|          0|
    |a_3_load_1_reg_1597        |  32|    0|   32|          0|
    |a_3_load_reg_1567          |  32|    0|   32|          0|
    |a_4_load_1_reg_1657        |  32|    0|   32|          0|
    |a_4_load_reg_1627          |  32|    0|   32|          0|
    |a_5_load_1_reg_1717        |  32|    0|   32|          0|
    |a_5_load_reg_1687          |  32|    0|   32|          0|
    |a_6_load_1_reg_1777        |  32|    0|   32|          0|
    |a_6_load_reg_1747          |  32|    0|   32|          0|
    |a_7_load_1_reg_1837        |  32|    0|   32|          0|
    |a_7_load_reg_1807          |  32|    0|   32|          0|
    |a_8_load_1_reg_1897        |  32|    0|   32|          0|
    |a_8_load_reg_1867          |  32|    0|   32|          0|
    |a_9_load_1_reg_1957        |  32|    0|   32|          0|
    |a_9_load_reg_1927          |  32|    0|   32|          0|
    |ap_CS_fsm                  |   3|    0|    3|          0|
    |ap_enable_reg_pp0_iter0    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter10   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter100  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter101  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter102  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter103  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter104  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter105  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter106  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter107  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter108  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter109  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter11   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter110  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter111  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter112  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter113  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter114  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter115  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter116  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter117  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter118  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter119  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter12   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter120  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter121  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter122  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter123  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter124  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter125  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter126  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter127  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter128  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter129  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter13   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter130  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter131  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter132  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter133  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter134  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter135  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter136  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter137  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter138  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter139  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter14   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter140  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter141  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter142  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter143  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter144  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter145  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter146  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter147  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter148  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter149  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter15   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter150  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter151  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter152  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter153  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter154  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter155  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter156  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter157  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter158  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter159  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter16   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter160  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter161  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter162  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter163  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter164  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter165  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter166  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter17   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter18   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter19   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter20   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter21   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter22   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter23   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter24   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter25   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter26   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter27   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter28   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter29   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter30   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter31   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter32   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter33   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter34   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter35   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter36   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter37   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter38   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter39   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter40   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter41   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter42   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter43   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter44   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter45   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter46   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter47   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter48   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter49   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter50   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter51   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter52   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter53   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter54   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter55   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter56   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter57   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter58   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter59   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter6    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter60   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter61   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter62   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter63   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter64   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter65   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter66   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter67   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter68   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter69   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter7    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter70   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter71   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter72   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter73   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter74   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter75   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter76   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter77   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter78   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter79   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter8    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter80   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter81   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter82   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter83   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter84   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter85   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter86   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter87   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter88   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter89   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter9    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter90   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter91   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter92   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter93   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter94   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter95   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter96   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter97   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter98   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter99   |   1|    0|    1|          0|
    |b_0_load_1_reg_1422        |  32|    0|   32|          0|
    |b_0_load_reg_1359          |  32|    0|   32|          0|
    |b_10_load_1_reg_2022       |  32|    0|   32|          0|
    |b_10_load_reg_1992         |  32|    0|   32|          0|
    |b_11_load_1_reg_2082       |  32|    0|   32|          0|
    |b_11_load_reg_2052         |  32|    0|   32|          0|
    |b_12_load_1_reg_2247       |  32|    0|   32|          0|
    |b_12_load_reg_2142         |  32|    0|   32|          0|
    |b_13_load_1_reg_2257       |  32|    0|   32|          0|
    |b_13_load_reg_2152         |  32|    0|   32|          0|
    |b_14_load_1_reg_2267       |  32|    0|   32|          0|
    |b_14_load_reg_2162         |  32|    0|   32|          0|
    |b_15_load_1_reg_2277       |  32|    0|   32|          0|
    |b_15_load_reg_2172         |  32|    0|   32|          0|
    |b_1_load_1_reg_1482        |  32|    0|   32|          0|
    |b_1_load_reg_1452          |  32|    0|   32|          0|
    |b_2_load_1_reg_1542        |  32|    0|   32|          0|
    |b_2_load_reg_1512          |  32|    0|   32|          0|
    |b_3_load_1_reg_1602        |  32|    0|   32|          0|
    |b_3_load_reg_1572          |  32|    0|   32|          0|
    |b_4_load_1_reg_1662        |  32|    0|   32|          0|
    |b_4_load_reg_1632          |  32|    0|   32|          0|
    |b_5_load_1_reg_1722        |  32|    0|   32|          0|
    |b_5_load_reg_1692          |  32|    0|   32|          0|
    |b_6_load_1_reg_1782        |  32|    0|   32|          0|
    |b_6_load_reg_1752          |  32|    0|   32|          0|
    |b_7_load_1_reg_1842        |  32|    0|   32|          0|
    |b_7_load_reg_1812          |  32|    0|   32|          0|
    |b_8_load_1_reg_1902        |  32|    0|   32|          0|
    |b_8_load_reg_1872          |  32|    0|   32|          0|
    |b_9_load_1_reg_1962        |  32|    0|   32|          0|
    |b_9_load_reg_1932          |  32|    0|   32|          0|
    |exitcond_flatten_reg_1275  |   1|    0|    1|          0|
    |ia_reg_879                 |   6|    0|    6|          0|
    |ib_mid2_reg_1284           |   6|    0|    6|          0|
    |ib_reg_890                 |   6|    0|    6|          0|
    |indvar_flatten_reg_868     |  11|    0|   11|          0|
    |sum_1_10_reg_1767          |  32|    0|   32|          0|
    |sum_1_11_reg_1797          |  32|    0|   32|          0|
    |sum_1_12_reg_1827          |  32|    0|   32|          0|
    |sum_1_13_reg_1857          |  32|    0|   32|          0|
    |sum_1_14_reg_1887          |  32|    0|   32|          0|
    |sum_1_15_reg_1917          |  32|    0|   32|          0|
    |sum_1_16_reg_1947          |  32|    0|   32|          0|
    |sum_1_17_reg_1977          |  32|    0|   32|          0|
    |sum_1_18_reg_2007          |  32|    0|   32|          0|
    |sum_1_19_reg_2037          |  32|    0|   32|          0|
    |sum_1_1_reg_1467           |  32|    0|   32|          0|
    |sum_1_20_reg_2067          |  32|    0|   32|          0|
    |sum_1_21_reg_2127          |  32|    0|   32|          0|
    |sum_1_22_reg_2217          |  32|    0|   32|          0|
    |sum_1_23_reg_2282          |  32|    0|   32|          0|
    |sum_1_24_reg_2307          |  32|    0|   32|          0|
    |sum_1_25_reg_2312          |  32|    0|   32|          0|
    |sum_1_26_reg_2317          |  32|    0|   32|          0|
    |sum_1_27_reg_2322          |  32|    0|   32|          0|
    |sum_1_28_reg_2327          |  32|    0|   32|          0|
    |sum_1_29_reg_2332          |  32|    0|   32|          0|
    |sum_1_2_reg_1497           |  32|    0|   32|          0|
    |sum_1_30_reg_2337          |  32|    0|   32|          0|
    |sum_1_3_reg_1527           |  32|    0|   32|          0|
    |sum_1_4_reg_1557           |  32|    0|   32|          0|
    |sum_1_5_reg_1587           |  32|    0|   32|          0|
    |sum_1_6_reg_1617           |  32|    0|   32|          0|
    |sum_1_7_reg_1647           |  32|    0|   32|          0|
    |sum_1_8_reg_1677           |  32|    0|   32|          0|
    |sum_1_9_reg_1707           |  32|    0|   32|          0|
    |sum_1_reg_1437             |  32|    0|   32|          0|
    |sum_1_s_reg_1737           |  32|    0|   32|          0|
    |tmp_1_reg_1301             |   6|    0|   64|         58|
    |tmp_2_reg_1325             |   6|    0|   64|         58|
    |tmp_5_10_reg_1742          |  32|    0|   32|          0|
    |tmp_5_11_reg_1772          |  32|    0|   32|          0|
    |tmp_5_12_reg_1802          |  32|    0|   32|          0|
    |tmp_5_13_reg_1832          |  32|    0|   32|          0|
    |tmp_5_14_reg_1862          |  32|    0|   32|          0|
    |tmp_5_15_reg_1892          |  32|    0|   32|          0|
    |tmp_5_16_reg_1922          |  32|    0|   32|          0|
    |tmp_5_17_reg_1952          |  32|    0|   32|          0|
    |tmp_5_18_reg_1982          |  32|    0|   32|          0|
    |tmp_5_19_reg_2012          |  32|    0|   32|          0|
    |tmp_5_1_reg_1442           |  32|    0|   32|          0|
    |tmp_5_20_reg_2042          |  32|    0|   32|          0|
    |tmp_5_21_reg_2072          |  32|    0|   32|          0|
    |tmp_5_22_reg_2132          |  32|    0|   32|          0|
    |tmp_5_23_reg_2222          |  32|    0|   32|          0|
    |tmp_5_24_reg_2287          |  32|    0|   32|          0|
    |tmp_5_25_reg_2227          |  32|    0|   32|          0|
    |tmp_5_26_reg_2292          |  32|    0|   32|          0|
    |tmp_5_27_reg_2232          |  32|    0|   32|          0|
    |tmp_5_28_reg_2297          |  32|    0|   32|          0|
    |tmp_5_29_reg_2237          |  32|    0|   32|          0|
    |tmp_5_2_reg_1472           |  32|    0|   32|          0|
    |tmp_5_30_reg_2302          |  32|    0|   32|          0|
    |tmp_5_3_reg_1502           |  32|    0|   32|          0|
    |tmp_5_4_reg_1532           |  32|    0|   32|          0|
    |tmp_5_5_reg_1562           |  32|    0|   32|          0|
    |tmp_5_6_reg_1592           |  32|    0|   32|          0|
    |tmp_5_7_reg_1622           |  32|    0|   32|          0|
    |tmp_5_8_reg_1652           |  32|    0|   32|          0|
    |tmp_5_9_reg_1682           |  32|    0|   32|          0|
    |tmp_5_reg_1412             |  32|    0|   32|          0|
    |tmp_5_s_reg_1712           |  32|    0|   32|          0|
    |tmp_6_reg_1364             |   6|    0|   64|         58|
    |tmp_9_cast_reg_1388        |   7|    0|   64|         57|
    |tmp_mid2_v_reg_1290        |   6|    0|    6|          0|
    |tmp_reg_1296               |   6|    0|    7|          1|
    |exitcond_flatten_reg_1275  |  64|  128|    1|          0|
    |ib_mid2_reg_1284           |  64|  128|    6|          0|
    |tmp_1_reg_1301             |  64|  128|   64|         58|
    |tmp_2_reg_1325             |  64|  128|   64|         58|
    |tmp_5_25_reg_2227          |  64|   32|   32|          0|
    |tmp_5_26_reg_2292          |  64|   32|   32|          0|
    |tmp_5_27_reg_2232          |  64|   32|   32|          0|
    |tmp_5_28_reg_2297          |  64|   32|   32|          0|
    |tmp_5_29_reg_2237          |  64|   48|   32|          0|
    |tmp_5_30_reg_2302          |  64|   48|   32|          0|
    |tmp_6_reg_1364             |  64|  128|   64|         58|
    |tmp_9_cast_reg_1388        |  64|  128|   64|         57|
    |tmp_mid2_v_reg_1290        |  64|  128|    6|          0|
    |tmp_reg_1296               |  64|   32|    7|          1|
    +---------------------------+----+-----+-----+-----------+
    |Total                      |5229| 1152| 5033|        464|
    +---------------------------+----+-----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------+-----+-----+------------+---------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | mmult_hw<float, 32> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | mmult_hw<float, 32> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | mmult_hw<float, 32> | return value |
|ap_done         | out |    1| ap_ctrl_hs | mmult_hw<float, 32> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | mmult_hw<float, 32> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | mmult_hw<float, 32> | return value |
|a_0_address0    | out |    6|  ap_memory |         a_0         |     array    |
|a_0_ce0         | out |    1|  ap_memory |         a_0         |     array    |
|a_0_q0          |  in |   32|  ap_memory |         a_0         |     array    |
|a_0_address1    | out |    6|  ap_memory |         a_0         |     array    |
|a_0_ce1         | out |    1|  ap_memory |         a_0         |     array    |
|a_0_q1          |  in |   32|  ap_memory |         a_0         |     array    |
|a_1_address0    | out |    6|  ap_memory |         a_1         |     array    |
|a_1_ce0         | out |    1|  ap_memory |         a_1         |     array    |
|a_1_q0          |  in |   32|  ap_memory |         a_1         |     array    |
|a_1_address1    | out |    6|  ap_memory |         a_1         |     array    |
|a_1_ce1         | out |    1|  ap_memory |         a_1         |     array    |
|a_1_q1          |  in |   32|  ap_memory |         a_1         |     array    |
|a_2_address0    | out |    6|  ap_memory |         a_2         |     array    |
|a_2_ce0         | out |    1|  ap_memory |         a_2         |     array    |
|a_2_q0          |  in |   32|  ap_memory |         a_2         |     array    |
|a_2_address1    | out |    6|  ap_memory |         a_2         |     array    |
|a_2_ce1         | out |    1|  ap_memory |         a_2         |     array    |
|a_2_q1          |  in |   32|  ap_memory |         a_2         |     array    |
|a_3_address0    | out |    6|  ap_memory |         a_3         |     array    |
|a_3_ce0         | out |    1|  ap_memory |         a_3         |     array    |
|a_3_q0          |  in |   32|  ap_memory |         a_3         |     array    |
|a_3_address1    | out |    6|  ap_memory |         a_3         |     array    |
|a_3_ce1         | out |    1|  ap_memory |         a_3         |     array    |
|a_3_q1          |  in |   32|  ap_memory |         a_3         |     array    |
|a_4_address0    | out |    6|  ap_memory |         a_4         |     array    |
|a_4_ce0         | out |    1|  ap_memory |         a_4         |     array    |
|a_4_q0          |  in |   32|  ap_memory |         a_4         |     array    |
|a_4_address1    | out |    6|  ap_memory |         a_4         |     array    |
|a_4_ce1         | out |    1|  ap_memory |         a_4         |     array    |
|a_4_q1          |  in |   32|  ap_memory |         a_4         |     array    |
|a_5_address0    | out |    6|  ap_memory |         a_5         |     array    |
|a_5_ce0         | out |    1|  ap_memory |         a_5         |     array    |
|a_5_q0          |  in |   32|  ap_memory |         a_5         |     array    |
|a_5_address1    | out |    6|  ap_memory |         a_5         |     array    |
|a_5_ce1         | out |    1|  ap_memory |         a_5         |     array    |
|a_5_q1          |  in |   32|  ap_memory |         a_5         |     array    |
|a_6_address0    | out |    6|  ap_memory |         a_6         |     array    |
|a_6_ce0         | out |    1|  ap_memory |         a_6         |     array    |
|a_6_q0          |  in |   32|  ap_memory |         a_6         |     array    |
|a_6_address1    | out |    6|  ap_memory |         a_6         |     array    |
|a_6_ce1         | out |    1|  ap_memory |         a_6         |     array    |
|a_6_q1          |  in |   32|  ap_memory |         a_6         |     array    |
|a_7_address0    | out |    6|  ap_memory |         a_7         |     array    |
|a_7_ce0         | out |    1|  ap_memory |         a_7         |     array    |
|a_7_q0          |  in |   32|  ap_memory |         a_7         |     array    |
|a_7_address1    | out |    6|  ap_memory |         a_7         |     array    |
|a_7_ce1         | out |    1|  ap_memory |         a_7         |     array    |
|a_7_q1          |  in |   32|  ap_memory |         a_7         |     array    |
|a_8_address0    | out |    6|  ap_memory |         a_8         |     array    |
|a_8_ce0         | out |    1|  ap_memory |         a_8         |     array    |
|a_8_q0          |  in |   32|  ap_memory |         a_8         |     array    |
|a_8_address1    | out |    6|  ap_memory |         a_8         |     array    |
|a_8_ce1         | out |    1|  ap_memory |         a_8         |     array    |
|a_8_q1          |  in |   32|  ap_memory |         a_8         |     array    |
|a_9_address0    | out |    6|  ap_memory |         a_9         |     array    |
|a_9_ce0         | out |    1|  ap_memory |         a_9         |     array    |
|a_9_q0          |  in |   32|  ap_memory |         a_9         |     array    |
|a_9_address1    | out |    6|  ap_memory |         a_9         |     array    |
|a_9_ce1         | out |    1|  ap_memory |         a_9         |     array    |
|a_9_q1          |  in |   32|  ap_memory |         a_9         |     array    |
|a_10_address0   | out |    6|  ap_memory |         a_10        |     array    |
|a_10_ce0        | out |    1|  ap_memory |         a_10        |     array    |
|a_10_q0         |  in |   32|  ap_memory |         a_10        |     array    |
|a_10_address1   | out |    6|  ap_memory |         a_10        |     array    |
|a_10_ce1        | out |    1|  ap_memory |         a_10        |     array    |
|a_10_q1         |  in |   32|  ap_memory |         a_10        |     array    |
|a_11_address0   | out |    6|  ap_memory |         a_11        |     array    |
|a_11_ce0        | out |    1|  ap_memory |         a_11        |     array    |
|a_11_q0         |  in |   32|  ap_memory |         a_11        |     array    |
|a_11_address1   | out |    6|  ap_memory |         a_11        |     array    |
|a_11_ce1        | out |    1|  ap_memory |         a_11        |     array    |
|a_11_q1         |  in |   32|  ap_memory |         a_11        |     array    |
|a_12_address0   | out |    6|  ap_memory |         a_12        |     array    |
|a_12_ce0        | out |    1|  ap_memory |         a_12        |     array    |
|a_12_q0         |  in |   32|  ap_memory |         a_12        |     array    |
|a_12_address1   | out |    6|  ap_memory |         a_12        |     array    |
|a_12_ce1        | out |    1|  ap_memory |         a_12        |     array    |
|a_12_q1         |  in |   32|  ap_memory |         a_12        |     array    |
|a_13_address0   | out |    6|  ap_memory |         a_13        |     array    |
|a_13_ce0        | out |    1|  ap_memory |         a_13        |     array    |
|a_13_q0         |  in |   32|  ap_memory |         a_13        |     array    |
|a_13_address1   | out |    6|  ap_memory |         a_13        |     array    |
|a_13_ce1        | out |    1|  ap_memory |         a_13        |     array    |
|a_13_q1         |  in |   32|  ap_memory |         a_13        |     array    |
|a_14_address0   | out |    6|  ap_memory |         a_14        |     array    |
|a_14_ce0        | out |    1|  ap_memory |         a_14        |     array    |
|a_14_q0         |  in |   32|  ap_memory |         a_14        |     array    |
|a_14_address1   | out |    6|  ap_memory |         a_14        |     array    |
|a_14_ce1        | out |    1|  ap_memory |         a_14        |     array    |
|a_14_q1         |  in |   32|  ap_memory |         a_14        |     array    |
|a_15_address0   | out |    6|  ap_memory |         a_15        |     array    |
|a_15_ce0        | out |    1|  ap_memory |         a_15        |     array    |
|a_15_q0         |  in |   32|  ap_memory |         a_15        |     array    |
|a_15_address1   | out |    6|  ap_memory |         a_15        |     array    |
|a_15_ce1        | out |    1|  ap_memory |         a_15        |     array    |
|a_15_q1         |  in |   32|  ap_memory |         a_15        |     array    |
|b_0_address0    | out |    6|  ap_memory |         b_0         |     array    |
|b_0_ce0         | out |    1|  ap_memory |         b_0         |     array    |
|b_0_q0          |  in |   32|  ap_memory |         b_0         |     array    |
|b_0_address1    | out |    6|  ap_memory |         b_0         |     array    |
|b_0_ce1         | out |    1|  ap_memory |         b_0         |     array    |
|b_0_q1          |  in |   32|  ap_memory |         b_0         |     array    |
|b_1_address0    | out |    6|  ap_memory |         b_1         |     array    |
|b_1_ce0         | out |    1|  ap_memory |         b_1         |     array    |
|b_1_q0          |  in |   32|  ap_memory |         b_1         |     array    |
|b_1_address1    | out |    6|  ap_memory |         b_1         |     array    |
|b_1_ce1         | out |    1|  ap_memory |         b_1         |     array    |
|b_1_q1          |  in |   32|  ap_memory |         b_1         |     array    |
|b_2_address0    | out |    6|  ap_memory |         b_2         |     array    |
|b_2_ce0         | out |    1|  ap_memory |         b_2         |     array    |
|b_2_q0          |  in |   32|  ap_memory |         b_2         |     array    |
|b_2_address1    | out |    6|  ap_memory |         b_2         |     array    |
|b_2_ce1         | out |    1|  ap_memory |         b_2         |     array    |
|b_2_q1          |  in |   32|  ap_memory |         b_2         |     array    |
|b_3_address0    | out |    6|  ap_memory |         b_3         |     array    |
|b_3_ce0         | out |    1|  ap_memory |         b_3         |     array    |
|b_3_q0          |  in |   32|  ap_memory |         b_3         |     array    |
|b_3_address1    | out |    6|  ap_memory |         b_3         |     array    |
|b_3_ce1         | out |    1|  ap_memory |         b_3         |     array    |
|b_3_q1          |  in |   32|  ap_memory |         b_3         |     array    |
|b_4_address0    | out |    6|  ap_memory |         b_4         |     array    |
|b_4_ce0         | out |    1|  ap_memory |         b_4         |     array    |
|b_4_q0          |  in |   32|  ap_memory |         b_4         |     array    |
|b_4_address1    | out |    6|  ap_memory |         b_4         |     array    |
|b_4_ce1         | out |    1|  ap_memory |         b_4         |     array    |
|b_4_q1          |  in |   32|  ap_memory |         b_4         |     array    |
|b_5_address0    | out |    6|  ap_memory |         b_5         |     array    |
|b_5_ce0         | out |    1|  ap_memory |         b_5         |     array    |
|b_5_q0          |  in |   32|  ap_memory |         b_5         |     array    |
|b_5_address1    | out |    6|  ap_memory |         b_5         |     array    |
|b_5_ce1         | out |    1|  ap_memory |         b_5         |     array    |
|b_5_q1          |  in |   32|  ap_memory |         b_5         |     array    |
|b_6_address0    | out |    6|  ap_memory |         b_6         |     array    |
|b_6_ce0         | out |    1|  ap_memory |         b_6         |     array    |
|b_6_q0          |  in |   32|  ap_memory |         b_6         |     array    |
|b_6_address1    | out |    6|  ap_memory |         b_6         |     array    |
|b_6_ce1         | out |    1|  ap_memory |         b_6         |     array    |
|b_6_q1          |  in |   32|  ap_memory |         b_6         |     array    |
|b_7_address0    | out |    6|  ap_memory |         b_7         |     array    |
|b_7_ce0         | out |    1|  ap_memory |         b_7         |     array    |
|b_7_q0          |  in |   32|  ap_memory |         b_7         |     array    |
|b_7_address1    | out |    6|  ap_memory |         b_7         |     array    |
|b_7_ce1         | out |    1|  ap_memory |         b_7         |     array    |
|b_7_q1          |  in |   32|  ap_memory |         b_7         |     array    |
|b_8_address0    | out |    6|  ap_memory |         b_8         |     array    |
|b_8_ce0         | out |    1|  ap_memory |         b_8         |     array    |
|b_8_q0          |  in |   32|  ap_memory |         b_8         |     array    |
|b_8_address1    | out |    6|  ap_memory |         b_8         |     array    |
|b_8_ce1         | out |    1|  ap_memory |         b_8         |     array    |
|b_8_q1          |  in |   32|  ap_memory |         b_8         |     array    |
|b_9_address0    | out |    6|  ap_memory |         b_9         |     array    |
|b_9_ce0         | out |    1|  ap_memory |         b_9         |     array    |
|b_9_q0          |  in |   32|  ap_memory |         b_9         |     array    |
|b_9_address1    | out |    6|  ap_memory |         b_9         |     array    |
|b_9_ce1         | out |    1|  ap_memory |         b_9         |     array    |
|b_9_q1          |  in |   32|  ap_memory |         b_9         |     array    |
|b_10_address0   | out |    6|  ap_memory |         b_10        |     array    |
|b_10_ce0        | out |    1|  ap_memory |         b_10        |     array    |
|b_10_q0         |  in |   32|  ap_memory |         b_10        |     array    |
|b_10_address1   | out |    6|  ap_memory |         b_10        |     array    |
|b_10_ce1        | out |    1|  ap_memory |         b_10        |     array    |
|b_10_q1         |  in |   32|  ap_memory |         b_10        |     array    |
|b_11_address0   | out |    6|  ap_memory |         b_11        |     array    |
|b_11_ce0        | out |    1|  ap_memory |         b_11        |     array    |
|b_11_q0         |  in |   32|  ap_memory |         b_11        |     array    |
|b_11_address1   | out |    6|  ap_memory |         b_11        |     array    |
|b_11_ce1        | out |    1|  ap_memory |         b_11        |     array    |
|b_11_q1         |  in |   32|  ap_memory |         b_11        |     array    |
|b_12_address0   | out |    6|  ap_memory |         b_12        |     array    |
|b_12_ce0        | out |    1|  ap_memory |         b_12        |     array    |
|b_12_q0         |  in |   32|  ap_memory |         b_12        |     array    |
|b_12_address1   | out |    6|  ap_memory |         b_12        |     array    |
|b_12_ce1        | out |    1|  ap_memory |         b_12        |     array    |
|b_12_q1         |  in |   32|  ap_memory |         b_12        |     array    |
|b_13_address0   | out |    6|  ap_memory |         b_13        |     array    |
|b_13_ce0        | out |    1|  ap_memory |         b_13        |     array    |
|b_13_q0         |  in |   32|  ap_memory |         b_13        |     array    |
|b_13_address1   | out |    6|  ap_memory |         b_13        |     array    |
|b_13_ce1        | out |    1|  ap_memory |         b_13        |     array    |
|b_13_q1         |  in |   32|  ap_memory |         b_13        |     array    |
|b_14_address0   | out |    6|  ap_memory |         b_14        |     array    |
|b_14_ce0        | out |    1|  ap_memory |         b_14        |     array    |
|b_14_q0         |  in |   32|  ap_memory |         b_14        |     array    |
|b_14_address1   | out |    6|  ap_memory |         b_14        |     array    |
|b_14_ce1        | out |    1|  ap_memory |         b_14        |     array    |
|b_14_q1         |  in |   32|  ap_memory |         b_14        |     array    |
|b_15_address0   | out |    6|  ap_memory |         b_15        |     array    |
|b_15_ce0        | out |    1|  ap_memory |         b_15        |     array    |
|b_15_q0         |  in |   32|  ap_memory |         b_15        |     array    |
|b_15_address1   | out |    6|  ap_memory |         b_15        |     array    |
|b_15_ce1        | out |    1|  ap_memory |         b_15        |     array    |
|b_15_q1         |  in |   32|  ap_memory |         b_15        |     array    |
|out_r_address0  | out |   10|  ap_memory |        out_r        |     array    |
|out_r_ce0       | out |    1|  ap_memory |        out_r        |     array    |
|out_r_we0       | out |    1|  ap_memory |        out_r        |     array    |
|out_r_d0        | out |   32|  ap_memory |        out_r        |     array    |
+----------------+-----+-----+------------+---------------------+--------------+

