{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 23:35:32 2020 " "Info: Processing started: Fri Sep 11 23:35:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off up -c up --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off up -c up --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_up " "Info: Assuming node \"clk_up\" is an undefined clock" {  } { { "../source/up.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 5 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_up" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_up register top:u3\|registre:u1\|opcode_reg\[2\] register alu:u0\|registre_1:u3\|data_out_reg_1\[7\] 165.92 MHz 6.027 ns Internal " "Info: Clock \"clk_up\" has Internal fmax of 165.92 MHz between source register \"top:u3\|registre:u1\|opcode_reg\[2\]\" and destination register \"alu:u0\|registre_1:u3\|data_out_reg_1\[7\]\" (period= 6.027 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.814 ns + Longest register register " "Info: + Longest register to register delay is 5.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top:u3\|registre:u1\|opcode_reg\[2\] 1 REG LCFF_X58_Y43_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y43_N5; Fanout = 6; REG Node = 'top:u3\|registre:u1\|opcode_reg\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { top:u3|registre:u1|opcode_reg[2] } "NODE_NAME" } } { "../../fetch &opcode manager/registre/source/registre.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/registre/source/registre.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.275 ns) 0.782 ns alu:u0\|opmux:u0\|Equal4~0 2 COMB LCCOMB_X59_Y43_N14 3 " "Info: 2: + IC(0.507 ns) + CELL(0.275 ns) = 0.782 ns; Loc. = LCCOMB_X59_Y43_N14; Fanout = 3; COMB Node = 'alu:u0\|opmux:u0\|Equal4~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { top:u3|registre:u1|opcode_reg[2] alu:u0|opmux:u0|Equal4~0 } "NODE_NAME" } } { "../../UAL/opmux/source/opmux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/opmux/source/opmux.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.150 ns) 1.388 ns alu:u0\|opmux:u0\|Equal6~0 3 COMB LCCOMB_X60_Y43_N6 8 " "Info: 3: + IC(0.456 ns) + CELL(0.150 ns) = 1.388 ns; Loc. = LCCOMB_X60_Y43_N6; Fanout = 8; COMB Node = 'alu:u0\|opmux:u0\|Equal6~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { alu:u0|opmux:u0|Equal4~0 alu:u0|opmux:u0|Equal6~0 } "NODE_NAME" } } { "../../UAL/opmux/source/opmux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/opmux/source/opmux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 2.089 ns alu:u0\|opmux:u0\|Add0~4 4 COMB LCCOMB_X60_Y43_N4 9 " "Info: 4: + IC(0.263 ns) + CELL(0.438 ns) = 2.089 ns; Loc. = LCCOMB_X60_Y43_N4; Fanout = 9; COMB Node = 'alu:u0\|opmux:u0\|Add0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { alu:u0|opmux:u0|Equal6~0 alu:u0|opmux:u0|Add0~4 } "NODE_NAME" } } { "../../UAL/opmux/source/opmux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/opmux/source/opmux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.150 ns) 2.962 ns alu:u0\|opmux:u0\|Add0~28 5 COMB LCCOMB_X61_Y43_N0 2 " "Info: 5: + IC(0.723 ns) + CELL(0.150 ns) = 2.962 ns; Loc. = LCCOMB_X61_Y43_N0; Fanout = 2; COMB Node = 'alu:u0\|opmux:u0\|Add0~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { alu:u0|opmux:u0|Add0~4 alu:u0|opmux:u0|Add0~28 } "NODE_NAME" } } { "../../UAL/opmux/source/opmux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/opmux/source/opmux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.393 ns) 3.810 ns alu:u0\|opmux:u0\|Add0~30 6 COMB LCCOMB_X60_Y43_N20 2 " "Info: 6: + IC(0.455 ns) + CELL(0.393 ns) = 3.810 ns; Loc. = LCCOMB_X60_Y43_N20; Fanout = 2; COMB Node = 'alu:u0\|opmux:u0\|Add0~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { alu:u0|opmux:u0|Add0~28 alu:u0|opmux:u0|Add0~30 } "NODE_NAME" } } { "../../UAL/opmux/source/opmux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/opmux/source/opmux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.881 ns alu:u0\|opmux:u0\|Add0~35 7 COMB LCCOMB_X60_Y43_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.881 ns; Loc. = LCCOMB_X60_Y43_N22; Fanout = 2; COMB Node = 'alu:u0\|opmux:u0\|Add0~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:u0|opmux:u0|Add0~30 alu:u0|opmux:u0|Add0~35 } "NODE_NAME" } } { "../../UAL/opmux/source/opmux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/opmux/source/opmux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.952 ns alu:u0\|opmux:u0\|Add0~40 8 COMB LCCOMB_X60_Y43_N24 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.952 ns; Loc. = LCCOMB_X60_Y43_N24; Fanout = 1; COMB Node = 'alu:u0\|opmux:u0\|Add0~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:u0|opmux:u0|Add0~35 alu:u0|opmux:u0|Add0~40 } "NODE_NAME" } } { "../../UAL/opmux/source/opmux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/opmux/source/opmux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.362 ns alu:u0\|opmux:u0\|Add0~44 9 COMB LCCOMB_X60_Y43_N26 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 4.362 ns; Loc. = LCCOMB_X60_Y43_N26; Fanout = 1; COMB Node = 'alu:u0\|opmux:u0\|Add0~44'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { alu:u0|opmux:u0|Add0~40 alu:u0|opmux:u0|Add0~44 } "NODE_NAME" } } { "../../UAL/opmux/source/opmux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/opmux/source/opmux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 4.766 ns alu:u0\|opmux:u0\|Add0~46 10 COMB LCCOMB_X60_Y43_N2 2 " "Info: 10: + IC(0.254 ns) + CELL(0.150 ns) = 4.766 ns; Loc. = LCCOMB_X60_Y43_N2; Fanout = 2; COMB Node = 'alu:u0\|opmux:u0\|Add0~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { alu:u0|opmux:u0|Add0~44 alu:u0|opmux:u0|Add0~46 } "NODE_NAME" } } { "../../UAL/opmux/source/opmux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/opmux/source/opmux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.366 ns) 5.814 ns alu:u0\|registre_1:u3\|data_out_reg_1\[7\] 11 REG LCFF_X59_Y43_N29 4 " "Info: 11: + IC(0.682 ns) + CELL(0.366 ns) = 5.814 ns; Loc. = LCFF_X59_Y43_N29; Fanout = 4; REG Node = 'alu:u0\|registre_1:u3\|data_out_reg_1\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { alu:u0|opmux:u0|Add0~46 alu:u0|registre_1:u3|data_out_reg_1[7] } "NODE_NAME" } } { "../../UAL/registre_1/source/registre_1.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/registre_1/source/registre_1.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.474 ns ( 42.55 % ) " "Info: Total cell delay = 2.474 ns ( 42.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.340 ns ( 57.45 % ) " "Info: Total interconnect delay = 3.340 ns ( 57.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.814 ns" { top:u3|registre:u1|opcode_reg[2] alu:u0|opmux:u0|Equal4~0 alu:u0|opmux:u0|Equal6~0 alu:u0|opmux:u0|Add0~4 alu:u0|opmux:u0|Add0~28 alu:u0|opmux:u0|Add0~30 alu:u0|opmux:u0|Add0~35 alu:u0|opmux:u0|Add0~40 alu:u0|opmux:u0|Add0~44 alu:u0|opmux:u0|Add0~46 alu:u0|registre_1:u3|data_out_reg_1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.814 ns" { top:u3|registre:u1|opcode_reg[2] {} alu:u0|opmux:u0|Equal4~0 {} alu:u0|opmux:u0|Equal6~0 {} alu:u0|opmux:u0|Add0~4 {} alu:u0|opmux:u0|Add0~28 {} alu:u0|opmux:u0|Add0~30 {} alu:u0|opmux:u0|Add0~35 {} alu:u0|opmux:u0|Add0~40 {} alu:u0|opmux:u0|Add0~44 {} alu:u0|opmux:u0|Add0~46 {} alu:u0|registre_1:u3|data_out_reg_1[7] {} } { 0.000ns 0.507ns 0.456ns 0.263ns 0.723ns 0.455ns 0.000ns 0.000ns 0.000ns 0.254ns 0.682ns } { 0.000ns 0.275ns 0.150ns 0.438ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_up destination 2.869 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_up\" to destination register is 2.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_up 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk_up'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_up } "NODE_NAME" } } { "../source/up.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk_up~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clk_up~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk_up clk_up~clkctrl } "NODE_NAME" } } { "../source/up.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.537 ns) 2.869 ns alu:u0\|registre_1:u3\|data_out_reg_1\[7\] 3 REG LCFF_X59_Y43_N29 4 " "Info: 3: + IC(1.229 ns) + CELL(0.537 ns) = 2.869 ns; Loc. = LCFF_X59_Y43_N29; Fanout = 4; REG Node = 'alu:u0\|registre_1:u3\|data_out_reg_1\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { clk_up~clkctrl alu:u0|registre_1:u3|data_out_reg_1[7] } "NODE_NAME" } } { "../../UAL/registre_1/source/registre_1.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/registre_1/source/registre_1.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.19 % ) " "Info: Total cell delay = 1.526 ns ( 53.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.343 ns ( 46.81 % ) " "Info: Total interconnect delay = 1.343 ns ( 46.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { clk_up clk_up~clkctrl alu:u0|registre_1:u3|data_out_reg_1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.869 ns" { clk_up {} clk_up~combout {} clk_up~clkctrl {} alu:u0|registre_1:u3|data_out_reg_1[7] {} } { 0.000ns 0.000ns 0.114ns 1.229ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_up source 2.868 ns - Longest register " "Info: - Longest clock path from clock \"clk_up\" to source register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_up 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk_up'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_up } "NODE_NAME" } } { "../source/up.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk_up~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clk_up~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk_up clk_up~clkctrl } "NODE_NAME" } } { "../source/up.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.537 ns) 2.868 ns top:u3\|registre:u1\|opcode_reg\[2\] 3 REG LCFF_X58_Y43_N5 6 " "Info: 3: + IC(1.228 ns) + CELL(0.537 ns) = 2.868 ns; Loc. = LCFF_X58_Y43_N5; Fanout = 6; REG Node = 'top:u3\|registre:u1\|opcode_reg\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.765 ns" { clk_up~clkctrl top:u3|registre:u1|opcode_reg[2] } "NODE_NAME" } } { "../../fetch &opcode manager/registre/source/registre.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/registre/source/registre.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.21 % ) " "Info: Total cell delay = 1.526 ns ( 53.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.342 ns ( 46.79 % ) " "Info: Total interconnect delay = 1.342 ns ( 46.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { clk_up clk_up~clkctrl top:u3|registre:u1|opcode_reg[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { clk_up {} clk_up~combout {} clk_up~clkctrl {} top:u3|registre:u1|opcode_reg[2] {} } { 0.000ns 0.000ns 0.114ns 1.228ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { clk_up clk_up~clkctrl alu:u0|registre_1:u3|data_out_reg_1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.869 ns" { clk_up {} clk_up~combout {} clk_up~clkctrl {} alu:u0|registre_1:u3|data_out_reg_1[7] {} } { 0.000ns 0.000ns 0.114ns 1.229ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { clk_up clk_up~clkctrl top:u3|registre:u1|opcode_reg[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { clk_up {} clk_up~combout {} clk_up~clkctrl {} top:u3|registre:u1|opcode_reg[2] {} } { 0.000ns 0.000ns 0.114ns 1.228ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../fetch &opcode manager/registre/source/registre.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/registre/source/registre.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../UAL/registre_1/source/registre_1.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/registre_1/source/registre_1.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.814 ns" { top:u3|registre:u1|opcode_reg[2] alu:u0|opmux:u0|Equal4~0 alu:u0|opmux:u0|Equal6~0 alu:u0|opmux:u0|Add0~4 alu:u0|opmux:u0|Add0~28 alu:u0|opmux:u0|Add0~30 alu:u0|opmux:u0|Add0~35 alu:u0|opmux:u0|Add0~40 alu:u0|opmux:u0|Add0~44 alu:u0|opmux:u0|Add0~46 alu:u0|registre_1:u3|data_out_reg_1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.814 ns" { top:u3|registre:u1|opcode_reg[2] {} alu:u0|opmux:u0|Equal4~0 {} alu:u0|opmux:u0|Equal6~0 {} alu:u0|opmux:u0|Add0~4 {} alu:u0|opmux:u0|Add0~28 {} alu:u0|opmux:u0|Add0~30 {} alu:u0|opmux:u0|Add0~35 {} alu:u0|opmux:u0|Add0~40 {} alu:u0|opmux:u0|Add0~44 {} alu:u0|opmux:u0|Add0~46 {} alu:u0|registre_1:u3|data_out_reg_1[7] {} } { 0.000ns 0.507ns 0.456ns 0.263ns 0.723ns 0.455ns 0.000ns 0.000ns 0.000ns 0.254ns 0.682ns } { 0.000ns 0.275ns 0.150ns 0.438ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.366ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { clk_up clk_up~clkctrl alu:u0|registre_1:u3|data_out_reg_1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.869 ns" { clk_up {} clk_up~combout {} clk_up~clkctrl {} alu:u0|registre_1:u3|data_out_reg_1[7] {} } { 0.000ns 0.000ns 0.114ns 1.229ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { clk_up clk_up~clkctrl top:u3|registre:u1|opcode_reg[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { clk_up {} clk_up~combout {} clk_up~clkctrl {} top:u3|registre:u1|opcode_reg[2] {} } { 0.000ns 0.000ns 0.114ns 1.228ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "alu:u0\|registre_1:u3\|data_out_reg_1\[7\] dbus_in_up\[7\] clk_up 6.065 ns register " "Info: tsu for register \"alu:u0\|registre_1:u3\|data_out_reg_1\[7\]\" (data pin = \"dbus_in_up\[7\]\", clock pin = \"clk_up\") is 6.065 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.970 ns + Longest pin register " "Info: + Longest pin to register delay is 8.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns dbus_in_up\[7\] 1 PIN PIN_F19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F19; Fanout = 2; PIN Node = 'dbus_in_up\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in_up[7] } "NODE_NAME" } } { "../source/up.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.213 ns) + CELL(0.420 ns) 6.453 ns alu:u0\|opmux:u0\|opmux_dout\[7\]~106 2 COMB LCCOMB_X63_Y43_N30 1 " "Info: 2: + IC(5.213 ns) + CELL(0.420 ns) = 6.453 ns; Loc. = LCCOMB_X63_Y43_N30; Fanout = 1; COMB Node = 'alu:u0\|opmux:u0\|opmux_dout\[7\]~106'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { dbus_in_up[7] alu:u0|opmux:u0|opmux_dout[7]~106 } "NODE_NAME" } } { "../../UAL/opmux/source/opmux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/opmux/source/opmux.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 6.843 ns alu:u0\|opmux:u0\|opmux_dout\[7\]~107 3 COMB LCCOMB_X63_Y43_N26 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 6.843 ns; Loc. = LCCOMB_X63_Y43_N26; Fanout = 1; COMB Node = 'alu:u0\|opmux:u0\|opmux_dout\[7\]~107'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { alu:u0|opmux:u0|opmux_dout[7]~106 alu:u0|opmux:u0|opmux_dout[7]~107 } "NODE_NAME" } } { "../../UAL/opmux/source/opmux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/opmux/source/opmux.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.419 ns) 7.922 ns alu:u0\|opmux:u0\|Add0~46 4 COMB LCCOMB_X60_Y43_N2 2 " "Info: 4: + IC(0.660 ns) + CELL(0.419 ns) = 7.922 ns; Loc. = LCCOMB_X60_Y43_N2; Fanout = 2; COMB Node = 'alu:u0\|opmux:u0\|Add0~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { alu:u0|opmux:u0|opmux_dout[7]~107 alu:u0|opmux:u0|Add0~46 } "NODE_NAME" } } { "../../UAL/opmux/source/opmux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/opmux/source/opmux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.366 ns) 8.970 ns alu:u0\|registre_1:u3\|data_out_reg_1\[7\] 5 REG LCFF_X59_Y43_N29 4 " "Info: 5: + IC(0.682 ns) + CELL(0.366 ns) = 8.970 ns; Loc. = LCFF_X59_Y43_N29; Fanout = 4; REG Node = 'alu:u0\|registre_1:u3\|data_out_reg_1\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { alu:u0|opmux:u0|Add0~46 alu:u0|registre_1:u3|data_out_reg_1[7] } "NODE_NAME" } } { "../../UAL/registre_1/source/registre_1.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/registre_1/source/registre_1.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.175 ns ( 24.25 % ) " "Info: Total cell delay = 2.175 ns ( 24.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.795 ns ( 75.75 % ) " "Info: Total interconnect delay = 6.795 ns ( 75.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.970 ns" { dbus_in_up[7] alu:u0|opmux:u0|opmux_dout[7]~106 alu:u0|opmux:u0|opmux_dout[7]~107 alu:u0|opmux:u0|Add0~46 alu:u0|registre_1:u3|data_out_reg_1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.970 ns" { dbus_in_up[7] {} dbus_in_up[7]~combout {} alu:u0|opmux:u0|opmux_dout[7]~106 {} alu:u0|opmux:u0|opmux_dout[7]~107 {} alu:u0|opmux:u0|Add0~46 {} alu:u0|registre_1:u3|data_out_reg_1[7] {} } { 0.000ns 0.000ns 5.213ns 0.240ns 0.660ns 0.682ns } { 0.000ns 0.820ns 0.420ns 0.150ns 0.419ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../UAL/registre_1/source/registre_1.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/registre_1/source/registre_1.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_up destination 2.869 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_up\" to destination register is 2.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_up 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk_up'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_up } "NODE_NAME" } } { "../source/up.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk_up~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clk_up~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk_up clk_up~clkctrl } "NODE_NAME" } } { "../source/up.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.537 ns) 2.869 ns alu:u0\|registre_1:u3\|data_out_reg_1\[7\] 3 REG LCFF_X59_Y43_N29 4 " "Info: 3: + IC(1.229 ns) + CELL(0.537 ns) = 2.869 ns; Loc. = LCFF_X59_Y43_N29; Fanout = 4; REG Node = 'alu:u0\|registre_1:u3\|data_out_reg_1\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { clk_up~clkctrl alu:u0|registre_1:u3|data_out_reg_1[7] } "NODE_NAME" } } { "../../UAL/registre_1/source/registre_1.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/registre_1/source/registre_1.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.19 % ) " "Info: Total cell delay = 1.526 ns ( 53.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.343 ns ( 46.81 % ) " "Info: Total interconnect delay = 1.343 ns ( 46.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { clk_up clk_up~clkctrl alu:u0|registre_1:u3|data_out_reg_1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.869 ns" { clk_up {} clk_up~combout {} clk_up~clkctrl {} alu:u0|registre_1:u3|data_out_reg_1[7] {} } { 0.000ns 0.000ns 0.114ns 1.229ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.970 ns" { dbus_in_up[7] alu:u0|opmux:u0|opmux_dout[7]~106 alu:u0|opmux:u0|opmux_dout[7]~107 alu:u0|opmux:u0|Add0~46 alu:u0|registre_1:u3|data_out_reg_1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.970 ns" { dbus_in_up[7] {} dbus_in_up[7]~combout {} alu:u0|opmux:u0|opmux_dout[7]~106 {} alu:u0|opmux:u0|opmux_dout[7]~107 {} alu:u0|opmux:u0|Add0~46 {} alu:u0|registre_1:u3|data_out_reg_1[7] {} } { 0.000ns 0.000ns 5.213ns 0.240ns 0.660ns 0.682ns } { 0.000ns 0.820ns 0.420ns 0.150ns 0.419ns 0.366ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { clk_up clk_up~clkctrl alu:u0|registre_1:u3|data_out_reg_1[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.869 ns" { clk_up {} clk_up~combout {} clk_up~clkctrl {} alu:u0|registre_1:u3|data_out_reg_1[7] {} } { 0.000ns 0.000ns 0.114ns 1.229ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_up addbus_up\[4\] top:u3\|registre:u1\|opcode_reg\[3\] 10.726 ns register " "Info: tco from clock \"clk_up\" to destination pin \"addbus_up\[4\]\" through register \"top:u3\|registre:u1\|opcode_reg\[3\]\" is 10.726 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_up source 2.873 ns + Longest register " "Info: + Longest clock path from clock \"clk_up\" to source register is 2.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_up 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk_up'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_up } "NODE_NAME" } } { "../source/up.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk_up~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clk_up~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk_up clk_up~clkctrl } "NODE_NAME" } } { "../source/up.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.537 ns) 2.873 ns top:u3\|registre:u1\|opcode_reg\[3\] 3 REG LCFF_X62_Y43_N19 19 " "Info: 3: + IC(1.233 ns) + CELL(0.537 ns) = 2.873 ns; Loc. = LCFF_X62_Y43_N19; Fanout = 19; REG Node = 'top:u3\|registre:u1\|opcode_reg\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { clk_up~clkctrl top:u3|registre:u1|opcode_reg[3] } "NODE_NAME" } } { "../../fetch &opcode manager/registre/source/registre.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/registre/source/registre.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.12 % ) " "Info: Total cell delay = 1.526 ns ( 53.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.347 ns ( 46.88 % ) " "Info: Total interconnect delay = 1.347 ns ( 46.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { clk_up clk_up~clkctrl top:u3|registre:u1|opcode_reg[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.873 ns" { clk_up {} clk_up~combout {} clk_up~clkctrl {} top:u3|registre:u1|opcode_reg[3] {} } { 0.000ns 0.000ns 0.114ns 1.233ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../fetch &opcode manager/registre/source/registre.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/registre/source/registre.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.603 ns + Longest register pin " "Info: + Longest register to pin delay is 7.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top:u3\|registre:u1\|opcode_reg\[3\] 1 REG LCFF_X62_Y43_N19 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y43_N19; Fanout = 19; REG Node = 'top:u3\|registre:u1\|opcode_reg\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { top:u3|registre:u1|opcode_reg[3] } "NODE_NAME" } } { "../../fetch &opcode manager/registre/source/registre.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/registre/source/registre.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.275 ns) 1.048 ns ioh:u4\|multiplexeur_2_ioh:u1\|Equal1~0 2 COMB LCCOMB_X58_Y43_N22 10 " "Info: 2: + IC(0.773 ns) + CELL(0.275 ns) = 1.048 ns; Loc. = LCCOMB_X58_Y43_N22; Fanout = 10; COMB Node = 'ioh:u4\|multiplexeur_2_ioh:u1\|Equal1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { top:u3|registre:u1|opcode_reg[3] ioh:u4|multiplexeur_2_ioh:u1|Equal1~0 } "NODE_NAME" } } { "../../input_output/multiplexeur_2/source/multiplexeur_2.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/multiplexeur_2/source/multiplexeur_2.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.150 ns) 1.933 ns ioh:u4\|multiplexeur_2_ioh:u1\|addbus_2~0 3 COMB LCCOMB_X57_Y43_N24 8 " "Info: 3: + IC(0.735 ns) + CELL(0.150 ns) = 1.933 ns; Loc. = LCCOMB_X57_Y43_N24; Fanout = 8; COMB Node = 'ioh:u4\|multiplexeur_2_ioh:u1\|addbus_2~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { ioh:u4|multiplexeur_2_ioh:u1|Equal1~0 ioh:u4|multiplexeur_2_ioh:u1|addbus_2~0 } "NODE_NAME" } } { "../../input_output/multiplexeur_2/source/multiplexeur_2.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/multiplexeur_2/source/multiplexeur_2.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.438 ns) 3.335 ns ioh:u4\|multiplexeur_2_ioh:u1\|addbus_2\[4\]~21 4 COMB LCCOMB_X63_Y43_N2 1 " "Info: 4: + IC(0.964 ns) + CELL(0.438 ns) = 3.335 ns; Loc. = LCCOMB_X63_Y43_N2; Fanout = 1; COMB Node = 'ioh:u4\|multiplexeur_2_ioh:u1\|addbus_2\[4\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { ioh:u4|multiplexeur_2_ioh:u1|addbus_2~0 ioh:u4|multiplexeur_2_ioh:u1|addbus_2[4]~21 } "NODE_NAME" } } { "../../input_output/multiplexeur_2/source/multiplexeur_2.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/multiplexeur_2/source/multiplexeur_2.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(2.632 ns) 7.603 ns addbus_up\[4\] 5 PIN PIN_H26 0 " "Info: 5: + IC(1.636 ns) + CELL(2.632 ns) = 7.603 ns; Loc. = PIN_H26; Fanout = 0; PIN Node = 'addbus_up\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.268 ns" { ioh:u4|multiplexeur_2_ioh:u1|addbus_2[4]~21 addbus_up[4] } "NODE_NAME" } } { "../source/up.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.495 ns ( 45.97 % ) " "Info: Total cell delay = 3.495 ns ( 45.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.108 ns ( 54.03 % ) " "Info: Total interconnect delay = 4.108 ns ( 54.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.603 ns" { top:u3|registre:u1|opcode_reg[3] ioh:u4|multiplexeur_2_ioh:u1|Equal1~0 ioh:u4|multiplexeur_2_ioh:u1|addbus_2~0 ioh:u4|multiplexeur_2_ioh:u1|addbus_2[4]~21 addbus_up[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.603 ns" { top:u3|registre:u1|opcode_reg[3] {} ioh:u4|multiplexeur_2_ioh:u1|Equal1~0 {} ioh:u4|multiplexeur_2_ioh:u1|addbus_2~0 {} ioh:u4|multiplexeur_2_ioh:u1|addbus_2[4]~21 {} addbus_up[4] {} } { 0.000ns 0.773ns 0.735ns 0.964ns 1.636ns } { 0.000ns 0.275ns 0.150ns 0.438ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { clk_up clk_up~clkctrl top:u3|registre:u1|opcode_reg[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.873 ns" { clk_up {} clk_up~combout {} clk_up~clkctrl {} top:u3|registre:u1|opcode_reg[3] {} } { 0.000ns 0.000ns 0.114ns 1.233ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.603 ns" { top:u3|registre:u1|opcode_reg[3] ioh:u4|multiplexeur_2_ioh:u1|Equal1~0 ioh:u4|multiplexeur_2_ioh:u1|addbus_2~0 ioh:u4|multiplexeur_2_ioh:u1|addbus_2[4]~21 addbus_up[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.603 ns" { top:u3|registre:u1|opcode_reg[3] {} ioh:u4|multiplexeur_2_ioh:u1|Equal1~0 {} ioh:u4|multiplexeur_2_ioh:u1|addbus_2~0 {} ioh:u4|multiplexeur_2_ioh:u1|addbus_2[4]~21 {} addbus_up[4] {} } { 0.000ns 0.773ns 0.735ns 0.964ns 1.636ns } { 0.000ns 0.275ns 0.150ns 0.438ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "top:u3\|registre:u1\|opdata_reg\[0\] dbus_in_up\[0\] clk_up 0.002 ns register " "Info: th for register \"top:u3\|registre:u1\|opdata_reg\[0\]\" (data pin = \"dbus_in_up\[0\]\", clock pin = \"clk_up\") is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_up destination 2.873 ns + Longest register " "Info: + Longest clock path from clock \"clk_up\" to destination register is 2.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_up 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk_up'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_up } "NODE_NAME" } } { "../source/up.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk_up~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clk_up~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk_up clk_up~clkctrl } "NODE_NAME" } } { "../source/up.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.537 ns) 2.873 ns top:u3\|registre:u1\|opdata_reg\[0\] 3 REG LCFF_X62_Y43_N17 3 " "Info: 3: + IC(1.233 ns) + CELL(0.537 ns) = 2.873 ns; Loc. = LCFF_X62_Y43_N17; Fanout = 3; REG Node = 'top:u3\|registre:u1\|opdata_reg\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { clk_up~clkctrl top:u3|registre:u1|opdata_reg[0] } "NODE_NAME" } } { "../../fetch &opcode manager/registre/source/registre.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/registre/source/registre.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.12 % ) " "Info: Total cell delay = 1.526 ns ( 53.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.347 ns ( 46.88 % ) " "Info: Total interconnect delay = 1.347 ns ( 46.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { clk_up clk_up~clkctrl top:u3|registre:u1|opdata_reg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.873 ns" { clk_up {} clk_up~combout {} clk_up~clkctrl {} top:u3|registre:u1|opdata_reg[0] {} } { 0.000ns 0.000ns 0.114ns 1.233ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../../fetch &opcode manager/registre/source/registre.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/registre/source/registre.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.137 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns dbus_in_up\[0\] 1 PIN PIN_G15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 2; PIN Node = 'dbus_in_up\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in_up[0] } "NODE_NAME" } } { "../source/up.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.819 ns) + CELL(0.275 ns) 3.053 ns top:u3\|multiplexeur:u0\|mux_data_out\[0\]~16 2 COMB LCCOMB_X62_Y43_N16 1 " "Info: 2: + IC(1.819 ns) + CELL(0.275 ns) = 3.053 ns; Loc. = LCCOMB_X62_Y43_N16; Fanout = 1; COMB Node = 'top:u3\|multiplexeur:u0\|mux_data_out\[0\]~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.094 ns" { dbus_in_up[0] top:u3|multiplexeur:u0|mux_data_out[0]~16 } "NODE_NAME" } } { "../../fetch &opcode manager/multiplexeur/source/multiplexeur.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/multiplexeur/source/multiplexeur.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.137 ns top:u3\|registre:u1\|opdata_reg\[0\] 3 REG LCFF_X62_Y43_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.137 ns; Loc. = LCFF_X62_Y43_N17; Fanout = 3; REG Node = 'top:u3\|registre:u1\|opdata_reg\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { top:u3|multiplexeur:u0|mux_data_out[0]~16 top:u3|registre:u1|opdata_reg[0] } "NODE_NAME" } } { "../../fetch &opcode manager/registre/source/registre.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/registre/source/registre.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.318 ns ( 42.01 % ) " "Info: Total cell delay = 1.318 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.819 ns ( 57.99 % ) " "Info: Total interconnect delay = 1.819 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.137 ns" { dbus_in_up[0] top:u3|multiplexeur:u0|mux_data_out[0]~16 top:u3|registre:u1|opdata_reg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.137 ns" { dbus_in_up[0] {} dbus_in_up[0]~combout {} top:u3|multiplexeur:u0|mux_data_out[0]~16 {} top:u3|registre:u1|opdata_reg[0] {} } { 0.000ns 0.000ns 1.819ns 0.000ns } { 0.000ns 0.959ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { clk_up clk_up~clkctrl top:u3|registre:u1|opdata_reg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.873 ns" { clk_up {} clk_up~combout {} clk_up~clkctrl {} top:u3|registre:u1|opdata_reg[0] {} } { 0.000ns 0.000ns 0.114ns 1.233ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.137 ns" { dbus_in_up[0] top:u3|multiplexeur:u0|mux_data_out[0]~16 top:u3|registre:u1|opdata_reg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.137 ns" { dbus_in_up[0] {} dbus_in_up[0]~combout {} top:u3|multiplexeur:u0|mux_data_out[0]~16 {} top:u3|registre:u1|opdata_reg[0] {} } { 0.000ns 0.000ns 1.819ns 0.000ns } { 0.000ns 0.959ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 23:35:34 2020 " "Info: Processing ended: Fri Sep 11 23:35:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
