{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tx.v@159:175@HdlStmProcess", "    dac_data_sync <= dac_data_sync_s;\n  end\n\n  // rate counters and data sync signals\n\n  always @(posedge dac_clk) begin\n    if ((dac_data_sync == 1'b1) || (dac_rate_cnt == 16'd0)) begin\n      dac_rate_cnt <= dac_datarate_s;\n    end else begin\n      dac_rate_cnt <= dac_rate_cnt - 1;\n    end\n  end\n\n  // dma interface\n\n  assign dac_valid = dac_valid_int;\n  assign dac_valid_i0 = dac_valid_i0_int;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[165, "    if ((dac_data_sync == 1'b1) || (dac_rate_cnt == 16'd0)) begin\n"], [166, "      dac_rate_cnt <= dac_datarate_s;\n"], [168, "      dac_rate_cnt <= dac_rate_cnt - 1;\n"]], "Add": [[166, "    if (dac_rst == 1'b1) begin\n"], [166, "      dac_rate_cnt <= 16'b0;\n"], [168, "      if ((dac_data_sync == 1'b1) || (dac_rate_cnt == 16'd0)) begin\n"], [168, "        dac_rate_cnt <= dac_datarate_s;\n"], [168, "      end else begin\n"], [168, "        dac_rate_cnt <= dac_rate_cnt - 1'b1;\n"], [168, "      end\n"]]}}