Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Sun Aug 24 21:50:00 2025
| Host         : c011-06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file snake_toplevel_timing_summary_routed.rpt -pb snake_toplevel_timing_summary_routed.pb -rpx snake_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : snake_toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.085        0.000                      0                 4618        0.027        0.000                      0                 4618        4.500        0.000                       0                  1613  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.085        0.000                      0                 4618        0.027        0.000                      0                 4618        4.500        0.000                       0                  1613  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[4][4][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.554ns  (logic 2.347ns (24.565%)  route 7.207ns (75.435%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.557     5.078    datapath/clk_ext_IBUF_BUFG
    SLICE_X33Y33         FDSE                                         r  datapath/head_pos_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDSE (Prop_fdse_C_Q)         0.456     5.534 r  datapath/head_pos_reg[5]_rep/Q
                         net (fo=128, routed)         1.652     7.187    datapath/head_pos_reg[5]_rep_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.311 f  datapath/grid_2d[15][10][7]_i_611/O
                         net (fo=1, routed)           0.000     7.311    datapath/grid_2d[15][10][7]_i_611_n_0
    SLICE_X52Y31         MUXF7 (Prop_muxf7_I1_O)      0.214     7.525 f  datapath/grid_2d_reg[15][10][7]_i_427/O
                         net (fo=1, routed)           0.000     7.525    datapath/grid_2d_reg[15][10][7]_i_427_n_0
    SLICE_X52Y31         MUXF8 (Prop_muxf8_I1_O)      0.088     7.613 f  datapath/grid_2d_reg[15][10][7]_i_235/O
                         net (fo=1, routed)           1.585     9.197    datapath/grid_2d_reg[15][10][7]_i_235_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.319     9.516 r  datapath/grid_2d[15][10][7]_i_95/O
                         net (fo=1, routed)           0.000     9.516    datapath/grid_2d[15][10][7]_i_95_n_0
    SLICE_X39Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     9.761 r  datapath/grid_2d_reg[15][10][7]_i_40/O
                         net (fo=1, routed)           0.000     9.761    datapath/grid_2d_reg[15][10][7]_i_40_n_0
    SLICE_X39Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     9.865 r  datapath/grid_2d_reg[15][10][7]_i_18/O
                         net (fo=2, routed)           0.825    10.690    datapath/grid_2d_reg[15][10][7]_i_18_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.316    11.006 f  datapath/grid_2d[15][10][7]_i_15/O
                         net (fo=1, routed)           0.656    11.662    datapath/grid_2d[15][10][7]_i_15_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.154    11.816 r  datapath/grid_2d[15][10][7]_i_6/O
                         net (fo=176, routed)         1.499    13.315    datapath/grid_2d[15][10][7]_i_6_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.327    13.642 r  datapath/grid_2d[4][4][7]_i_1/O
                         net (fo=8, routed)           0.991    14.633    datapath/grid_2d[4][4][7]_i_1_n_0
    SLICE_X43Y56         FDRE                                         r  datapath/grid_2d_reg[4][4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.437    14.778    datapath/clk_ext_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  datapath/grid_2d_reg[4][4][0]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X43Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.717    datapath/grid_2d_reg[4][4][0]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[4][4][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.554ns  (logic 2.347ns (24.565%)  route 7.207ns (75.435%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.557     5.078    datapath/clk_ext_IBUF_BUFG
    SLICE_X33Y33         FDSE                                         r  datapath/head_pos_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDSE (Prop_fdse_C_Q)         0.456     5.534 r  datapath/head_pos_reg[5]_rep/Q
                         net (fo=128, routed)         1.652     7.187    datapath/head_pos_reg[5]_rep_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.311 f  datapath/grid_2d[15][10][7]_i_611/O
                         net (fo=1, routed)           0.000     7.311    datapath/grid_2d[15][10][7]_i_611_n_0
    SLICE_X52Y31         MUXF7 (Prop_muxf7_I1_O)      0.214     7.525 f  datapath/grid_2d_reg[15][10][7]_i_427/O
                         net (fo=1, routed)           0.000     7.525    datapath/grid_2d_reg[15][10][7]_i_427_n_0
    SLICE_X52Y31         MUXF8 (Prop_muxf8_I1_O)      0.088     7.613 f  datapath/grid_2d_reg[15][10][7]_i_235/O
                         net (fo=1, routed)           1.585     9.197    datapath/grid_2d_reg[15][10][7]_i_235_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.319     9.516 r  datapath/grid_2d[15][10][7]_i_95/O
                         net (fo=1, routed)           0.000     9.516    datapath/grid_2d[15][10][7]_i_95_n_0
    SLICE_X39Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     9.761 r  datapath/grid_2d_reg[15][10][7]_i_40/O
                         net (fo=1, routed)           0.000     9.761    datapath/grid_2d_reg[15][10][7]_i_40_n_0
    SLICE_X39Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     9.865 r  datapath/grid_2d_reg[15][10][7]_i_18/O
                         net (fo=2, routed)           0.825    10.690    datapath/grid_2d_reg[15][10][7]_i_18_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.316    11.006 f  datapath/grid_2d[15][10][7]_i_15/O
                         net (fo=1, routed)           0.656    11.662    datapath/grid_2d[15][10][7]_i_15_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.154    11.816 r  datapath/grid_2d[15][10][7]_i_6/O
                         net (fo=176, routed)         1.499    13.315    datapath/grid_2d[15][10][7]_i_6_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.327    13.642 r  datapath/grid_2d[4][4][7]_i_1/O
                         net (fo=8, routed)           0.991    14.633    datapath/grid_2d[4][4][7]_i_1_n_0
    SLICE_X43Y56         FDRE                                         r  datapath/grid_2d_reg[4][4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.437    14.778    datapath/clk_ext_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  datapath/grid_2d_reg[4][4][1]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X43Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.717    datapath/grid_2d_reg[4][4][1]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[4][4][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.554ns  (logic 2.347ns (24.565%)  route 7.207ns (75.435%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.557     5.078    datapath/clk_ext_IBUF_BUFG
    SLICE_X33Y33         FDSE                                         r  datapath/head_pos_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDSE (Prop_fdse_C_Q)         0.456     5.534 r  datapath/head_pos_reg[5]_rep/Q
                         net (fo=128, routed)         1.652     7.187    datapath/head_pos_reg[5]_rep_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.311 f  datapath/grid_2d[15][10][7]_i_611/O
                         net (fo=1, routed)           0.000     7.311    datapath/grid_2d[15][10][7]_i_611_n_0
    SLICE_X52Y31         MUXF7 (Prop_muxf7_I1_O)      0.214     7.525 f  datapath/grid_2d_reg[15][10][7]_i_427/O
                         net (fo=1, routed)           0.000     7.525    datapath/grid_2d_reg[15][10][7]_i_427_n_0
    SLICE_X52Y31         MUXF8 (Prop_muxf8_I1_O)      0.088     7.613 f  datapath/grid_2d_reg[15][10][7]_i_235/O
                         net (fo=1, routed)           1.585     9.197    datapath/grid_2d_reg[15][10][7]_i_235_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.319     9.516 r  datapath/grid_2d[15][10][7]_i_95/O
                         net (fo=1, routed)           0.000     9.516    datapath/grid_2d[15][10][7]_i_95_n_0
    SLICE_X39Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     9.761 r  datapath/grid_2d_reg[15][10][7]_i_40/O
                         net (fo=1, routed)           0.000     9.761    datapath/grid_2d_reg[15][10][7]_i_40_n_0
    SLICE_X39Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     9.865 r  datapath/grid_2d_reg[15][10][7]_i_18/O
                         net (fo=2, routed)           0.825    10.690    datapath/grid_2d_reg[15][10][7]_i_18_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.316    11.006 f  datapath/grid_2d[15][10][7]_i_15/O
                         net (fo=1, routed)           0.656    11.662    datapath/grid_2d[15][10][7]_i_15_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.154    11.816 r  datapath/grid_2d[15][10][7]_i_6/O
                         net (fo=176, routed)         1.499    13.315    datapath/grid_2d[15][10][7]_i_6_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.327    13.642 r  datapath/grid_2d[4][4][7]_i_1/O
                         net (fo=8, routed)           0.991    14.633    datapath/grid_2d[4][4][7]_i_1_n_0
    SLICE_X43Y56         FDRE                                         r  datapath/grid_2d_reg[4][4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.437    14.778    datapath/clk_ext_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  datapath/grid_2d_reg[4][4][2]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X43Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.717    datapath/grid_2d_reg[4][4][2]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[4][4][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.554ns  (logic 2.347ns (24.565%)  route 7.207ns (75.435%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.557     5.078    datapath/clk_ext_IBUF_BUFG
    SLICE_X33Y33         FDSE                                         r  datapath/head_pos_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDSE (Prop_fdse_C_Q)         0.456     5.534 r  datapath/head_pos_reg[5]_rep/Q
                         net (fo=128, routed)         1.652     7.187    datapath/head_pos_reg[5]_rep_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.311 f  datapath/grid_2d[15][10][7]_i_611/O
                         net (fo=1, routed)           0.000     7.311    datapath/grid_2d[15][10][7]_i_611_n_0
    SLICE_X52Y31         MUXF7 (Prop_muxf7_I1_O)      0.214     7.525 f  datapath/grid_2d_reg[15][10][7]_i_427/O
                         net (fo=1, routed)           0.000     7.525    datapath/grid_2d_reg[15][10][7]_i_427_n_0
    SLICE_X52Y31         MUXF8 (Prop_muxf8_I1_O)      0.088     7.613 f  datapath/grid_2d_reg[15][10][7]_i_235/O
                         net (fo=1, routed)           1.585     9.197    datapath/grid_2d_reg[15][10][7]_i_235_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.319     9.516 r  datapath/grid_2d[15][10][7]_i_95/O
                         net (fo=1, routed)           0.000     9.516    datapath/grid_2d[15][10][7]_i_95_n_0
    SLICE_X39Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     9.761 r  datapath/grid_2d_reg[15][10][7]_i_40/O
                         net (fo=1, routed)           0.000     9.761    datapath/grid_2d_reg[15][10][7]_i_40_n_0
    SLICE_X39Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     9.865 r  datapath/grid_2d_reg[15][10][7]_i_18/O
                         net (fo=2, routed)           0.825    10.690    datapath/grid_2d_reg[15][10][7]_i_18_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.316    11.006 f  datapath/grid_2d[15][10][7]_i_15/O
                         net (fo=1, routed)           0.656    11.662    datapath/grid_2d[15][10][7]_i_15_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.154    11.816 r  datapath/grid_2d[15][10][7]_i_6/O
                         net (fo=176, routed)         1.499    13.315    datapath/grid_2d[15][10][7]_i_6_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.327    13.642 r  datapath/grid_2d[4][4][7]_i_1/O
                         net (fo=8, routed)           0.991    14.633    datapath/grid_2d[4][4][7]_i_1_n_0
    SLICE_X43Y56         FDRE                                         r  datapath/grid_2d_reg[4][4][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.437    14.778    datapath/clk_ext_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  datapath/grid_2d_reg[4][4][5]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X43Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.717    datapath/grid_2d_reg[4][4][5]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[7][4][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.542ns  (logic 2.347ns (24.595%)  route 7.195ns (75.405%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.557     5.078    datapath/clk_ext_IBUF_BUFG
    SLICE_X33Y33         FDSE                                         r  datapath/head_pos_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDSE (Prop_fdse_C_Q)         0.456     5.534 r  datapath/head_pos_reg[5]_rep/Q
                         net (fo=128, routed)         1.652     7.187    datapath/head_pos_reg[5]_rep_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.311 f  datapath/grid_2d[15][10][7]_i_611/O
                         net (fo=1, routed)           0.000     7.311    datapath/grid_2d[15][10][7]_i_611_n_0
    SLICE_X52Y31         MUXF7 (Prop_muxf7_I1_O)      0.214     7.525 f  datapath/grid_2d_reg[15][10][7]_i_427/O
                         net (fo=1, routed)           0.000     7.525    datapath/grid_2d_reg[15][10][7]_i_427_n_0
    SLICE_X52Y31         MUXF8 (Prop_muxf8_I1_O)      0.088     7.613 f  datapath/grid_2d_reg[15][10][7]_i_235/O
                         net (fo=1, routed)           1.585     9.197    datapath/grid_2d_reg[15][10][7]_i_235_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.319     9.516 r  datapath/grid_2d[15][10][7]_i_95/O
                         net (fo=1, routed)           0.000     9.516    datapath/grid_2d[15][10][7]_i_95_n_0
    SLICE_X39Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     9.761 r  datapath/grid_2d_reg[15][10][7]_i_40/O
                         net (fo=1, routed)           0.000     9.761    datapath/grid_2d_reg[15][10][7]_i_40_n_0
    SLICE_X39Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     9.865 r  datapath/grid_2d_reg[15][10][7]_i_18/O
                         net (fo=2, routed)           0.825    10.690    datapath/grid_2d_reg[15][10][7]_i_18_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.316    11.006 f  datapath/grid_2d[15][10][7]_i_15/O
                         net (fo=1, routed)           0.656    11.662    datapath/grid_2d[15][10][7]_i_15_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.154    11.816 r  datapath/grid_2d[15][10][7]_i_6/O
                         net (fo=176, routed)         1.742    13.559    datapath/grid_2d[15][10][7]_i_6_n_0
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.327    13.886 r  datapath/grid_2d[7][4][7]_i_1/O
                         net (fo=8, routed)           0.735    14.621    datapath/grid_2d[7][4][7]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  datapath/grid_2d_reg[7][4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.440    14.781    datapath/clk_ext_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  datapath/grid_2d_reg[7][4][0]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X49Y58         FDRE (Setup_fdre_C_CE)      -0.205    14.720    datapath/grid_2d_reg[7][4][0]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -14.621    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[7][4][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.542ns  (logic 2.347ns (24.595%)  route 7.195ns (75.405%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.557     5.078    datapath/clk_ext_IBUF_BUFG
    SLICE_X33Y33         FDSE                                         r  datapath/head_pos_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDSE (Prop_fdse_C_Q)         0.456     5.534 r  datapath/head_pos_reg[5]_rep/Q
                         net (fo=128, routed)         1.652     7.187    datapath/head_pos_reg[5]_rep_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.311 f  datapath/grid_2d[15][10][7]_i_611/O
                         net (fo=1, routed)           0.000     7.311    datapath/grid_2d[15][10][7]_i_611_n_0
    SLICE_X52Y31         MUXF7 (Prop_muxf7_I1_O)      0.214     7.525 f  datapath/grid_2d_reg[15][10][7]_i_427/O
                         net (fo=1, routed)           0.000     7.525    datapath/grid_2d_reg[15][10][7]_i_427_n_0
    SLICE_X52Y31         MUXF8 (Prop_muxf8_I1_O)      0.088     7.613 f  datapath/grid_2d_reg[15][10][7]_i_235/O
                         net (fo=1, routed)           1.585     9.197    datapath/grid_2d_reg[15][10][7]_i_235_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.319     9.516 r  datapath/grid_2d[15][10][7]_i_95/O
                         net (fo=1, routed)           0.000     9.516    datapath/grid_2d[15][10][7]_i_95_n_0
    SLICE_X39Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     9.761 r  datapath/grid_2d_reg[15][10][7]_i_40/O
                         net (fo=1, routed)           0.000     9.761    datapath/grid_2d_reg[15][10][7]_i_40_n_0
    SLICE_X39Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     9.865 r  datapath/grid_2d_reg[15][10][7]_i_18/O
                         net (fo=2, routed)           0.825    10.690    datapath/grid_2d_reg[15][10][7]_i_18_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.316    11.006 f  datapath/grid_2d[15][10][7]_i_15/O
                         net (fo=1, routed)           0.656    11.662    datapath/grid_2d[15][10][7]_i_15_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.154    11.816 r  datapath/grid_2d[15][10][7]_i_6/O
                         net (fo=176, routed)         1.742    13.559    datapath/grid_2d[15][10][7]_i_6_n_0
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.327    13.886 r  datapath/grid_2d[7][4][7]_i_1/O
                         net (fo=8, routed)           0.735    14.621    datapath/grid_2d[7][4][7]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  datapath/grid_2d_reg[7][4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.440    14.781    datapath/clk_ext_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  datapath/grid_2d_reg[7][4][1]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X49Y58         FDRE (Setup_fdre_C_CE)      -0.205    14.720    datapath/grid_2d_reg[7][4][1]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -14.621    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[7][4][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.542ns  (logic 2.347ns (24.595%)  route 7.195ns (75.405%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.557     5.078    datapath/clk_ext_IBUF_BUFG
    SLICE_X33Y33         FDSE                                         r  datapath/head_pos_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDSE (Prop_fdse_C_Q)         0.456     5.534 r  datapath/head_pos_reg[5]_rep/Q
                         net (fo=128, routed)         1.652     7.187    datapath/head_pos_reg[5]_rep_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.311 f  datapath/grid_2d[15][10][7]_i_611/O
                         net (fo=1, routed)           0.000     7.311    datapath/grid_2d[15][10][7]_i_611_n_0
    SLICE_X52Y31         MUXF7 (Prop_muxf7_I1_O)      0.214     7.525 f  datapath/grid_2d_reg[15][10][7]_i_427/O
                         net (fo=1, routed)           0.000     7.525    datapath/grid_2d_reg[15][10][7]_i_427_n_0
    SLICE_X52Y31         MUXF8 (Prop_muxf8_I1_O)      0.088     7.613 f  datapath/grid_2d_reg[15][10][7]_i_235/O
                         net (fo=1, routed)           1.585     9.197    datapath/grid_2d_reg[15][10][7]_i_235_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.319     9.516 r  datapath/grid_2d[15][10][7]_i_95/O
                         net (fo=1, routed)           0.000     9.516    datapath/grid_2d[15][10][7]_i_95_n_0
    SLICE_X39Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     9.761 r  datapath/grid_2d_reg[15][10][7]_i_40/O
                         net (fo=1, routed)           0.000     9.761    datapath/grid_2d_reg[15][10][7]_i_40_n_0
    SLICE_X39Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     9.865 r  datapath/grid_2d_reg[15][10][7]_i_18/O
                         net (fo=2, routed)           0.825    10.690    datapath/grid_2d_reg[15][10][7]_i_18_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.316    11.006 f  datapath/grid_2d[15][10][7]_i_15/O
                         net (fo=1, routed)           0.656    11.662    datapath/grid_2d[15][10][7]_i_15_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.154    11.816 r  datapath/grid_2d[15][10][7]_i_6/O
                         net (fo=176, routed)         1.742    13.559    datapath/grid_2d[15][10][7]_i_6_n_0
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.327    13.886 r  datapath/grid_2d[7][4][7]_i_1/O
                         net (fo=8, routed)           0.735    14.621    datapath/grid_2d[7][4][7]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  datapath/grid_2d_reg[7][4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.440    14.781    datapath/clk_ext_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  datapath/grid_2d_reg[7][4][2]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X49Y58         FDRE (Setup_fdre_C_CE)      -0.205    14.720    datapath/grid_2d_reg[7][4][2]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -14.621    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[7][4][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 2.347ns (24.605%)  route 7.192ns (75.395%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.557     5.078    datapath/clk_ext_IBUF_BUFG
    SLICE_X33Y33         FDSE                                         r  datapath/head_pos_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDSE (Prop_fdse_C_Q)         0.456     5.534 r  datapath/head_pos_reg[5]_rep/Q
                         net (fo=128, routed)         1.652     7.187    datapath/head_pos_reg[5]_rep_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.311 f  datapath/grid_2d[15][10][7]_i_611/O
                         net (fo=1, routed)           0.000     7.311    datapath/grid_2d[15][10][7]_i_611_n_0
    SLICE_X52Y31         MUXF7 (Prop_muxf7_I1_O)      0.214     7.525 f  datapath/grid_2d_reg[15][10][7]_i_427/O
                         net (fo=1, routed)           0.000     7.525    datapath/grid_2d_reg[15][10][7]_i_427_n_0
    SLICE_X52Y31         MUXF8 (Prop_muxf8_I1_O)      0.088     7.613 f  datapath/grid_2d_reg[15][10][7]_i_235/O
                         net (fo=1, routed)           1.585     9.197    datapath/grid_2d_reg[15][10][7]_i_235_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.319     9.516 r  datapath/grid_2d[15][10][7]_i_95/O
                         net (fo=1, routed)           0.000     9.516    datapath/grid_2d[15][10][7]_i_95_n_0
    SLICE_X39Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     9.761 r  datapath/grid_2d_reg[15][10][7]_i_40/O
                         net (fo=1, routed)           0.000     9.761    datapath/grid_2d_reg[15][10][7]_i_40_n_0
    SLICE_X39Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     9.865 r  datapath/grid_2d_reg[15][10][7]_i_18/O
                         net (fo=2, routed)           0.825    10.690    datapath/grid_2d_reg[15][10][7]_i_18_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.316    11.006 f  datapath/grid_2d[15][10][7]_i_15/O
                         net (fo=1, routed)           0.656    11.662    datapath/grid_2d[15][10][7]_i_15_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.154    11.816 r  datapath/grid_2d[15][10][7]_i_6/O
                         net (fo=176, routed)         1.742    13.559    datapath/grid_2d[15][10][7]_i_6_n_0
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.327    13.886 r  datapath/grid_2d[7][4][7]_i_1/O
                         net (fo=8, routed)           0.731    14.617    datapath/grid_2d[7][4][7]_i_1_n_0
    SLICE_X49Y59         FDRE                                         r  datapath/grid_2d_reg[7][4][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.439    14.780    datapath/clk_ext_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  datapath/grid_2d_reg[7][4][3]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X49Y59         FDRE (Setup_fdre_C_CE)      -0.205    14.719    datapath/grid_2d_reg[7][4][3]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[7][4][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 2.347ns (24.605%)  route 7.192ns (75.395%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.557     5.078    datapath/clk_ext_IBUF_BUFG
    SLICE_X33Y33         FDSE                                         r  datapath/head_pos_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDSE (Prop_fdse_C_Q)         0.456     5.534 r  datapath/head_pos_reg[5]_rep/Q
                         net (fo=128, routed)         1.652     7.187    datapath/head_pos_reg[5]_rep_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.311 f  datapath/grid_2d[15][10][7]_i_611/O
                         net (fo=1, routed)           0.000     7.311    datapath/grid_2d[15][10][7]_i_611_n_0
    SLICE_X52Y31         MUXF7 (Prop_muxf7_I1_O)      0.214     7.525 f  datapath/grid_2d_reg[15][10][7]_i_427/O
                         net (fo=1, routed)           0.000     7.525    datapath/grid_2d_reg[15][10][7]_i_427_n_0
    SLICE_X52Y31         MUXF8 (Prop_muxf8_I1_O)      0.088     7.613 f  datapath/grid_2d_reg[15][10][7]_i_235/O
                         net (fo=1, routed)           1.585     9.197    datapath/grid_2d_reg[15][10][7]_i_235_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.319     9.516 r  datapath/grid_2d[15][10][7]_i_95/O
                         net (fo=1, routed)           0.000     9.516    datapath/grid_2d[15][10][7]_i_95_n_0
    SLICE_X39Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     9.761 r  datapath/grid_2d_reg[15][10][7]_i_40/O
                         net (fo=1, routed)           0.000     9.761    datapath/grid_2d_reg[15][10][7]_i_40_n_0
    SLICE_X39Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     9.865 r  datapath/grid_2d_reg[15][10][7]_i_18/O
                         net (fo=2, routed)           0.825    10.690    datapath/grid_2d_reg[15][10][7]_i_18_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.316    11.006 f  datapath/grid_2d[15][10][7]_i_15/O
                         net (fo=1, routed)           0.656    11.662    datapath/grid_2d[15][10][7]_i_15_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.154    11.816 r  datapath/grid_2d[15][10][7]_i_6/O
                         net (fo=176, routed)         1.742    13.559    datapath/grid_2d[15][10][7]_i_6_n_0
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.327    13.886 r  datapath/grid_2d[7][4][7]_i_1/O
                         net (fo=8, routed)           0.731    14.617    datapath/grid_2d[7][4][7]_i_1_n_0
    SLICE_X49Y59         FDRE                                         r  datapath/grid_2d_reg[7][4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.439    14.780    datapath/clk_ext_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  datapath/grid_2d_reg[7][4][4]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X49Y59         FDRE (Setup_fdre_C_CE)      -0.205    14.719    datapath/grid_2d_reg[7][4][4]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[7][4][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 2.347ns (24.605%)  route 7.192ns (75.395%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.557     5.078    datapath/clk_ext_IBUF_BUFG
    SLICE_X33Y33         FDSE                                         r  datapath/head_pos_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDSE (Prop_fdse_C_Q)         0.456     5.534 r  datapath/head_pos_reg[5]_rep/Q
                         net (fo=128, routed)         1.652     7.187    datapath/head_pos_reg[5]_rep_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.311 f  datapath/grid_2d[15][10][7]_i_611/O
                         net (fo=1, routed)           0.000     7.311    datapath/grid_2d[15][10][7]_i_611_n_0
    SLICE_X52Y31         MUXF7 (Prop_muxf7_I1_O)      0.214     7.525 f  datapath/grid_2d_reg[15][10][7]_i_427/O
                         net (fo=1, routed)           0.000     7.525    datapath/grid_2d_reg[15][10][7]_i_427_n_0
    SLICE_X52Y31         MUXF8 (Prop_muxf8_I1_O)      0.088     7.613 f  datapath/grid_2d_reg[15][10][7]_i_235/O
                         net (fo=1, routed)           1.585     9.197    datapath/grid_2d_reg[15][10][7]_i_235_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.319     9.516 r  datapath/grid_2d[15][10][7]_i_95/O
                         net (fo=1, routed)           0.000     9.516    datapath/grid_2d[15][10][7]_i_95_n_0
    SLICE_X39Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     9.761 r  datapath/grid_2d_reg[15][10][7]_i_40/O
                         net (fo=1, routed)           0.000     9.761    datapath/grid_2d_reg[15][10][7]_i_40_n_0
    SLICE_X39Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     9.865 r  datapath/grid_2d_reg[15][10][7]_i_18/O
                         net (fo=2, routed)           0.825    10.690    datapath/grid_2d_reg[15][10][7]_i_18_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.316    11.006 f  datapath/grid_2d[15][10][7]_i_15/O
                         net (fo=1, routed)           0.656    11.662    datapath/grid_2d[15][10][7]_i_15_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.154    11.816 r  datapath/grid_2d[15][10][7]_i_6/O
                         net (fo=176, routed)         1.742    13.559    datapath/grid_2d[15][10][7]_i_6_n_0
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.327    13.886 r  datapath/grid_2d[7][4][7]_i_1/O
                         net (fo=8, routed)           0.731    14.617    datapath/grid_2d[7][4][7]_i_1_n_0
    SLICE_X49Y59         FDRE                                         r  datapath/grid_2d_reg[7][4][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.439    14.780    datapath/clk_ext_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  datapath/grid_2d_reg[7][4][5]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X49Y59         FDRE (Setup_fdre_C_CE)      -0.205    14.719    datapath/grid_2d_reg[7][4][5]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                  0.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[4][5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[4][5][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.294%)  route 0.183ns (46.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.565     1.448    datapath/clk_ext_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  datapath/grid_2d_reg[4][5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  datapath/grid_2d_reg[4][5][0]/Q
                         net (fo=10, routed)          0.183     1.795    datapath/grid_2d_reg[4][5]_91[0]
    SLICE_X53Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.840 r  datapath/grid_2d[4][5][3]_i_1/O
                         net (fo=1, routed)           0.000     1.840    datapath/p_0_in__90[3]
    SLICE_X53Y49         FDRE                                         r  datapath/grid_2d_reg[4][5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.838     1.965    datapath/clk_ext_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  datapath/grid_2d_reg[4][5][3]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.092     1.813    datapath/grid_2d_reg[4][5][3]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[4][5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[4][5][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.159%)  route 0.184ns (46.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.565     1.448    datapath/clk_ext_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  datapath/grid_2d_reg[4][5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  datapath/grid_2d_reg[4][5][0]/Q
                         net (fo=10, routed)          0.184     1.796    datapath/grid_2d_reg[4][5]_91[0]
    SLICE_X53Y49         LUT5 (Prop_lut5_I2_O)        0.045     1.841 r  datapath/grid_2d[4][5][2]_i_1/O
                         net (fo=1, routed)           0.000     1.841    datapath/p_0_in__90[2]
    SLICE_X53Y49         FDRE                                         r  datapath/grid_2d_reg[4][5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.838     1.965    datapath/clk_ext_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  datapath/grid_2d_reg[4][5][2]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.091     1.812    datapath/grid_2d_reg[4][5][2]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[15][7][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[15][7][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.227ns (51.193%)  route 0.216ns (48.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.560     1.443    datapath/clk_ext_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  datapath/grid_2d_reg[15][7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  datapath/grid_2d_reg[15][7][1]/Q
                         net (fo=9, routed)           0.216     1.788    datapath/grid_2d_reg[15][7]_48[1]
    SLICE_X35Y58         LUT5 (Prop_lut5_I1_O)        0.099     1.887 r  datapath/grid_2d[15][7][2]_i_1/O
                         net (fo=1, routed)           0.000     1.887    datapath/p_0_in__47[2]
    SLICE_X35Y58         FDRE                                         r  datapath/grid_2d_reg[15][7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.827     1.955    datapath/clk_ext_IBUF_BUFG
    SLICE_X35Y58         FDRE                                         r  datapath/grid_2d_reg[15][7][2]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.092     1.798    datapath/grid_2d_reg[15][7][2]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[7][6][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[7][6][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.582%)  route 0.272ns (59.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.562     1.445    datapath/clk_ext_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  datapath/grid_2d_reg[7][6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  datapath/grid_2d_reg[7][6][0]/Q
                         net (fo=10, routed)          0.272     1.859    datapath/grid_2d_reg[7][6]_72[0]
    SLICE_X40Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.904 r  datapath/grid_2d[7][6][3]_i_1/O
                         net (fo=1, routed)           0.000     1.904    datapath/p_0_in__71[3]
    SLICE_X40Y49         FDRE                                         r  datapath/grid_2d_reg[7][6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.834     1.961    datapath/clk_ext_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  datapath/grid_2d_reg[7][6][3]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.092     1.809    datapath/grid_2d_reg[7][6][3]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[13][5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[13][5][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.162%)  route 0.091ns (32.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.566     1.449    datapath/clk_ext_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  datapath/grid_2d_reg[13][5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  datapath/grid_2d_reg[13][5][2]/Q
                         net (fo=8, routed)           0.091     1.681    datapath/grid_2d_reg[13][5]_82[2]
    SLICE_X56Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.726 r  datapath/grid_2d[13][5][3]_i_1/O
                         net (fo=1, routed)           0.000     1.726    datapath/p_0_in__81[3]
    SLICE_X56Y56         FDRE                                         r  datapath/grid_2d_reg[13][5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.834     1.962    datapath/clk_ext_IBUF_BUFG
    SLICE_X56Y56         FDRE                                         r  datapath/grid_2d_reg[13][5][3]/C
                         clock pessimism             -0.500     1.462    
    SLICE_X56Y56         FDRE (Hold_fdre_C_D)         0.121     1.583    datapath/grid_2d_reg[13][5][3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[15][7][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[15][7][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.227ns (45.544%)  route 0.271ns (54.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.560     1.443    datapath/clk_ext_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  datapath/grid_2d_reg[15][7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  datapath/grid_2d_reg[15][7][1]/Q
                         net (fo=9, routed)           0.271     1.843    datapath/grid_2d_reg[15][7]_48[1]
    SLICE_X35Y58         LUT6 (Prop_lut6_I3_O)        0.099     1.942 r  datapath/grid_2d[15][7][3]_i_1/O
                         net (fo=1, routed)           0.000     1.942    datapath/p_0_in__47[3]
    SLICE_X35Y58         FDRE                                         r  datapath/grid_2d_reg[15][7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.827     1.955    datapath/clk_ext_IBUF_BUFG
    SLICE_X35Y58         FDRE                                         r  datapath/grid_2d_reg[15][7][3]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.092     1.798    datapath/grid_2d_reg[15][7][3]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[15][7][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[15][7][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.231ns (45.555%)  route 0.276ns (54.445%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.559     1.442    datapath/clk_ext_IBUF_BUFG
    SLICE_X35Y58         FDRE                                         r  datapath/grid_2d_reg[15][7][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  datapath/grid_2d_reg[15][7][5]/Q
                         net (fo=5, routed)           0.145     1.728    datapath/grid_2d_reg[15][7]_48[5]
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.773 r  datapath/grid_2d[15][7][7]_i_3/O
                         net (fo=3, routed)           0.131     1.904    datapath/grid_2d[15][7][7]_i_3_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I2_O)        0.045     1.949 r  datapath/grid_2d[15][7][7]_i_2/O
                         net (fo=1, routed)           0.000     1.949    datapath/p_0_in__47[7]
    SLICE_X36Y59         FDRE                                         r  datapath/grid_2d_reg[15][7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.828     1.956    datapath/clk_ext_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  datapath/grid_2d_reg[15][7][7]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X36Y59         FDRE (Hold_fdre_C_D)         0.092     1.799    datapath/grid_2d_reg[15][7][7]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 right_btn/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            right_btn/timeout_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.588     1.471    right_btn/clk_ext_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  right_btn/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  right_btn/timeout_counter_reg[6]/Q
                         net (fo=3, routed)           0.076     1.688    right_btn/timeout_counter_reg[6]
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.045     1.733 r  right_btn/timeout_counter[7]_i_2__1/O
                         net (fo=1, routed)           0.000     1.733    right_btn/plusOp__2[7]
    SLICE_X5Y16          FDRE                                         r  right_btn/timeout_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.857     1.984    right_btn/clk_ext_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  right_btn/timeout_counter_reg[7]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.091     1.575    right_btn/timeout_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[11][4][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[11][4][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.559     1.442    datapath/clk_ext_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  datapath/grid_2d_reg[11][4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  datapath/grid_2d_reg[11][4][0]/Q
                         net (fo=10, routed)          0.110     1.694    datapath/grid_2d_reg[11][4]_100[0]
    SLICE_X38Y60         LUT5 (Prop_lut5_I2_O)        0.045     1.739 r  datapath/grid_2d[11][4][2]_i_1/O
                         net (fo=1, routed)           0.000     1.739    datapath/p_0_in__99[2]
    SLICE_X38Y60         FDRE                                         r  datapath/grid_2d_reg[11][4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.827     1.955    datapath/clk_ext_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  datapath/grid_2d_reg[11][4][2]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.120     1.575    datapath/grid_2d_reg[11][4][2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sync/y_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.525%)  route 0.111ns (37.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.559     1.442    sync/clk_ext_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  sync/y_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  sync/y_sig_reg[6]/Q
                         net (fo=12, routed)          0.111     1.695    sync/pixel_y[6]
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.045     1.740 r  sync/y_sig[8]_i_1/O
                         net (fo=1, routed)           0.000     1.740    sync/y_sig[8]_i_1_n_0
    SLICE_X42Y34         FDRE                                         r  sync/y_sig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.827     1.954    sync/clk_ext_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  sync/y_sig_reg[8]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.121     1.576    sync/y_sig_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_ext_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y37   blue_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y37   blue_reg_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y37   blue_reg_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y37   blue_reg_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y38   green_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y37   green_reg_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y38   green_reg_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y38   green_reg_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y21   input_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y37   blue_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y37   blue_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y37   blue_reg_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y37   blue_reg_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   blue_reg_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   blue_reg_reg[3]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y37   blue_reg_reg[3]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y37   blue_reg_reg[3]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y38   green_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y38   green_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y37   blue_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y37   blue_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y37   blue_reg_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y37   blue_reg_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   blue_reg_reg[3]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   blue_reg_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y37   blue_reg_reg[3]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y37   blue_reg_reg[3]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y38   green_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y38   green_reg_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync/y_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.134ns  (logic 4.437ns (48.581%)  route 4.697ns (51.419%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.559     5.080    sync/clk_ext_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  sync/y_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  sync/y_sig_reg[6]/Q
                         net (fo=12, routed)          0.923     6.460    sync/pixel_y[6]
    SLICE_X43Y34         LUT4 (Prop_lut4_I2_O)        0.152     6.612 r  sync/vga_vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.838     7.450    sync/vga_vsync_OBUF_inst_i_2_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I5_O)        0.326     7.776 r  sync/vga_vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.935    10.711    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    14.214 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    14.214    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.344ns  (logic 4.077ns (48.858%)  route 4.267ns (51.142%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.559     5.080    sync/clk_ext_IBUF_BUFG
    SLICE_X44Y33         FDRE                                         r  sync/x_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  sync/x_sig_reg[8]/Q
                         net (fo=12, routed)          1.540     7.076    sync/pixel_x[8]
    SLICE_X39Y33         LUT6 (Prop_lut6_I4_O)        0.124     7.200 r  sync/vga_hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.727     9.927    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    13.424 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.424    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.184ns  (logic 3.986ns (55.490%)  route 3.198ns (44.510%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.564     5.085    clk_ext_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  green_reg_reg[3]/Q
                         net (fo=1, routed)           3.198     8.739    vga_green_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.269 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.269    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.043ns  (logic 3.961ns (56.246%)  route 3.082ns (43.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.564     5.085    clk_ext_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  green_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  green_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           3.082     8.623    green_reg_reg[3]_lopt_replica_2_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.128 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.128    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.028ns  (logic 3.951ns (56.225%)  route 3.076ns (43.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.563     5.084    clk_ext_IBUF_BUFG
    SLICE_X44Y37         FDRE                                         r  blue_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  blue_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.076     8.617    blue_reg_reg[3]_lopt_replica_1
    N18                  OBUF (Prop_obuf_I_O)         3.495    12.112 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.112    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.025ns  (logic 4.097ns (58.325%)  route 2.928ns (41.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.562     5.083    clk_ext_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  blue_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.419     5.502 r  blue_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.928     8.430    blue_reg_reg[3]_lopt_replica_2_1
    L18                  OBUF (Prop_obuf_I_O)         3.678    12.108 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.108    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.021ns  (logic 4.113ns (58.575%)  route 2.909ns (41.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.562     5.083    clk_ext_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  blue_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.419     5.502 r  blue_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.909     8.411    blue_reg_reg[3]_lopt_replica_3_1
    K18                  OBUF (Prop_obuf_I_O)         3.694    12.105 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.105    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.920ns  (logic 3.958ns (57.203%)  route 2.962ns (42.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.563     5.084    clk_ext_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  red_reg_reg[3]/Q
                         net (fo=1, routed)           2.962     8.502    vga_red_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.004 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.004    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.878ns  (logic 3.981ns (57.875%)  route 2.897ns (42.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.563     5.084    clk_ext_IBUF_BUFG
    SLICE_X45Y37         FDRE                                         r  blue_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  blue_reg_reg[3]/Q
                         net (fo=1, routed)           2.897     8.438    vga_blue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.962 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.962    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.771ns  (logic 3.980ns (58.774%)  route 2.791ns (41.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.563     5.084    clk_ext_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  red_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  red_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.791     8.332    red_reg_reg[3]_lopt_replica_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.855 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.855    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.363ns (61.705%)  route 0.846ns (38.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.561     1.444    clk_ext_IBUF_BUFG
    SLICE_X44Y37         FDRE                                         r  green_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  green_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.846     2.431    green_reg_reg[3]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.653 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.653    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.366ns (61.209%)  route 0.866ns (38.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.561     1.444    clk_ext_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  red_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  red_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.866     2.451    red_reg_reg[3]_lopt_replica_3_1
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.676 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.676    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.361ns (60.369%)  route 0.894ns (39.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.561     1.444    clk_ext_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  red_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  red_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.894     2.479    red_reg_reg[3]_lopt_replica_2_1
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.699 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.699    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.366ns (60.504%)  route 0.891ns (39.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.561     1.444    clk_ext_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  red_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  red_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.891     2.477    red_reg_reg[3]_lopt_replica_1
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.701 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.701    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.371ns (60.642%)  route 0.890ns (39.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.562     1.445    clk_ext_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  green_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  green_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.890     2.476    green_reg_reg[3]_lopt_replica_3_1
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.706 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.706    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.367ns (59.940%)  route 0.913ns (40.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.561     1.444    clk_ext_IBUF_BUFG
    SLICE_X45Y37         FDRE                                         r  blue_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  blue_reg_reg[3]/Q
                         net (fo=1, routed)           0.913     2.499    vga_blue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.724 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.724    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.345ns (58.228%)  route 0.965ns (41.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.561     1.444    clk_ext_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  red_reg_reg[3]/Q
                         net (fo=1, routed)           0.965     2.550    vga_red_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.753 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.753    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.386ns (59.459%)  route 0.945ns (40.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.560     1.443    clk_ext_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  blue_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  blue_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.945     2.516    blue_reg_reg[3]_lopt_replica_2_1
    L18                  OBUF (Prop_obuf_I_O)         1.258     3.773 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.773    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.340ns  (logic 1.338ns (57.161%)  route 1.002ns (42.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.561     1.444    clk_ext_IBUF_BUFG
    SLICE_X44Y37         FDRE                                         r  blue_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  blue_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.002     2.588    blue_reg_reg[3]_lopt_replica_1
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.784 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.784    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.401ns (59.420%)  route 0.957ns (40.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.560     1.443    clk_ext_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  blue_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  blue_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.957     2.528    blue_reg_reg[3]_lopt_replica_3_1
    K18                  OBUF (Prop_obuf_I_O)         1.273     3.801 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.801    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_switch
                            (input port)
  Destination:            reset_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.043ns  (logic 1.461ns (48.026%)  route 1.581ns (51.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_switch (IN)
                         net (fo=0)                   0.000     0.000    reset_switch
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_switch_IBUF_inst/O
                         net (fo=1, routed)           1.581     3.043    reset_sw/D[0]
    SLICE_X10Y24         FDRE                                         r  reset_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.434     4.775    reset_sw/clk_ext_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  reset_sw/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 left_button
                            (input port)
  Destination:            left_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.800ns  (logic 1.451ns (51.825%)  route 1.349ns (48.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  left_button (IN)
                         net (fo=0)                   0.000     0.000    left_button
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  left_button_IBUF_inst/O
                         net (fo=1, routed)           1.349     2.800    left_btn/D[0]
    SLICE_X8Y22          FDRE                                         r  left_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.436     4.777    left_btn/clk_ext_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  left_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 pause_switch
                            (input port)
  Destination:            pause_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.783ns  (logic 1.453ns (52.200%)  route 1.330ns (47.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  pause_switch (IN)
                         net (fo=0)                   0.000     0.000    pause_switch
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  pause_switch_IBUF_inst/O
                         net (fo=1, routed)           1.330     2.783    pause_sw/D[0]
    SLICE_X12Y12         FDRE                                         r  pause_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.446     4.787    pause_sw/clk_ext_IBUF_BUFG
    SLICE_X12Y12         FDRE                                         r  pause_sw/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 up_button
                            (input port)
  Destination:            up_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.766ns  (logic 1.454ns (52.562%)  route 1.312ns (47.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  up_button (IN)
                         net (fo=0)                   0.000     0.000    up_button
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  up_button_IBUF_inst/O
                         net (fo=1, routed)           1.312     2.766    up_btn/D[0]
    SLICE_X10Y17         FDRE                                         r  up_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.443     4.784    up_btn/clk_ext_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  up_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 right_button
                            (input port)
  Destination:            right_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.515ns  (logic 1.451ns (57.695%)  route 1.064ns (42.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  right_button (IN)
                         net (fo=0)                   0.000     0.000    right_button
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  right_button_IBUF_inst/O
                         net (fo=1, routed)           1.064     2.515    right_btn/D[0]
    SLICE_X6Y16          FDRE                                         r  right_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.510     4.851    right_btn/clk_ext_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  right_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 down_button
                            (input port)
  Destination:            down_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.358ns  (logic 1.452ns (61.589%)  route 0.906ns (38.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  down_button (IN)
                         net (fo=0)                   0.000     0.000    down_button
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  down_button_IBUF_inst/O
                         net (fo=1, routed)           0.906     2.358    down_btn/D[0]
    SLICE_X6Y14          FDRE                                         r  down_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        1.512     4.853    down_btn/clk_ext_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  down_btn/synchronizer_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 down_button
                            (input port)
  Destination:            down_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.221ns (39.427%)  route 0.339ns (60.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  down_button (IN)
                         net (fo=0)                   0.000     0.000    down_button
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  down_button_IBUF_inst/O
                         net (fo=1, routed)           0.339     0.559    down_btn/D[0]
    SLICE_X6Y14          FDRE                                         r  down_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.859     1.986    down_btn/clk_ext_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  down_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 right_button
                            (input port)
  Destination:            right_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.219ns (34.842%)  route 0.410ns (65.158%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  right_button (IN)
                         net (fo=0)                   0.000     0.000    right_button
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  right_button_IBUF_inst/O
                         net (fo=1, routed)           0.410     0.629    right_btn/D[0]
    SLICE_X6Y16          FDRE                                         r  right_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.857     1.984    right_btn/clk_ext_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  right_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 pause_switch
                            (input port)
  Destination:            pause_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.221ns (28.498%)  route 0.554ns (71.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  pause_switch (IN)
                         net (fo=0)                   0.000     0.000    pause_switch
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pause_switch_IBUF_inst/O
                         net (fo=1, routed)           0.554     0.775    pause_sw/D[0]
    SLICE_X12Y12         FDRE                                         r  pause_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.832     1.959    pause_sw/clk_ext_IBUF_BUFG
    SLICE_X12Y12         FDRE                                         r  pause_sw/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 up_button
                            (input port)
  Destination:            up_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.222ns (28.521%)  route 0.556ns (71.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  up_button (IN)
                         net (fo=0)                   0.000     0.000    up_button
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  up_button_IBUF_inst/O
                         net (fo=1, routed)           0.556     0.778    up_btn/D[0]
    SLICE_X10Y17         FDRE                                         r  up_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.828     1.955    up_btn/clk_ext_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  up_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 left_button
                            (input port)
  Destination:            left_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.219ns (27.860%)  route 0.568ns (72.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  left_button (IN)
                         net (fo=0)                   0.000     0.000    left_button
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  left_button_IBUF_inst/O
                         net (fo=1, routed)           0.568     0.787    left_btn/D[0]
    SLICE_X8Y22          FDRE                                         r  left_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.823     1.950    left_btn/clk_ext_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  left_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 reset_switch
                            (input port)
  Destination:            reset_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.229ns (25.349%)  route 0.675ns (74.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_switch (IN)
                         net (fo=0)                   0.000     0.000    reset_switch
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  reset_switch_IBUF_inst/O
                         net (fo=1, routed)           0.675     0.905    reset_sw/D[0]
    SLICE_X10Y24         FDRE                                         r  reset_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1612, routed)        0.820     1.947    reset_sw/clk_ext_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  reset_sw/synchronizer_reg[1]/C





