# canny_edge_detection_in_FPGA
In this project, Canny edge detection, one of the efficient edge detection algorithms is implemented on a Zedboard FPGA using verilog. The input image is stored on a PC and fed to the FPGA. The output processed image is displayed on a VGA monitor.

![Block_ImgProcess](https://user-images.githubusercontent.com/85092975/137430844-67058a3b-a781-489b-b87a-7ca21d339b7c.jpg)
