// ==============================================================
// Generated by Vitis HLS v2023.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="C_drain_IO_L2_out_C_drain_IO_L2_out,hls_ip_2023_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvp1802-lsvc4072-2MP-e-S,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1.918000,HLS_SYN_LAT=4589,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=34,HLS_SYN_LUT=272,HLS_VERSION=2023_2_2}" *)

module C_drain_IO_L2_out (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        idx,
        fifo_C_drain_in_s_dout,
        fifo_C_drain_in_s_empty_n,
        fifo_C_drain_in_s_read,
        fifo_C_drain_in_peek_dout,
        fifo_C_drain_in_peek_empty_n,
        fifo_C_drain_in_peek_read,
        fifo_C_drain_out_din,
        fifo_C_drain_out_full_n,
        fifo_C_drain_out_write,
        fifo_C_drain_local_in_s_dout,
        fifo_C_drain_local_in_s_empty_n,
        fifo_C_drain_local_in_s_read,
        fifo_C_drain_local_in_peek_dout,
        fifo_C_drain_local_in_peek_empty_n,
        fifo_C_drain_local_in_peek_read
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] idx;
input  [128:0] fifo_C_drain_in_s_dout;
input   fifo_C_drain_in_s_empty_n;
output   fifo_C_drain_in_s_read;
input  [128:0] fifo_C_drain_in_peek_dout;
input   fifo_C_drain_in_peek_empty_n;
output   fifo_C_drain_in_peek_read;
output  [128:0] fifo_C_drain_out_din;
input   fifo_C_drain_out_full_n;
output   fifo_C_drain_out_write;
input  [128:0] fifo_C_drain_local_in_s_dout;
input   fifo_C_drain_local_in_s_empty_n;
output   fifo_C_drain_local_in_s_read;
input  [128:0] fifo_C_drain_local_in_peek_dout;
input   fifo_C_drain_local_in_peek_empty_n;
output   fifo_C_drain_local_in_peek_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_C_drain_in_s_read;
reg[128:0] fifo_C_drain_out_din;
reg fifo_C_drain_out_write;
reg fifo_C_drain_local_in_s_read;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln647_fu_160_p2;
reg   [0:0] icmp_ln647_reg_199;
wire    ap_CS_fsm_state2;
wire    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_ap_start;
wire    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_ap_done;
wire    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_ap_idle;
wire    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_ap_ready;
wire    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_fifo_C_drain_in_s_read;
wire   [128:0] grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_fifo_C_drain_out_din;
wire    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_fifo_C_drain_out_write;
wire    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_ap_start;
wire    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_ap_done;
wire    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_ap_idle;
wire    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_ap_ready;
wire    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_fifo_C_drain_local_in_s_read;
wire   [128:0] grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_fifo_C_drain_out_din;
wire    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_fifo_C_drain_out_write;
reg    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_ap_start_reg;
wire   [0:0] icmp_ln645_fu_150_p2;
wire    ap_CS_fsm_state3;
reg    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_ap_start_reg;
reg   [5:0] c3_fu_60;
wire   [5:0] add_ln645_fu_165_p2;
wire   [5:0] c3_1_fu_131_p1;
reg    ap_block_state3_on_subcall_done;
wire   [31:0] zext_ln645_fu_156_p1;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_ap_start_reg = 1'b0;
#0 grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_ap_start_reg = 1'b0;
#0 c3_fu_60 = 6'd0;
end

C_drain_IO_L2_out_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5 grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_ap_start),
    .ap_done(grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_ap_done),
    .ap_idle(grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_ap_idle),
    .ap_ready(grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_ap_ready),
    .fifo_C_drain_in_s_dout(fifo_C_drain_in_s_dout),
    .fifo_C_drain_in_s_empty_n(fifo_C_drain_in_s_empty_n),
    .fifo_C_drain_in_s_read(grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_fifo_C_drain_in_s_read),
    .fifo_C_drain_out_din(grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_fifo_C_drain_out_din),
    .fifo_C_drain_out_full_n(fifo_C_drain_out_full_n),
    .fifo_C_drain_out_write(grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_fifo_C_drain_out_write)
);

C_drain_IO_L2_out_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3 grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_ap_start),
    .ap_done(grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_ap_done),
    .ap_idle(grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_ap_idle),
    .ap_ready(grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_ap_ready),
    .fifo_C_drain_local_in_s_dout(fifo_C_drain_local_in_s_dout),
    .fifo_C_drain_local_in_s_empty_n(fifo_C_drain_local_in_s_empty_n),
    .fifo_C_drain_local_in_s_read(grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_fifo_C_drain_local_in_s_read),
    .fifo_C_drain_out_din(grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_fifo_C_drain_out_din),
    .fifo_C_drain_out_full_n(fifo_C_drain_out_full_n),
    .fifo_C_drain_out_write(grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_fifo_C_drain_out_write)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln645_fu_150_p2 == 1'd1) & (icmp_ln647_fu_160_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_ap_start_reg <= 1'b1;
        end else if ((grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_ap_ready == 1'b1)) begin
            grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln645_fu_150_p2 == 1'd1) & (icmp_ln647_fu_160_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_ap_start_reg <= 1'b1;
        end else if ((grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_ap_ready == 1'b1)) begin
            grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        c3_fu_60 <= c3_1_fu_131_p1;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_on_subcall_done))) begin
        c3_fu_60 <= add_ln645_fu_165_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln647_reg_199 <= icmp_ln647_fu_160_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_on_subcall_done)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln645_fu_150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln645_fu_150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln647_reg_199 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        fifo_C_drain_in_s_read = grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_fifo_C_drain_in_s_read;
    end else begin
        fifo_C_drain_in_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln647_reg_199 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        fifo_C_drain_local_in_s_read = grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_fifo_C_drain_local_in_s_read;
    end else begin
        fifo_C_drain_local_in_s_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((icmp_ln647_reg_199 == 1'd1)) begin
            fifo_C_drain_out_din = grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_fifo_C_drain_out_din;
        end else if ((icmp_ln647_reg_199 == 1'd0)) begin
            fifo_C_drain_out_din = grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_fifo_C_drain_out_din;
        end else begin
            fifo_C_drain_out_din = grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_fifo_C_drain_out_din;
        end
    end else begin
        fifo_C_drain_out_din = grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_fifo_C_drain_out_din;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((icmp_ln647_reg_199 == 1'd1)) begin
            fifo_C_drain_out_write = grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_fifo_C_drain_out_write;
        end else if ((icmp_ln647_reg_199 == 1'd0)) begin
            fifo_C_drain_out_write = grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_fifo_C_drain_out_write;
        end else begin
            fifo_C_drain_out_write = 1'b0;
        end
    end else begin
        fifo_C_drain_out_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln645_fu_150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln645_fu_165_p2 = (c3_fu_60 + 6'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state3_on_subcall_done = (((grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_ap_done == 1'b0) & (icmp_ln647_reg_199 == 1'd1)) | ((grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_ap_done == 1'b0) & (icmp_ln647_reg_199 == 1'd0)));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign c3_1_fu_131_p1 = idx[5:0];

assign fifo_C_drain_in_peek_read = 1'b0;

assign fifo_C_drain_local_in_peek_read = 1'b0;

assign grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_ap_start = grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_648_2_VITIS_LOOP_650_3_fu_118_ap_start_reg;

assign grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_ap_start = grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_663_4_VITIS_LOOP_665_5_fu_110_ap_start_reg;

assign icmp_ln645_fu_150_p2 = ((c3_fu_60 < 6'd17) ? 1'b1 : 1'b0);

assign icmp_ln647_fu_160_p2 = ((zext_ln645_fu_156_p1 == idx) ? 1'b1 : 1'b0);

assign zext_ln645_fu_156_p1 = c3_fu_60;

endmodule //C_drain_IO_L2_out
