
---------- Begin Simulation Statistics ----------
final_tick                                  538876000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 218593                       # Simulator instruction rate (inst/s)
host_mem_usage                                 881928                       # Number of bytes of host memory used
host_op_rate                                   450025                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.24                       # Real time elapsed on the host
host_tick_rate                               34234655                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      490585                       # Number of instructions simulated
sim_ops                                       1010070                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000077                       # Number of seconds simulated
sim_ticks                                    76840000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           182                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect         3393                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted        86545                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits        43897                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups        50310                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses         6413                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups         95844                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS          4068                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         1447                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads          314939                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes         151705                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts         3396                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches            58057                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events        35845                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts       136961                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts       202664                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps       446807                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples       134273                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     3.327601                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.244029                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0        43199     32.17%     32.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1        14764     11.00%     43.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2         9010      6.71%     49.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3        12015      8.95%     58.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4        11473      8.54%     67.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5         4313      3.21%     70.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6         1817      1.35%     71.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7         1837      1.37%     73.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8        35845     26.70%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total       134273                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts            58728                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls         2510                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts          384254                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads               42579                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        18010      4.03%      4.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu       315960     70.72%     74.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult         1573      0.35%     75.10% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd         7884      1.76%     76.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     76.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     76.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     76.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     76.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     76.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     76.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     76.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     76.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     76.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu         1888      0.42%     77.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp          174      0.04%     77.32% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt          704      0.16%     77.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc         3574      0.80%     78.28% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     78.28% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     78.28% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     78.28% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     78.28% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     78.28% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     78.28% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd         7854      1.76%     80.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt         4158      0.93%     80.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv          462      0.10%     81.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     81.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult         7392      1.65%     82.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     82.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     82.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     82.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     82.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     82.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     82.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     82.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     82.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     82.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     82.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead        32635      7.30%     90.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite        31341      7.01%     97.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead         9944      2.23%     99.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         3254      0.73%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total       446807                       # Class of committed instruction
system.switch_cpus_1.commit.refs                77174                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts            202664                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps              446807                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.758299                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.758299                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles        48263                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts       641673                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles          12974                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles           74061                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles         3414                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles        14833                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses             49411                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                  55                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses             36439                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                  82                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches             95844                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines           37949                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles              147353                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes           22                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts               308665                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           55                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles          6828                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.623660                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles         2716                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches        47965                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.008492                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples       153553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.620040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.544184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0          45492     29.63%     29.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1           5681      3.70%     33.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2           4859      3.16%     36.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3           6999      4.56%     41.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4           2655      1.73%     42.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5           7930      5.16%     47.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6           6333      4.12%     52.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7           4075      2.65%     54.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8          69529     45.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total       153553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads           97441                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          57088                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                   127                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts         4063                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches          63302                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.318194                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs              85764                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores            36388                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles         32246                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts        58872                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           52                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          395                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts        46758                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts       583909                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts        49376                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts         7744                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts       509940                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           40                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles         3414                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles          136                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads         2806                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads        16290                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores        12163                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents           19                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3247                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          816                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers          667735                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count              507606                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.544256                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers          363419                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             3.303006                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent               509394                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads         652758                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes        350369                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.318740                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.318740                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        20165      3.90%      3.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu       370591     71.59%     75.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult         1672      0.32%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd         9523      1.84%     77.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     77.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     77.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     77.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     77.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     77.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     77.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     77.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu         2822      0.55%     78.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp          174      0.03%     78.22% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt          809      0.16%     78.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc         4027      0.78%     79.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     79.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     79.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     79.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd         7857      1.52%     80.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt         4374      0.84%     81.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv          462      0.09%     81.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult         7425      1.43%     83.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     83.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     83.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     83.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead        40042      7.73%     90.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite        33539      6.48%     97.26% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead        10791      2.08%     99.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         3417      0.66%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total       517690                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses         63730                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       127238                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses        62600                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes        72744                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt             14314                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.027650                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu         13818     96.53%     96.53% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt          171      1.19%     97.73% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc           73      0.51%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     98.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead          138      0.96%     99.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite           83      0.58%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           31      0.22%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses       448109                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads      1078387                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses       445006                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes       648234                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded           583756                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued          517690                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          153                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined       137050                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         2384                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          153                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined       247089                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples       153553                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.371409                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.878887                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0        51172     33.33%     33.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1         4823      3.14%     36.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2         7828      5.10%     41.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3         7969      5.19%     46.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4        23749     15.47%     62.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5        10828      7.05%     69.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6        19613     12.77%     82.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7        14078      9.17%     91.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8        13493      8.79%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total       153553                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 3.368623                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses             37961                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  28                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads         3316                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores          782                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads        58872                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores        46758                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads        190147                       # number of misc regfile reads
system.switch_cpus_1.numCycles                 153680                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles         33621                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps       489308                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents         6872                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles          17830                       # Number of cycles rename is idle
system.switch_cpus_1.rename.ROBFullEvents          558                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups      1591323                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts       621708                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands       674552                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles           83271                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents         5518                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles         3414                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles        15410                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps         185152                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups       103960                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups       841463                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts           36244                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads             682170                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes           1187117                       # The number of ROB writes
system.switch_cpus_1.timesIdled                     4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          205                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          410                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests          109                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests          292                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                152                       # Transaction distribution
system.membus.trans_dist::ReadExReq                30                       # Transaction distribution
system.membus.trans_dist::ReadExResp               30                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           152                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port          364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total          364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port        11648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total        11648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   11648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               182                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     182    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 182                       # Request fanout histogram
system.membus.reqLayer2.occupancy              225000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy             964750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    538876000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    538876000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    538876000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF    538876000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    538876000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    538876000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    538876000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               175                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          109                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           21                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             185                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               30                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              30                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            21                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          154                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           63                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   615                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        17664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  20352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             110                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              315                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003175                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056344                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    314     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                315                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             318000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            276000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             31500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    538876000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            7                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data           15                       # number of demand (read+write) hits
system.l2.demand_hits::total                       22                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            7                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data           15                       # number of overall hits
system.l2.overall_hits::total                      22                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data          169                       # number of demand (read+write) misses
system.l2.demand_misses::total                    183                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           14                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data          169                       # number of overall misses
system.l2.overall_misses::total                   183                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      1286500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data     15736500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         17023000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      1286500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data     15736500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        17023000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           21                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data          184                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  205                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           21                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data          184                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 205                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.666667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.918478                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.892683                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.666667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.918478                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.892683                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 91892.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 93115.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93021.857923                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 91892.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 93115.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93021.857923                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  17                       # number of writebacks
system.l2.writebacks::total                        17                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data          169                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               183                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data          169                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              183                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      1216500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data     14891500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     16108000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      1216500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data     14891500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     16108000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.666667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.918478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.892683                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.666667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.918478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.892683                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 86892.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 88115.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88021.857923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 86892.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 88115.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88021.857923                       # average overall mshr miss latency
system.l2.replacements                            110                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           92                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               92                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           92                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           92                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           21                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               21                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           21                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           21                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus_1.data           30                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  30                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data      2745000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2745000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data           30                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                30                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data        91500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        91500                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data           30                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             30                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data      2595000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2595000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data        86500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        86500                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      1286500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1286500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           21                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             21                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.666667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.666667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 91892.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91892.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      1216500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1216500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.666667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 86892.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86892.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data           15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data          139                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             139                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data     12991500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12991500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data          154                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           154                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.902597                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.902597                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 93464.028777                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93464.028777                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data          139                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          139                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data     12296500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12296500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.902597                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.902597                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 88464.028777                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88464.028777                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    538876000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3877.622222                       # Cycle average of tags in use
system.l2.tags.total_refs                        8720                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4021                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.168615                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      61.267595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       517.115877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1136.229288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   754.651907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1306.596909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    13.195042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data    88.565605                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.126249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.277400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.184241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.318993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.003221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.021622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.946685                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3911                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3675                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.954834                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      3465                       # Number of tag accesses
system.l2.tags.data_accesses                     3465                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    538876000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data            1                       # number of demand (read+write) hits
system.l3.demand_hits::total                        1                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data            1                       # number of overall hits
system.l3.overall_hits::total                       1                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           14                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data          168                       # number of demand (read+write) misses
system.l3.demand_misses::total                    182                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           14                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data          168                       # number of overall misses
system.l3.overall_misses::total                   182                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      1132500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data     13867000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total         14999500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      1132500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data     13867000                       # number of overall miss cycles
system.l3.overall_miss_latency::total        14999500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           14                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data          169                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                  183                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           14                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data          169                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                 183                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.994083                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.994536                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.994083                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.994536                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 80892.857143                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 82541.666667                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 82414.835165                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 80892.857143                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 82541.666667                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 82414.835165                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.demand_mshr_misses::.switch_cpus_1.inst           14                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data          168                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total               182                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           14                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data          168                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total              182                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       992500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data     12187000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total     13179500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       992500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data     12187000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total     13179500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.994083                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.994536                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.994083                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.994536                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 70892.857143                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 72541.666667                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 72414.835165                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 70892.857143                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 72541.666667                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 72414.835165                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks           17                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total               17                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks           17                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total           17                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_misses::.switch_cpus_1.data           30                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                  30                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data      2415000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total       2415000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data           30                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total                30                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data        80500                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total        80500                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data           30                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total             30                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data      2115000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total      2115000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data        70500                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total        70500                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.data            1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst           14                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data          138                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             152                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst      1132500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data     11452000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     12584500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst           14                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data          139                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total           153                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.992806                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.993464                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 80892.857143                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 82985.507246                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 82792.763158                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst           14                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data          138                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          152                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst       992500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data     10072000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     11064500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.992806                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.993464                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 70892.857143                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 72985.507246                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 72792.763158                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED    538876000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  4581.972255                       # Cycle average of tags in use
system.l3.tags.total_refs                        5409                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      4663                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.159983                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.cpu.inst              665                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data             1704                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst          768                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data         1344                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    13.196955                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data    87.775300                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.cpu.inst        0.020294                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.052002                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.023438                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.041016                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000403                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.002679                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.139831                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4663                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         4431                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.142303                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                      4854                       # Number of tag accesses
system.l3.tags.data_accesses                     4854                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    538876000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp               153                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty           17                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict              92                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq               30                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp              30                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq          153                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side          475                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side        12800                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples              183                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                    183    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total                183                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy             163000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy            274500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED    538876000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data        10752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              11648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           896                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data          168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 182                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst     11660593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    139927121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             151587715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst     11660593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11660593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst     11660593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    139927121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            151587715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples       168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000463500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 382                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         182                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       182                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      2278250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 5690750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12517.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31267.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      116                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   182                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           61                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.360656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.987609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.392224                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           25     40.98%     40.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           14     22.95%     63.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255            3      4.92%     68.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            8     13.11%     81.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            1      1.64%     83.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            6      9.84%     93.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            1      1.64%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            1      1.64%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-639            1      1.64%     98.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-767            1      1.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           61                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  11648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   11648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       151.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    151.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      77347000                       # Total gap between requests
system.mem_ctrls.avgGap                     424983.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data        10752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 11660593.440916189924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 139927121.290994256735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           14                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data          168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       414750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data      5276000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     29625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     31404.76                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    63.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               207060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               102465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              606900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         31209210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          3225120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           40882515                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.047306                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      8148750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     66351250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               264180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               129030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              692580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         31213200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          3221760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           41052510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        534.259630                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      8139250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     66360750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    538876000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       154964                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       222996                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst        37926                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           415886                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       154964                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       222996                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst        37926                       # number of overall hits
system.cpu.icache.overall_hits::total          415886                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          674                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          901                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           23                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1598                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          674                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          901                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           23                       # number of overall misses
system.cpu.icache.overall_misses::total          1598                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     70344500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      1523500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71868000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     70344500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      1523500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71868000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       155638                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       223897                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst        37949                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       417484                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       155638                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       223897                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst        37949                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       417484                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004331                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.004024                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000606                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003828                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004331                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.004024                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000606                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003828                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 78073.806881                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 66239.130435                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44973.717146                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 78073.806881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 66239.130435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44973.717146                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           48                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1084                       # number of writebacks
system.cpu.icache.writebacks::total              1084                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          901                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           21                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          922                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          901                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           21                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          922                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     69894000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      1346500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71240500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     69894000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      1346500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71240500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.004024                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000553                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002208                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.004024                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000553                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002208                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 77573.806881                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 64119.047619                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77267.353579                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 77573.806881                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 64119.047619                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77267.353579                       # average overall mshr miss latency
system.cpu.icache.replacements                   1084                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       154964                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       222996                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst        37926                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          415886                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          674                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          901                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           23                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1598                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     70344500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      1523500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71868000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       155638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       223897                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst        37949                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       417484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004331                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.004024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000606                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003828                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 78073.806881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 66239.130435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44973.717146                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          901                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           21                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          922                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     69894000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      1346500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71240500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.004024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000553                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002208                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 77573.806881                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 64119.047619                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77267.353579                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    538876000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           484.681924                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              417482                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1596                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            261.580201                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   252.809845                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   229.100728                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     2.771351                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.493769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.447462                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.005413                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.946644                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          485                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1671532                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1671532                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    538876000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    538876000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    538876000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    538876000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    538876000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    538876000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    538876000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        47391                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data        59045                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data        80545                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           186981                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        47391                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data        59045                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data        80545                       # number of overall hits
system.cpu.dcache.overall_hits::total          186981                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1983                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         1823                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data          665                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4471                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1983                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         1823                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data          665                       # number of overall misses
system.cpu.dcache.overall_misses::total          4471                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    122926000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data     57653000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    180579000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    122926000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data     57653000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    180579000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        49374                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data        60868                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data        81210                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       191452                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        49374                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data        60868                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data        81210                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       191452                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040163                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.029950                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.008189                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023353                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040163                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.029950                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.008189                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023353                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67430.608886                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 86696.240602                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40388.951018                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67430.608886                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 86696.240602                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40388.951018                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          413                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   137.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          942                       # number of writebacks
system.cpu.dcache.writebacks::total               942                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data          481                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          481                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data          481                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          481                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         1823                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data          184                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2007                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         1823                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data          184                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2007                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    122014500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data     16003000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    138017500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    122014500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data     16003000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    138017500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.029950                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.002266                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010483                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.029950                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.002266                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010483                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 66930.608886                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 86972.826087                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68768.061784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 66930.608886                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 86972.826087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68768.061784                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3477                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        31595                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data        40290                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data        45930                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          117815                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1450                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         1540                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data          635                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3625                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    100481500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data     54863000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    155344500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        33045                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data        41830                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data        46565                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       121440                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.043880                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.036816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.013637                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 65247.727273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 86398.425197                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42853.655172                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data          481                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          481                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         1540                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data          154                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1694                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     99711500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data     13228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    112939500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.036816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.003307                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013949                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 64747.727273                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 85896.103896                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66670.306966                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        15796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        18755                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data        34615                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          69166                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          533                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          283                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data           30                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          846                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     22444500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data      2790000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25234500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        16329                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        19038                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data        34645                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        70012                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032641                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014865                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.000866                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012084                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 79309.187279                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data        93000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29828.014184                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          283                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data           30                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          313                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     22303000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data      2775000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     25078000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014865                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.000866                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004471                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 78809.187279                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data        92500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80121.405751                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    538876000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.684304                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              190971                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3989                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.874405                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   151.050809                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   334.471158                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    13.162336                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.295021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.653264                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.025708                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.973993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          292                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            769797                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           769797                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    538876000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON    126953500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    411922500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
