mtrap.o: /home/xdd/xddcore/riscv-pk/machine/mtrap.c \
 /home/xdd/xddcore/riscv-pk/machine/mtrap.h \
 /home/xdd/xddcore/riscv-pk/machine/encoding.h \
 /home/xdd/xddcore/riscv-pk/machine/mcall.h \
 /home/xdd/xddcore/riscv-pk/machine/htif.h \
 /home/xdd/xddcore/riscv-pk/machine/atomic.h config.h \
 /home/xdd/xddcore/riscv-pk/machine/bits.h \
 /home/xdd/xddcore/riscv-pk/machine/vm.h \
 /home/xdd/xddcore/riscv-pk/machine/uart.h \
 /home/xdd/xddcore/riscv-pk/machine/uartlite.h \
 /home/xdd/xddcore/riscv-pk/machine/uart16550.h \
 /home/xdd/xddcore/riscv-pk/machine/xuart.h \
 /home/xdd/xddcore/riscv-pk/machine/finisher.h \
 /home/xdd/xddcore/riscv-pk/machine/fdt.h \
 /home/xdd/xddcore/riscv-pk/machine/unprivileged_memory.h \
 /home/xdd/xddcore/riscv-pk/machine/disabled_hart_mask.h
/home/xdd/xddcore/riscv-pk/machine/mtrap.h:
/home/xdd/xddcore/riscv-pk/machine/encoding.h:
/home/xdd/xddcore/riscv-pk/machine/mcall.h:
/home/xdd/xddcore/riscv-pk/machine/htif.h:
/home/xdd/xddcore/riscv-pk/machine/atomic.h:
config.h:
/home/xdd/xddcore/riscv-pk/machine/bits.h:
/home/xdd/xddcore/riscv-pk/machine/vm.h:
/home/xdd/xddcore/riscv-pk/machine/uart.h:
/home/xdd/xddcore/riscv-pk/machine/uartlite.h:
/home/xdd/xddcore/riscv-pk/machine/uart16550.h:
/home/xdd/xddcore/riscv-pk/machine/xuart.h:
/home/xdd/xddcore/riscv-pk/machine/finisher.h:
/home/xdd/xddcore/riscv-pk/machine/fdt.h:
/home/xdd/xddcore/riscv-pk/machine/unprivileged_memory.h:
/home/xdd/xddcore/riscv-pk/machine/disabled_hart_mask.h:
