#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1346af990 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1346af410 .scope module, "tb_residual_block" "tb_residual_block" 3 15;
 .timescale -9 -12;
P_0x134810c00 .param/l "CLK" 0 3 17, +C4<00000000000000000000000000001010>;
P_0x134810c40 .param/l "FEATURES" 0 3 20, +C4<00000000000000000000000000000100>;
P_0x134810c80 .param/l "N" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x134810cc0 .param/l "OP_HALT" 1 3 75, C4<11111111>;
P_0x134810d00 .param/l "OP_SYNC" 1 3 74, C4<00000100>;
P_0x134810d40 .param/l "OP_TENSOR" 1 3 72, C4<00000001>;
P_0x134810d80 .param/l "OP_VECTOR" 1 3 73, C4<00000010>;
P_0x134810dc0 .param/l "SRAM_B" 1 3 87, C4<00000000000000110000>;
P_0x134810e00 .param/l "SRAM_FX" 1 3 89, C4<00000000000001000000>;
P_0x134810e40 .param/l "SRAM_W" 1 3 86, C4<00000000000000010000>;
P_0x134810e80 .param/l "SRAM_WIDTH" 0 3 18, +C4<00000000000000000000000100000000>;
P_0x134810ec0 .param/l "SRAM_X" 1 3 85, C4<00000000000000000000>;
P_0x134810f00 .param/l "SRAM_Y" 1 3 90, C4<00000000000001010000>;
P_0x134810f40 .param/l "SRAM_Z" 1 3 88, C4<00000000000000100000>;
P_0x134810f80 .param/l "SYNC_MXU" 1 3 80, C4<00000001>;
P_0x134810fc0 .param/l "SYNC_VPU" 1 3 81, C4<00000010>;
P_0x134811000 .param/l "VOP_ADD" 1 3 76, C4<00000001>;
P_0x134811040 .param/l "VOP_LOAD" 1 3 78, C4<00110000>;
P_0x134811080 .param/l "VOP_RELU" 1 3 77, C4<00010000>;
P_0x1348110c0 .param/l "VOP_STORE" 1 3 79, C4<00110001>;
L_0x13809aba8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111101111111111111110>, C4<0>, C4<0>, C4<0>;
v0x600003bb0d80_0 .net "W_row0", 255 0, L_0x13809aba8;  1 drivers
L_0x13809abf0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010111111110000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bb0e10_0 .net "W_row1", 255 0, L_0x13809abf0;  1 drivers
L_0x13809ac38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111110000000011111111>, C4<0>, C4<0>, C4<0>;
v0x600003bb0ea0_0 .net "W_row2", 255 0, L_0x13809ac38;  1 drivers
L_0x13809ac80 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000101111111011111111>, C4<0>, C4<0>, C4<0>;
v0x600003bb0f30_0 .net "W_row3", 255 0, L_0x13809ac80;  1 drivers
L_0x13809b190 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600003bb0fc0_0 .net "X32_row0", 255 0, L_0x13809b190;  1 drivers
L_0x13809b1d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
v0x600003bb1050_0 .net "X32_row1", 255 0, L_0x13809b1d8;  1 drivers
L_0x13809b220 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111100000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bb10e0_0 .net "X32_row2", 255 0, L_0x13809b220;  1 drivers
L_0x13809b268 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000001111111111111111111111111111110100000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x600003bb1170_0 .net "X32_row3", 255 0, L_0x13809b268;  1 drivers
L_0x13809aa88 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111110100000010>, C4<0>, C4<0>, C4<0>;
v0x600003bb1200_0 .net "X_row0", 255 0, L_0x13809aa88;  1 drivers
L_0x13809aad0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011111111111111110>, C4<0>, C4<0>, C4<0>;
v0x600003bb1290_0 .net "X_row1", 255 0, L_0x13809aad0;  1 drivers
L_0x13809ab18 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111100000000>, C4<0>, C4<0>, C4<0>;
v0x600003bb1320_0 .net "X_row2", 255 0, L_0x13809ab18;  1 drivers
L_0x13809ab60 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000001111110100000011>, C4<0>, C4<0>, C4<0>;
v0x600003bb13b0_0 .net "X_row3", 255 0, L_0x13809ab60;  1 drivers
L_0x13809ad10 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600003bb1440 .array "Y_expected", 15 0;
v0x600003bb1440_0 .net/s v0x600003bb1440 0, 31 0, L_0x13809ad10; 1 drivers
L_0x13809ad58 .functor BUFT 1, C4<11111111111111111111111111111101>, C4<0>, C4<0>, C4<0>;
v0x600003bb1440_1 .net/s v0x600003bb1440 1, 31 0, L_0x13809ad58; 1 drivers
L_0x13809ada0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600003bb1440_2 .net/s v0x600003bb1440 2, 31 0, L_0x13809ada0; 1 drivers
L_0x13809ade8 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600003bb1440_3 .net/s v0x600003bb1440 3, 31 0, L_0x13809ade8; 1 drivers
L_0x13809ae30 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600003bb1440_4 .net/s v0x600003bb1440 4, 31 0, L_0x13809ae30; 1 drivers
L_0x13809ae78 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600003bb1440_5 .net/s v0x600003bb1440 5, 31 0, L_0x13809ae78; 1 drivers
L_0x13809aec0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600003bb1440_6 .net/s v0x600003bb1440 6, 31 0, L_0x13809aec0; 1 drivers
L_0x13809af08 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x600003bb1440_7 .net/s v0x600003bb1440 7, 31 0, L_0x13809af08; 1 drivers
L_0x13809af50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bb1440_8 .net/s v0x600003bb1440 8, 31 0, L_0x13809af50; 1 drivers
L_0x13809af98 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600003bb1440_9 .net/s v0x600003bb1440 9, 31 0, L_0x13809af98; 1 drivers
L_0x13809afe0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x600003bb1440_10 .net/s v0x600003bb1440 10, 31 0, L_0x13809afe0; 1 drivers
L_0x13809b028 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600003bb1440_11 .net/s v0x600003bb1440 11, 31 0, L_0x13809b028; 1 drivers
L_0x13809b070 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x600003bb1440_12 .net/s v0x600003bb1440 12, 31 0, L_0x13809b070; 1 drivers
L_0x13809b0b8 .functor BUFT 1, C4<11111111111111111111111111111101>, C4<0>, C4<0>, C4<0>;
v0x600003bb1440_13 .net/s v0x600003bb1440 13, 31 0, L_0x13809b0b8; 1 drivers
L_0x13809b100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bb1440_14 .net/s v0x600003bb1440 14, 31 0, L_0x13809b100; 1 drivers
L_0x13809b148 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x600003bb1440_15 .net/s v0x600003bb1440 15, 31 0, L_0x13809b148; 1 drivers
v0x600003bb14d0_0 .var/s "actual", 31 0;
v0x600003bb1560_0 .net "axi_araddr", 39 0, L_0x6000022e2370;  1 drivers
v0x600003bb15f0_0 .net "axi_arlen", 7 0, L_0x6000022e23e0;  1 drivers
v0x600003bb1680_0 .var "axi_arready", 0 0;
v0x600003bb1710_0 .net "axi_arvalid", 0 0, L_0x6000022e24c0;  1 drivers
v0x600003bb17a0_0 .net "axi_awaddr", 39 0, L_0x6000022e20d0;  1 drivers
v0x600003bb1830_0 .net "axi_awlen", 7 0, L_0x6000022e2140;  1 drivers
v0x600003bb18c0_0 .var "axi_awready", 0 0;
v0x600003bb1950_0 .net "axi_awvalid", 0 0, L_0x6000022e21b0;  1 drivers
L_0x13809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003bb19e0_0 .net "axi_bready", 0 0, L_0x13809a968;  1 drivers
v0x600003bb1a70_0 .var "axi_bresp", 1 0;
v0x600003bb1b00_0 .var "axi_bvalid", 0 0;
v0x600003bb1b90_0 .var "axi_rdata", 255 0;
v0x600003bb1c20_0 .var "axi_rlast", 0 0;
v0x600003bb1cb0_0 .net "axi_rready", 0 0, L_0x6000022e2530;  1 drivers
v0x600003bb1d40_0 .var "axi_rvalid", 0 0;
v0x600003bb1dd0_0 .net "axi_wdata", 255 0, L_0x6000022e2220;  1 drivers
v0x600003bb1e60_0 .net "axi_wlast", 0 0, L_0x6000022e2290;  1 drivers
v0x600003bb1ef0_0 .var "axi_wready", 0 0;
v0x600003bb1f80_0 .net "axi_wvalid", 0 0, L_0x6000022e2300;  1 drivers
L_0x13809acc8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110011111111111111111111111111111101011111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600003bb2010_0 .net "bias_word", 255 0, L_0x13809acc8;  1 drivers
v0x600003bb20a0_0 .var "clk", 0 0;
v0x600003bb2130_0 .var/i "errors", 31 0;
v0x600003bb21c0_0 .var/s "expected", 31 0;
v0x600003bb2250_0 .var "global_sync_in", 0 0;
v0x600003bb22e0_0 .var/i "i", 31 0;
v0x600003bb2370_0 .var/i "j", 31 0;
v0x600003bb2400_0 .var "noc_rx_addr", 19 0;
v0x600003bb2490_0 .var "noc_rx_data", 255 0;
v0x600003bb2520_0 .var "noc_rx_is_instr", 0 0;
v0x600003bb25b0_0 .net "noc_rx_ready", 0 0, L_0x6000038f6e40;  1 drivers
v0x600003bb2640_0 .var "noc_rx_valid", 0 0;
L_0x13809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bb26d0_0 .net "noc_tx_addr", 19 0, L_0x13809a9f8;  1 drivers
L_0x13809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bb2760_0 .net "noc_tx_data", 255 0, L_0x13809a9b0;  1 drivers
v0x600003bb27f0_0 .var "noc_tx_ready", 0 0;
L_0x13809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003bb2880_0 .net "noc_tx_valid", 0 0, L_0x13809aa40;  1 drivers
v0x600003bb2910_0 .var "rst_n", 0 0;
v0x600003bb29a0_0 .var "sync_grant", 0 0;
v0x600003bb2a30_0 .net "sync_request", 0 0, L_0x6000022ee290;  1 drivers
v0x600003bb2ac0_0 .net "tpc_busy", 0 0, L_0x6000022ee450;  1 drivers
v0x600003bb2b50_0 .net "tpc_done", 0 0, L_0x6000022ee300;  1 drivers
v0x600003bb2be0_0 .net "tpc_error", 0 0, L_0x6000022ee220;  1 drivers
v0x600003bb2c70_0 .var "tpc_start", 0 0;
v0x600003bb2d00_0 .var "tpc_start_pc", 19 0;
E_0x600001ca5100 .event negedge, v0x600003bda250_0;
S_0x1346aee90 .scope module, "dut" "tensor_processing_cluster" 3 55, 4 15 0, S_0x1346af410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x134826c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x134826c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x134826c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x134826cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x134826d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x134826d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x134826d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x134826dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x134826e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x134826e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x134826e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x134826ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x134826f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x134826f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x134826f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x134826fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x134827000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x6000022ef1e0 .functor BUFZ 1, v0x600003bbe490_0, C4<0>, C4<0>, C4<0>;
L_0x6000022e19d0 .functor OR 1, L_0x6000038f3ca0, L_0x6000038f3e80, C4<0>, C4<0>;
L_0x6000022e1a40 .functor AND 1, L_0x6000022e1960, L_0x6000022e19d0, C4<1>, C4<1>;
L_0x6000022e1ab0 .functor BUFZ 1, v0x600003bbf4e0_0, C4<0>, C4<0>, C4<0>;
L_0x6000022e1b20 .functor BUFZ 1, v0x600003bbefd0_0, C4<0>, C4<0>, C4<0>;
L_0x6000022e26f0 .functor AND 1, v0x600003bb2640_0, L_0x6000038f6e40, C4<1>, C4<1>;
L_0x6000022e2760 .functor AND 1, L_0x6000022e26f0, L_0x6000038f6ee0, C4<1>, C4<1>;
v0x600003bbc480_0 .net *"_ivl_24", 19 0, L_0x6000038f35c0;  1 drivers
L_0x13809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003bbc510_0 .net *"_ivl_27", 3 0, L_0x13809a530;  1 drivers
v0x600003bbc5a0_0 .net *"_ivl_28", 19 0, L_0x6000038f3660;  1 drivers
L_0x13809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bbc630_0 .net *"_ivl_31", 14 0, L_0x13809a578;  1 drivers
L_0x13809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003bbc6c0_0 .net/2u *"_ivl_34", 2 0, L_0x13809a5c0;  1 drivers
v0x600003bbc750_0 .net *"_ivl_38", 19 0, L_0x6000038f3840;  1 drivers
L_0x13809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003bbc7e0_0 .net *"_ivl_41", 3 0, L_0x13809a608;  1 drivers
v0x600003bbc870_0 .net *"_ivl_42", 19 0, L_0x6000038f38e0;  1 drivers
L_0x13809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003bbc900_0 .net *"_ivl_45", 3 0, L_0x13809a650;  1 drivers
L_0x13809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bbc990_0 .net/2u *"_ivl_48", 2 0, L_0x13809a698;  1 drivers
v0x600003bbca20_0 .net *"_ivl_52", 19 0, L_0x6000038f3ac0;  1 drivers
L_0x13809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003bbcab0_0 .net *"_ivl_55", 3 0, L_0x13809a6e0;  1 drivers
v0x600003bbcb40_0 .net *"_ivl_56", 19 0, L_0x6000038f3b60;  1 drivers
L_0x13809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003bbcbd0_0 .net *"_ivl_59", 3 0, L_0x13809a728;  1 drivers
L_0x13809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600003bbcc60_0 .net *"_ivl_63", 127 0, L_0x13809a770;  1 drivers
v0x600003bbccf0_0 .net *"_ivl_65", 127 0, L_0x6000038f3d40;  1 drivers
L_0x13809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bbcd80_0 .net/2u *"_ivl_68", 2 0, L_0x13809a7b8;  1 drivers
v0x600003bbce10_0 .net *"_ivl_70", 0 0, L_0x6000038f3ca0;  1 drivers
L_0x13809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003bbcea0_0 .net/2u *"_ivl_72", 2 0, L_0x13809a800;  1 drivers
v0x600003bbcf30_0 .net *"_ivl_74", 0 0, L_0x6000038f3e80;  1 drivers
v0x600003bbcfc0_0 .net *"_ivl_77", 0 0, L_0x6000022e19d0;  1 drivers
v0x600003bbd050_0 .net *"_ivl_87", 0 0, L_0x6000022e26f0;  1 drivers
v0x600003bbd0e0_0 .net *"_ivl_89", 0 0, L_0x6000038f6ee0;  1 drivers
v0x600003bbd170_0 .var "act_data_d", 31 0;
v0x600003bbd200_0 .var "act_valid_d", 0 0;
v0x600003bbd290_0 .var "act_valid_d2", 0 0;
v0x600003bbd320_0 .net "axi_araddr", 39 0, L_0x6000022e2370;  alias, 1 drivers
v0x600003bbd3b0_0 .net "axi_arlen", 7 0, L_0x6000022e23e0;  alias, 1 drivers
v0x600003bbd440_0 .net "axi_arready", 0 0, v0x600003bb1680_0;  1 drivers
v0x600003bbd4d0_0 .net "axi_arvalid", 0 0, L_0x6000022e24c0;  alias, 1 drivers
v0x600003bbd560_0 .net "axi_awaddr", 39 0, L_0x6000022e20d0;  alias, 1 drivers
v0x600003bbd5f0_0 .net "axi_awlen", 7 0, L_0x6000022e2140;  alias, 1 drivers
v0x600003bbd680_0 .net "axi_awready", 0 0, v0x600003bb18c0_0;  1 drivers
v0x600003bbd710_0 .net "axi_awvalid", 0 0, L_0x6000022e21b0;  alias, 1 drivers
v0x600003bbd7a0_0 .net "axi_bready", 0 0, L_0x13809a968;  alias, 1 drivers
v0x600003bbd830_0 .net "axi_bresp", 1 0, v0x600003bb1a70_0;  1 drivers
v0x600003bbd8c0_0 .net "axi_bvalid", 0 0, v0x600003bb1b00_0;  1 drivers
v0x600003bbd950_0 .net "axi_rdata", 255 0, v0x600003bb1b90_0;  1 drivers
v0x600003bbd9e0_0 .net "axi_rlast", 0 0, v0x600003bb1c20_0;  1 drivers
v0x600003bbda70_0 .net "axi_rready", 0 0, L_0x6000022e2530;  alias, 1 drivers
v0x600003bbdb00_0 .net "axi_rvalid", 0 0, v0x600003bb1d40_0;  1 drivers
v0x600003bbdb90_0 .net "axi_wdata", 255 0, L_0x6000022e2220;  alias, 1 drivers
v0x600003bbdc20_0 .net "axi_wlast", 0 0, L_0x6000022e2290;  alias, 1 drivers
v0x600003bbdcb0_0 .net "axi_wready", 0 0, v0x600003bb1ef0_0;  1 drivers
v0x600003bbdd40_0 .net "axi_wvalid", 0 0, L_0x6000022e2300;  alias, 1 drivers
v0x600003bbddd0_0 .net "clk", 0 0, v0x600003bb20a0_0;  1 drivers
v0x600003bbde60_0 .net "dma_lcp_done", 0 0, L_0x6000022e1ea0;  1 drivers
v0x600003bbdef0_0 .net "dma_lcp_ready", 0 0, L_0x6000038f5f40;  1 drivers
v0x600003bbdf80_0 .net "dma_sram_addr", 19 0, v0x600003bdafd0_0;  1 drivers
v0x600003bbe010_0 .net "dma_sram_rdata", 255 0, L_0x6000022e2680;  1 drivers
v0x600003bbe0a0_0 .net "dma_sram_re", 0 0, L_0x6000022e2060;  1 drivers
v0x600003bbe130_0 .net "dma_sram_ready", 0 0, L_0x6000038f6da0;  1 drivers
v0x600003bbe1c0_0 .net "dma_sram_wdata", 255 0, L_0x6000022e1f80;  1 drivers
v0x600003bbe250_0 .net "dma_sram_we", 0 0, L_0x6000022e1ff0;  1 drivers
v0x600003bbe2e0_0 .net "global_sync_in", 0 0, v0x600003bb2250_0;  1 drivers
v0x600003bbe370 .array "instr_mem", 4095 0, 127 0;
v0x600003bbe400_0 .var "instr_rdata_reg", 127 0;
v0x600003bbe490_0 .var "instr_valid_reg", 0 0;
v0x600003bbe520_0 .net "lcp_dma_cmd", 127 0, v0x600003bdca20_0;  1 drivers
v0x600003bbe5b0_0 .net "lcp_dma_valid", 0 0, L_0x6000022ee530;  1 drivers
v0x600003bbe640_0 .net "lcp_imem_addr", 19 0, L_0x6000022eefb0;  1 drivers
v0x600003bbe6d0_0 .net "lcp_imem_data", 127 0, v0x600003bbe400_0;  1 drivers
v0x600003bbe760_0 .net "lcp_imem_re", 0 0, L_0x6000022ef020;  1 drivers
v0x600003bbe7f0_0 .net "lcp_imem_valid", 0 0, L_0x6000022ef1e0;  1 drivers
v0x600003bbe880_0 .net "lcp_mxu_cmd", 127 0, v0x600003bdd710_0;  1 drivers
v0x600003bbe910_0 .net "lcp_mxu_valid", 0 0, L_0x6000022ee7d0;  1 drivers
v0x600003bbe9a0_0 .net "lcp_vpu_cmd", 127 0, v0x600003bde2e0_0;  1 drivers
v0x600003bbea30_0 .net "lcp_vpu_valid", 0 0, L_0x6000022ee610;  1 drivers
v0x600003bbeac0_0 .net "mxu_a_addr", 19 0, L_0x6000038f3980;  1 drivers
v0x600003bbeb50_0 .net "mxu_a_rdata", 255 0, L_0x6000022e25a0;  1 drivers
v0x600003bbebe0_0 .net "mxu_a_re", 0 0, L_0x6000038f3a20;  1 drivers
v0x600003bbec70_0 .net "mxu_a_ready", 0 0, L_0x6000038f6c60;  1 drivers
v0x600003bbed00_0 .net "mxu_cfg_k", 15 0, L_0x6000038fd900;  1 drivers
v0x600003bbed90_0 .net "mxu_cfg_m", 15 0, L_0x6000038fd7c0;  1 drivers
v0x600003bbee20_0 .net "mxu_cfg_n", 15 0, L_0x6000038fd860;  1 drivers
v0x600003bbeeb0_0 .var "mxu_col_cnt", 4 0;
v0x600003bbef40_0 .var "mxu_cycle_cnt", 15 0;
v0x600003bbefd0_0 .var "mxu_done_reg", 0 0;
v0x600003bbf060_0 .net "mxu_dst_addr", 15 0, L_0x6000038fd5e0;  1 drivers
v0x600003bbf0f0_0 .net "mxu_lcp_done", 0 0, L_0x6000022e1b20;  1 drivers
v0x600003bbf180_0 .net "mxu_lcp_ready", 0 0, L_0x6000022e1ab0;  1 drivers
v0x600003bbf210_0 .net "mxu_o_addr", 19 0, L_0x6000038f3c00;  1 drivers
v0x600003bbf2a0_0 .net "mxu_o_ready", 0 0, L_0x6000038f6d00;  1 drivers
v0x600003bbf330_0 .net "mxu_o_wdata", 255 0, L_0x6000038f3de0;  1 drivers
v0x600003bbf3c0_0 .net "mxu_o_we", 0 0, L_0x6000022e1a40;  1 drivers
v0x600003bbf450_0 .var "mxu_out_cnt", 15 0;
v0x600003bbf4e0_0 .var "mxu_ready_reg", 0 0;
v0x600003bbf570_0 .net "mxu_src0_addr", 15 0, L_0x6000038fd680;  1 drivers
v0x600003bbf600_0 .net "mxu_src1_addr", 15 0, L_0x6000038fd720;  1 drivers
v0x600003bbf690_0 .var "mxu_start_array", 0 0;
v0x600003bbf720_0 .var "mxu_start_array_d", 0 0;
v0x600003bbf7b0_0 .var "mxu_state", 2 0;
v0x600003bbf840_0 .net "mxu_subop", 7 0, L_0x6000038fd540;  1 drivers
v0x600003bbf8d0_0 .net "mxu_w_addr", 19 0, L_0x6000038f3700;  1 drivers
v0x600003bbf960_0 .net "mxu_w_rdata", 255 0, v0x600003bb99e0_0;  1 drivers
v0x600003bbf9f0_0 .net "mxu_w_re", 0 0, L_0x6000038f37a0;  1 drivers
v0x600003bbfa80_0 .net "mxu_w_ready", 0 0, L_0x6000038f6b20;  1 drivers
v0x600003bbfb10_0 .net "noc_data_write", 0 0, L_0x6000022e2760;  1 drivers
v0x600003bbfba0_0 .net "noc_rx_addr", 19 0, v0x600003bb2400_0;  1 drivers
v0x600003bbfc30_0 .net "noc_rx_data", 255 0, v0x600003bb2490_0;  1 drivers
v0x600003bbfcc0_0 .net "noc_rx_is_instr", 0 0, v0x600003bb2520_0;  1 drivers
v0x600003bbfd50_0 .net "noc_rx_ready", 0 0, L_0x6000038f6e40;  alias, 1 drivers
v0x600003bbfde0_0 .net "noc_rx_valid", 0 0, v0x600003bb2640_0;  1 drivers
v0x600003bbfe70_0 .net "noc_tx_addr", 19 0, L_0x13809a9f8;  alias, 1 drivers
v0x600003bbff00_0 .net "noc_tx_data", 255 0, L_0x13809a9b0;  alias, 1 drivers
v0x600003bb0000_0 .net "noc_tx_ready", 0 0, v0x600003bb27f0_0;  1 drivers
v0x600003bb0090_0 .net "noc_tx_valid", 0 0, L_0x13809aa40;  alias, 1 drivers
v0x600003bb0120_0 .net "rst_n", 0 0, v0x600003bb2910_0;  1 drivers
v0x600003bb01b0_0 .net "sync_grant", 0 0, v0x600003bb29a0_0;  1 drivers
v0x600003bb0240_0 .net "sync_request", 0 0, L_0x6000022ee290;  alias, 1 drivers
v0x600003bb02d0_0 .net "systolic_busy", 0 0, L_0x6000022e1880;  1 drivers
v0x600003bb0360_0 .net "systolic_done", 0 0, L_0x6000038f30c0;  1 drivers
v0x600003bb03f0_0 .net "systolic_result", 127 0, L_0x6000038f2c60;  1 drivers
v0x600003bb0480_0 .net "systolic_result_valid", 0 0, L_0x6000022e1960;  1 drivers
v0x600003bb0510_0 .net "tpc_busy", 0 0, L_0x6000022ee450;  alias, 1 drivers
v0x600003bb05a0_0 .net "tpc_done", 0 0, L_0x6000022ee300;  alias, 1 drivers
v0x600003bb0630_0 .net "tpc_error", 0 0, L_0x6000022ee220;  alias, 1 drivers
v0x600003bb06c0_0 .net "tpc_start", 0 0, v0x600003bb2c70_0;  1 drivers
v0x600003bb0750_0 .net "tpc_start_pc", 19 0, v0x600003bb2d00_0;  1 drivers
v0x600003bb07e0_0 .net "vpu_lcp_done", 0 0, L_0x6000022e1c70;  1 drivers
v0x600003bb0870_0 .net "vpu_lcp_ready", 0 0, L_0x6000038f5a40;  1 drivers
v0x600003bb0900_0 .net "vpu_sram_addr", 19 0, v0x600003bbb7b0_0;  1 drivers
v0x600003bb0990_0 .net "vpu_sram_rdata", 255 0, L_0x6000022e2610;  1 drivers
v0x600003bb0a20_0 .net "vpu_sram_re", 0 0, L_0x6000022e1e30;  1 drivers
v0x600003bb0ab0_0 .net "vpu_sram_ready", 0 0, L_0x6000038f6bc0;  1 drivers
v0x600003bb0b40_0 .net "vpu_sram_wdata", 255 0, L_0x6000022e1d50;  1 drivers
v0x600003bb0bd0_0 .net "vpu_sram_we", 0 0, L_0x6000022e1dc0;  1 drivers
v0x600003bb0c60_0 .var "weight_load_col_d", 1 0;
v0x600003bb0cf0_0 .var "weight_load_en_d", 0 0;
L_0x6000038fd540 .part v0x600003bdd710_0, 112, 8;
L_0x6000038fd5e0 .part v0x600003bdd710_0, 96, 16;
L_0x6000038fd680 .part v0x600003bdd710_0, 80, 16;
L_0x6000038fd720 .part v0x600003bdd710_0, 64, 16;
L_0x6000038fd7c0 .part v0x600003bdd710_0, 48, 16;
L_0x6000038fd860 .part v0x600003bdd710_0, 32, 16;
L_0x6000038fd900 .part v0x600003bdd710_0, 16, 16;
L_0x6000038f3520 .part v0x600003bb99e0_0, 0, 32;
L_0x6000038f35c0 .concat [ 16 4 0 0], L_0x6000038fd720, L_0x13809a530;
L_0x6000038f3660 .concat [ 5 15 0 0], v0x600003bbeeb0_0, L_0x13809a578;
L_0x6000038f3700 .arith/sum 20, L_0x6000038f35c0, L_0x6000038f3660;
L_0x6000038f37a0 .cmp/eq 3, v0x600003bbf7b0_0, L_0x13809a5c0;
L_0x6000038f3840 .concat [ 16 4 0 0], L_0x6000038fd680, L_0x13809a608;
L_0x6000038f38e0 .concat [ 16 4 0 0], v0x600003bbef40_0, L_0x13809a650;
L_0x6000038f3980 .arith/sum 20, L_0x6000038f3840, L_0x6000038f38e0;
L_0x6000038f3a20 .cmp/eq 3, v0x600003bbf7b0_0, L_0x13809a698;
L_0x6000038f3ac0 .concat [ 16 4 0 0], L_0x6000038fd5e0, L_0x13809a6e0;
L_0x6000038f3b60 .concat [ 16 4 0 0], v0x600003bbf450_0, L_0x13809a728;
L_0x6000038f3c00 .arith/sum 20, L_0x6000038f3ac0, L_0x6000038f3b60;
L_0x6000038f3d40 .part L_0x6000038f2c60, 0, 128;
L_0x6000038f3de0 .concat [ 128 128 0 0], L_0x6000038f3d40, L_0x13809a770;
L_0x6000038f3ca0 .cmp/eq 3, v0x600003bbf7b0_0, L_0x13809a7b8;
L_0x6000038f3e80 .cmp/eq 3, v0x600003bbf7b0_0, L_0x13809a800;
L_0x6000038f6e40 .reduce/nor L_0x6000022ee450;
L_0x6000038f6ee0 .reduce/nor v0x600003bb2520_0;
S_0x1346ae910 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x1346aee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x134827800 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x134827840 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x134827880 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x1348278c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x134827900 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x134827940 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x134827980 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x1348279c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x134827a00 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x134827a40 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x134827a80 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x134827ac0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x134827b00 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x134827b40 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x134827b80 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x134827bc0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x134827c00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x134827c40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x134827c80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x134827cc0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x134827d00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x6000022e1ea0 .functor BUFZ 1, v0x600003bda6d0_0, C4<0>, C4<0>, C4<0>;
L_0x6000022e1f80 .functor BUFZ 256, v0x600003bdb330_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000022e1ff0 .functor BUFZ 1, v0x600003bdb450_0, C4<0>, C4<0>, C4<0>;
L_0x6000022e2060 .functor BUFZ 1, v0x600003bdb180_0, C4<0>, C4<0>, C4<0>;
L_0x6000022e20d0 .functor BUFZ 40, v0x600003bd9560_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000022e2140 .functor BUFZ 8, v0x600003bd9680_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000022e21b0 .functor BUFZ 1, v0x600003bd9830_0, C4<0>, C4<0>, C4<0>;
L_0x6000022e2220 .functor BUFZ 256, v0x600003bd9dd0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000022e2290 .functor BUFZ 1, v0x600003bd9ef0_0, C4<0>, C4<0>, C4<0>;
L_0x6000022e2300 .functor BUFZ 1, v0x600003bda0a0_0, C4<0>, C4<0>, C4<0>;
L_0x6000022e2370 .functor BUFZ 40, v0x600003bd9170_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000022e23e0 .functor BUFZ 8, v0x600003bd9290_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000022e24c0 .functor BUFZ 1, v0x600003bd9440_0, C4<0>, C4<0>, C4<0>;
L_0x6000022e2530 .functor BUFZ 1, v0x600003bd9c20_0, C4<0>, C4<0>, C4<0>;
L_0x13809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003bd9050_0 .net/2u *"_ivl_14", 3 0, L_0x13809a920;  1 drivers
v0x600003bd90e0_0 .net "axi_araddr", 39 0, L_0x6000022e2370;  alias, 1 drivers
v0x600003bd9170_0 .var "axi_araddr_reg", 39 0;
v0x600003bd9200_0 .net "axi_arlen", 7 0, L_0x6000022e23e0;  alias, 1 drivers
v0x600003bd9290_0 .var "axi_arlen_reg", 7 0;
v0x600003bd9320_0 .net "axi_arready", 0 0, v0x600003bb1680_0;  alias, 1 drivers
v0x600003bd93b0_0 .net "axi_arvalid", 0 0, L_0x6000022e24c0;  alias, 1 drivers
v0x600003bd9440_0 .var "axi_arvalid_reg", 0 0;
v0x600003bd94d0_0 .net "axi_awaddr", 39 0, L_0x6000022e20d0;  alias, 1 drivers
v0x600003bd9560_0 .var "axi_awaddr_reg", 39 0;
v0x600003bd95f0_0 .net "axi_awlen", 7 0, L_0x6000022e2140;  alias, 1 drivers
v0x600003bd9680_0 .var "axi_awlen_reg", 7 0;
v0x600003bd9710_0 .net "axi_awready", 0 0, v0x600003bb18c0_0;  alias, 1 drivers
v0x600003bd97a0_0 .net "axi_awvalid", 0 0, L_0x6000022e21b0;  alias, 1 drivers
v0x600003bd9830_0 .var "axi_awvalid_reg", 0 0;
v0x600003bd98c0_0 .net "axi_bready", 0 0, L_0x13809a968;  alias, 1 drivers
v0x600003bd9950_0 .net "axi_bresp", 1 0, v0x600003bb1a70_0;  alias, 1 drivers
v0x600003bd99e0_0 .net "axi_bvalid", 0 0, v0x600003bb1b00_0;  alias, 1 drivers
v0x600003bd9a70_0 .net "axi_rdata", 255 0, v0x600003bb1b90_0;  alias, 1 drivers
v0x600003bd9b00_0 .net "axi_rlast", 0 0, v0x600003bb1c20_0;  alias, 1 drivers
v0x600003bd9b90_0 .net "axi_rready", 0 0, L_0x6000022e2530;  alias, 1 drivers
v0x600003bd9c20_0 .var "axi_rready_reg", 0 0;
v0x600003bd9cb0_0 .net "axi_rvalid", 0 0, v0x600003bb1d40_0;  alias, 1 drivers
v0x600003bd9d40_0 .net "axi_wdata", 255 0, L_0x6000022e2220;  alias, 1 drivers
v0x600003bd9dd0_0 .var "axi_wdata_reg", 255 0;
v0x600003bd9e60_0 .net "axi_wlast", 0 0, L_0x6000022e2290;  alias, 1 drivers
v0x600003bd9ef0_0 .var "axi_wlast_reg", 0 0;
v0x600003bd9f80_0 .net "axi_wready", 0 0, v0x600003bb1ef0_0;  alias, 1 drivers
v0x600003bda010_0 .net "axi_wvalid", 0 0, L_0x6000022e2300;  alias, 1 drivers
v0x600003bda0a0_0 .var "axi_wvalid_reg", 0 0;
v0x600003bda130_0 .net "cfg_cols", 11 0, L_0x6000038f5d60;  1 drivers
v0x600003bda1c0_0 .net "cfg_rows", 11 0, L_0x6000038f5cc0;  1 drivers
v0x600003bda250_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bda2e0_0 .net "cmd", 127 0, v0x600003bdca20_0;  alias, 1 drivers
v0x600003bda370_0 .net "cmd_done", 0 0, L_0x6000022e1ea0;  alias, 1 drivers
v0x600003bda400_0 .net "cmd_ready", 0 0, L_0x6000038f5f40;  alias, 1 drivers
v0x600003bda490_0 .net "cmd_valid", 0 0, L_0x6000022ee530;  alias, 1 drivers
v0x600003bda520_0 .var "col_count", 11 0;
v0x600003bda5b0_0 .var "cols_cfg", 11 0;
v0x600003bda640_0 .var "data_buf", 255 0;
v0x600003bda6d0_0 .var "done_reg", 0 0;
v0x600003bda760_0 .net "ext_addr", 39 0, L_0x6000038f5b80;  1 drivers
v0x600003bda7f0_0 .var "ext_base", 39 0;
v0x600003bda880_0 .var "ext_ptr", 39 0;
v0x600003bda910_0 .net "ext_stride", 11 0, L_0x6000038f5e00;  1 drivers
v0x600003bda9a0_0 .var "ext_stride_cfg", 11 0;
v0x600003bdaa30_0 .net "int_addr", 19 0, L_0x6000038f5c20;  1 drivers
v0x600003bdaac0_0 .var "int_base", 19 0;
v0x600003bdab50_0 .var "int_ptr", 19 0;
v0x600003bdabe0_0 .net "int_stride", 11 0, L_0x6000038f5ea0;  1 drivers
v0x600003bdac70_0 .var "int_stride_cfg", 11 0;
v0x600003bdad00_0 .var "op_type", 7 0;
v0x600003bdad90_0 .var "row_count", 11 0;
v0x600003bdae20_0 .var "rows_cfg", 11 0;
v0x600003bdaeb0_0 .net "rst_n", 0 0, v0x600003bb2910_0;  alias, 1 drivers
v0x600003bdaf40_0 .net "sram_addr", 19 0, v0x600003bdafd0_0;  alias, 1 drivers
v0x600003bdafd0_0 .var "sram_addr_reg", 19 0;
v0x600003bdb060_0 .net "sram_rdata", 255 0, L_0x6000022e2680;  alias, 1 drivers
v0x600003bdb0f0_0 .net "sram_re", 0 0, L_0x6000022e2060;  alias, 1 drivers
v0x600003bdb180_0 .var "sram_re_reg", 0 0;
v0x600003bdb210_0 .net "sram_ready", 0 0, L_0x6000038f6da0;  alias, 1 drivers
v0x600003bdb2a0_0 .net "sram_wdata", 255 0, L_0x6000022e1f80;  alias, 1 drivers
v0x600003bdb330_0 .var "sram_wdata_reg", 255 0;
v0x600003bdb3c0_0 .net "sram_we", 0 0, L_0x6000022e1ff0;  alias, 1 drivers
v0x600003bdb450_0 .var "sram_we_reg", 0 0;
v0x600003bdb4e0_0 .var "state", 3 0;
v0x600003bdb570_0 .net "subop", 7 0, L_0x6000038f5ae0;  1 drivers
E_0x600001ca5ac0/0 .event negedge, v0x600003bdaeb0_0;
E_0x600001ca5ac0/1 .event posedge, v0x600003bda250_0;
E_0x600001ca5ac0 .event/or E_0x600001ca5ac0/0, E_0x600001ca5ac0/1;
L_0x6000038f5ae0 .part v0x600003bdca20_0, 112, 8;
L_0x6000038f5b80 .part v0x600003bdca20_0, 72, 40;
L_0x6000038f5c20 .part v0x600003bdca20_0, 52, 20;
L_0x6000038f5cc0 .part v0x600003bdca20_0, 40, 12;
L_0x6000038f5d60 .part v0x600003bdca20_0, 28, 12;
L_0x6000038f5e00 .part v0x600003bdca20_0, 16, 12;
L_0x6000038f5ea0 .part v0x600003bdca20_0, 4, 12;
L_0x6000038f5f40 .cmp/eq 4, v0x600003bdb4e0_0, L_0x13809a920;
S_0x1346ae390 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x1346aee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x13480f400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x13480f440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x13480f480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x13480f4c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x13480f500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x13480f540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x13480f580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x13480f5c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x13480f600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x13480f640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x13480f680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x13480f6c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x13480f700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x13480f740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x13480f780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x13480f7c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x13480f800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x13480f840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x13480f880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x13480f8c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x13480f900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x13480f940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x13480f980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x13480f9c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x13480fa00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x13480fa40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x13480fa80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x6000022ef2c0 .functor AND 1, L_0x6000038fcb40, L_0x6000038fcc80, C4<1>, C4<1>;
L_0x6000022eef40 .functor AND 1, L_0x6000022ef2c0, L_0x6000038fc820, C4<1>, C4<1>;
L_0x6000022eefb0 .functor BUFZ 20, v0x600003bdd050_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000022ef020 .functor BUFZ 1, v0x600003bdd200_0, C4<0>, C4<0>, C4<0>;
L_0x6000022ee7d0 .functor BUFZ 1, v0x600003bdd950_0, C4<0>, C4<0>, C4<0>;
L_0x6000022ee610 .functor BUFZ 1, v0x600003bde520_0, C4<0>, C4<0>, C4<0>;
L_0x6000022ee530 .functor BUFZ 1, v0x600003bdcc60_0, C4<0>, C4<0>, C4<0>;
L_0x6000022ee3e0 .functor AND 1, L_0x6000038fd2c0, L_0x6000038fd360, C4<1>, C4<1>;
L_0x6000022ee450 .functor AND 1, L_0x6000022ee3e0, L_0x6000038fd400, C4<1>, C4<1>;
L_0x6000022ee300 .functor BUFZ 1, v0x600003bdcd80_0, C4<0>, C4<0>, C4<0>;
L_0x6000022ee220 .functor BUFZ 1, v0x600003bdcea0_0, C4<0>, C4<0>, C4<0>;
L_0x6000022ee290 .functor BUFZ 1, v0x600003bde130_0, C4<0>, C4<0>, C4<0>;
L_0x138098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bdb690_0 .net *"_ivl_11", 23 0, L_0x138098010;  1 drivers
L_0x138098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bdb720_0 .net/2u *"_ivl_12", 31 0, L_0x138098058;  1 drivers
v0x600003bdb7b0_0 .net *"_ivl_14", 0 0, L_0x6000038fcb40;  1 drivers
v0x600003bdb840_0 .net *"_ivl_16", 31 0, L_0x6000038fcbe0;  1 drivers
L_0x1380980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bdb8d0_0 .net *"_ivl_19", 23 0, L_0x1380980a0;  1 drivers
L_0x1380980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bdb960_0 .net/2u *"_ivl_20", 31 0, L_0x1380980e8;  1 drivers
v0x600003bdb9f0_0 .net *"_ivl_22", 0 0, L_0x6000038fcc80;  1 drivers
v0x600003bdba80_0 .net *"_ivl_25", 0 0, L_0x6000022ef2c0;  1 drivers
v0x600003bdbb10_0 .net *"_ivl_26", 31 0, L_0x6000038fcd20;  1 drivers
L_0x138098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bdbba0_0 .net *"_ivl_29", 23 0, L_0x138098130;  1 drivers
L_0x138098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bdbc30_0 .net/2u *"_ivl_30", 31 0, L_0x138098178;  1 drivers
v0x600003bdbcc0_0 .net *"_ivl_32", 0 0, L_0x6000038fc820;  1 drivers
v0x600003bdbd50_0 .net *"_ivl_36", 31 0, L_0x6000038fc640;  1 drivers
L_0x1380981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bdbde0_0 .net *"_ivl_39", 23 0, L_0x1380981c0;  1 drivers
L_0x138098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bdbe70_0 .net/2u *"_ivl_40", 31 0, L_0x138098208;  1 drivers
v0x600003bdbf00_0 .net *"_ivl_44", 31 0, L_0x6000038fc500;  1 drivers
L_0x138098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003be18c0_0 .net *"_ivl_47", 23 0, L_0x138098250;  1 drivers
L_0x138098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003be1830_0 .net/2u *"_ivl_48", 31 0, L_0x138098298;  1 drivers
v0x600003bdc000_0 .net *"_ivl_52", 31 0, L_0x6000038fd180;  1 drivers
L_0x1380982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bdc090_0 .net *"_ivl_55", 23 0, L_0x1380982e0;  1 drivers
L_0x138098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bdc120_0 .net/2u *"_ivl_56", 31 0, L_0x138098328;  1 drivers
L_0x138098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003bdc1b0_0 .net/2u *"_ivl_76", 3 0, L_0x138098370;  1 drivers
v0x600003bdc240_0 .net *"_ivl_78", 0 0, L_0x6000038fd2c0;  1 drivers
v0x600003bdc2d0_0 .net *"_ivl_8", 31 0, L_0x6000038fcaa0;  1 drivers
L_0x1380983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600003bdc360_0 .net/2u *"_ivl_80", 3 0, L_0x1380983b8;  1 drivers
v0x600003bdc3f0_0 .net *"_ivl_82", 0 0, L_0x6000038fd360;  1 drivers
v0x600003bdc480_0 .net *"_ivl_85", 0 0, L_0x6000022ee3e0;  1 drivers
L_0x138098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600003bdc510_0 .net/2u *"_ivl_86", 3 0, L_0x138098400;  1 drivers
v0x600003bdc5a0_0 .net *"_ivl_88", 0 0, L_0x6000038fd400;  1 drivers
v0x600003bdc630_0 .net "all_done", 0 0, L_0x6000022eef40;  1 drivers
v0x600003bdc6c0_0 .net "busy", 0 0, L_0x6000022ee450;  alias, 1 drivers
v0x600003bdc750_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bdc7e0_0 .var "decoded_opcode", 7 0;
v0x600003bdc870_0 .var "decoded_subop", 7 0;
v0x600003bdc900_0 .net "dma_clear", 0 0, L_0x6000038fd220;  1 drivers
v0x600003bdc990_0 .net "dma_cmd", 127 0, v0x600003bdca20_0;  alias, 1 drivers
v0x600003bdca20_0 .var "dma_cmd_reg", 127 0;
v0x600003bdcab0_0 .net "dma_done", 0 0, L_0x6000022e1ea0;  alias, 1 drivers
v0x600003bdcb40_0 .net "dma_ready", 0 0, L_0x6000038f5f40;  alias, 1 drivers
v0x600003bdcbd0_0 .net "dma_valid", 0 0, L_0x6000022ee530;  alias, 1 drivers
v0x600003bdcc60_0 .var "dma_valid_reg", 0 0;
v0x600003bdccf0_0 .net "done", 0 0, L_0x6000022ee300;  alias, 1 drivers
v0x600003bdcd80_0 .var "done_reg", 0 0;
v0x600003bdce10_0 .net "error", 0 0, L_0x6000022ee220;  alias, 1 drivers
v0x600003bdcea0_0 .var "error_reg", 0 0;
v0x600003bdcf30_0 .net "global_sync_in", 0 0, v0x600003bb2250_0;  alias, 1 drivers
v0x600003bdcfc0_0 .net "imem_addr", 19 0, L_0x6000022eefb0;  alias, 1 drivers
v0x600003bdd050_0 .var "imem_addr_reg", 19 0;
v0x600003bdd0e0_0 .net "imem_data", 127 0, v0x600003bbe400_0;  alias, 1 drivers
v0x600003bdd170_0 .net "imem_re", 0 0, L_0x6000022ef020;  alias, 1 drivers
v0x600003bdd200_0 .var "imem_re_reg", 0 0;
v0x600003bdd290_0 .net "imem_valid", 0 0, L_0x6000022ef1e0;  alias, 1 drivers
v0x600003bdd320_0 .var "instr_reg", 127 0;
v0x600003bdd3b0_0 .net "loop_count", 15 0, L_0x6000038fc960;  1 drivers
v0x600003bdd440 .array "loop_counter", 3 0, 15 0;
v0x600003bdd4d0_0 .var "loop_sp", 1 0;
v0x600003bdd560 .array "loop_start_addr", 3 0, 19 0;
v0x600003bdd5f0_0 .net "mxu_clear", 0 0, L_0x6000038fc5a0;  1 drivers
v0x600003bdd680_0 .net "mxu_cmd", 127 0, v0x600003bdd710_0;  alias, 1 drivers
v0x600003bdd710_0 .var "mxu_cmd_reg", 127 0;
v0x600003bdd7a0_0 .net "mxu_done", 0 0, L_0x6000022e1b20;  alias, 1 drivers
v0x600003bdd830_0 .net "mxu_ready", 0 0, L_0x6000022e1ab0;  alias, 1 drivers
v0x600003bdd8c0_0 .net "mxu_valid", 0 0, L_0x6000022ee7d0;  alias, 1 drivers
v0x600003bdd950_0 .var "mxu_valid_reg", 0 0;
v0x600003bdd9e0_0 .net "opcode", 7 0, L_0x6000038fcf00;  1 drivers
v0x600003bdda70_0 .var "pc", 19 0;
v0x600003bddb00_0 .var "pending_dma", 7 0;
v0x600003bddb90_0 .var "pending_mxu", 7 0;
v0x600003bddc20_0 .var "pending_vpu", 7 0;
v0x600003bddcb0_0 .net "rst_n", 0 0, v0x600003bb2910_0;  alias, 1 drivers
v0x600003bddd40_0 .net "start", 0 0, v0x600003bb2c70_0;  alias, 1 drivers
v0x600003bdddd0_0 .net "start_pc", 19 0, v0x600003bb2d00_0;  alias, 1 drivers
v0x600003bdde60_0 .var "state", 3 0;
v0x600003bddef0_0 .net "subop", 7 0, L_0x6000038fd040;  1 drivers
v0x600003bddf80_0 .net "sync_grant", 0 0, v0x600003bb29a0_0;  alias, 1 drivers
v0x600003bde010_0 .net "sync_mask", 7 0, L_0x6000038fca00;  1 drivers
v0x600003bde0a0_0 .net "sync_request", 0 0, L_0x6000022ee290;  alias, 1 drivers
v0x600003bde130_0 .var "sync_request_reg", 0 0;
v0x600003bde1c0_0 .net "vpu_clear", 0 0, L_0x6000038fd0e0;  1 drivers
v0x600003bde250_0 .net "vpu_cmd", 127 0, v0x600003bde2e0_0;  alias, 1 drivers
v0x600003bde2e0_0 .var "vpu_cmd_reg", 127 0;
v0x600003bde370_0 .net "vpu_done", 0 0, L_0x6000022e1c70;  alias, 1 drivers
v0x600003bde400_0 .net "vpu_ready", 0 0, L_0x6000038f5a40;  alias, 1 drivers
v0x600003bde490_0 .net "vpu_valid", 0 0, L_0x6000022ee610;  alias, 1 drivers
v0x600003bde520_0 .var "vpu_valid_reg", 0 0;
L_0x6000038fcf00 .part v0x600003bbe400_0, 120, 8;
L_0x6000038fd040 .part v0x600003bbe400_0, 112, 8;
L_0x6000038fc960 .part v0x600003bbe400_0, 32, 16;
L_0x6000038fca00 .part v0x600003bbe400_0, 104, 8;
L_0x6000038fcaa0 .concat [ 8 24 0 0], v0x600003bddb90_0, L_0x138098010;
L_0x6000038fcb40 .cmp/eq 32, L_0x6000038fcaa0, L_0x138098058;
L_0x6000038fcbe0 .concat [ 8 24 0 0], v0x600003bddc20_0, L_0x1380980a0;
L_0x6000038fcc80 .cmp/eq 32, L_0x6000038fcbe0, L_0x1380980e8;
L_0x6000038fcd20 .concat [ 8 24 0 0], v0x600003bddb00_0, L_0x138098130;
L_0x6000038fc820 .cmp/eq 32, L_0x6000038fcd20, L_0x138098178;
L_0x6000038fc640 .concat [ 8 24 0 0], v0x600003bddb90_0, L_0x1380981c0;
L_0x6000038fc5a0 .cmp/eq 32, L_0x6000038fc640, L_0x138098208;
L_0x6000038fc500 .concat [ 8 24 0 0], v0x600003bddc20_0, L_0x138098250;
L_0x6000038fd0e0 .cmp/eq 32, L_0x6000038fc500, L_0x138098298;
L_0x6000038fd180 .concat [ 8 24 0 0], v0x600003bddb00_0, L_0x1380982e0;
L_0x6000038fd220 .cmp/eq 32, L_0x6000038fd180, L_0x138098328;
L_0x6000038fd2c0 .cmp/ne 4, v0x600003bdde60_0, L_0x138098370;
L_0x6000038fd360 .cmp/ne 4, v0x600003bdde60_0, L_0x1380983b8;
L_0x6000038fd400 .cmp/ne 4, v0x600003bdde60_0, L_0x138098400;
S_0x1346ac920 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x1346ae390;
 .timescale 0 0;
v0x600003bdb600_0 .var/i "i", 31 0;
S_0x1346b0470 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x1346aee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x13466ea60 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x13466eaa0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x13466eae0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x13466eb20 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x13466eb60 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x13466eba0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x13466ebe0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x13466ec20 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x6000022e1650 .functor OR 1, L_0x6000038f2d00, L_0x6000038f2da0, C4<0>, C4<0>;
L_0x6000022e16c0 .functor AND 1, L_0x6000038f2e40, v0x600003bbf720_0, C4<1>, C4<1>;
L_0x6000022e1730 .functor AND 1, L_0x6000022e16c0, L_0x6000038f2ee0, C4<1>, C4<1>;
L_0x6000022e17a0 .functor OR 1, L_0x6000022e1650, L_0x6000022e1730, C4<0>, C4<0>;
L_0x6000022e1810 .functor BUFZ 1, L_0x6000022e17a0, C4<0>, C4<0>, C4<0>;
L_0x6000022e1880 .functor AND 1, L_0x6000038f2f80, L_0x6000038f3020, C4<1>, C4<1>;
L_0x6000022e18f0 .functor AND 1, L_0x6000038f3200, L_0x6000038f32a0, C4<1>, C4<1>;
L_0x6000022e1960 .functor AND 1, L_0x6000022e18f0, L_0x6000038f3480, C4<1>, C4<1>;
v0x600003bc4e10_0 .net *"_ivl_101", 0 0, L_0x6000038f3480;  1 drivers
L_0x13809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bc4ea0_0 .net/2u *"_ivl_37", 2 0, L_0x13809a188;  1 drivers
v0x600003bc4f30_0 .net *"_ivl_39", 0 0, L_0x6000038f2d00;  1 drivers
L_0x13809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003bc4fc0_0 .net/2u *"_ivl_41", 2 0, L_0x13809a1d0;  1 drivers
v0x600003bc5050_0 .net *"_ivl_43", 0 0, L_0x6000038f2da0;  1 drivers
v0x600003bc50e0_0 .net *"_ivl_46", 0 0, L_0x6000022e1650;  1 drivers
L_0x13809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bc5170_0 .net/2u *"_ivl_47", 2 0, L_0x13809a218;  1 drivers
v0x600003bc5200_0 .net *"_ivl_49", 0 0, L_0x6000038f2e40;  1 drivers
v0x600003bc5290_0 .net *"_ivl_52", 0 0, L_0x6000022e16c0;  1 drivers
v0x600003bc5320_0 .net *"_ivl_54", 0 0, L_0x6000038f2ee0;  1 drivers
v0x600003bc53b0_0 .net *"_ivl_56", 0 0, L_0x6000022e1730;  1 drivers
L_0x13809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bc5440_0 .net/2u *"_ivl_61", 2 0, L_0x13809a260;  1 drivers
v0x600003bc54d0_0 .net *"_ivl_63", 0 0, L_0x6000038f2f80;  1 drivers
L_0x13809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600003bc5560_0 .net/2u *"_ivl_65", 2 0, L_0x13809a2a8;  1 drivers
v0x600003bc55f0_0 .net *"_ivl_67", 0 0, L_0x6000038f3020;  1 drivers
L_0x13809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600003bc5680_0 .net/2u *"_ivl_71", 2 0, L_0x13809a2f0;  1 drivers
L_0x13809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bc5710_0 .net/2u *"_ivl_75", 2 0, L_0x13809a338;  1 drivers
L_0x13809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003bc57a0_0 .net/2u *"_ivl_81", 2 0, L_0x13809a3c8;  1 drivers
v0x600003bc5830_0 .net *"_ivl_83", 0 0, L_0x6000038f3200;  1 drivers
v0x600003bc58c0_0 .net *"_ivl_85", 0 0, L_0x6000038f32a0;  1 drivers
v0x600003bc5950_0 .net *"_ivl_88", 0 0, L_0x6000022e18f0;  1 drivers
v0x600003bc59e0_0 .net *"_ivl_89", 31 0, L_0x6000038f3340;  1 drivers
L_0x13809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bc5a70_0 .net *"_ivl_92", 15 0, L_0x13809a410;  1 drivers
L_0x13809b2b0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600003bc5b00_0 .net *"_ivl_93", 31 0, L_0x13809b2b0;  1 drivers
L_0x13809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600003bc5b90_0 .net/2u *"_ivl_97", 31 0, L_0x13809a458;  1 drivers
v0x600003bc5c20_0 .net *"_ivl_99", 31 0, L_0x6000038f33e0;  1 drivers
v0x600003bc5cb0_0 .net "act_data", 31 0, v0x600003bbd170_0;  1 drivers
v0x600003bc5d40 .array "act_h", 19 0;
v0x600003bc5d40_0 .net v0x600003bc5d40 0, 7 0, L_0x6000022ee0d0; 1 drivers
v0x600003bc5d40_1 .net v0x600003bc5d40 1, 7 0, v0x600003bdf690_0; 1 drivers
v0x600003bc5d40_2 .net v0x600003bc5d40 2, 7 0, v0x600003bd0c60_0; 1 drivers
v0x600003bc5d40_3 .net v0x600003bc5d40 3, 7 0, v0x600003bd21c0_0; 1 drivers
v0x600003bc5d40_4 .net v0x600003bc5d40 4, 7 0, v0x600003bd3720_0; 1 drivers
v0x600003bc5d40_5 .net v0x600003bc5d40 5, 7 0, L_0x6000022edf80; 1 drivers
v0x600003bc5d40_6 .net v0x600003bc5d40 6, 7 0, v0x600003bd4cf0_0; 1 drivers
v0x600003bc5d40_7 .net v0x600003bc5d40 7, 7 0, v0x600003bd6250_0; 1 drivers
v0x600003bc5d40_8 .net v0x600003bc5d40 8, 7 0, v0x600003bd77b0_0; 1 drivers
v0x600003bc5d40_9 .net v0x600003bc5d40 9, 7 0, v0x600003bc8d80_0; 1 drivers
v0x600003bc5d40_10 .net v0x600003bc5d40 10, 7 0, L_0x6000022edff0; 1 drivers
v0x600003bc5d40_11 .net v0x600003bc5d40 11, 7 0, v0x600003bca2e0_0; 1 drivers
v0x600003bc5d40_12 .net v0x600003bc5d40 12, 7 0, v0x600003bcb840_0; 1 drivers
v0x600003bc5d40_13 .net v0x600003bc5d40 13, 7 0, v0x600003bcce10_0; 1 drivers
v0x600003bc5d40_14 .net v0x600003bc5d40 14, 7 0, v0x600003bce370_0; 1 drivers
v0x600003bc5d40_15 .net v0x600003bc5d40 15, 7 0, L_0x6000022edea0; 1 drivers
v0x600003bc5d40_16 .net v0x600003bc5d40 16, 7 0, v0x600003bcf8d0_0; 1 drivers
v0x600003bc5d40_17 .net v0x600003bc5d40 17, 7 0, v0x600003bc0ea0_0; 1 drivers
v0x600003bc5d40_18 .net v0x600003bc5d40 18, 7 0, v0x600003bc2400_0; 1 drivers
v0x600003bc5d40_19 .net v0x600003bc5d40 19, 7 0, v0x600003bc3960_0; 1 drivers
v0x600003bc5dd0_0 .net "act_ready", 0 0, L_0x6000038f3160;  1 drivers
v0x600003bc5e60_0 .net "act_valid", 0 0, v0x600003bbd290_0;  1 drivers
v0x600003bc5ef0_0 .net "busy", 0 0, L_0x6000022e1880;  alias, 1 drivers
v0x600003bc5f80_0 .net "cfg_k_tiles", 15 0, L_0x6000038fd900;  alias, 1 drivers
L_0x13809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003bc6010_0 .net "clear_acc", 0 0, L_0x13809a4a0;  1 drivers
v0x600003bc60a0_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bc6130_0 .var "cycle_count", 15 0;
v0x600003bc61c0_0 .var "cycle_count_next", 15 0;
v0x600003bde5b0_5 .array/port v0x600003bde5b0, 5;
v0x600003bc6250 .array "deskew_output", 3 0;
v0x600003bc6250_0 .net v0x600003bc6250 0, 31 0, v0x600003bde5b0_5; 1 drivers
v0x600003bde6d0_3 .array/port v0x600003bde6d0, 3;
v0x600003bc6250_1 .net v0x600003bc6250 1, 31 0, v0x600003bde6d0_3; 1 drivers
v0x600003bde7f0_1 .array/port v0x600003bde7f0, 1;
v0x600003bc6250_2 .net v0x600003bc6250 2, 31 0, v0x600003bde7f0_1; 1 drivers
v0x600003bc6250_3 .net v0x600003bc6250 3, 31 0, L_0x6000022e1420; 1 drivers
v0x600003bc62e0_0 .net "done", 0 0, L_0x6000038f30c0;  alias, 1 drivers
L_0x13809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600003bc6370_0 .net "drain_delay", 15 0, L_0x13809a380;  1 drivers
v0x600003bc6400_0 .net "pe_enable", 0 0, L_0x6000022e17a0;  1 drivers
v0x600003bc6490 .array "psum_bottom", 3 0;
v0x600003bc6490_0 .net v0x600003bc6490 0, 31 0, L_0x6000022e1110; 1 drivers
v0x600003bc6490_1 .net v0x600003bc6490 1, 31 0, L_0x6000022e11f0; 1 drivers
v0x600003bc6490_2 .net v0x600003bc6490 2, 31 0, L_0x6000022e12d0; 1 drivers
v0x600003bc6490_3 .net v0x600003bc6490 3, 31 0, L_0x6000022e13b0; 1 drivers
L_0x138098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bc6520 .array "psum_v", 19 0;
v0x600003bc6520_0 .net v0x600003bc6520 0, 31 0, L_0x138098568; 1 drivers
L_0x1380985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bc6520_1 .net v0x600003bc6520 1, 31 0, L_0x1380985b0; 1 drivers
L_0x1380985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bc6520_2 .net v0x600003bc6520 2, 31 0, L_0x1380985f8; 1 drivers
L_0x138098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bc6520_3 .net v0x600003bc6520 3, 31 0, L_0x138098640; 1 drivers
v0x600003bc6520_4 .net v0x600003bc6520 4, 31 0, v0x600003bdfba0_0; 1 drivers
v0x600003bc6520_5 .net v0x600003bc6520 5, 31 0, v0x600003bd1170_0; 1 drivers
v0x600003bc6520_6 .net v0x600003bc6520 6, 31 0, v0x600003bd26d0_0; 1 drivers
v0x600003bc6520_7 .net v0x600003bc6520 7, 31 0, v0x600003bd3c30_0; 1 drivers
v0x600003bc6520_8 .net v0x600003bc6520 8, 31 0, v0x600003bd5200_0; 1 drivers
v0x600003bc6520_9 .net v0x600003bc6520 9, 31 0, v0x600003bd6760_0; 1 drivers
v0x600003bc6520_10 .net v0x600003bc6520 10, 31 0, v0x600003bd7cc0_0; 1 drivers
v0x600003bc6520_11 .net v0x600003bc6520 11, 31 0, v0x600003bc9290_0; 1 drivers
v0x600003bc6520_12 .net v0x600003bc6520 12, 31 0, v0x600003bca7f0_0; 1 drivers
v0x600003bc6520_13 .net v0x600003bc6520 13, 31 0, v0x600003bcbd50_0; 1 drivers
v0x600003bc6520_14 .net v0x600003bc6520 14, 31 0, v0x600003bcd320_0; 1 drivers
v0x600003bc6520_15 .net v0x600003bc6520 15, 31 0, v0x600003bce880_0; 1 drivers
v0x600003bc6520_16 .net v0x600003bc6520 16, 31 0, v0x600003bcfde0_0; 1 drivers
v0x600003bc6520_17 .net v0x600003bc6520 17, 31 0, v0x600003bc13b0_0; 1 drivers
v0x600003bc6520_18 .net v0x600003bc6520 18, 31 0, v0x600003bc2910_0; 1 drivers
v0x600003bc6520_19 .net v0x600003bc6520 19, 31 0, v0x600003bc3e70_0; 1 drivers
v0x600003bc65b0_0 .net "result_data", 127 0, L_0x6000038f2c60;  alias, 1 drivers
L_0x13809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003bc6640_0 .net "result_ready", 0 0, L_0x13809a4e8;  1 drivers
v0x600003bc66d0_0 .net "result_valid", 0 0, L_0x6000022e1960;  alias, 1 drivers
v0x600003bc6760_0 .net "rst_n", 0 0, v0x600003bb2910_0;  alias, 1 drivers
v0x600003bc67f0_0 .net "skew_enable", 0 0, L_0x6000022e1810;  1 drivers
v0x600003bc6880 .array "skew_input", 3 0;
v0x600003bc6880_0 .net v0x600003bc6880 0, 7 0, L_0x6000038fda40; 1 drivers
v0x600003bc6880_1 .net v0x600003bc6880 1, 7 0, L_0x6000038fdb80; 1 drivers
v0x600003bc6880_2 .net v0x600003bc6880 2, 7 0, L_0x6000038fdcc0; 1 drivers
v0x600003bc6880_3 .net v0x600003bc6880 3, 7 0, L_0x6000038fde00; 1 drivers
v0x600003bc6910 .array "skew_output", 3 0;
v0x600003bc6910_0 .net v0x600003bc6910 0, 7 0, v0x600003bde910_0; 1 drivers
v0x600003bc6910_1 .net v0x600003bc6910 1, 7 0, v0x600003bdebe0_0; 1 drivers
v0x600003bc6910_2 .net v0x600003bc6910 2, 7 0, v0x600003bdeeb0_0; 1 drivers
v0x600003bc6910_3 .net v0x600003bc6910 3, 7 0, v0x600003bdf180_0; 1 drivers
v0x600003bc69a0_0 .net "start", 0 0, v0x600003bbf720_0;  1 drivers
v0x600003bc6a30_0 .var "state", 2 0;
v0x600003bc6ac0_0 .var "state_next", 2 0;
v0x600003bc6b50_0 .net "weight_load_col", 1 0, v0x600003bb0c60_0;  1 drivers
v0x600003bc6be0_0 .net "weight_load_data", 31 0, L_0x6000038f3520;  1 drivers
v0x600003bc6c70_0 .net "weight_load_en", 0 0, v0x600003bb0cf0_0;  1 drivers
E_0x600001ca63c0/0 .event anyedge, v0x600003bc6a30_0, v0x600003bc6130_0, v0x600003bc69a0_0, v0x600003bc6c70_0;
E_0x600001ca63c0/1 .event anyedge, v0x600003bc5f80_0, v0x600003bc6370_0;
E_0x600001ca63c0 .event/or E_0x600001ca63c0/0, E_0x600001ca63c0/1;
L_0x6000038fd9a0 .part v0x600003bbd170_0, 0, 8;
L_0x138098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000038fda40 .functor MUXZ 8, L_0x138098448, L_0x6000038fd9a0, v0x600003bbd290_0, C4<>;
L_0x6000038fdae0 .part v0x600003bbd170_0, 8, 8;
L_0x138098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000038fdb80 .functor MUXZ 8, L_0x138098490, L_0x6000038fdae0, v0x600003bbd290_0, C4<>;
L_0x6000038fdc20 .part v0x600003bbd170_0, 16, 8;
L_0x1380984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000038fdcc0 .functor MUXZ 8, L_0x1380984d8, L_0x6000038fdc20, v0x600003bbd290_0, C4<>;
L_0x6000038fdd60 .part v0x600003bbd170_0, 24, 8;
L_0x138098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000038fde00 .functor MUXZ 8, L_0x138098520, L_0x6000038fdd60, v0x600003bbd290_0, C4<>;
L_0x6000038fdfe0 .part L_0x6000038f3520, 0, 8;
L_0x6000038fe800 .part L_0x6000038f3520, 0, 8;
L_0x6000038ff020 .part L_0x6000038f3520, 0, 8;
L_0x6000038ff840 .part L_0x6000038f3520, 0, 8;
L_0x6000038fba20 .part L_0x6000038f3520, 8, 8;
L_0x6000038fb3e0 .part L_0x6000038f3520, 8, 8;
L_0x6000038fac60 .part L_0x6000038f3520, 8, 8;
L_0x6000038f9d60 .part L_0x6000038f3520, 8, 8;
L_0x6000038f9680 .part L_0x6000038f3520, 16, 8;
L_0x6000038f8d20 .part L_0x6000038f3520, 16, 8;
L_0x6000038fa300 .part L_0x6000038f3520, 16, 8;
L_0x6000038f0500 .part L_0x6000038f3520, 16, 8;
L_0x6000038f0d20 .part L_0x6000038f3520, 24, 8;
L_0x6000038f1540 .part L_0x6000038f3520, 24, 8;
L_0x6000038f1d60 .part L_0x6000038f3520, 24, 8;
L_0x6000038f2580 .part L_0x6000038f3520, 24, 8;
L_0x6000038f2c60 .concat8 [ 32 32 32 32], L_0x6000022e1490, L_0x6000022e1500, L_0x6000022e1570, L_0x6000022e15e0;
L_0x6000038f2d00 .cmp/eq 3, v0x600003bc6a30_0, L_0x13809a188;
L_0x6000038f2da0 .cmp/eq 3, v0x600003bc6a30_0, L_0x13809a1d0;
L_0x6000038f2e40 .cmp/eq 3, v0x600003bc6a30_0, L_0x13809a218;
L_0x6000038f2ee0 .reduce/nor v0x600003bb0cf0_0;
L_0x6000038f2f80 .cmp/ne 3, v0x600003bc6a30_0, L_0x13809a260;
L_0x6000038f3020 .cmp/ne 3, v0x600003bc6a30_0, L_0x13809a2a8;
L_0x6000038f30c0 .cmp/eq 3, v0x600003bc6a30_0, L_0x13809a2f0;
L_0x6000038f3160 .cmp/eq 3, v0x600003bc6a30_0, L_0x13809a338;
L_0x6000038f3200 .cmp/eq 3, v0x600003bc6a30_0, L_0x13809a3c8;
L_0x6000038f32a0 .cmp/ge 16, v0x600003bc6130_0, L_0x13809a380;
L_0x6000038f3340 .concat [ 16 16 0 0], v0x600003bc6130_0, L_0x13809a410;
L_0x6000038f33e0 .arith/sum 32, L_0x13809b2b0, L_0x13809a458;
L_0x6000038f3480 .cmp/gt 32, L_0x6000038f33e0, L_0x6000038f3340;
S_0x1346b0810 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x1346b0470;
 .timescale 0 0;
P_0x6000027e6700 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000027e6740 .param/l "col" 1 7 248, +C4<00>;
L_0x6000022e1110 .functor BUFZ 32, v0x600003bcfde0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13469dab0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x1346b0810;
 .timescale 0 0;
v0x600003bde5b0 .array "delay_stages", 5 0, 31 0;
v0x600003bde640_0 .var/i "i", 31 0;
S_0x1346988c0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x1346b0470;
 .timescale 0 0;
P_0x6000027e6680 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000027e66c0 .param/l "col" 1 7 248, +C4<01>;
L_0x6000022e11f0 .functor BUFZ 32, v0x600003bc13b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13466e620 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x1346988c0;
 .timescale 0 0;
v0x600003bde6d0 .array "delay_stages", 3 0, 31 0;
v0x600003bde760_0 .var/i "i", 31 0;
S_0x13466e1e0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x1346b0470;
 .timescale 0 0;
P_0x6000027e6780 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000027e67c0 .param/l "col" 1 7 248, +C4<010>;
L_0x6000022e12d0 .functor BUFZ 32, v0x600003bc2910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x134694070 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x13466e1e0;
 .timescale 0 0;
v0x600003bde7f0 .array "delay_stages", 1 0, 31 0;
v0x600003bde880_0 .var/i "i", 31 0;
S_0x134691a20 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x1346b0470;
 .timescale 0 0;
P_0x6000027e6800 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000027e6840 .param/l "col" 1 7 248, +C4<011>;
L_0x6000022e13b0 .functor BUFZ 32, v0x600003bc3e70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13468f3d0 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x134691a20;
 .timescale 0 0;
L_0x6000022e1420 .functor BUFZ 32, L_0x6000022e13b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13468cd80 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x1346b0470;
 .timescale 0 0;
P_0x600001ca6640 .param/l "row" 1 7 142, +C4<00>;
v0x600003bde9a0_0 .net *"_ivl_1", 7 0, L_0x6000038fd9a0;  1 drivers
v0x600003bdea30_0 .net/2u *"_ivl_2", 7 0, L_0x138098448;  1 drivers
S_0x13468a730 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x13468cd80;
 .timescale 0 0;
v0x600003bde910_0 .var "out_reg", 7 0;
S_0x1346880e0 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x1346b0470;
 .timescale 0 0;
P_0x600001ca66c0 .param/l "row" 1 7 142, +C4<01>;
v0x600003bdec70_0 .net *"_ivl_1", 7 0, L_0x6000038fdae0;  1 drivers
v0x600003bded00_0 .net/2u *"_ivl_2", 7 0, L_0x138098490;  1 drivers
S_0x134685a90 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x1346880e0;
 .timescale 0 0;
v0x600003bdeac0 .array "delay_stages", 0 0, 7 0;
v0x600003bdeb50_0 .var/i "i", 31 0;
v0x600003bdebe0_0 .var "out_reg", 7 0;
S_0x134683440 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x1346b0470;
 .timescale 0 0;
P_0x600001ca6740 .param/l "row" 1 7 142, +C4<010>;
v0x600003bdef40_0 .net *"_ivl_1", 7 0, L_0x6000038fdc20;  1 drivers
v0x600003bdefd0_0 .net/2u *"_ivl_2", 7 0, L_0x1380984d8;  1 drivers
S_0x134680df0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x134683440;
 .timescale 0 0;
v0x600003bded90 .array "delay_stages", 1 0, 7 0;
v0x600003bdee20_0 .var/i "i", 31 0;
v0x600003bdeeb0_0 .var "out_reg", 7 0;
S_0x13467e7a0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x1346b0470;
 .timescale 0 0;
P_0x600001ca67c0 .param/l "row" 1 7 142, +C4<011>;
v0x600003bdf210_0 .net *"_ivl_1", 7 0, L_0x6000038fdd60;  1 drivers
v0x600003bdf2a0_0 .net/2u *"_ivl_2", 7 0, L_0x138098520;  1 drivers
S_0x13467c150 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x13467e7a0;
 .timescale 0 0;
v0x600003bdf060 .array "delay_stages", 2 0, 7 0;
v0x600003bdf0f0_0 .var/i "i", 31 0;
v0x600003bdf180_0 .var "out_reg", 7 0;
S_0x134679b00 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x1346b0470;
 .timescale 0 0;
P_0x600001ca6600 .param/l "row" 1 7 213, +C4<00>;
S_0x1346774b0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x134679b00;
 .timescale 0 0;
P_0x600001ca6880 .param/l "col" 1 7 214, +C4<00>;
L_0x6000022edf10 .functor AND 1, v0x600003bb0cf0_0, L_0x6000038fdf40, C4<1>, C4<1>;
L_0x6000022eddc0 .functor AND 1, L_0x6000038fe120, v0x600003bbf720_0, C4<1>, C4<1>;
L_0x6000022ede30 .functor OR 1, L_0x6000038fe080, L_0x6000022eddc0, C4<0>, C4<0>;
L_0x6000022edce0 .functor AND 1, L_0x13809a4a0, L_0x6000022ede30, C4<1>, C4<1>;
L_0x6000022edd50 .functor AND 1, L_0x6000022edce0, L_0x6000038fe260, C4<1>, C4<1>;
v0x600003bdfe70_0 .net *"_ivl_0", 2 0, L_0x6000038fdea0;  1 drivers
L_0x138098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bdff00_0 .net/2u *"_ivl_11", 2 0, L_0x138098718;  1 drivers
v0x600003bd0000_0 .net *"_ivl_13", 0 0, L_0x6000038fe080;  1 drivers
L_0x138098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bd0090_0 .net/2u *"_ivl_15", 2 0, L_0x138098760;  1 drivers
v0x600003bd0120_0 .net *"_ivl_17", 0 0, L_0x6000038fe120;  1 drivers
v0x600003bd01b0_0 .net *"_ivl_20", 0 0, L_0x6000022eddc0;  1 drivers
v0x600003bd0240_0 .net *"_ivl_22", 0 0, L_0x6000022ede30;  1 drivers
v0x600003bd02d0_0 .net *"_ivl_24", 0 0, L_0x6000022edce0;  1 drivers
v0x600003bd0360_0 .net *"_ivl_25", 31 0, L_0x6000038fe1c0;  1 drivers
L_0x1380987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bd03f0_0 .net *"_ivl_28", 15 0, L_0x1380987a8;  1 drivers
L_0x1380987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bd0480_0 .net/2u *"_ivl_29", 31 0, L_0x1380987f0;  1 drivers
L_0x138098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003bd0510_0 .net *"_ivl_3", 0 0, L_0x138098688;  1 drivers
v0x600003bd05a0_0 .net *"_ivl_31", 0 0, L_0x6000038fe260;  1 drivers
L_0x1380986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bd0630_0 .net/2u *"_ivl_4", 2 0, L_0x1380986d0;  1 drivers
v0x600003bd06c0_0 .net *"_ivl_6", 0 0, L_0x6000038fdf40;  1 drivers
v0x600003bd0750_0 .net "do_clear", 0 0, L_0x6000022edd50;  1 drivers
v0x600003bd07e0_0 .net "load_weight", 0 0, L_0x6000022edf10;  1 drivers
v0x600003bd0870_0 .net "weight_in", 7 0, L_0x6000038fdfe0;  1 drivers
L_0x6000038fdea0 .concat [ 2 1 0 0], v0x600003bb0c60_0, L_0x138098688;
L_0x6000038fdf40 .cmp/eq 3, L_0x6000038fdea0, L_0x1380986d0;
L_0x6000038fe080 .cmp/eq 3, v0x600003bc6a30_0, L_0x138098718;
L_0x6000038fe120 .cmp/eq 3, v0x600003bc6a30_0, L_0x138098760;
L_0x6000038fe1c0 .concat [ 16 16 0 0], v0x600003bc6130_0, L_0x1380987a8;
L_0x6000038fe260 .cmp/eq 32, L_0x6000038fe1c0, L_0x1380987f0;
S_0x134674e60 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1346774b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027e6a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027e6a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bdf330_0 .net *"_ivl_11", 0 0, L_0x6000038fe4e0;  1 drivers
v0x600003bdf3c0_0 .net *"_ivl_12", 15 0, L_0x6000038fe580;  1 drivers
v0x600003bdf450_0 .net/s *"_ivl_4", 15 0, L_0x6000038fe300;  1 drivers
v0x600003bdf4e0_0 .net/s *"_ivl_6", 15 0, L_0x6000038fe3a0;  1 drivers
v0x600003bdf570_0 .net/s "a_signed", 7 0, v0x600003bdf720_0;  1 drivers
v0x600003bdf600_0 .net "act_in", 7 0, L_0x6000022ee0d0;  alias, 1 drivers
v0x600003bdf690_0 .var "act_out", 7 0;
v0x600003bdf720_0 .var "act_reg", 7 0;
v0x600003bdf7b0_0 .net "clear_acc", 0 0, L_0x6000022edd50;  alias, 1 drivers
v0x600003bdf840_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bdf8d0_0 .net "enable", 0 0, L_0x6000022e17a0;  alias, 1 drivers
v0x600003bdf960_0 .net "load_weight", 0 0, L_0x6000022edf10;  alias, 1 drivers
v0x600003bdf9f0_0 .net/s "product", 15 0, L_0x6000038fe440;  1 drivers
v0x600003bdfa80_0 .net/s "product_ext", 31 0, L_0x6000038fe620;  1 drivers
v0x600003bdfb10_0 .net "psum_in", 31 0, L_0x138098568;  alias, 1 drivers
v0x600003bdfba0_0 .var "psum_out", 31 0;
v0x600003bdfc30_0 .net "rst_n", 0 0, v0x600003bb2910_0;  alias, 1 drivers
v0x600003bdfcc0_0 .net/s "w_signed", 7 0, v0x600003bdfde0_0;  1 drivers
v0x600003bdfd50_0 .net "weight_in", 7 0, L_0x6000038fdfe0;  alias, 1 drivers
v0x600003bdfde0_0 .var "weight_reg", 7 0;
L_0x6000038fe300 .extend/s 16, v0x600003bdf720_0;
L_0x6000038fe3a0 .extend/s 16, v0x600003bdfde0_0;
L_0x6000038fe440 .arith/mult 16, L_0x6000038fe300, L_0x6000038fe3a0;
L_0x6000038fe4e0 .part L_0x6000038fe440, 15, 1;
LS_0x6000038fe580_0_0 .concat [ 1 1 1 1], L_0x6000038fe4e0, L_0x6000038fe4e0, L_0x6000038fe4e0, L_0x6000038fe4e0;
LS_0x6000038fe580_0_4 .concat [ 1 1 1 1], L_0x6000038fe4e0, L_0x6000038fe4e0, L_0x6000038fe4e0, L_0x6000038fe4e0;
LS_0x6000038fe580_0_8 .concat [ 1 1 1 1], L_0x6000038fe4e0, L_0x6000038fe4e0, L_0x6000038fe4e0, L_0x6000038fe4e0;
LS_0x6000038fe580_0_12 .concat [ 1 1 1 1], L_0x6000038fe4e0, L_0x6000038fe4e0, L_0x6000038fe4e0, L_0x6000038fe4e0;
L_0x6000038fe580 .concat [ 4 4 4 4], LS_0x6000038fe580_0_0, LS_0x6000038fe580_0_4, LS_0x6000038fe580_0_8, LS_0x6000038fe580_0_12;
L_0x6000038fe620 .concat [ 16 16 0 0], L_0x6000038fe440, L_0x6000038fe580;
S_0x134672810 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x134679b00;
 .timescale 0 0;
P_0x600001ca6a00 .param/l "col" 1 7 214, +C4<01>;
L_0x6000022edb20 .functor AND 1, v0x600003bb0cf0_0, L_0x6000038fe760, C4<1>, C4<1>;
L_0x6000022edb90 .functor AND 1, L_0x6000038fe940, v0x600003bbf720_0, C4<1>, C4<1>;
L_0x6000022eda40 .functor OR 1, L_0x6000038fe8a0, L_0x6000022edb90, C4<0>, C4<0>;
L_0x6000022edab0 .functor AND 1, L_0x13809a4a0, L_0x6000022eda40, C4<1>, C4<1>;
L_0x6000022ed960 .functor AND 1, L_0x6000022edab0, L_0x6000038fea80, C4<1>, C4<1>;
v0x600003bd1440_0 .net *"_ivl_0", 2 0, L_0x6000038fe6c0;  1 drivers
L_0x1380988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bd14d0_0 .net/2u *"_ivl_11", 2 0, L_0x1380988c8;  1 drivers
v0x600003bd1560_0 .net *"_ivl_13", 0 0, L_0x6000038fe8a0;  1 drivers
L_0x138098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bd15f0_0 .net/2u *"_ivl_15", 2 0, L_0x138098910;  1 drivers
v0x600003bd1680_0 .net *"_ivl_17", 0 0, L_0x6000038fe940;  1 drivers
v0x600003bd1710_0 .net *"_ivl_20", 0 0, L_0x6000022edb90;  1 drivers
v0x600003bd17a0_0 .net *"_ivl_22", 0 0, L_0x6000022eda40;  1 drivers
v0x600003bd1830_0 .net *"_ivl_24", 0 0, L_0x6000022edab0;  1 drivers
v0x600003bd18c0_0 .net *"_ivl_25", 31 0, L_0x6000038fe9e0;  1 drivers
L_0x138098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bd1950_0 .net *"_ivl_28", 15 0, L_0x138098958;  1 drivers
L_0x1380989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bd19e0_0 .net/2u *"_ivl_29", 31 0, L_0x1380989a0;  1 drivers
L_0x138098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003bd1a70_0 .net *"_ivl_3", 0 0, L_0x138098838;  1 drivers
v0x600003bd1b00_0 .net *"_ivl_31", 0 0, L_0x6000038fea80;  1 drivers
L_0x138098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003bd1b90_0 .net/2u *"_ivl_4", 2 0, L_0x138098880;  1 drivers
v0x600003bd1c20_0 .net *"_ivl_6", 0 0, L_0x6000038fe760;  1 drivers
v0x600003bd1cb0_0 .net "do_clear", 0 0, L_0x6000022ed960;  1 drivers
v0x600003bd1d40_0 .net "load_weight", 0 0, L_0x6000022edb20;  1 drivers
v0x600003bd1dd0_0 .net "weight_in", 7 0, L_0x6000038fe800;  1 drivers
L_0x6000038fe6c0 .concat [ 2 1 0 0], v0x600003bb0c60_0, L_0x138098838;
L_0x6000038fe760 .cmp/eq 3, L_0x6000038fe6c0, L_0x138098880;
L_0x6000038fe8a0 .cmp/eq 3, v0x600003bc6a30_0, L_0x1380988c8;
L_0x6000038fe940 .cmp/eq 3, v0x600003bc6a30_0, L_0x138098910;
L_0x6000038fe9e0 .concat [ 16 16 0 0], v0x600003bc6130_0, L_0x138098958;
L_0x6000038fea80 .cmp/eq 32, L_0x6000038fe9e0, L_0x1380989a0;
S_0x1346701c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x134672810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027e6a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027e6ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bd0900_0 .net *"_ivl_11", 0 0, L_0x6000038fed00;  1 drivers
v0x600003bd0990_0 .net *"_ivl_12", 15 0, L_0x6000038feda0;  1 drivers
v0x600003bd0a20_0 .net/s *"_ivl_4", 15 0, L_0x6000038feb20;  1 drivers
v0x600003bd0ab0_0 .net/s *"_ivl_6", 15 0, L_0x6000038febc0;  1 drivers
v0x600003bd0b40_0 .net/s "a_signed", 7 0, v0x600003bd0cf0_0;  1 drivers
v0x600003bd0bd0_0 .net "act_in", 7 0, v0x600003bdf690_0;  alias, 1 drivers
v0x600003bd0c60_0 .var "act_out", 7 0;
v0x600003bd0cf0_0 .var "act_reg", 7 0;
v0x600003bd0d80_0 .net "clear_acc", 0 0, L_0x6000022ed960;  alias, 1 drivers
v0x600003bd0e10_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bd0ea0_0 .net "enable", 0 0, L_0x6000022e17a0;  alias, 1 drivers
v0x600003bd0f30_0 .net "load_weight", 0 0, L_0x6000022edb20;  alias, 1 drivers
v0x600003bd0fc0_0 .net/s "product", 15 0, L_0x6000038fec60;  1 drivers
v0x600003bd1050_0 .net/s "product_ext", 31 0, L_0x6000038fee40;  1 drivers
v0x600003bd10e0_0 .net "psum_in", 31 0, L_0x1380985b0;  alias, 1 drivers
v0x600003bd1170_0 .var "psum_out", 31 0;
v0x600003bd1200_0 .net "rst_n", 0 0, v0x600003bb2910_0;  alias, 1 drivers
v0x600003bd1290_0 .net/s "w_signed", 7 0, v0x600003bd13b0_0;  1 drivers
v0x600003bd1320_0 .net "weight_in", 7 0, L_0x6000038fe800;  alias, 1 drivers
v0x600003bd13b0_0 .var "weight_reg", 7 0;
L_0x6000038feb20 .extend/s 16, v0x600003bd0cf0_0;
L_0x6000038febc0 .extend/s 16, v0x600003bd13b0_0;
L_0x6000038fec60 .arith/mult 16, L_0x6000038feb20, L_0x6000038febc0;
L_0x6000038fed00 .part L_0x6000038fec60, 15, 1;
LS_0x6000038feda0_0_0 .concat [ 1 1 1 1], L_0x6000038fed00, L_0x6000038fed00, L_0x6000038fed00, L_0x6000038fed00;
LS_0x6000038feda0_0_4 .concat [ 1 1 1 1], L_0x6000038fed00, L_0x6000038fed00, L_0x6000038fed00, L_0x6000038fed00;
LS_0x6000038feda0_0_8 .concat [ 1 1 1 1], L_0x6000038fed00, L_0x6000038fed00, L_0x6000038fed00, L_0x6000038fed00;
LS_0x6000038feda0_0_12 .concat [ 1 1 1 1], L_0x6000038fed00, L_0x6000038fed00, L_0x6000038fed00, L_0x6000038fed00;
L_0x6000038feda0 .concat [ 4 4 4 4], LS_0x6000038feda0_0_0, LS_0x6000038feda0_0_4, LS_0x6000038feda0_0_8, LS_0x6000038feda0_0_12;
L_0x6000038fee40 .concat [ 16 16 0 0], L_0x6000038fec60, L_0x6000038feda0;
S_0x134620760 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x134679b00;
 .timescale 0 0;
P_0x600001ca6b00 .param/l "col" 1 7 214, +C4<010>;
L_0x6000022eea00 .functor AND 1, v0x600003bb0cf0_0, L_0x6000038fef80, C4<1>, C4<1>;
L_0x6000022ee990 .functor AND 1, L_0x6000038ff160, v0x600003bbf720_0, C4<1>, C4<1>;
L_0x6000022ee920 .functor OR 1, L_0x6000038ff0c0, L_0x6000022ee990, C4<0>, C4<0>;
L_0x6000022ed3b0 .functor AND 1, L_0x13809a4a0, L_0x6000022ee920, C4<1>, C4<1>;
L_0x6000022ece00 .functor AND 1, L_0x6000022ed3b0, L_0x6000038ff2a0, C4<1>, C4<1>;
v0x600003bd29a0_0 .net *"_ivl_0", 3 0, L_0x6000038feee0;  1 drivers
L_0x138098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bd2a30_0 .net/2u *"_ivl_11", 2 0, L_0x138098a78;  1 drivers
v0x600003bd2ac0_0 .net *"_ivl_13", 0 0, L_0x6000038ff0c0;  1 drivers
L_0x138098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bd2b50_0 .net/2u *"_ivl_15", 2 0, L_0x138098ac0;  1 drivers
v0x600003bd2be0_0 .net *"_ivl_17", 0 0, L_0x6000038ff160;  1 drivers
v0x600003bd2c70_0 .net *"_ivl_20", 0 0, L_0x6000022ee990;  1 drivers
v0x600003bd2d00_0 .net *"_ivl_22", 0 0, L_0x6000022ee920;  1 drivers
v0x600003bd2d90_0 .net *"_ivl_24", 0 0, L_0x6000022ed3b0;  1 drivers
v0x600003bd2e20_0 .net *"_ivl_25", 31 0, L_0x6000038ff200;  1 drivers
L_0x138098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bd2eb0_0 .net *"_ivl_28", 15 0, L_0x138098b08;  1 drivers
L_0x138098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bd2f40_0 .net/2u *"_ivl_29", 31 0, L_0x138098b50;  1 drivers
L_0x1380989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003bd2fd0_0 .net *"_ivl_3", 1 0, L_0x1380989e8;  1 drivers
v0x600003bd3060_0 .net *"_ivl_31", 0 0, L_0x6000038ff2a0;  1 drivers
L_0x138098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003bd30f0_0 .net/2u *"_ivl_4", 3 0, L_0x138098a30;  1 drivers
v0x600003bd3180_0 .net *"_ivl_6", 0 0, L_0x6000038fef80;  1 drivers
v0x600003bd3210_0 .net "do_clear", 0 0, L_0x6000022ece00;  1 drivers
v0x600003bd32a0_0 .net "load_weight", 0 0, L_0x6000022eea00;  1 drivers
v0x600003bd3330_0 .net "weight_in", 7 0, L_0x6000038ff020;  1 drivers
L_0x6000038feee0 .concat [ 2 2 0 0], v0x600003bb0c60_0, L_0x1380989e8;
L_0x6000038fef80 .cmp/eq 4, L_0x6000038feee0, L_0x138098a30;
L_0x6000038ff0c0 .cmp/eq 3, v0x600003bc6a30_0, L_0x138098a78;
L_0x6000038ff160 .cmp/eq 3, v0x600003bc6a30_0, L_0x138098ac0;
L_0x6000038ff200 .concat [ 16 16 0 0], v0x600003bc6130_0, L_0x138098b08;
L_0x6000038ff2a0 .cmp/eq 32, L_0x6000038ff200, L_0x138098b50;
S_0x1346208d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x134620760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027e6b00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027e6b40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bd1e60_0 .net *"_ivl_11", 0 0, L_0x6000038ff520;  1 drivers
v0x600003bd1ef0_0 .net *"_ivl_12", 15 0, L_0x6000038ff5c0;  1 drivers
v0x600003bd1f80_0 .net/s *"_ivl_4", 15 0, L_0x6000038ff340;  1 drivers
v0x600003bd2010_0 .net/s *"_ivl_6", 15 0, L_0x6000038ff3e0;  1 drivers
v0x600003bd20a0_0 .net/s "a_signed", 7 0, v0x600003bd2250_0;  1 drivers
v0x600003bd2130_0 .net "act_in", 7 0, v0x600003bd0c60_0;  alias, 1 drivers
v0x600003bd21c0_0 .var "act_out", 7 0;
v0x600003bd2250_0 .var "act_reg", 7 0;
v0x600003bd22e0_0 .net "clear_acc", 0 0, L_0x6000022ece00;  alias, 1 drivers
v0x600003bd2370_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bd2400_0 .net "enable", 0 0, L_0x6000022e17a0;  alias, 1 drivers
v0x600003bd2490_0 .net "load_weight", 0 0, L_0x6000022eea00;  alias, 1 drivers
v0x600003bd2520_0 .net/s "product", 15 0, L_0x6000038ff480;  1 drivers
v0x600003bd25b0_0 .net/s "product_ext", 31 0, L_0x6000038ff660;  1 drivers
v0x600003bd2640_0 .net "psum_in", 31 0, L_0x1380985f8;  alias, 1 drivers
v0x600003bd26d0_0 .var "psum_out", 31 0;
v0x600003bd2760_0 .net "rst_n", 0 0, v0x600003bb2910_0;  alias, 1 drivers
v0x600003bd27f0_0 .net/s "w_signed", 7 0, v0x600003bd2910_0;  1 drivers
v0x600003bd2880_0 .net "weight_in", 7 0, L_0x6000038ff020;  alias, 1 drivers
v0x600003bd2910_0 .var "weight_reg", 7 0;
L_0x6000038ff340 .extend/s 16, v0x600003bd2250_0;
L_0x6000038ff3e0 .extend/s 16, v0x600003bd2910_0;
L_0x6000038ff480 .arith/mult 16, L_0x6000038ff340, L_0x6000038ff3e0;
L_0x6000038ff520 .part L_0x6000038ff480, 15, 1;
LS_0x6000038ff5c0_0_0 .concat [ 1 1 1 1], L_0x6000038ff520, L_0x6000038ff520, L_0x6000038ff520, L_0x6000038ff520;
LS_0x6000038ff5c0_0_4 .concat [ 1 1 1 1], L_0x6000038ff520, L_0x6000038ff520, L_0x6000038ff520, L_0x6000038ff520;
LS_0x6000038ff5c0_0_8 .concat [ 1 1 1 1], L_0x6000038ff520, L_0x6000038ff520, L_0x6000038ff520, L_0x6000038ff520;
LS_0x6000038ff5c0_0_12 .concat [ 1 1 1 1], L_0x6000038ff520, L_0x6000038ff520, L_0x6000038ff520, L_0x6000038ff520;
L_0x6000038ff5c0 .concat [ 4 4 4 4], LS_0x6000038ff5c0_0_0, LS_0x6000038ff5c0_0_4, LS_0x6000038ff5c0_0_8, LS_0x6000038ff5c0_0_12;
L_0x6000038ff660 .concat [ 16 16 0 0], L_0x6000038ff480, L_0x6000038ff5c0;
S_0x13460baa0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x134679b00;
 .timescale 0 0;
P_0x600001ca69c0 .param/l "col" 1 7 214, +C4<011>;
L_0x6000022ec0e0 .functor AND 1, v0x600003bb0cf0_0, L_0x6000038ff7a0, C4<1>, C4<1>;
L_0x6000022ecf50 .functor AND 1, L_0x6000038ff980, v0x600003bbf720_0, C4<1>, C4<1>;
L_0x6000022ecee0 .functor OR 1, L_0x6000038ff8e0, L_0x6000022ecf50, C4<0>, C4<0>;
L_0x6000022ece70 .functor AND 1, L_0x13809a4a0, L_0x6000022ecee0, C4<1>, C4<1>;
L_0x6000022ed2d0 .functor AND 1, L_0x6000022ece70, L_0x6000038ffac0, C4<1>, C4<1>;
v0x600003bd3f00_0 .net *"_ivl_0", 3 0, L_0x6000038ff700;  1 drivers
L_0x138098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bd4000_0 .net/2u *"_ivl_11", 2 0, L_0x138098c28;  1 drivers
v0x600003bd4090_0 .net *"_ivl_13", 0 0, L_0x6000038ff8e0;  1 drivers
L_0x138098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bd4120_0 .net/2u *"_ivl_15", 2 0, L_0x138098c70;  1 drivers
v0x600003bd41b0_0 .net *"_ivl_17", 0 0, L_0x6000038ff980;  1 drivers
v0x600003bd4240_0 .net *"_ivl_20", 0 0, L_0x6000022ecf50;  1 drivers
v0x600003bd42d0_0 .net *"_ivl_22", 0 0, L_0x6000022ecee0;  1 drivers
v0x600003bd4360_0 .net *"_ivl_24", 0 0, L_0x6000022ece70;  1 drivers
v0x600003bd43f0_0 .net *"_ivl_25", 31 0, L_0x6000038ffa20;  1 drivers
L_0x138098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bd4480_0 .net *"_ivl_28", 15 0, L_0x138098cb8;  1 drivers
L_0x138098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bd4510_0 .net/2u *"_ivl_29", 31 0, L_0x138098d00;  1 drivers
L_0x138098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003bd45a0_0 .net *"_ivl_3", 1 0, L_0x138098b98;  1 drivers
v0x600003bd4630_0 .net *"_ivl_31", 0 0, L_0x6000038ffac0;  1 drivers
L_0x138098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003bd46c0_0 .net/2u *"_ivl_4", 3 0, L_0x138098be0;  1 drivers
v0x600003bd4750_0 .net *"_ivl_6", 0 0, L_0x6000038ff7a0;  1 drivers
v0x600003bd47e0_0 .net "do_clear", 0 0, L_0x6000022ed2d0;  1 drivers
v0x600003bd4870_0 .net "load_weight", 0 0, L_0x6000022ec0e0;  1 drivers
v0x600003bd4900_0 .net "weight_in", 7 0, L_0x6000038ff840;  1 drivers
L_0x6000038ff700 .concat [ 2 2 0 0], v0x600003bb0c60_0, L_0x138098b98;
L_0x6000038ff7a0 .cmp/eq 4, L_0x6000038ff700, L_0x138098be0;
L_0x6000038ff8e0 .cmp/eq 3, v0x600003bc6a30_0, L_0x138098c28;
L_0x6000038ff980 .cmp/eq 3, v0x600003bc6a30_0, L_0x138098c70;
L_0x6000038ffa20 .concat [ 16 16 0 0], v0x600003bc6130_0, L_0x138098cb8;
L_0x6000038ffac0 .cmp/eq 32, L_0x6000038ffa20, L_0x138098d00;
S_0x13460bc10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13460baa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027e6c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027e6cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bd33c0_0 .net *"_ivl_11", 0 0, L_0x6000038ffd40;  1 drivers
v0x600003bd3450_0 .net *"_ivl_12", 15 0, L_0x6000038ffde0;  1 drivers
v0x600003bd34e0_0 .net/s *"_ivl_4", 15 0, L_0x6000038ffb60;  1 drivers
v0x600003bd3570_0 .net/s *"_ivl_6", 15 0, L_0x6000038ffc00;  1 drivers
v0x600003bd3600_0 .net/s "a_signed", 7 0, v0x600003bd37b0_0;  1 drivers
v0x600003bd3690_0 .net "act_in", 7 0, v0x600003bd21c0_0;  alias, 1 drivers
v0x600003bd3720_0 .var "act_out", 7 0;
v0x600003bd37b0_0 .var "act_reg", 7 0;
v0x600003bd3840_0 .net "clear_acc", 0 0, L_0x6000022ed2d0;  alias, 1 drivers
v0x600003bd38d0_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bd3960_0 .net "enable", 0 0, L_0x6000022e17a0;  alias, 1 drivers
v0x600003bd39f0_0 .net "load_weight", 0 0, L_0x6000022ec0e0;  alias, 1 drivers
v0x600003bd3a80_0 .net/s "product", 15 0, L_0x6000038ffca0;  1 drivers
v0x600003bd3b10_0 .net/s "product_ext", 31 0, L_0x6000038ffe80;  1 drivers
v0x600003bd3ba0_0 .net "psum_in", 31 0, L_0x138098640;  alias, 1 drivers
v0x600003bd3c30_0 .var "psum_out", 31 0;
v0x600003bd3cc0_0 .net "rst_n", 0 0, v0x600003bb2910_0;  alias, 1 drivers
v0x600003bd3d50_0 .net/s "w_signed", 7 0, v0x600003bd3e70_0;  1 drivers
v0x600003bd3de0_0 .net "weight_in", 7 0, L_0x6000038ff840;  alias, 1 drivers
v0x600003bd3e70_0 .var "weight_reg", 7 0;
L_0x6000038ffb60 .extend/s 16, v0x600003bd37b0_0;
L_0x6000038ffc00 .extend/s 16, v0x600003bd3e70_0;
L_0x6000038ffca0 .arith/mult 16, L_0x6000038ffb60, L_0x6000038ffc00;
L_0x6000038ffd40 .part L_0x6000038ffca0, 15, 1;
LS_0x6000038ffde0_0_0 .concat [ 1 1 1 1], L_0x6000038ffd40, L_0x6000038ffd40, L_0x6000038ffd40, L_0x6000038ffd40;
LS_0x6000038ffde0_0_4 .concat [ 1 1 1 1], L_0x6000038ffd40, L_0x6000038ffd40, L_0x6000038ffd40, L_0x6000038ffd40;
LS_0x6000038ffde0_0_8 .concat [ 1 1 1 1], L_0x6000038ffd40, L_0x6000038ffd40, L_0x6000038ffd40, L_0x6000038ffd40;
LS_0x6000038ffde0_0_12 .concat [ 1 1 1 1], L_0x6000038ffd40, L_0x6000038ffd40, L_0x6000038ffd40, L_0x6000038ffd40;
L_0x6000038ffde0 .concat [ 4 4 4 4], LS_0x6000038ffde0_0_0, LS_0x6000038ffde0_0_4, LS_0x6000038ffde0_0_8, LS_0x6000038ffde0_0_12;
L_0x6000038ffe80 .concat [ 16 16 0 0], L_0x6000038ffca0, L_0x6000038ffde0;
S_0x134619c40 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x1346b0470;
 .timescale 0 0;
P_0x600001ca6cc0 .param/l "row" 1 7 213, +C4<01>;
S_0x134619db0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x134619c40;
 .timescale 0 0;
P_0x600001ca6d40 .param/l "col" 1 7 214, +C4<00>;
L_0x6000022ef410 .functor AND 1, v0x600003bb0cf0_0, L_0x6000038fbb60, C4<1>, C4<1>;
L_0x6000022ef4f0 .functor AND 1, L_0x6000038fbe80, v0x600003bbf720_0, C4<1>, C4<1>;
L_0x6000022ef560 .functor OR 1, L_0x6000038fb7a0, L_0x6000022ef4f0, C4<0>, C4<0>;
L_0x6000022ef5d0 .functor AND 1, L_0x13809a4a0, L_0x6000022ef560, C4<1>, C4<1>;
L_0x6000022ef640 .functor AND 1, L_0x6000022ef5d0, L_0x6000038fbd40, C4<1>, C4<1>;
v0x600003bd54d0_0 .net *"_ivl_0", 2 0, L_0x6000038fff20;  1 drivers
L_0x138098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bd5560_0 .net/2u *"_ivl_11", 2 0, L_0x138098dd8;  1 drivers
v0x600003bd55f0_0 .net *"_ivl_13", 0 0, L_0x6000038fb7a0;  1 drivers
L_0x138098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bd5680_0 .net/2u *"_ivl_15", 2 0, L_0x138098e20;  1 drivers
v0x600003bd5710_0 .net *"_ivl_17", 0 0, L_0x6000038fbe80;  1 drivers
v0x600003bd57a0_0 .net *"_ivl_20", 0 0, L_0x6000022ef4f0;  1 drivers
v0x600003bd5830_0 .net *"_ivl_22", 0 0, L_0x6000022ef560;  1 drivers
v0x600003bd58c0_0 .net *"_ivl_24", 0 0, L_0x6000022ef5d0;  1 drivers
v0x600003bd5950_0 .net *"_ivl_25", 31 0, L_0x6000038fb660;  1 drivers
L_0x138098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bd59e0_0 .net *"_ivl_28", 15 0, L_0x138098e68;  1 drivers
L_0x138098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bd5a70_0 .net/2u *"_ivl_29", 31 0, L_0x138098eb0;  1 drivers
L_0x138098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003bd5b00_0 .net *"_ivl_3", 0 0, L_0x138098d48;  1 drivers
v0x600003bd5b90_0 .net *"_ivl_31", 0 0, L_0x6000038fbd40;  1 drivers
L_0x138098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bd5c20_0 .net/2u *"_ivl_4", 2 0, L_0x138098d90;  1 drivers
v0x600003bd5cb0_0 .net *"_ivl_6", 0 0, L_0x6000038fbb60;  1 drivers
v0x600003bd5d40_0 .net "do_clear", 0 0, L_0x6000022ef640;  1 drivers
v0x600003bd5dd0_0 .net "load_weight", 0 0, L_0x6000022ef410;  1 drivers
v0x600003bd5e60_0 .net "weight_in", 7 0, L_0x6000038fba20;  1 drivers
L_0x6000038fff20 .concat [ 2 1 0 0], v0x600003bb0c60_0, L_0x138098d48;
L_0x6000038fbb60 .cmp/eq 3, L_0x6000038fff20, L_0x138098d90;
L_0x6000038fb7a0 .cmp/eq 3, v0x600003bc6a30_0, L_0x138098dd8;
L_0x6000038fbe80 .cmp/eq 3, v0x600003bc6a30_0, L_0x138098e20;
L_0x6000038fb660 .concat [ 16 16 0 0], v0x600003bc6130_0, L_0x138098e68;
L_0x6000038fbd40 .cmp/eq 32, L_0x6000038fb660, L_0x138098eb0;
S_0x13461c0a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x134619db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027e6d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027e6d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bd4990_0 .net *"_ivl_11", 0 0, L_0x6000038fbac0;  1 drivers
v0x600003bd4a20_0 .net *"_ivl_12", 15 0, L_0x6000038fb2a0;  1 drivers
v0x600003bd4ab0_0 .net/s *"_ivl_4", 15 0, L_0x6000038fb520;  1 drivers
v0x600003bd4b40_0 .net/s *"_ivl_6", 15 0, L_0x6000038fbc00;  1 drivers
v0x600003bd4bd0_0 .net/s "a_signed", 7 0, v0x600003bd4d80_0;  1 drivers
v0x600003bd4c60_0 .net "act_in", 7 0, L_0x6000022edf80;  alias, 1 drivers
v0x600003bd4cf0_0 .var "act_out", 7 0;
v0x600003bd4d80_0 .var "act_reg", 7 0;
v0x600003bd4e10_0 .net "clear_acc", 0 0, L_0x6000022ef640;  alias, 1 drivers
v0x600003bd4ea0_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bd4f30_0 .net "enable", 0 0, L_0x6000022e17a0;  alias, 1 drivers
v0x600003bd4fc0_0 .net "load_weight", 0 0, L_0x6000022ef410;  alias, 1 drivers
v0x600003bd5050_0 .net/s "product", 15 0, L_0x6000038fb200;  1 drivers
v0x600003bd50e0_0 .net/s "product_ext", 31 0, L_0x6000038fb980;  1 drivers
v0x600003bd5170_0 .net "psum_in", 31 0, v0x600003bdfba0_0;  alias, 1 drivers
v0x600003bd5200_0 .var "psum_out", 31 0;
v0x600003bd5290_0 .net "rst_n", 0 0, v0x600003bb2910_0;  alias, 1 drivers
v0x600003bd5320_0 .net/s "w_signed", 7 0, v0x600003bd5440_0;  1 drivers
v0x600003bd53b0_0 .net "weight_in", 7 0, L_0x6000038fba20;  alias, 1 drivers
v0x600003bd5440_0 .var "weight_reg", 7 0;
L_0x6000038fb520 .extend/s 16, v0x600003bd4d80_0;
L_0x6000038fbc00 .extend/s 16, v0x600003bd5440_0;
L_0x6000038fb200 .arith/mult 16, L_0x6000038fb520, L_0x6000038fbc00;
L_0x6000038fbac0 .part L_0x6000038fb200, 15, 1;
LS_0x6000038fb2a0_0_0 .concat [ 1 1 1 1], L_0x6000038fbac0, L_0x6000038fbac0, L_0x6000038fbac0, L_0x6000038fbac0;
LS_0x6000038fb2a0_0_4 .concat [ 1 1 1 1], L_0x6000038fbac0, L_0x6000038fbac0, L_0x6000038fbac0, L_0x6000038fbac0;
LS_0x6000038fb2a0_0_8 .concat [ 1 1 1 1], L_0x6000038fbac0, L_0x6000038fbac0, L_0x6000038fbac0, L_0x6000038fbac0;
LS_0x6000038fb2a0_0_12 .concat [ 1 1 1 1], L_0x6000038fbac0, L_0x6000038fbac0, L_0x6000038fbac0, L_0x6000038fbac0;
L_0x6000038fb2a0 .concat [ 4 4 4 4], LS_0x6000038fb2a0_0_0, LS_0x6000038fb2a0_0_4, LS_0x6000038fb2a0_0_8, LS_0x6000038fb2a0_0_12;
L_0x6000038fb980 .concat [ 16 16 0 0], L_0x6000038fb200, L_0x6000038fb2a0;
S_0x13461c210 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x134619c40;
 .timescale 0 0;
P_0x600001ca6980 .param/l "col" 1 7 214, +C4<01>;
L_0x6000022ef790 .functor AND 1, v0x600003bb0cf0_0, L_0x6000038fb840, C4<1>, C4<1>;
L_0x6000022ef800 .functor AND 1, L_0x6000038fb480, v0x600003bbf720_0, C4<1>, C4<1>;
L_0x6000022ef870 .functor OR 1, L_0x6000038fb700, L_0x6000022ef800, C4<0>, C4<0>;
L_0x6000022ef8e0 .functor AND 1, L_0x13809a4a0, L_0x6000022ef870, C4<1>, C4<1>;
L_0x6000022ef950 .functor AND 1, L_0x6000022ef8e0, L_0x6000038fb0c0, C4<1>, C4<1>;
v0x600003bd6a30_0 .net *"_ivl_0", 2 0, L_0x6000038fb340;  1 drivers
L_0x138098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bd6ac0_0 .net/2u *"_ivl_11", 2 0, L_0x138098f88;  1 drivers
v0x600003bd6b50_0 .net *"_ivl_13", 0 0, L_0x6000038fb700;  1 drivers
L_0x138098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bd6be0_0 .net/2u *"_ivl_15", 2 0, L_0x138098fd0;  1 drivers
v0x600003bd6c70_0 .net *"_ivl_17", 0 0, L_0x6000038fb480;  1 drivers
v0x600003bd6d00_0 .net *"_ivl_20", 0 0, L_0x6000022ef800;  1 drivers
v0x600003bd6d90_0 .net *"_ivl_22", 0 0, L_0x6000022ef870;  1 drivers
v0x600003bd6e20_0 .net *"_ivl_24", 0 0, L_0x6000022ef8e0;  1 drivers
v0x600003bd6eb0_0 .net *"_ivl_25", 31 0, L_0x6000038fb5c0;  1 drivers
L_0x138099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bd6f40_0 .net *"_ivl_28", 15 0, L_0x138099018;  1 drivers
L_0x138099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bd6fd0_0 .net/2u *"_ivl_29", 31 0, L_0x138099060;  1 drivers
L_0x138098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003bd7060_0 .net *"_ivl_3", 0 0, L_0x138098ef8;  1 drivers
v0x600003bd70f0_0 .net *"_ivl_31", 0 0, L_0x6000038fb0c0;  1 drivers
L_0x138098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003bd7180_0 .net/2u *"_ivl_4", 2 0, L_0x138098f40;  1 drivers
v0x600003bd7210_0 .net *"_ivl_6", 0 0, L_0x6000038fb840;  1 drivers
v0x600003bd72a0_0 .net "do_clear", 0 0, L_0x6000022ef950;  1 drivers
v0x600003bd7330_0 .net "load_weight", 0 0, L_0x6000022ef790;  1 drivers
v0x600003bd73c0_0 .net "weight_in", 7 0, L_0x6000038fb3e0;  1 drivers
L_0x6000038fb340 .concat [ 2 1 0 0], v0x600003bb0c60_0, L_0x138098ef8;
L_0x6000038fb840 .cmp/eq 3, L_0x6000038fb340, L_0x138098f40;
L_0x6000038fb700 .cmp/eq 3, v0x600003bc6a30_0, L_0x138098f88;
L_0x6000038fb480 .cmp/eq 3, v0x600003bc6a30_0, L_0x138098fd0;
L_0x6000038fb5c0 .concat [ 16 16 0 0], v0x600003bc6130_0, L_0x138099018;
L_0x6000038fb0c0 .cmp/eq 32, L_0x6000038fb5c0, L_0x138099060;
S_0x13460ff40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13461c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027e6d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027e6dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bd5ef0_0 .net *"_ivl_11", 0 0, L_0x6000038fae40;  1 drivers
v0x600003bd5f80_0 .net *"_ivl_12", 15 0, L_0x6000038faee0;  1 drivers
v0x600003bd6010_0 .net/s *"_ivl_4", 15 0, L_0x6000038fb160;  1 drivers
v0x600003bd60a0_0 .net/s *"_ivl_6", 15 0, L_0x6000038faf80;  1 drivers
v0x600003bd6130_0 .net/s "a_signed", 7 0, v0x600003bd62e0_0;  1 drivers
v0x600003bd61c0_0 .net "act_in", 7 0, v0x600003bd4cf0_0;  alias, 1 drivers
v0x600003bd6250_0 .var "act_out", 7 0;
v0x600003bd62e0_0 .var "act_reg", 7 0;
v0x600003bd6370_0 .net "clear_acc", 0 0, L_0x6000022ef950;  alias, 1 drivers
v0x600003bd6400_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bd6490_0 .net "enable", 0 0, L_0x6000022e17a0;  alias, 1 drivers
v0x600003bd6520_0 .net "load_weight", 0 0, L_0x6000022ef790;  alias, 1 drivers
v0x600003bd65b0_0 .net/s "product", 15 0, L_0x6000038fb020;  1 drivers
v0x600003bd6640_0 .net/s "product_ext", 31 0, L_0x6000038fad00;  1 drivers
v0x600003bd66d0_0 .net "psum_in", 31 0, v0x600003bd1170_0;  alias, 1 drivers
v0x600003bd6760_0 .var "psum_out", 31 0;
v0x600003bd67f0_0 .net "rst_n", 0 0, v0x600003bb2910_0;  alias, 1 drivers
v0x600003bd6880_0 .net/s "w_signed", 7 0, v0x600003bd69a0_0;  1 drivers
v0x600003bd6910_0 .net "weight_in", 7 0, L_0x6000038fb3e0;  alias, 1 drivers
v0x600003bd69a0_0 .var "weight_reg", 7 0;
L_0x6000038fb160 .extend/s 16, v0x600003bd62e0_0;
L_0x6000038faf80 .extend/s 16, v0x600003bd69a0_0;
L_0x6000038fb020 .arith/mult 16, L_0x6000038fb160, L_0x6000038faf80;
L_0x6000038fae40 .part L_0x6000038fb020, 15, 1;
LS_0x6000038faee0_0_0 .concat [ 1 1 1 1], L_0x6000038fae40, L_0x6000038fae40, L_0x6000038fae40, L_0x6000038fae40;
LS_0x6000038faee0_0_4 .concat [ 1 1 1 1], L_0x6000038fae40, L_0x6000038fae40, L_0x6000038fae40, L_0x6000038fae40;
LS_0x6000038faee0_0_8 .concat [ 1 1 1 1], L_0x6000038fae40, L_0x6000038fae40, L_0x6000038fae40, L_0x6000038fae40;
LS_0x6000038faee0_0_12 .concat [ 1 1 1 1], L_0x6000038fae40, L_0x6000038fae40, L_0x6000038fae40, L_0x6000038fae40;
L_0x6000038faee0 .concat [ 4 4 4 4], LS_0x6000038faee0_0_0, LS_0x6000038faee0_0_4, LS_0x6000038faee0_0_8, LS_0x6000038faee0_0_12;
L_0x6000038fad00 .concat [ 16 16 0 0], L_0x6000038fb020, L_0x6000038faee0;
S_0x1346100b0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x134619c40;
 .timescale 0 0;
P_0x600001ca6f00 .param/l "col" 1 7 214, +C4<010>;
L_0x6000022efaa0 .functor AND 1, v0x600003bb0cf0_0, L_0x6000038fabc0, C4<1>, C4<1>;
L_0x6000022ef480 .functor AND 1, L_0x6000038fab20, v0x600003bbf720_0, C4<1>, C4<1>;
L_0x6000022efb10 .functor OR 1, L_0x6000038faa80, L_0x6000022ef480, C4<0>, C4<0>;
L_0x6000022efb80 .functor AND 1, L_0x13809a4a0, L_0x6000022efb10, C4<1>, C4<1>;
L_0x6000022efbf0 .functor AND 1, L_0x6000022efb80, L_0x6000038fa9e0, C4<1>, C4<1>;
v0x600003bc8000_0 .net *"_ivl_0", 3 0, L_0x6000038fada0;  1 drivers
L_0x138099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bc8090_0 .net/2u *"_ivl_11", 2 0, L_0x138099138;  1 drivers
v0x600003bc8120_0 .net *"_ivl_13", 0 0, L_0x6000038faa80;  1 drivers
L_0x138099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bc81b0_0 .net/2u *"_ivl_15", 2 0, L_0x138099180;  1 drivers
v0x600003bc8240_0 .net *"_ivl_17", 0 0, L_0x6000038fab20;  1 drivers
v0x600003bc82d0_0 .net *"_ivl_20", 0 0, L_0x6000022ef480;  1 drivers
v0x600003bc8360_0 .net *"_ivl_22", 0 0, L_0x6000022efb10;  1 drivers
v0x600003bc83f0_0 .net *"_ivl_24", 0 0, L_0x6000022efb80;  1 drivers
v0x600003bc8480_0 .net *"_ivl_25", 31 0, L_0x6000038fa940;  1 drivers
L_0x1380991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bc8510_0 .net *"_ivl_28", 15 0, L_0x1380991c8;  1 drivers
L_0x138099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bc85a0_0 .net/2u *"_ivl_29", 31 0, L_0x138099210;  1 drivers
L_0x1380990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003bc8630_0 .net *"_ivl_3", 1 0, L_0x1380990a8;  1 drivers
v0x600003bc86c0_0 .net *"_ivl_31", 0 0, L_0x6000038fa9e0;  1 drivers
L_0x1380990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003bc8750_0 .net/2u *"_ivl_4", 3 0, L_0x1380990f0;  1 drivers
v0x600003bc87e0_0 .net *"_ivl_6", 0 0, L_0x6000038fabc0;  1 drivers
v0x600003bc8870_0 .net "do_clear", 0 0, L_0x6000022efbf0;  1 drivers
v0x600003bc8900_0 .net "load_weight", 0 0, L_0x6000022efaa0;  1 drivers
v0x600003bc8990_0 .net "weight_in", 7 0, L_0x6000038fac60;  1 drivers
L_0x6000038fada0 .concat [ 2 2 0 0], v0x600003bb0c60_0, L_0x1380990a8;
L_0x6000038fabc0 .cmp/eq 4, L_0x6000038fada0, L_0x1380990f0;
L_0x6000038faa80 .cmp/eq 3, v0x600003bc6a30_0, L_0x138099138;
L_0x6000038fab20 .cmp/eq 3, v0x600003bc6a30_0, L_0x138099180;
L_0x6000038fa940 .concat [ 16 16 0 0], v0x600003bc6130_0, L_0x1380991c8;
L_0x6000038fa9e0 .cmp/eq 32, L_0x6000038fa940, L_0x138099210;
S_0x134604b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1346100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027e6e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027e6ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bd7450_0 .net *"_ivl_11", 0 0, L_0x6000038fa1c0;  1 drivers
v0x600003bd74e0_0 .net *"_ivl_12", 15 0, L_0x6000038f9fe0;  1 drivers
v0x600003bd7570_0 .net/s *"_ivl_4", 15 0, L_0x6000038fa620;  1 drivers
v0x600003bd7600_0 .net/s *"_ivl_6", 15 0, L_0x6000038fa6c0;  1 drivers
v0x600003bd7690_0 .net/s "a_signed", 7 0, v0x600003bd7840_0;  1 drivers
v0x600003bd7720_0 .net "act_in", 7 0, v0x600003bd6250_0;  alias, 1 drivers
v0x600003bd77b0_0 .var "act_out", 7 0;
v0x600003bd7840_0 .var "act_reg", 7 0;
v0x600003bd78d0_0 .net "clear_acc", 0 0, L_0x6000022efbf0;  alias, 1 drivers
v0x600003bd7960_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bd79f0_0 .net "enable", 0 0, L_0x6000022e17a0;  alias, 1 drivers
v0x600003bd7a80_0 .net "load_weight", 0 0, L_0x6000022efaa0;  alias, 1 drivers
v0x600003bd7b10_0 .net/s "product", 15 0, L_0x6000038fa120;  1 drivers
v0x600003bd7ba0_0 .net/s "product_ext", 31 0, L_0x6000038fa080;  1 drivers
v0x600003bd7c30_0 .net "psum_in", 31 0, v0x600003bd26d0_0;  alias, 1 drivers
v0x600003bd7cc0_0 .var "psum_out", 31 0;
v0x600003bd7d50_0 .net "rst_n", 0 0, v0x600003bb2910_0;  alias, 1 drivers
v0x600003bd7de0_0 .net/s "w_signed", 7 0, v0x600003bd7f00_0;  1 drivers
v0x600003bd7e70_0 .net "weight_in", 7 0, L_0x6000038fac60;  alias, 1 drivers
v0x600003bd7f00_0 .var "weight_reg", 7 0;
L_0x6000038fa620 .extend/s 16, v0x600003bd7840_0;
L_0x6000038fa6c0 .extend/s 16, v0x600003bd7f00_0;
L_0x6000038fa120 .arith/mult 16, L_0x6000038fa620, L_0x6000038fa6c0;
L_0x6000038fa1c0 .part L_0x6000038fa120, 15, 1;
LS_0x6000038f9fe0_0_0 .concat [ 1 1 1 1], L_0x6000038fa1c0, L_0x6000038fa1c0, L_0x6000038fa1c0, L_0x6000038fa1c0;
LS_0x6000038f9fe0_0_4 .concat [ 1 1 1 1], L_0x6000038fa1c0, L_0x6000038fa1c0, L_0x6000038fa1c0, L_0x6000038fa1c0;
LS_0x6000038f9fe0_0_8 .concat [ 1 1 1 1], L_0x6000038fa1c0, L_0x6000038fa1c0, L_0x6000038fa1c0, L_0x6000038fa1c0;
LS_0x6000038f9fe0_0_12 .concat [ 1 1 1 1], L_0x6000038fa1c0, L_0x6000038fa1c0, L_0x6000038fa1c0, L_0x6000038fa1c0;
L_0x6000038f9fe0 .concat [ 4 4 4 4], LS_0x6000038f9fe0_0_0, LS_0x6000038f9fe0_0_4, LS_0x6000038f9fe0_0_8, LS_0x6000038f9fe0_0_12;
L_0x6000038fa080 .concat [ 16 16 0 0], L_0x6000038fa120, L_0x6000038f9fe0;
S_0x134604c80 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x134619c40;
 .timescale 0 0;
P_0x600001ca7000 .param/l "col" 1 7 214, +C4<011>;
L_0x6000022efd40 .functor AND 1, v0x600003bb0cf0_0, L_0x6000038f9f40, C4<1>, C4<1>;
L_0x6000022efdb0 .functor AND 1, L_0x6000038f9c20, v0x600003bbf720_0, C4<1>, C4<1>;
L_0x6000022efe20 .functor OR 1, L_0x6000038f9e00, L_0x6000022efdb0, C4<0>, C4<0>;
L_0x6000022efe90 .functor AND 1, L_0x13809a4a0, L_0x6000022efe20, C4<1>, C4<1>;
L_0x6000022eff00 .functor AND 1, L_0x6000022efe90, L_0x6000038f9ae0, C4<1>, C4<1>;
v0x600003bc9560_0 .net *"_ivl_0", 3 0, L_0x6000038f9ea0;  1 drivers
L_0x1380992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bc95f0_0 .net/2u *"_ivl_11", 2 0, L_0x1380992e8;  1 drivers
v0x600003bc9680_0 .net *"_ivl_13", 0 0, L_0x6000038f9e00;  1 drivers
L_0x138099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bc9710_0 .net/2u *"_ivl_15", 2 0, L_0x138099330;  1 drivers
v0x600003bc97a0_0 .net *"_ivl_17", 0 0, L_0x6000038f9c20;  1 drivers
v0x600003bc9830_0 .net *"_ivl_20", 0 0, L_0x6000022efdb0;  1 drivers
v0x600003bc98c0_0 .net *"_ivl_22", 0 0, L_0x6000022efe20;  1 drivers
v0x600003bc9950_0 .net *"_ivl_24", 0 0, L_0x6000022efe90;  1 drivers
v0x600003bc99e0_0 .net *"_ivl_25", 31 0, L_0x6000038f9cc0;  1 drivers
L_0x138099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bc9a70_0 .net *"_ivl_28", 15 0, L_0x138099378;  1 drivers
L_0x1380993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bc9b00_0 .net/2u *"_ivl_29", 31 0, L_0x1380993c0;  1 drivers
L_0x138099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003bc9b90_0 .net *"_ivl_3", 1 0, L_0x138099258;  1 drivers
v0x600003bc9c20_0 .net *"_ivl_31", 0 0, L_0x6000038f9ae0;  1 drivers
L_0x1380992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003bc9cb0_0 .net/2u *"_ivl_4", 3 0, L_0x1380992a0;  1 drivers
v0x600003bc9d40_0 .net *"_ivl_6", 0 0, L_0x6000038f9f40;  1 drivers
v0x600003bc9dd0_0 .net "do_clear", 0 0, L_0x6000022eff00;  1 drivers
v0x600003bc9e60_0 .net "load_weight", 0 0, L_0x6000022efd40;  1 drivers
v0x600003bc9ef0_0 .net "weight_in", 7 0, L_0x6000038f9d60;  1 drivers
L_0x6000038f9ea0 .concat [ 2 2 0 0], v0x600003bb0c60_0, L_0x138099258;
L_0x6000038f9f40 .cmp/eq 4, L_0x6000038f9ea0, L_0x1380992a0;
L_0x6000038f9e00 .cmp/eq 3, v0x600003bc6a30_0, L_0x1380992e8;
L_0x6000038f9c20 .cmp/eq 3, v0x600003bc6a30_0, L_0x138099330;
L_0x6000038f9cc0 .concat [ 16 16 0 0], v0x600003bc6130_0, L_0x138099378;
L_0x6000038f9ae0 .cmp/eq 32, L_0x6000038f9cc0, L_0x1380993c0;
S_0x134616100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x134604c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027e6b80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027e6bc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bc8a20_0 .net *"_ivl_11", 0 0, L_0x6000038f9860;  1 drivers
v0x600003bc8ab0_0 .net *"_ivl_12", 15 0, L_0x6000038f9900;  1 drivers
v0x600003bc8b40_0 .net/s *"_ivl_4", 15 0, L_0x6000038f9b80;  1 drivers
v0x600003bc8bd0_0 .net/s *"_ivl_6", 15 0, L_0x6000038f99a0;  1 drivers
v0x600003bc8c60_0 .net/s "a_signed", 7 0, v0x600003bc8e10_0;  1 drivers
v0x600003bc8cf0_0 .net "act_in", 7 0, v0x600003bd77b0_0;  alias, 1 drivers
v0x600003bc8d80_0 .var "act_out", 7 0;
v0x600003bc8e10_0 .var "act_reg", 7 0;
v0x600003bc8ea0_0 .net "clear_acc", 0 0, L_0x6000022eff00;  alias, 1 drivers
v0x600003bc8f30_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bc8fc0_0 .net "enable", 0 0, L_0x6000022e17a0;  alias, 1 drivers
v0x600003bc9050_0 .net "load_weight", 0 0, L_0x6000022efd40;  alias, 1 drivers
v0x600003bc90e0_0 .net/s "product", 15 0, L_0x6000038f9a40;  1 drivers
v0x600003bc9170_0 .net/s "product_ext", 31 0, L_0x6000038f9720;  1 drivers
v0x600003bc9200_0 .net "psum_in", 31 0, v0x600003bd3c30_0;  alias, 1 drivers
v0x600003bc9290_0 .var "psum_out", 31 0;
v0x600003bc9320_0 .net "rst_n", 0 0, v0x600003bb2910_0;  alias, 1 drivers
v0x600003bc93b0_0 .net/s "w_signed", 7 0, v0x600003bc94d0_0;  1 drivers
v0x600003bc9440_0 .net "weight_in", 7 0, L_0x6000038f9d60;  alias, 1 drivers
v0x600003bc94d0_0 .var "weight_reg", 7 0;
L_0x6000038f9b80 .extend/s 16, v0x600003bc8e10_0;
L_0x6000038f99a0 .extend/s 16, v0x600003bc94d0_0;
L_0x6000038f9a40 .arith/mult 16, L_0x6000038f9b80, L_0x6000038f99a0;
L_0x6000038f9860 .part L_0x6000038f9a40, 15, 1;
LS_0x6000038f9900_0_0 .concat [ 1 1 1 1], L_0x6000038f9860, L_0x6000038f9860, L_0x6000038f9860, L_0x6000038f9860;
LS_0x6000038f9900_0_4 .concat [ 1 1 1 1], L_0x6000038f9860, L_0x6000038f9860, L_0x6000038f9860, L_0x6000038f9860;
LS_0x6000038f9900_0_8 .concat [ 1 1 1 1], L_0x6000038f9860, L_0x6000038f9860, L_0x6000038f9860, L_0x6000038f9860;
LS_0x6000038f9900_0_12 .concat [ 1 1 1 1], L_0x6000038f9860, L_0x6000038f9860, L_0x6000038f9860, L_0x6000038f9860;
L_0x6000038f9900 .concat [ 4 4 4 4], LS_0x6000038f9900_0_0, LS_0x6000038f9900_0_4, LS_0x6000038f9900_0_8, LS_0x6000038f9900_0_12;
L_0x6000038f9720 .concat [ 16 16 0 0], L_0x6000038f9a40, L_0x6000038f9900;
S_0x134616270 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x1346b0470;
 .timescale 0 0;
P_0x600001ca7100 .param/l "row" 1 7 213, +C4<010>;
S_0x13469ab30 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x134616270;
 .timescale 0 0;
P_0x600001ca7180 .param/l "col" 1 7 214, +C4<00>;
L_0x6000022eb800 .functor AND 1, v0x600003bb0cf0_0, L_0x6000038f95e0, C4<1>, C4<1>;
L_0x6000022eb3a0 .functor AND 1, L_0x6000038f9540, v0x600003bbf720_0, C4<1>, C4<1>;
L_0x6000022eaf40 .functor OR 1, L_0x6000038f94a0, L_0x6000022eb3a0, C4<0>, C4<0>;
L_0x6000022eaae0 .functor AND 1, L_0x13809a4a0, L_0x6000022eaf40, C4<1>, C4<1>;
L_0x6000022ea680 .functor AND 1, L_0x6000022eaae0, L_0x6000038f9400, C4<1>, C4<1>;
v0x600003bcaac0_0 .net *"_ivl_0", 2 0, L_0x6000038f97c0;  1 drivers
L_0x138099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bcab50_0 .net/2u *"_ivl_11", 2 0, L_0x138099498;  1 drivers
v0x600003bcabe0_0 .net *"_ivl_13", 0 0, L_0x6000038f94a0;  1 drivers
L_0x1380994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bcac70_0 .net/2u *"_ivl_15", 2 0, L_0x1380994e0;  1 drivers
v0x600003bcad00_0 .net *"_ivl_17", 0 0, L_0x6000038f9540;  1 drivers
v0x600003bcad90_0 .net *"_ivl_20", 0 0, L_0x6000022eb3a0;  1 drivers
v0x600003bcae20_0 .net *"_ivl_22", 0 0, L_0x6000022eaf40;  1 drivers
v0x600003bcaeb0_0 .net *"_ivl_24", 0 0, L_0x6000022eaae0;  1 drivers
v0x600003bcaf40_0 .net *"_ivl_25", 31 0, L_0x6000038f9360;  1 drivers
L_0x138099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bcafd0_0 .net *"_ivl_28", 15 0, L_0x138099528;  1 drivers
L_0x138099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bcb060_0 .net/2u *"_ivl_29", 31 0, L_0x138099570;  1 drivers
L_0x138099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003bcb0f0_0 .net *"_ivl_3", 0 0, L_0x138099408;  1 drivers
v0x600003bcb180_0 .net *"_ivl_31", 0 0, L_0x6000038f9400;  1 drivers
L_0x138099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bcb210_0 .net/2u *"_ivl_4", 2 0, L_0x138099450;  1 drivers
v0x600003bcb2a0_0 .net *"_ivl_6", 0 0, L_0x6000038f95e0;  1 drivers
v0x600003bcb330_0 .net "do_clear", 0 0, L_0x6000022ea680;  1 drivers
v0x600003bcb3c0_0 .net "load_weight", 0 0, L_0x6000022eb800;  1 drivers
v0x600003bcb450_0 .net "weight_in", 7 0, L_0x6000038f9680;  1 drivers
L_0x6000038f97c0 .concat [ 2 1 0 0], v0x600003bb0c60_0, L_0x138099408;
L_0x6000038f95e0 .cmp/eq 3, L_0x6000038f97c0, L_0x138099450;
L_0x6000038f94a0 .cmp/eq 3, v0x600003bc6a30_0, L_0x138099498;
L_0x6000038f9540 .cmp/eq 3, v0x600003bc6a30_0, L_0x1380994e0;
L_0x6000038f9360 .concat [ 16 16 0 0], v0x600003bc6130_0, L_0x138099528;
L_0x6000038f9400 .cmp/eq 32, L_0x6000038f9360, L_0x138099570;
S_0x13469aca0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13469ab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027e6f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027e6f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bc9f80_0 .net *"_ivl_11", 0 0, L_0x6000038f9180;  1 drivers
v0x600003bca010_0 .net *"_ivl_12", 15 0, L_0x6000038f8fa0;  1 drivers
v0x600003bca0a0_0 .net/s *"_ivl_4", 15 0, L_0x6000038f9220;  1 drivers
v0x600003bca130_0 .net/s *"_ivl_6", 15 0, L_0x6000038f92c0;  1 drivers
v0x600003bca1c0_0 .net/s "a_signed", 7 0, v0x600003bca370_0;  1 drivers
v0x600003bca250_0 .net "act_in", 7 0, L_0x6000022edff0;  alias, 1 drivers
v0x600003bca2e0_0 .var "act_out", 7 0;
v0x600003bca370_0 .var "act_reg", 7 0;
v0x600003bca400_0 .net "clear_acc", 0 0, L_0x6000022ea680;  alias, 1 drivers
v0x600003bca490_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bca520_0 .net "enable", 0 0, L_0x6000022e17a0;  alias, 1 drivers
v0x600003bca5b0_0 .net "load_weight", 0 0, L_0x6000022eb800;  alias, 1 drivers
v0x600003bca640_0 .net/s "product", 15 0, L_0x6000038f90e0;  1 drivers
v0x600003bca6d0_0 .net/s "product_ext", 31 0, L_0x6000038f9040;  1 drivers
v0x600003bca760_0 .net "psum_in", 31 0, v0x600003bd5200_0;  alias, 1 drivers
v0x600003bca7f0_0 .var "psum_out", 31 0;
v0x600003bca880_0 .net "rst_n", 0 0, v0x600003bb2910_0;  alias, 1 drivers
v0x600003bca910_0 .net/s "w_signed", 7 0, v0x600003bcaa30_0;  1 drivers
v0x600003bca9a0_0 .net "weight_in", 7 0, L_0x6000038f9680;  alias, 1 drivers
v0x600003bcaa30_0 .var "weight_reg", 7 0;
L_0x6000038f9220 .extend/s 16, v0x600003bca370_0;
L_0x6000038f92c0 .extend/s 16, v0x600003bcaa30_0;
L_0x6000038f90e0 .arith/mult 16, L_0x6000038f9220, L_0x6000038f92c0;
L_0x6000038f9180 .part L_0x6000038f90e0, 15, 1;
LS_0x6000038f8fa0_0_0 .concat [ 1 1 1 1], L_0x6000038f9180, L_0x6000038f9180, L_0x6000038f9180, L_0x6000038f9180;
LS_0x6000038f8fa0_0_4 .concat [ 1 1 1 1], L_0x6000038f9180, L_0x6000038f9180, L_0x6000038f9180, L_0x6000038f9180;
LS_0x6000038f8fa0_0_8 .concat [ 1 1 1 1], L_0x6000038f9180, L_0x6000038f9180, L_0x6000038f9180, L_0x6000038f9180;
LS_0x6000038f8fa0_0_12 .concat [ 1 1 1 1], L_0x6000038f9180, L_0x6000038f9180, L_0x6000038f9180, L_0x6000038f9180;
L_0x6000038f8fa0 .concat [ 4 4 4 4], LS_0x6000038f8fa0_0_0, LS_0x6000038f8fa0_0_4, LS_0x6000038f8fa0_0_8, LS_0x6000038f8fa0_0_12;
L_0x6000038f9040 .concat [ 16 16 0 0], L_0x6000038f90e0, L_0x6000038f8fa0;
S_0x134695170 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x134616270;
 .timescale 0 0;
P_0x600001ca7280 .param/l "col" 1 7 214, +C4<01>;
L_0x6000022e9960 .functor AND 1, v0x600003bb0cf0_0, L_0x6000038f8f00, C4<1>, C4<1>;
L_0x6000022e9500 .functor AND 1, L_0x6000038f8be0, v0x600003bbf720_0, C4<1>, C4<1>;
L_0x6000022e90a0 .functor OR 1, L_0x6000038f8dc0, L_0x6000022e9500, C4<0>, C4<0>;
L_0x6000022e8c40 .functor AND 1, L_0x13809a4a0, L_0x6000022e90a0, C4<1>, C4<1>;
L_0x6000022e87e0 .functor AND 1, L_0x6000022e8c40, L_0x6000038f8aa0, C4<1>, C4<1>;
v0x600003bcc090_0 .net *"_ivl_0", 2 0, L_0x6000038f8e60;  1 drivers
L_0x138099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bcc120_0 .net/2u *"_ivl_11", 2 0, L_0x138099648;  1 drivers
v0x600003bcc1b0_0 .net *"_ivl_13", 0 0, L_0x6000038f8dc0;  1 drivers
L_0x138099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bcc240_0 .net/2u *"_ivl_15", 2 0, L_0x138099690;  1 drivers
v0x600003bcc2d0_0 .net *"_ivl_17", 0 0, L_0x6000038f8be0;  1 drivers
v0x600003bcc360_0 .net *"_ivl_20", 0 0, L_0x6000022e9500;  1 drivers
v0x600003bcc3f0_0 .net *"_ivl_22", 0 0, L_0x6000022e90a0;  1 drivers
v0x600003bcc480_0 .net *"_ivl_24", 0 0, L_0x6000022e8c40;  1 drivers
v0x600003bcc510_0 .net *"_ivl_25", 31 0, L_0x6000038f8c80;  1 drivers
L_0x1380996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bcc5a0_0 .net *"_ivl_28", 15 0, L_0x1380996d8;  1 drivers
L_0x138099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bcc630_0 .net/2u *"_ivl_29", 31 0, L_0x138099720;  1 drivers
L_0x1380995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003bcc6c0_0 .net *"_ivl_3", 0 0, L_0x1380995b8;  1 drivers
v0x600003bcc750_0 .net *"_ivl_31", 0 0, L_0x6000038f8aa0;  1 drivers
L_0x138099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003bcc7e0_0 .net/2u *"_ivl_4", 2 0, L_0x138099600;  1 drivers
v0x600003bcc870_0 .net *"_ivl_6", 0 0, L_0x6000038f8f00;  1 drivers
v0x600003bcc900_0 .net "do_clear", 0 0, L_0x6000022e87e0;  1 drivers
v0x600003bcc990_0 .net "load_weight", 0 0, L_0x6000022e9960;  1 drivers
v0x600003bcca20_0 .net "weight_in", 7 0, L_0x6000038f8d20;  1 drivers
L_0x6000038f8e60 .concat [ 2 1 0 0], v0x600003bb0c60_0, L_0x1380995b8;
L_0x6000038f8f00 .cmp/eq 3, L_0x6000038f8e60, L_0x138099600;
L_0x6000038f8dc0 .cmp/eq 3, v0x600003bc6a30_0, L_0x138099648;
L_0x6000038f8be0 .cmp/eq 3, v0x600003bc6a30_0, L_0x138099690;
L_0x6000038f8c80 .concat [ 16 16 0 0], v0x600003bc6130_0, L_0x1380996d8;
L_0x6000038f8aa0 .cmp/eq 32, L_0x6000038f8c80, L_0x138099720;
S_0x1346952e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x134695170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027e6c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027e6c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bcb4e0_0 .net *"_ivl_11", 0 0, L_0x6000038fa4e0;  1 drivers
v0x600003bcb570_0 .net *"_ivl_12", 15 0, L_0x6000038fa580;  1 drivers
v0x600003bcb600_0 .net/s *"_ivl_4", 15 0, L_0x6000038f8b40;  1 drivers
v0x600003bcb690_0 .net/s *"_ivl_6", 15 0, L_0x6000038f8960;  1 drivers
v0x600003bcb720_0 .net/s "a_signed", 7 0, v0x600003bcb8d0_0;  1 drivers
v0x600003bcb7b0_0 .net "act_in", 7 0, v0x600003bca2e0_0;  alias, 1 drivers
v0x600003bcb840_0 .var "act_out", 7 0;
v0x600003bcb8d0_0 .var "act_reg", 7 0;
v0x600003bcb960_0 .net "clear_acc", 0 0, L_0x6000022e87e0;  alias, 1 drivers
v0x600003bcb9f0_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bcba80_0 .net "enable", 0 0, L_0x6000022e17a0;  alias, 1 drivers
v0x600003bcbb10_0 .net "load_weight", 0 0, L_0x6000022e9960;  alias, 1 drivers
v0x600003bcbba0_0 .net/s "product", 15 0, L_0x6000038f8a00;  1 drivers
v0x600003bcbc30_0 .net/s "product_ext", 31 0, L_0x6000038fa3a0;  1 drivers
v0x600003bcbcc0_0 .net "psum_in", 31 0, v0x600003bd6760_0;  alias, 1 drivers
v0x600003bcbd50_0 .var "psum_out", 31 0;
v0x600003bcbde0_0 .net "rst_n", 0 0, v0x600003bb2910_0;  alias, 1 drivers
v0x600003bcbe70_0 .net/s "w_signed", 7 0, v0x600003bcc000_0;  1 drivers
v0x600003bcbf00_0 .net "weight_in", 7 0, L_0x6000038f8d20;  alias, 1 drivers
v0x600003bcc000_0 .var "weight_reg", 7 0;
L_0x6000038f8b40 .extend/s 16, v0x600003bcb8d0_0;
L_0x6000038f8960 .extend/s 16, v0x600003bcc000_0;
L_0x6000038f8a00 .arith/mult 16, L_0x6000038f8b40, L_0x6000038f8960;
L_0x6000038fa4e0 .part L_0x6000038f8a00, 15, 1;
LS_0x6000038fa580_0_0 .concat [ 1 1 1 1], L_0x6000038fa4e0, L_0x6000038fa4e0, L_0x6000038fa4e0, L_0x6000038fa4e0;
LS_0x6000038fa580_0_4 .concat [ 1 1 1 1], L_0x6000038fa4e0, L_0x6000038fa4e0, L_0x6000038fa4e0, L_0x6000038fa4e0;
LS_0x6000038fa580_0_8 .concat [ 1 1 1 1], L_0x6000038fa4e0, L_0x6000038fa4e0, L_0x6000038fa4e0, L_0x6000038fa4e0;
LS_0x6000038fa580_0_12 .concat [ 1 1 1 1], L_0x6000038fa4e0, L_0x6000038fa4e0, L_0x6000038fa4e0, L_0x6000038fa4e0;
L_0x6000038fa580 .concat [ 4 4 4 4], LS_0x6000038fa580_0_0, LS_0x6000038fa580_0_4, LS_0x6000038fa580_0_8, LS_0x6000038fa580_0_12;
L_0x6000038fa3a0 .concat [ 16 16 0 0], L_0x6000038f8a00, L_0x6000038fa580;
S_0x134692b20 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x134616270;
 .timescale 0 0;
P_0x600001ca7380 .param/l "col" 1 7 214, +C4<010>;
L_0x6000022e8690 .functor AND 1, v0x600003bb0cf0_0, L_0x6000038fa260, C4<1>, C4<1>;
L_0x6000022e85b0 .functor AND 1, L_0x6000038f8820, v0x600003bbf720_0, C4<1>, C4<1>;
L_0x6000022e8620 .functor OR 1, L_0x6000038f86e0, L_0x6000022e85b0, C4<0>, C4<0>;
L_0x6000022e0000 .functor AND 1, L_0x13809a4a0, L_0x6000022e8620, C4<1>, C4<1>;
L_0x6000022e0070 .functor AND 1, L_0x6000022e0000, L_0x6000038fb8e0, C4<1>, C4<1>;
v0x600003bcd5f0_0 .net *"_ivl_0", 3 0, L_0x6000038fa440;  1 drivers
L_0x1380997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bcd680_0 .net/2u *"_ivl_11", 2 0, L_0x1380997f8;  1 drivers
v0x600003bcd710_0 .net *"_ivl_13", 0 0, L_0x6000038f86e0;  1 drivers
L_0x138099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bcd7a0_0 .net/2u *"_ivl_15", 2 0, L_0x138099840;  1 drivers
v0x600003bcd830_0 .net *"_ivl_17", 0 0, L_0x6000038f8820;  1 drivers
v0x600003bcd8c0_0 .net *"_ivl_20", 0 0, L_0x6000022e85b0;  1 drivers
v0x600003bcd950_0 .net *"_ivl_22", 0 0, L_0x6000022e8620;  1 drivers
v0x600003bcd9e0_0 .net *"_ivl_24", 0 0, L_0x6000022e0000;  1 drivers
v0x600003bcda70_0 .net *"_ivl_25", 31 0, L_0x6000038f88c0;  1 drivers
L_0x138099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bcdb00_0 .net *"_ivl_28", 15 0, L_0x138099888;  1 drivers
L_0x1380998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bcdb90_0 .net/2u *"_ivl_29", 31 0, L_0x1380998d0;  1 drivers
L_0x138099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003bcdc20_0 .net *"_ivl_3", 1 0, L_0x138099768;  1 drivers
v0x600003bcdcb0_0 .net *"_ivl_31", 0 0, L_0x6000038fb8e0;  1 drivers
L_0x1380997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003bcdd40_0 .net/2u *"_ivl_4", 3 0, L_0x1380997b0;  1 drivers
v0x600003bcddd0_0 .net *"_ivl_6", 0 0, L_0x6000038fa260;  1 drivers
v0x600003bcde60_0 .net "do_clear", 0 0, L_0x6000022e0070;  1 drivers
v0x600003bcdef0_0 .net "load_weight", 0 0, L_0x6000022e8690;  1 drivers
v0x600003bcdf80_0 .net "weight_in", 7 0, L_0x6000038fa300;  1 drivers
L_0x6000038fa440 .concat [ 2 2 0 0], v0x600003bb0c60_0, L_0x138099768;
L_0x6000038fa260 .cmp/eq 4, L_0x6000038fa440, L_0x1380997b0;
L_0x6000038f86e0 .cmp/eq 3, v0x600003bc6a30_0, L_0x1380997f8;
L_0x6000038f8820 .cmp/eq 3, v0x600003bc6a30_0, L_0x138099840;
L_0x6000038f88c0 .concat [ 16 16 0 0], v0x600003bc6130_0, L_0x138099888;
L_0x6000038fb8e0 .cmp/eq 32, L_0x6000038f88c0, L_0x1380998d0;
S_0x134692c90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x134692b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027e6e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027e6e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bccab0_0 .net *"_ivl_11", 0 0, L_0x6000038f01e0;  1 drivers
v0x600003bccb40_0 .net *"_ivl_12", 15 0, L_0x6000038f0280;  1 drivers
v0x600003bccbd0_0 .net/s *"_ivl_4", 15 0, L_0x6000038f0000;  1 drivers
v0x600003bccc60_0 .net/s *"_ivl_6", 15 0, L_0x6000038f00a0;  1 drivers
v0x600003bcccf0_0 .net/s "a_signed", 7 0, v0x600003bccea0_0;  1 drivers
v0x600003bccd80_0 .net "act_in", 7 0, v0x600003bcb840_0;  alias, 1 drivers
v0x600003bcce10_0 .var "act_out", 7 0;
v0x600003bccea0_0 .var "act_reg", 7 0;
v0x600003bccf30_0 .net "clear_acc", 0 0, L_0x6000022e0070;  alias, 1 drivers
v0x600003bccfc0_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bcd050_0 .net "enable", 0 0, L_0x6000022e17a0;  alias, 1 drivers
v0x600003bcd0e0_0 .net "load_weight", 0 0, L_0x6000022e8690;  alias, 1 drivers
v0x600003bcd170_0 .net/s "product", 15 0, L_0x6000038f0140;  1 drivers
v0x600003bcd200_0 .net/s "product_ext", 31 0, L_0x6000038f0320;  1 drivers
v0x600003bcd290_0 .net "psum_in", 31 0, v0x600003bd7cc0_0;  alias, 1 drivers
v0x600003bcd320_0 .var "psum_out", 31 0;
v0x600003bcd3b0_0 .net "rst_n", 0 0, v0x600003bb2910_0;  alias, 1 drivers
v0x600003bcd440_0 .net/s "w_signed", 7 0, v0x600003bcd560_0;  1 drivers
v0x600003bcd4d0_0 .net "weight_in", 7 0, L_0x6000038fa300;  alias, 1 drivers
v0x600003bcd560_0 .var "weight_reg", 7 0;
L_0x6000038f0000 .extend/s 16, v0x600003bccea0_0;
L_0x6000038f00a0 .extend/s 16, v0x600003bcd560_0;
L_0x6000038f0140 .arith/mult 16, L_0x6000038f0000, L_0x6000038f00a0;
L_0x6000038f01e0 .part L_0x6000038f0140, 15, 1;
LS_0x6000038f0280_0_0 .concat [ 1 1 1 1], L_0x6000038f01e0, L_0x6000038f01e0, L_0x6000038f01e0, L_0x6000038f01e0;
LS_0x6000038f0280_0_4 .concat [ 1 1 1 1], L_0x6000038f01e0, L_0x6000038f01e0, L_0x6000038f01e0, L_0x6000038f01e0;
LS_0x6000038f0280_0_8 .concat [ 1 1 1 1], L_0x6000038f01e0, L_0x6000038f01e0, L_0x6000038f01e0, L_0x6000038f01e0;
LS_0x6000038f0280_0_12 .concat [ 1 1 1 1], L_0x6000038f01e0, L_0x6000038f01e0, L_0x6000038f01e0, L_0x6000038f01e0;
L_0x6000038f0280 .concat [ 4 4 4 4], LS_0x6000038f0280_0_0, LS_0x6000038f0280_0_4, LS_0x6000038f0280_0_8, LS_0x6000038f0280_0_12;
L_0x6000038f0320 .concat [ 16 16 0 0], L_0x6000038f0140, L_0x6000038f0280;
S_0x1346904d0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x134616270;
 .timescale 0 0;
P_0x600001ca7480 .param/l "col" 1 7 214, +C4<011>;
L_0x6000022e01c0 .functor AND 1, v0x600003bb0cf0_0, L_0x6000038f0460, C4<1>, C4<1>;
L_0x6000022e0230 .functor AND 1, L_0x6000038f0640, v0x600003bbf720_0, C4<1>, C4<1>;
L_0x6000022e02a0 .functor OR 1, L_0x6000038f05a0, L_0x6000022e0230, C4<0>, C4<0>;
L_0x6000022e0310 .functor AND 1, L_0x13809a4a0, L_0x6000022e02a0, C4<1>, C4<1>;
L_0x6000022e0380 .functor AND 1, L_0x6000022e0310, L_0x6000038f0780, C4<1>, C4<1>;
v0x600003bceb50_0 .net *"_ivl_0", 3 0, L_0x6000038f03c0;  1 drivers
L_0x1380999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bcebe0_0 .net/2u *"_ivl_11", 2 0, L_0x1380999a8;  1 drivers
v0x600003bcec70_0 .net *"_ivl_13", 0 0, L_0x6000038f05a0;  1 drivers
L_0x1380999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bced00_0 .net/2u *"_ivl_15", 2 0, L_0x1380999f0;  1 drivers
v0x600003bced90_0 .net *"_ivl_17", 0 0, L_0x6000038f0640;  1 drivers
v0x600003bcee20_0 .net *"_ivl_20", 0 0, L_0x6000022e0230;  1 drivers
v0x600003bceeb0_0 .net *"_ivl_22", 0 0, L_0x6000022e02a0;  1 drivers
v0x600003bcef40_0 .net *"_ivl_24", 0 0, L_0x6000022e0310;  1 drivers
v0x600003bcefd0_0 .net *"_ivl_25", 31 0, L_0x6000038f06e0;  1 drivers
L_0x138099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bcf060_0 .net *"_ivl_28", 15 0, L_0x138099a38;  1 drivers
L_0x138099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bcf0f0_0 .net/2u *"_ivl_29", 31 0, L_0x138099a80;  1 drivers
L_0x138099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003bcf180_0 .net *"_ivl_3", 1 0, L_0x138099918;  1 drivers
v0x600003bcf210_0 .net *"_ivl_31", 0 0, L_0x6000038f0780;  1 drivers
L_0x138099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003bcf2a0_0 .net/2u *"_ivl_4", 3 0, L_0x138099960;  1 drivers
v0x600003bcf330_0 .net *"_ivl_6", 0 0, L_0x6000038f0460;  1 drivers
v0x600003bcf3c0_0 .net "do_clear", 0 0, L_0x6000022e0380;  1 drivers
v0x600003bcf450_0 .net "load_weight", 0 0, L_0x6000022e01c0;  1 drivers
v0x600003bcf4e0_0 .net "weight_in", 7 0, L_0x6000038f0500;  1 drivers
L_0x6000038f03c0 .concat [ 2 2 0 0], v0x600003bb0c60_0, L_0x138099918;
L_0x6000038f0460 .cmp/eq 4, L_0x6000038f03c0, L_0x138099960;
L_0x6000038f05a0 .cmp/eq 3, v0x600003bc6a30_0, L_0x1380999a8;
L_0x6000038f0640 .cmp/eq 3, v0x600003bc6a30_0, L_0x1380999f0;
L_0x6000038f06e0 .concat [ 16 16 0 0], v0x600003bc6130_0, L_0x138099a38;
L_0x6000038f0780 .cmp/eq 32, L_0x6000038f06e0, L_0x138099a80;
S_0x134690640 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1346904d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027e6f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027e6fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bce010_0 .net *"_ivl_11", 0 0, L_0x6000038f0a00;  1 drivers
v0x600003bce0a0_0 .net *"_ivl_12", 15 0, L_0x6000038f0aa0;  1 drivers
v0x600003bce130_0 .net/s *"_ivl_4", 15 0, L_0x6000038f0820;  1 drivers
v0x600003bce1c0_0 .net/s *"_ivl_6", 15 0, L_0x6000038f08c0;  1 drivers
v0x600003bce250_0 .net/s "a_signed", 7 0, v0x600003bce400_0;  1 drivers
v0x600003bce2e0_0 .net "act_in", 7 0, v0x600003bcce10_0;  alias, 1 drivers
v0x600003bce370_0 .var "act_out", 7 0;
v0x600003bce400_0 .var "act_reg", 7 0;
v0x600003bce490_0 .net "clear_acc", 0 0, L_0x6000022e0380;  alias, 1 drivers
v0x600003bce520_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bce5b0_0 .net "enable", 0 0, L_0x6000022e17a0;  alias, 1 drivers
v0x600003bce640_0 .net "load_weight", 0 0, L_0x6000022e01c0;  alias, 1 drivers
v0x600003bce6d0_0 .net/s "product", 15 0, L_0x6000038f0960;  1 drivers
v0x600003bce760_0 .net/s "product_ext", 31 0, L_0x6000038f0b40;  1 drivers
v0x600003bce7f0_0 .net "psum_in", 31 0, v0x600003bc9290_0;  alias, 1 drivers
v0x600003bce880_0 .var "psum_out", 31 0;
v0x600003bce910_0 .net "rst_n", 0 0, v0x600003bb2910_0;  alias, 1 drivers
v0x600003bce9a0_0 .net/s "w_signed", 7 0, v0x600003bceac0_0;  1 drivers
v0x600003bcea30_0 .net "weight_in", 7 0, L_0x6000038f0500;  alias, 1 drivers
v0x600003bceac0_0 .var "weight_reg", 7 0;
L_0x6000038f0820 .extend/s 16, v0x600003bce400_0;
L_0x6000038f08c0 .extend/s 16, v0x600003bceac0_0;
L_0x6000038f0960 .arith/mult 16, L_0x6000038f0820, L_0x6000038f08c0;
L_0x6000038f0a00 .part L_0x6000038f0960, 15, 1;
LS_0x6000038f0aa0_0_0 .concat [ 1 1 1 1], L_0x6000038f0a00, L_0x6000038f0a00, L_0x6000038f0a00, L_0x6000038f0a00;
LS_0x6000038f0aa0_0_4 .concat [ 1 1 1 1], L_0x6000038f0a00, L_0x6000038f0a00, L_0x6000038f0a00, L_0x6000038f0a00;
LS_0x6000038f0aa0_0_8 .concat [ 1 1 1 1], L_0x6000038f0a00, L_0x6000038f0a00, L_0x6000038f0a00, L_0x6000038f0a00;
LS_0x6000038f0aa0_0_12 .concat [ 1 1 1 1], L_0x6000038f0a00, L_0x6000038f0a00, L_0x6000038f0a00, L_0x6000038f0a00;
L_0x6000038f0aa0 .concat [ 4 4 4 4], LS_0x6000038f0aa0_0_0, LS_0x6000038f0aa0_0_4, LS_0x6000038f0aa0_0_8, LS_0x6000038f0aa0_0_12;
L_0x6000038f0b40 .concat [ 16 16 0 0], L_0x6000038f0960, L_0x6000038f0aa0;
S_0x13468de80 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x1346b0470;
 .timescale 0 0;
P_0x600001ca7580 .param/l "row" 1 7 213, +C4<011>;
S_0x13468dff0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13468de80;
 .timescale 0 0;
P_0x600001ca7600 .param/l "col" 1 7 214, +C4<00>;
L_0x6000022e04d0 .functor AND 1, v0x600003bb0cf0_0, L_0x6000038f0c80, C4<1>, C4<1>;
L_0x6000022e0540 .functor AND 1, L_0x6000038f0e60, v0x600003bbf720_0, C4<1>, C4<1>;
L_0x6000022e05b0 .functor OR 1, L_0x6000038f0dc0, L_0x6000022e0540, C4<0>, C4<0>;
L_0x6000022e0620 .functor AND 1, L_0x13809a4a0, L_0x6000022e05b0, C4<1>, C4<1>;
L_0x6000022e0690 .functor AND 1, L_0x6000022e0620, L_0x6000038f0fa0, C4<1>, C4<1>;
v0x600003bc0120_0 .net *"_ivl_0", 2 0, L_0x6000038f0be0;  1 drivers
L_0x138099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bc01b0_0 .net/2u *"_ivl_11", 2 0, L_0x138099b58;  1 drivers
v0x600003bc0240_0 .net *"_ivl_13", 0 0, L_0x6000038f0dc0;  1 drivers
L_0x138099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bc02d0_0 .net/2u *"_ivl_15", 2 0, L_0x138099ba0;  1 drivers
v0x600003bc0360_0 .net *"_ivl_17", 0 0, L_0x6000038f0e60;  1 drivers
v0x600003bc03f0_0 .net *"_ivl_20", 0 0, L_0x6000022e0540;  1 drivers
v0x600003bc0480_0 .net *"_ivl_22", 0 0, L_0x6000022e05b0;  1 drivers
v0x600003bc0510_0 .net *"_ivl_24", 0 0, L_0x6000022e0620;  1 drivers
v0x600003bc05a0_0 .net *"_ivl_25", 31 0, L_0x6000038f0f00;  1 drivers
L_0x138099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bc0630_0 .net *"_ivl_28", 15 0, L_0x138099be8;  1 drivers
L_0x138099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bc06c0_0 .net/2u *"_ivl_29", 31 0, L_0x138099c30;  1 drivers
L_0x138099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003bc0750_0 .net *"_ivl_3", 0 0, L_0x138099ac8;  1 drivers
v0x600003bc07e0_0 .net *"_ivl_31", 0 0, L_0x6000038f0fa0;  1 drivers
L_0x138099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bc0870_0 .net/2u *"_ivl_4", 2 0, L_0x138099b10;  1 drivers
v0x600003bc0900_0 .net *"_ivl_6", 0 0, L_0x6000038f0c80;  1 drivers
v0x600003bc0990_0 .net "do_clear", 0 0, L_0x6000022e0690;  1 drivers
v0x600003bc0a20_0 .net "load_weight", 0 0, L_0x6000022e04d0;  1 drivers
v0x600003bc0ab0_0 .net "weight_in", 7 0, L_0x6000038f0d20;  1 drivers
L_0x6000038f0be0 .concat [ 2 1 0 0], v0x600003bb0c60_0, L_0x138099ac8;
L_0x6000038f0c80 .cmp/eq 3, L_0x6000038f0be0, L_0x138099b10;
L_0x6000038f0dc0 .cmp/eq 3, v0x600003bc6a30_0, L_0x138099b58;
L_0x6000038f0e60 .cmp/eq 3, v0x600003bc6a30_0, L_0x138099ba0;
L_0x6000038f0f00 .concat [ 16 16 0 0], v0x600003bc6130_0, L_0x138099be8;
L_0x6000038f0fa0 .cmp/eq 32, L_0x6000038f0f00, L_0x138099c30;
S_0x13468b830 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13468dff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027e7000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027e7040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bcf570_0 .net *"_ivl_11", 0 0, L_0x6000038f1220;  1 drivers
v0x600003bcf600_0 .net *"_ivl_12", 15 0, L_0x6000038f12c0;  1 drivers
v0x600003bcf690_0 .net/s *"_ivl_4", 15 0, L_0x6000038f1040;  1 drivers
v0x600003bcf720_0 .net/s *"_ivl_6", 15 0, L_0x6000038f10e0;  1 drivers
v0x600003bcf7b0_0 .net/s "a_signed", 7 0, v0x600003bcf960_0;  1 drivers
v0x600003bcf840_0 .net "act_in", 7 0, L_0x6000022edea0;  alias, 1 drivers
v0x600003bcf8d0_0 .var "act_out", 7 0;
v0x600003bcf960_0 .var "act_reg", 7 0;
v0x600003bcf9f0_0 .net "clear_acc", 0 0, L_0x6000022e0690;  alias, 1 drivers
v0x600003bcfa80_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bcfb10_0 .net "enable", 0 0, L_0x6000022e17a0;  alias, 1 drivers
v0x600003bcfba0_0 .net "load_weight", 0 0, L_0x6000022e04d0;  alias, 1 drivers
v0x600003bcfc30_0 .net/s "product", 15 0, L_0x6000038f1180;  1 drivers
v0x600003bcfcc0_0 .net/s "product_ext", 31 0, L_0x6000038f1360;  1 drivers
v0x600003bcfd50_0 .net "psum_in", 31 0, v0x600003bca7f0_0;  alias, 1 drivers
v0x600003bcfde0_0 .var "psum_out", 31 0;
v0x600003bcfe70_0 .net "rst_n", 0 0, v0x600003bb2910_0;  alias, 1 drivers
v0x600003bcff00_0 .net/s "w_signed", 7 0, v0x600003bc0090_0;  1 drivers
v0x600003bc0000_0 .net "weight_in", 7 0, L_0x6000038f0d20;  alias, 1 drivers
v0x600003bc0090_0 .var "weight_reg", 7 0;
L_0x6000038f1040 .extend/s 16, v0x600003bcf960_0;
L_0x6000038f10e0 .extend/s 16, v0x600003bc0090_0;
L_0x6000038f1180 .arith/mult 16, L_0x6000038f1040, L_0x6000038f10e0;
L_0x6000038f1220 .part L_0x6000038f1180, 15, 1;
LS_0x6000038f12c0_0_0 .concat [ 1 1 1 1], L_0x6000038f1220, L_0x6000038f1220, L_0x6000038f1220, L_0x6000038f1220;
LS_0x6000038f12c0_0_4 .concat [ 1 1 1 1], L_0x6000038f1220, L_0x6000038f1220, L_0x6000038f1220, L_0x6000038f1220;
LS_0x6000038f12c0_0_8 .concat [ 1 1 1 1], L_0x6000038f1220, L_0x6000038f1220, L_0x6000038f1220, L_0x6000038f1220;
LS_0x6000038f12c0_0_12 .concat [ 1 1 1 1], L_0x6000038f1220, L_0x6000038f1220, L_0x6000038f1220, L_0x6000038f1220;
L_0x6000038f12c0 .concat [ 4 4 4 4], LS_0x6000038f12c0_0_0, LS_0x6000038f12c0_0_4, LS_0x6000038f12c0_0_8, LS_0x6000038f12c0_0_12;
L_0x6000038f1360 .concat [ 16 16 0 0], L_0x6000038f1180, L_0x6000038f12c0;
S_0x13468b9a0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13468de80;
 .timescale 0 0;
P_0x600001ca7700 .param/l "col" 1 7 214, +C4<01>;
L_0x6000022e07e0 .functor AND 1, v0x600003bb0cf0_0, L_0x6000038f14a0, C4<1>, C4<1>;
L_0x6000022e0850 .functor AND 1, L_0x6000038f1680, v0x600003bbf720_0, C4<1>, C4<1>;
L_0x6000022e08c0 .functor OR 1, L_0x6000038f15e0, L_0x6000022e0850, C4<0>, C4<0>;
L_0x6000022e0930 .functor AND 1, L_0x13809a4a0, L_0x6000022e08c0, C4<1>, C4<1>;
L_0x6000022e09a0 .functor AND 1, L_0x6000022e0930, L_0x6000038f17c0, C4<1>, C4<1>;
v0x600003bc1680_0 .net *"_ivl_0", 2 0, L_0x6000038f1400;  1 drivers
L_0x138099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bc1710_0 .net/2u *"_ivl_11", 2 0, L_0x138099d08;  1 drivers
v0x600003bc17a0_0 .net *"_ivl_13", 0 0, L_0x6000038f15e0;  1 drivers
L_0x138099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bc1830_0 .net/2u *"_ivl_15", 2 0, L_0x138099d50;  1 drivers
v0x600003bc18c0_0 .net *"_ivl_17", 0 0, L_0x6000038f1680;  1 drivers
v0x600003bc1950_0 .net *"_ivl_20", 0 0, L_0x6000022e0850;  1 drivers
v0x600003bc19e0_0 .net *"_ivl_22", 0 0, L_0x6000022e08c0;  1 drivers
v0x600003bc1a70_0 .net *"_ivl_24", 0 0, L_0x6000022e0930;  1 drivers
v0x600003bc1b00_0 .net *"_ivl_25", 31 0, L_0x6000038f1720;  1 drivers
L_0x138099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bc1b90_0 .net *"_ivl_28", 15 0, L_0x138099d98;  1 drivers
L_0x138099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bc1c20_0 .net/2u *"_ivl_29", 31 0, L_0x138099de0;  1 drivers
L_0x138099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003bc1cb0_0 .net *"_ivl_3", 0 0, L_0x138099c78;  1 drivers
v0x600003bc1d40_0 .net *"_ivl_31", 0 0, L_0x6000038f17c0;  1 drivers
L_0x138099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003bc1dd0_0 .net/2u *"_ivl_4", 2 0, L_0x138099cc0;  1 drivers
v0x600003bc1e60_0 .net *"_ivl_6", 0 0, L_0x6000038f14a0;  1 drivers
v0x600003bc1ef0_0 .net "do_clear", 0 0, L_0x6000022e09a0;  1 drivers
v0x600003bc1f80_0 .net "load_weight", 0 0, L_0x6000022e07e0;  1 drivers
v0x600003bc2010_0 .net "weight_in", 7 0, L_0x6000038f1540;  1 drivers
L_0x6000038f1400 .concat [ 2 1 0 0], v0x600003bb0c60_0, L_0x138099c78;
L_0x6000038f14a0 .cmp/eq 3, L_0x6000038f1400, L_0x138099cc0;
L_0x6000038f15e0 .cmp/eq 3, v0x600003bc6a30_0, L_0x138099d08;
L_0x6000038f1680 .cmp/eq 3, v0x600003bc6a30_0, L_0x138099d50;
L_0x6000038f1720 .concat [ 16 16 0 0], v0x600003bc6130_0, L_0x138099d98;
L_0x6000038f17c0 .cmp/eq 32, L_0x6000038f1720, L_0x138099de0;
S_0x1346891e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13468b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027e7080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027e70c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bc0b40_0 .net *"_ivl_11", 0 0, L_0x6000038f1a40;  1 drivers
v0x600003bc0bd0_0 .net *"_ivl_12", 15 0, L_0x6000038f1ae0;  1 drivers
v0x600003bc0c60_0 .net/s *"_ivl_4", 15 0, L_0x6000038f1860;  1 drivers
v0x600003bc0cf0_0 .net/s *"_ivl_6", 15 0, L_0x6000038f1900;  1 drivers
v0x600003bc0d80_0 .net/s "a_signed", 7 0, v0x600003bc0f30_0;  1 drivers
v0x600003bc0e10_0 .net "act_in", 7 0, v0x600003bcf8d0_0;  alias, 1 drivers
v0x600003bc0ea0_0 .var "act_out", 7 0;
v0x600003bc0f30_0 .var "act_reg", 7 0;
v0x600003bc0fc0_0 .net "clear_acc", 0 0, L_0x6000022e09a0;  alias, 1 drivers
v0x600003bc1050_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bc10e0_0 .net "enable", 0 0, L_0x6000022e17a0;  alias, 1 drivers
v0x600003bc1170_0 .net "load_weight", 0 0, L_0x6000022e07e0;  alias, 1 drivers
v0x600003bc1200_0 .net/s "product", 15 0, L_0x6000038f19a0;  1 drivers
v0x600003bc1290_0 .net/s "product_ext", 31 0, L_0x6000038f1b80;  1 drivers
v0x600003bc1320_0 .net "psum_in", 31 0, v0x600003bcbd50_0;  alias, 1 drivers
v0x600003bc13b0_0 .var "psum_out", 31 0;
v0x600003bc1440_0 .net "rst_n", 0 0, v0x600003bb2910_0;  alias, 1 drivers
v0x600003bc14d0_0 .net/s "w_signed", 7 0, v0x600003bc15f0_0;  1 drivers
v0x600003bc1560_0 .net "weight_in", 7 0, L_0x6000038f1540;  alias, 1 drivers
v0x600003bc15f0_0 .var "weight_reg", 7 0;
L_0x6000038f1860 .extend/s 16, v0x600003bc0f30_0;
L_0x6000038f1900 .extend/s 16, v0x600003bc15f0_0;
L_0x6000038f19a0 .arith/mult 16, L_0x6000038f1860, L_0x6000038f1900;
L_0x6000038f1a40 .part L_0x6000038f19a0, 15, 1;
LS_0x6000038f1ae0_0_0 .concat [ 1 1 1 1], L_0x6000038f1a40, L_0x6000038f1a40, L_0x6000038f1a40, L_0x6000038f1a40;
LS_0x6000038f1ae0_0_4 .concat [ 1 1 1 1], L_0x6000038f1a40, L_0x6000038f1a40, L_0x6000038f1a40, L_0x6000038f1a40;
LS_0x6000038f1ae0_0_8 .concat [ 1 1 1 1], L_0x6000038f1a40, L_0x6000038f1a40, L_0x6000038f1a40, L_0x6000038f1a40;
LS_0x6000038f1ae0_0_12 .concat [ 1 1 1 1], L_0x6000038f1a40, L_0x6000038f1a40, L_0x6000038f1a40, L_0x6000038f1a40;
L_0x6000038f1ae0 .concat [ 4 4 4 4], LS_0x6000038f1ae0_0_0, LS_0x6000038f1ae0_0_4, LS_0x6000038f1ae0_0_8, LS_0x6000038f1ae0_0_12;
L_0x6000038f1b80 .concat [ 16 16 0 0], L_0x6000038f19a0, L_0x6000038f1ae0;
S_0x134689350 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13468de80;
 .timescale 0 0;
P_0x600001ca7800 .param/l "col" 1 7 214, +C4<010>;
L_0x6000022e0af0 .functor AND 1, v0x600003bb0cf0_0, L_0x6000038f1cc0, C4<1>, C4<1>;
L_0x6000022e0b60 .functor AND 1, L_0x6000038f1ea0, v0x600003bbf720_0, C4<1>, C4<1>;
L_0x6000022e0bd0 .functor OR 1, L_0x6000038f1e00, L_0x6000022e0b60, C4<0>, C4<0>;
L_0x6000022e0c40 .functor AND 1, L_0x13809a4a0, L_0x6000022e0bd0, C4<1>, C4<1>;
L_0x6000022e0cb0 .functor AND 1, L_0x6000022e0c40, L_0x6000038f1fe0, C4<1>, C4<1>;
v0x600003bc2be0_0 .net *"_ivl_0", 3 0, L_0x6000038f1c20;  1 drivers
L_0x138099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bc2c70_0 .net/2u *"_ivl_11", 2 0, L_0x138099eb8;  1 drivers
v0x600003bc2d00_0 .net *"_ivl_13", 0 0, L_0x6000038f1e00;  1 drivers
L_0x138099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bc2d90_0 .net/2u *"_ivl_15", 2 0, L_0x138099f00;  1 drivers
v0x600003bc2e20_0 .net *"_ivl_17", 0 0, L_0x6000038f1ea0;  1 drivers
v0x600003bc2eb0_0 .net *"_ivl_20", 0 0, L_0x6000022e0b60;  1 drivers
v0x600003bc2f40_0 .net *"_ivl_22", 0 0, L_0x6000022e0bd0;  1 drivers
v0x600003bc2fd0_0 .net *"_ivl_24", 0 0, L_0x6000022e0c40;  1 drivers
v0x600003bc3060_0 .net *"_ivl_25", 31 0, L_0x6000038f1f40;  1 drivers
L_0x138099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bc30f0_0 .net *"_ivl_28", 15 0, L_0x138099f48;  1 drivers
L_0x138099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bc3180_0 .net/2u *"_ivl_29", 31 0, L_0x138099f90;  1 drivers
L_0x138099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003bc3210_0 .net *"_ivl_3", 1 0, L_0x138099e28;  1 drivers
v0x600003bc32a0_0 .net *"_ivl_31", 0 0, L_0x6000038f1fe0;  1 drivers
L_0x138099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003bc3330_0 .net/2u *"_ivl_4", 3 0, L_0x138099e70;  1 drivers
v0x600003bc33c0_0 .net *"_ivl_6", 0 0, L_0x6000038f1cc0;  1 drivers
v0x600003bc3450_0 .net "do_clear", 0 0, L_0x6000022e0cb0;  1 drivers
v0x600003bc34e0_0 .net "load_weight", 0 0, L_0x6000022e0af0;  1 drivers
v0x600003bc3570_0 .net "weight_in", 7 0, L_0x6000038f1d60;  1 drivers
L_0x6000038f1c20 .concat [ 2 2 0 0], v0x600003bb0c60_0, L_0x138099e28;
L_0x6000038f1cc0 .cmp/eq 4, L_0x6000038f1c20, L_0x138099e70;
L_0x6000038f1e00 .cmp/eq 3, v0x600003bc6a30_0, L_0x138099eb8;
L_0x6000038f1ea0 .cmp/eq 3, v0x600003bc6a30_0, L_0x138099f00;
L_0x6000038f1f40 .concat [ 16 16 0 0], v0x600003bc6130_0, L_0x138099f48;
L_0x6000038f1fe0 .cmp/eq 32, L_0x6000038f1f40, L_0x138099f90;
S_0x134686b90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x134689350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027e7100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027e7140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bc20a0_0 .net *"_ivl_11", 0 0, L_0x6000038f2260;  1 drivers
v0x600003bc2130_0 .net *"_ivl_12", 15 0, L_0x6000038f2300;  1 drivers
v0x600003bc21c0_0 .net/s *"_ivl_4", 15 0, L_0x6000038f2080;  1 drivers
v0x600003bc2250_0 .net/s *"_ivl_6", 15 0, L_0x6000038f2120;  1 drivers
v0x600003bc22e0_0 .net/s "a_signed", 7 0, v0x600003bc2490_0;  1 drivers
v0x600003bc2370_0 .net "act_in", 7 0, v0x600003bc0ea0_0;  alias, 1 drivers
v0x600003bc2400_0 .var "act_out", 7 0;
v0x600003bc2490_0 .var "act_reg", 7 0;
v0x600003bc2520_0 .net "clear_acc", 0 0, L_0x6000022e0cb0;  alias, 1 drivers
v0x600003bc25b0_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bc2640_0 .net "enable", 0 0, L_0x6000022e17a0;  alias, 1 drivers
v0x600003bc26d0_0 .net "load_weight", 0 0, L_0x6000022e0af0;  alias, 1 drivers
v0x600003bc2760_0 .net/s "product", 15 0, L_0x6000038f21c0;  1 drivers
v0x600003bc27f0_0 .net/s "product_ext", 31 0, L_0x6000038f23a0;  1 drivers
v0x600003bc2880_0 .net "psum_in", 31 0, v0x600003bcd320_0;  alias, 1 drivers
v0x600003bc2910_0 .var "psum_out", 31 0;
v0x600003bc29a0_0 .net "rst_n", 0 0, v0x600003bb2910_0;  alias, 1 drivers
v0x600003bc2a30_0 .net/s "w_signed", 7 0, v0x600003bc2b50_0;  1 drivers
v0x600003bc2ac0_0 .net "weight_in", 7 0, L_0x6000038f1d60;  alias, 1 drivers
v0x600003bc2b50_0 .var "weight_reg", 7 0;
L_0x6000038f2080 .extend/s 16, v0x600003bc2490_0;
L_0x6000038f2120 .extend/s 16, v0x600003bc2b50_0;
L_0x6000038f21c0 .arith/mult 16, L_0x6000038f2080, L_0x6000038f2120;
L_0x6000038f2260 .part L_0x6000038f21c0, 15, 1;
LS_0x6000038f2300_0_0 .concat [ 1 1 1 1], L_0x6000038f2260, L_0x6000038f2260, L_0x6000038f2260, L_0x6000038f2260;
LS_0x6000038f2300_0_4 .concat [ 1 1 1 1], L_0x6000038f2260, L_0x6000038f2260, L_0x6000038f2260, L_0x6000038f2260;
LS_0x6000038f2300_0_8 .concat [ 1 1 1 1], L_0x6000038f2260, L_0x6000038f2260, L_0x6000038f2260, L_0x6000038f2260;
LS_0x6000038f2300_0_12 .concat [ 1 1 1 1], L_0x6000038f2260, L_0x6000038f2260, L_0x6000038f2260, L_0x6000038f2260;
L_0x6000038f2300 .concat [ 4 4 4 4], LS_0x6000038f2300_0_0, LS_0x6000038f2300_0_4, LS_0x6000038f2300_0_8, LS_0x6000038f2300_0_12;
L_0x6000038f23a0 .concat [ 16 16 0 0], L_0x6000038f21c0, L_0x6000038f2300;
S_0x134686d00 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13468de80;
 .timescale 0 0;
P_0x600001ca7900 .param/l "col" 1 7 214, +C4<011>;
L_0x6000022e0e00 .functor AND 1, v0x600003bb0cf0_0, L_0x6000038f24e0, C4<1>, C4<1>;
L_0x6000022e0e70 .functor AND 1, L_0x6000038f26c0, v0x600003bbf720_0, C4<1>, C4<1>;
L_0x6000022e0ee0 .functor OR 1, L_0x6000038f2620, L_0x6000022e0e70, C4<0>, C4<0>;
L_0x6000022e0f50 .functor AND 1, L_0x13809a4a0, L_0x6000022e0ee0, C4<1>, C4<1>;
L_0x6000022e0fc0 .functor AND 1, L_0x6000022e0f50, L_0x6000038f2800, C4<1>, C4<1>;
v0x600003bc41b0_0 .net *"_ivl_0", 3 0, L_0x6000038f2440;  1 drivers
L_0x13809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003bc4240_0 .net/2u *"_ivl_11", 2 0, L_0x13809a068;  1 drivers
v0x600003bc42d0_0 .net *"_ivl_13", 0 0, L_0x6000038f2620;  1 drivers
L_0x13809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bc4360_0 .net/2u *"_ivl_15", 2 0, L_0x13809a0b0;  1 drivers
v0x600003bc43f0_0 .net *"_ivl_17", 0 0, L_0x6000038f26c0;  1 drivers
v0x600003bc4480_0 .net *"_ivl_20", 0 0, L_0x6000022e0e70;  1 drivers
v0x600003bc4510_0 .net *"_ivl_22", 0 0, L_0x6000022e0ee0;  1 drivers
v0x600003bc45a0_0 .net *"_ivl_24", 0 0, L_0x6000022e0f50;  1 drivers
v0x600003bc4630_0 .net *"_ivl_25", 31 0, L_0x6000038f2760;  1 drivers
L_0x13809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bc46c0_0 .net *"_ivl_28", 15 0, L_0x13809a0f8;  1 drivers
L_0x13809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bc4750_0 .net/2u *"_ivl_29", 31 0, L_0x13809a140;  1 drivers
L_0x138099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003bc47e0_0 .net *"_ivl_3", 1 0, L_0x138099fd8;  1 drivers
v0x600003bc4870_0 .net *"_ivl_31", 0 0, L_0x6000038f2800;  1 drivers
L_0x13809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003bc4900_0 .net/2u *"_ivl_4", 3 0, L_0x13809a020;  1 drivers
v0x600003bc4990_0 .net *"_ivl_6", 0 0, L_0x6000038f24e0;  1 drivers
v0x600003bc4a20_0 .net "do_clear", 0 0, L_0x6000022e0fc0;  1 drivers
v0x600003bc4ab0_0 .net "load_weight", 0 0, L_0x6000022e0e00;  1 drivers
v0x600003bc4b40_0 .net "weight_in", 7 0, L_0x6000038f2580;  1 drivers
L_0x6000038f2440 .concat [ 2 2 0 0], v0x600003bb0c60_0, L_0x138099fd8;
L_0x6000038f24e0 .cmp/eq 4, L_0x6000038f2440, L_0x13809a020;
L_0x6000038f2620 .cmp/eq 3, v0x600003bc6a30_0, L_0x13809a068;
L_0x6000038f26c0 .cmp/eq 3, v0x600003bc6a30_0, L_0x13809a0b0;
L_0x6000038f2760 .concat [ 16 16 0 0], v0x600003bc6130_0, L_0x13809a0f8;
L_0x6000038f2800 .cmp/eq 32, L_0x6000038f2760, L_0x13809a140;
S_0x13467f8a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x134686d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000027e7180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000027e71c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003bc3600_0 .net *"_ivl_11", 0 0, L_0x6000038f2a80;  1 drivers
v0x600003bc3690_0 .net *"_ivl_12", 15 0, L_0x6000038f2b20;  1 drivers
v0x600003bc3720_0 .net/s *"_ivl_4", 15 0, L_0x6000038f28a0;  1 drivers
v0x600003bc37b0_0 .net/s *"_ivl_6", 15 0, L_0x6000038f2940;  1 drivers
v0x600003bc3840_0 .net/s "a_signed", 7 0, v0x600003bc39f0_0;  1 drivers
v0x600003bc38d0_0 .net "act_in", 7 0, v0x600003bc2400_0;  alias, 1 drivers
v0x600003bc3960_0 .var "act_out", 7 0;
v0x600003bc39f0_0 .var "act_reg", 7 0;
v0x600003bc3a80_0 .net "clear_acc", 0 0, L_0x6000022e0fc0;  alias, 1 drivers
v0x600003bc3b10_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bc3ba0_0 .net "enable", 0 0, L_0x6000022e17a0;  alias, 1 drivers
v0x600003bc3c30_0 .net "load_weight", 0 0, L_0x6000022e0e00;  alias, 1 drivers
v0x600003bc3cc0_0 .net/s "product", 15 0, L_0x6000038f29e0;  1 drivers
v0x600003bc3d50_0 .net/s "product_ext", 31 0, L_0x6000038f2bc0;  1 drivers
v0x600003bc3de0_0 .net "psum_in", 31 0, v0x600003bce880_0;  alias, 1 drivers
v0x600003bc3e70_0 .var "psum_out", 31 0;
v0x600003bc3f00_0 .net "rst_n", 0 0, v0x600003bb2910_0;  alias, 1 drivers
v0x600003bc4000_0 .net/s "w_signed", 7 0, v0x600003bc4120_0;  1 drivers
v0x600003bc4090_0 .net "weight_in", 7 0, L_0x6000038f2580;  alias, 1 drivers
v0x600003bc4120_0 .var "weight_reg", 7 0;
L_0x6000038f28a0 .extend/s 16, v0x600003bc39f0_0;
L_0x6000038f2940 .extend/s 16, v0x600003bc4120_0;
L_0x6000038f29e0 .arith/mult 16, L_0x6000038f28a0, L_0x6000038f2940;
L_0x6000038f2a80 .part L_0x6000038f29e0, 15, 1;
LS_0x6000038f2b20_0_0 .concat [ 1 1 1 1], L_0x6000038f2a80, L_0x6000038f2a80, L_0x6000038f2a80, L_0x6000038f2a80;
LS_0x6000038f2b20_0_4 .concat [ 1 1 1 1], L_0x6000038f2a80, L_0x6000038f2a80, L_0x6000038f2a80, L_0x6000038f2a80;
LS_0x6000038f2b20_0_8 .concat [ 1 1 1 1], L_0x6000038f2a80, L_0x6000038f2a80, L_0x6000038f2a80, L_0x6000038f2a80;
LS_0x6000038f2b20_0_12 .concat [ 1 1 1 1], L_0x6000038f2a80, L_0x6000038f2a80, L_0x6000038f2a80, L_0x6000038f2a80;
L_0x6000038f2b20 .concat [ 4 4 4 4], LS_0x6000038f2b20_0_0, LS_0x6000038f2b20_0_4, LS_0x6000038f2b20_0_8, LS_0x6000038f2b20_0_12;
L_0x6000038f2bc0 .concat [ 16 16 0 0], L_0x6000038f29e0, L_0x6000038f2b20;
S_0x13467fa10 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x1346b0470;
 .timescale 0 0;
P_0x600001ca7a00 .param/l "row" 1 7 198, +C4<00>;
L_0x6000022ee0d0 .functor BUFZ 8, v0x600003bde910_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13467d250 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x1346b0470;
 .timescale 0 0;
P_0x600001ca7a80 .param/l "row" 1 7 198, +C4<01>;
L_0x6000022edf80 .functor BUFZ 8, v0x600003bdebe0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13467d3c0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x1346b0470;
 .timescale 0 0;
P_0x600001ca7b00 .param/l "row" 1 7 198, +C4<010>;
L_0x6000022edff0 .functor BUFZ 8, v0x600003bdeeb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13467ac00 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x1346b0470;
 .timescale 0 0;
P_0x600001ca7b80 .param/l "row" 1 7 198, +C4<011>;
L_0x6000022edea0 .functor BUFZ 8, v0x600003bdf180_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13467ad70 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x1346b0470;
 .timescale 0 0;
P_0x600001ca7c00 .param/l "col" 1 7 279, +C4<00>;
L_0x6000022e1490 .functor BUFZ 32, v0x600003bde5b0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003bc4bd0_0 .net *"_ivl_2", 31 0, L_0x6000022e1490;  1 drivers
S_0x1346785b0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x1346b0470;
 .timescale 0 0;
P_0x600001ca7c80 .param/l "col" 1 7 279, +C4<01>;
L_0x6000022e1500 .functor BUFZ 32, v0x600003bde6d0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003bc4c60_0 .net *"_ivl_2", 31 0, L_0x6000022e1500;  1 drivers
S_0x134678720 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x1346b0470;
 .timescale 0 0;
P_0x600001ca7d00 .param/l "col" 1 7 279, +C4<010>;
L_0x6000022e1570 .functor BUFZ 32, v0x600003bde7f0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003bc4cf0_0 .net *"_ivl_2", 31 0, L_0x6000022e1570;  1 drivers
S_0x134675f60 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x1346b0470;
 .timescale 0 0;
P_0x600001ca7d80 .param/l "col" 1 7 279, +C4<011>;
L_0x6000022e15e0 .functor BUFZ 32, L_0x6000022e1420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003bc4d80_0 .net *"_ivl_2", 31 0, L_0x6000022e15e0;  1 drivers
S_0x1346760d0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x1346b0470;
 .timescale 0 0;
P_0x600001ca7e00 .param/l "col" 1 7 206, +C4<00>;
S_0x134673910 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x1346b0470;
 .timescale 0 0;
P_0x600001ca7e80 .param/l "col" 1 7 206, +C4<01>;
S_0x134673a80 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x1346b0470;
 .timescale 0 0;
P_0x600001ca7f00 .param/l "col" 1 7 206, +C4<010>;
S_0x1346712c0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x1346b0470;
 .timescale 0 0;
P_0x600001ca7f80 .param/l "col" 1 7 206, +C4<011>;
S_0x134671430 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x1346aee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x1346aad30 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x1346aad70 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x1346aadb0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x1346aadf0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x1346aae30 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x1346aae70 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x6000022e25a0 .functor BUFZ 256, v0x600003bb94d0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000022e2610 .functor BUFZ 256, v0x600003bba010_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000022e2680 .functor BUFZ 256, v0x600003bb8e10_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600003bb83f0_0 .var/i "b", 31 0;
v0x600003bb8480 .array "bank_addr", 3 0, 7 0;
v0x600003bb8510_0 .net "bank_dma", 1 0, L_0x6000038f6760;  1 drivers
v0x600003bb85a0_0 .var "bank_dma_d", 1 0;
v0x600003bb8630_0 .net "bank_mxu_a", 1 0, L_0x6000038f6580;  1 drivers
v0x600003bb86c0_0 .var "bank_mxu_a_d", 1 0;
v0x600003bb8750_0 .net "bank_mxu_o", 1 0, L_0x6000038f6620;  1 drivers
v0x600003bb87e0_0 .net "bank_mxu_w", 1 0, L_0x6000038f64e0;  1 drivers
v0x600003bb8870_0 .var "bank_mxu_w_d", 1 0;
v0x600003bb8900 .array "bank_rdata", 3 0;
v0x600003bb8900_0 .net v0x600003bb8900 0, 255 0, v0x600003bc6fd0_0; 1 drivers
v0x600003bb8900_1 .net v0x600003bb8900 1, 255 0, v0x600003bc74e0_0; 1 drivers
v0x600003bb8900_2 .net v0x600003bb8900 2, 255 0, v0x600003bc79f0_0; 1 drivers
v0x600003bb8900_3 .net v0x600003bb8900 3, 255 0, v0x600003bc7f00_0; 1 drivers
v0x600003bb8990_0 .var "bank_re", 3 0;
v0x600003bb8a20_0 .net "bank_vpu", 1 0, L_0x6000038f66c0;  1 drivers
v0x600003bb8ab0_0 .var "bank_vpu_d", 1 0;
v0x600003bb8b40 .array "bank_wdata", 3 0, 255 0;
v0x600003bb8bd0_0 .var "bank_we", 3 0;
v0x600003bb8c60_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bb8cf0_0 .net "dma_addr", 19 0, v0x600003bdafd0_0;  alias, 1 drivers
v0x600003bb8d80_0 .net "dma_rdata", 255 0, L_0x6000022e2680;  alias, 1 drivers
v0x600003bb8e10_0 .var "dma_rdata_reg", 255 0;
v0x600003bb8ea0_0 .net "dma_re", 0 0, L_0x6000022e2060;  alias, 1 drivers
v0x600003bb8f30_0 .net "dma_ready", 0 0, L_0x6000038f6da0;  alias, 1 drivers
v0x600003bb8fc0_0 .net "dma_wdata", 255 0, L_0x6000022e1f80;  alias, 1 drivers
v0x600003bb9050_0 .net "dma_we", 0 0, L_0x6000022e1ff0;  alias, 1 drivers
v0x600003bb90e0_0 .var "grant_dma", 3 0;
v0x600003bb9170_0 .var "grant_mxu_a", 3 0;
v0x600003bb9200_0 .var "grant_mxu_o", 3 0;
v0x600003bb9290_0 .var "grant_mxu_w", 3 0;
v0x600003bb9320_0 .var "grant_vpu", 3 0;
v0x600003bb93b0_0 .net "mxu_a_addr", 19 0, L_0x6000038f3980;  alias, 1 drivers
v0x600003bb9440_0 .net "mxu_a_rdata", 255 0, L_0x6000022e25a0;  alias, 1 drivers
v0x600003bb94d0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600003bb9560_0 .net "mxu_a_re", 0 0, L_0x6000038f3a20;  alias, 1 drivers
v0x600003bb95f0_0 .net "mxu_a_ready", 0 0, L_0x6000038f6c60;  alias, 1 drivers
v0x600003bb9680_0 .net "mxu_o_addr", 19 0, L_0x6000038f3c00;  alias, 1 drivers
v0x600003bb9710_0 .net "mxu_o_ready", 0 0, L_0x6000038f6d00;  alias, 1 drivers
v0x600003bb97a0_0 .net "mxu_o_wdata", 255 0, L_0x6000038f3de0;  alias, 1 drivers
v0x600003bb9830_0 .net "mxu_o_we", 0 0, L_0x6000022e1a40;  alias, 1 drivers
v0x600003bb98c0_0 .net "mxu_w_addr", 19 0, L_0x6000038f3700;  alias, 1 drivers
v0x600003bb9950_0 .net "mxu_w_rdata", 255 0, v0x600003bb99e0_0;  alias, 1 drivers
v0x600003bb99e0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600003bb9a70_0 .net "mxu_w_re", 0 0, L_0x6000038f37a0;  alias, 1 drivers
v0x600003bb9b00_0 .net "mxu_w_ready", 0 0, L_0x6000038f6b20;  alias, 1 drivers
v0x600003bb9b90_0 .var "req_dma", 3 0;
v0x600003bb9c20_0 .var "req_mxu_a", 3 0;
v0x600003bb9cb0_0 .var "req_mxu_o", 3 0;
v0x600003bb9d40_0 .var "req_mxu_w", 3 0;
v0x600003bb9dd0_0 .var "req_vpu", 3 0;
v0x600003bb9e60_0 .net "rst_n", 0 0, v0x600003bb2910_0;  alias, 1 drivers
v0x600003bb9ef0_0 .net "vpu_addr", 19 0, v0x600003bbb7b0_0;  alias, 1 drivers
v0x600003bb9f80_0 .net "vpu_rdata", 255 0, L_0x6000022e2610;  alias, 1 drivers
v0x600003bba010_0 .var "vpu_rdata_reg", 255 0;
v0x600003bba0a0_0 .net "vpu_re", 0 0, L_0x6000022e1e30;  alias, 1 drivers
v0x600003bba130_0 .net "vpu_ready", 0 0, L_0x6000038f6bc0;  alias, 1 drivers
v0x600003bba1c0_0 .net "vpu_wdata", 255 0, L_0x6000022e1d50;  alias, 1 drivers
v0x600003bba250_0 .net "vpu_we", 0 0, L_0x6000022e1dc0;  alias, 1 drivers
v0x600003bba2e0_0 .net "word_dma", 7 0, L_0x6000038f6a80;  1 drivers
v0x600003bba370_0 .net "word_mxu_a", 7 0, L_0x6000038f68a0;  1 drivers
v0x600003bba400_0 .net "word_mxu_o", 7 0, L_0x6000038f6940;  1 drivers
v0x600003bba490_0 .net "word_mxu_w", 7 0, L_0x6000038f6800;  1 drivers
v0x600003bba520_0 .net "word_vpu", 7 0, L_0x6000038f69e0;  1 drivers
E_0x600001c98740/0 .event anyedge, v0x600003bb8870_0, v0x600003bc6fd0_0, v0x600003bc74e0_0, v0x600003bc79f0_0;
E_0x600001c98740/1 .event anyedge, v0x600003bc7f00_0, v0x600003bb86c0_0, v0x600003bb8ab0_0, v0x600003bb85a0_0;
E_0x600001c98740 .event/or E_0x600001c98740/0, E_0x600001c98740/1;
E_0x600001c987c0/0 .event anyedge, v0x600003bb9d40_0, v0x600003bb9c20_0, v0x600003bb9cb0_0, v0x600003bb9dd0_0;
E_0x600001c987c0/1 .event anyedge, v0x600003bb9b90_0, v0x600003bb9290_0, v0x600003bba490_0, v0x600003bb9170_0;
E_0x600001c987c0/2 .event anyedge, v0x600003bba370_0, v0x600003bb9200_0, v0x600003bba400_0, v0x600003bb97a0_0;
E_0x600001c987c0/3 .event anyedge, v0x600003bb9320_0, v0x600003bba520_0, v0x600003bba1c0_0, v0x600003bba250_0;
E_0x600001c987c0/4 .event anyedge, v0x600003bba0a0_0, v0x600003bb90e0_0, v0x600003bba2e0_0, v0x600003bdb2a0_0;
E_0x600001c987c0/5 .event anyedge, v0x600003bdb3c0_0, v0x600003bdb0f0_0;
E_0x600001c987c0 .event/or E_0x600001c987c0/0, E_0x600001c987c0/1, E_0x600001c987c0/2, E_0x600001c987c0/3, E_0x600001c987c0/4, E_0x600001c987c0/5;
E_0x600001c98800/0 .event anyedge, v0x600003bb9a70_0, v0x600003bb87e0_0, v0x600003bb9560_0, v0x600003bb8630_0;
E_0x600001c98800/1 .event anyedge, v0x600003bb9830_0, v0x600003bb8750_0, v0x600003bba250_0, v0x600003bba0a0_0;
E_0x600001c98800/2 .event anyedge, v0x600003bb8a20_0, v0x600003bdb3c0_0, v0x600003bdb0f0_0, v0x600003bb8510_0;
E_0x600001c98800 .event/or E_0x600001c98800/0, E_0x600001c98800/1, E_0x600001c98800/2;
L_0x6000038f5fe0 .part v0x600003bb8bd0_0, 0, 1;
L_0x6000038f6080 .part v0x600003bb8990_0, 0, 1;
L_0x6000038f6120 .part v0x600003bb8bd0_0, 1, 1;
L_0x6000038f61c0 .part v0x600003bb8990_0, 1, 1;
L_0x6000038f6260 .part v0x600003bb8bd0_0, 2, 1;
L_0x6000038f6300 .part v0x600003bb8990_0, 2, 1;
L_0x6000038f63a0 .part v0x600003bb8bd0_0, 3, 1;
L_0x6000038f6440 .part v0x600003bb8990_0, 3, 1;
L_0x6000038f64e0 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_bank, 2, L_0x6000038f3700 (v0x600003bb81b0_0) S_0x1346abca0;
L_0x6000038f6580 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_bank, 2, L_0x6000038f3980 (v0x600003bb81b0_0) S_0x1346abca0;
L_0x6000038f6620 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_bank, 2, L_0x6000038f3c00 (v0x600003bb81b0_0) S_0x1346abca0;
L_0x6000038f66c0 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_bank, 2, v0x600003bbb7b0_0 (v0x600003bb81b0_0) S_0x1346abca0;
L_0x6000038f6760 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_bank, 2, v0x600003bdafd0_0 (v0x600003bb81b0_0) S_0x1346abca0;
L_0x6000038f6800 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_word, 8, L_0x6000038f3700 (v0x600003bb82d0_0) S_0x1346abe10;
L_0x6000038f68a0 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_word, 8, L_0x6000038f3980 (v0x600003bb82d0_0) S_0x1346abe10;
L_0x6000038f6940 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_word, 8, L_0x6000038f3c00 (v0x600003bb82d0_0) S_0x1346abe10;
L_0x6000038f69e0 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_word, 8, v0x600003bbb7b0_0 (v0x600003bb82d0_0) S_0x1346abe10;
L_0x6000038f6a80 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_word, 8, v0x600003bdafd0_0 (v0x600003bb82d0_0) S_0x1346abe10;
L_0x6000038f6b20 .part/v v0x600003bb9290_0, L_0x6000038f64e0, 1;
L_0x6000038f6c60 .part/v v0x600003bb9170_0, L_0x6000038f6580, 1;
L_0x6000038f6d00 .part/v v0x600003bb9200_0, L_0x6000038f6620, 1;
L_0x6000038f6bc0 .part/v v0x600003bb9320_0, L_0x6000038f66c0, 1;
L_0x6000038f6da0 .part/v v0x600003bb90e0_0, L_0x6000038f6760, 1;
S_0x1346ab120 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x134671430;
 .timescale 0 0;
P_0x600001c98840 .param/l "i" 1 9 184, +C4<00>;
S_0x1346ab290 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1346ab120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000027e6900 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000027e6940 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003bb8480_0 .array/port v0x600003bb8480, 0;
v0x600003bc6d90_0 .net "addr", 7 0, v0x600003bb8480_0;  1 drivers
v0x600003bc6e20_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bc6eb0_0 .var/i "i", 31 0;
v0x600003bc6f40 .array "mem", 255 0, 255 0;
v0x600003bc6fd0_0 .var "rdata", 255 0;
v0x600003bc7060_0 .net "re", 0 0, L_0x6000038f6080;  1 drivers
v0x600003bb8b40_0 .array/port v0x600003bb8b40, 0;
v0x600003bc70f0_0 .net "wdata", 255 0, v0x600003bb8b40_0;  1 drivers
v0x600003bc7180_0 .net "we", 0 0, L_0x6000038f5fe0;  1 drivers
E_0x600001c98940 .event posedge, v0x600003bda250_0;
S_0x1346ab400 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x134671430;
 .timescale 0 0;
P_0x600001c989c0 .param/l "i" 1 9 184, +C4<01>;
S_0x1346ab570 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1346ab400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000027e7200 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000027e7240 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003bb8480_1 .array/port v0x600003bb8480, 1;
v0x600003bc72a0_0 .net "addr", 7 0, v0x600003bb8480_1;  1 drivers
v0x600003bc7330_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bc73c0_0 .var/i "i", 31 0;
v0x600003bc7450 .array "mem", 255 0, 255 0;
v0x600003bc74e0_0 .var "rdata", 255 0;
v0x600003bc7570_0 .net "re", 0 0, L_0x6000038f61c0;  1 drivers
v0x600003bb8b40_1 .array/port v0x600003bb8b40, 1;
v0x600003bc7600_0 .net "wdata", 255 0, v0x600003bb8b40_1;  1 drivers
v0x600003bc7690_0 .net "we", 0 0, L_0x6000038f6120;  1 drivers
S_0x1346ab6e0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x134671430;
 .timescale 0 0;
P_0x600001c98b00 .param/l "i" 1 9 184, +C4<010>;
S_0x1346ab850 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1346ab6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000027e7280 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000027e72c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003bb8480_2 .array/port v0x600003bb8480, 2;
v0x600003bc77b0_0 .net "addr", 7 0, v0x600003bb8480_2;  1 drivers
v0x600003bc7840_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bc78d0_0 .var/i "i", 31 0;
v0x600003bc7960 .array "mem", 255 0, 255 0;
v0x600003bc79f0_0 .var "rdata", 255 0;
v0x600003bc7a80_0 .net "re", 0 0, L_0x6000038f6300;  1 drivers
v0x600003bb8b40_2 .array/port v0x600003bb8b40, 2;
v0x600003bc7b10_0 .net "wdata", 255 0, v0x600003bb8b40_2;  1 drivers
v0x600003bc7ba0_0 .net "we", 0 0, L_0x6000038f6260;  1 drivers
S_0x1346ab9c0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x134671430;
 .timescale 0 0;
P_0x600001c98c40 .param/l "i" 1 9 184, +C4<011>;
S_0x1346abb30 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1346ab9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000027e7300 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000027e7340 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003bb8480_3 .array/port v0x600003bb8480, 3;
v0x600003bc7cc0_0 .net "addr", 7 0, v0x600003bb8480_3;  1 drivers
v0x600003bc7d50_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bc7de0_0 .var/i "i", 31 0;
v0x600003bc7e70 .array "mem", 255 0, 255 0;
v0x600003bc7f00_0 .var "rdata", 255 0;
v0x600003bb8000_0 .net "re", 0 0, L_0x6000038f6440;  1 drivers
v0x600003bb8b40_3 .array/port v0x600003bb8b40, 3;
v0x600003bb8090_0 .net "wdata", 255 0, v0x600003bb8b40_3;  1 drivers
v0x600003bb8120_0 .net "we", 0 0, L_0x6000038f63a0;  1 drivers
S_0x1346abca0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x134671430;
 .timescale 0 0;
v0x600003bb81b0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x1346abca0
TD_tb_residual_block.dut.sram_inst.get_bank ;
    %load/vec4 v0x600003bb81b0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600003bb81b0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x1346abe10 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x134671430;
 .timescale 0 0;
v0x600003bb82d0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x1346abe10
TD_tb_residual_block.dut.sram_inst.get_word ;
    %load/vec4 v0x600003bb82d0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x1346ac180 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x1346aee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x13480fc00 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x13480fc40 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x13480fc80 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x13480fcc0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x13480fd00 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x13480fd40 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x13480fd80 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x13480fdc0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x13480fe00 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x13480fe40 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x13480fe80 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x13480fec0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x13480ff00 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x13480ff40 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x13480ff80 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x13480ffc0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x134810000 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x134810040 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x134810080 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x1348100c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x134810100 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x134810140 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x134810180 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x1348101c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x134810200 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x134810240 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x134810280 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x1348102c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x134810300 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x6000022e1b90 .functor BUFZ 256, L_0x6000038f57c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000022e1c00 .functor BUFZ 256, L_0x6000038f5900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000022e1c70 .functor BUFZ 1, v0x600003bbaf40_0, C4<0>, C4<0>, C4<0>;
L_0x6000022e1d50 .functor BUFZ 256, v0x600003bbbb10_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000022e1dc0 .functor BUFZ 1, v0x600003bbbc30_0, C4<0>, C4<0>, C4<0>;
L_0x6000022e1e30 .functor BUFZ 1, v0x600003bbb960_0, C4<0>, C4<0>, C4<0>;
v0x600003bba5b0_0 .net *"_ivl_48", 255 0, L_0x6000038f57c0;  1 drivers
v0x600003bba640_0 .net *"_ivl_50", 6 0, L_0x6000038f5860;  1 drivers
L_0x13809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003bba6d0_0 .net *"_ivl_53", 1 0, L_0x13809a848;  1 drivers
v0x600003bba760_0 .net *"_ivl_56", 255 0, L_0x6000038f5900;  1 drivers
v0x600003bba7f0_0 .net *"_ivl_58", 6 0, L_0x6000038f59a0;  1 drivers
L_0x13809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003bba880_0 .net *"_ivl_61", 1 0, L_0x13809a890;  1 drivers
L_0x13809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003bba910_0 .net/2u *"_ivl_64", 2 0, L_0x13809a8d8;  1 drivers
v0x600003bba9a0_0 .var "addr_reg", 19 0;
v0x600003bbaa30_0 .var "alu_result", 255 0;
v0x600003bbaac0_0 .net "clk", 0 0, v0x600003bb20a0_0;  alias, 1 drivers
v0x600003bbab50_0 .net "cmd", 127 0, v0x600003bde2e0_0;  alias, 1 drivers
v0x600003bbabe0_0 .net "cmd_done", 0 0, L_0x6000022e1c70;  alias, 1 drivers
v0x600003bbac70_0 .net "cmd_ready", 0 0, L_0x6000038f5a40;  alias, 1 drivers
v0x600003bbad00_0 .var "cmd_reg", 127 0;
v0x600003bbad90_0 .net "cmd_valid", 0 0, L_0x6000022ee610;  alias, 1 drivers
v0x600003bbae20_0 .net "count", 15 0, L_0x6000038f5720;  1 drivers
v0x600003bbaeb0_0 .var "count_reg", 15 0;
v0x600003bbaf40_0 .var "done_reg", 0 0;
v0x600003bbafd0_0 .var "elem_count", 15 0;
v0x600003bbb060_0 .net "imm", 15 0, L_0x6000038f55e0;  1 drivers
v0x600003bbb0f0_0 .var "imm_reg", 15 0;
v0x600003bbb180_0 .var/i "lane", 31 0;
v0x600003bbb210 .array "lane_a", 15 0;
v0x600003bbb210_0 .net v0x600003bbb210 0, 15 0, L_0x6000038f3f20; 1 drivers
v0x600003bbb210_1 .net v0x600003bbb210 1, 15 0, L_0x6000038f4000; 1 drivers
v0x600003bbb210_2 .net v0x600003bbb210 2, 15 0, L_0x6000038f4140; 1 drivers
v0x600003bbb210_3 .net v0x600003bbb210 3, 15 0, L_0x6000038f4280; 1 drivers
v0x600003bbb210_4 .net v0x600003bbb210 4, 15 0, L_0x6000038f43c0; 1 drivers
v0x600003bbb210_5 .net v0x600003bbb210 5, 15 0, L_0x6000038f4500; 1 drivers
v0x600003bbb210_6 .net v0x600003bbb210 6, 15 0, L_0x6000038f4640; 1 drivers
v0x600003bbb210_7 .net v0x600003bbb210 7, 15 0, L_0x6000038f4780; 1 drivers
v0x600003bbb210_8 .net v0x600003bbb210 8, 15 0, L_0x6000038f48c0; 1 drivers
v0x600003bbb210_9 .net v0x600003bbb210 9, 15 0, L_0x6000038f4a00; 1 drivers
v0x600003bbb210_10 .net v0x600003bbb210 10, 15 0, L_0x6000038f4be0; 1 drivers
v0x600003bbb210_11 .net v0x600003bbb210 11, 15 0, L_0x6000038f4c80; 1 drivers
v0x600003bbb210_12 .net v0x600003bbb210 12, 15 0, L_0x6000038f4dc0; 1 drivers
v0x600003bbb210_13 .net v0x600003bbb210 13, 15 0, L_0x6000038f4f00; 1 drivers
v0x600003bbb210_14 .net v0x600003bbb210 14, 15 0, L_0x6000038f5040; 1 drivers
v0x600003bbb210_15 .net v0x600003bbb210 15, 15 0, L_0x6000038f5180; 1 drivers
v0x600003bbb2a0 .array "lane_b", 15 0;
v0x600003bbb2a0_0 .net v0x600003bbb2a0 0, 15 0, L_0x6000038f8640; 1 drivers
v0x600003bbb2a0_1 .net v0x600003bbb2a0 1, 15 0, L_0x6000038f40a0; 1 drivers
v0x600003bbb2a0_2 .net v0x600003bbb2a0 2, 15 0, L_0x6000038f41e0; 1 drivers
v0x600003bbb2a0_3 .net v0x600003bbb2a0 3, 15 0, L_0x6000038f4320; 1 drivers
v0x600003bbb2a0_4 .net v0x600003bbb2a0 4, 15 0, L_0x6000038f4460; 1 drivers
v0x600003bbb2a0_5 .net v0x600003bbb2a0 5, 15 0, L_0x6000038f45a0; 1 drivers
v0x600003bbb2a0_6 .net v0x600003bbb2a0 6, 15 0, L_0x6000038f46e0; 1 drivers
v0x600003bbb2a0_7 .net v0x600003bbb2a0 7, 15 0, L_0x6000038f4820; 1 drivers
v0x600003bbb2a0_8 .net v0x600003bbb2a0 8, 15 0, L_0x6000038f4960; 1 drivers
v0x600003bbb2a0_9 .net v0x600003bbb2a0 9, 15 0, L_0x6000038f4b40; 1 drivers
v0x600003bbb2a0_10 .net v0x600003bbb2a0 10, 15 0, L_0x6000038f4aa0; 1 drivers
v0x600003bbb2a0_11 .net v0x600003bbb2a0 11, 15 0, L_0x6000038f4d20; 1 drivers
v0x600003bbb2a0_12 .net v0x600003bbb2a0 12, 15 0, L_0x6000038f4e60; 1 drivers
v0x600003bbb2a0_13 .net v0x600003bbb2a0 13, 15 0, L_0x6000038f4fa0; 1 drivers
v0x600003bbb2a0_14 .net v0x600003bbb2a0 14, 15 0, L_0x6000038f50e0; 1 drivers
v0x600003bbb2a0_15 .net v0x600003bbb2a0 15, 15 0, L_0x6000038f5220; 1 drivers
v0x600003bbb330 .array "lane_result", 15 0, 15 0;
v0x600003bbb3c0_0 .net "mem_addr", 19 0, L_0x6000038f5680;  1 drivers
v0x600003bbb450_0 .var "mem_addr_reg", 19 0;
v0x600003bbb4e0_0 .net "opcode", 7 0, L_0x6000038f52c0;  1 drivers
v0x600003bbb570_0 .var "reduce_result", 15 0;
v0x600003bbb600 .array "reduce_tree", 79 0, 15 0;
v0x600003bbb690_0 .net "rst_n", 0 0, v0x600003bb2910_0;  alias, 1 drivers
v0x600003bbb720_0 .net "sram_addr", 19 0, v0x600003bbb7b0_0;  alias, 1 drivers
v0x600003bbb7b0_0 .var "sram_addr_reg", 19 0;
v0x600003bbb840_0 .net "sram_rdata", 255 0, L_0x6000022e2610;  alias, 1 drivers
v0x600003bbb8d0_0 .net "sram_re", 0 0, L_0x6000022e1e30;  alias, 1 drivers
v0x600003bbb960_0 .var "sram_re_reg", 0 0;
v0x600003bbb9f0_0 .net "sram_ready", 0 0, L_0x6000038f6bc0;  alias, 1 drivers
v0x600003bbba80_0 .net "sram_wdata", 255 0, L_0x6000022e1d50;  alias, 1 drivers
v0x600003bbbb10_0 .var "sram_wdata_reg", 255 0;
v0x600003bbbba0_0 .net "sram_we", 0 0, L_0x6000022e1dc0;  alias, 1 drivers
v0x600003bbbc30_0 .var "sram_we_reg", 0 0;
v0x600003bbbcc0_0 .var/i "stage", 31 0;
v0x600003bbbd50_0 .var "state", 2 0;
v0x600003bbbde0_0 .net "subop", 7 0, L_0x6000038f5360;  1 drivers
v0x600003bbbe70_0 .var "subop_reg", 7 0;
v0x600003bbbf00_0 .net "vd", 4 0, L_0x6000038f5400;  1 drivers
v0x600003bbc000_0 .var "vd_reg", 4 0;
v0x600003bbc090 .array "vrf", 31 0, 255 0;
v0x600003bbc120_0 .net "vs1", 4 0, L_0x6000038f54a0;  1 drivers
v0x600003bbc1b0_0 .net "vs1_data", 255 0, L_0x6000022e1b90;  1 drivers
v0x600003bbc240_0 .var "vs1_reg", 4 0;
v0x600003bbc2d0_0 .net "vs2", 4 0, L_0x6000038f5540;  1 drivers
v0x600003bbc360_0 .net "vs2_data", 255 0, L_0x6000022e1c00;  1 drivers
v0x600003bbc3f0_0 .var "vs2_reg", 4 0;
E_0x600001c99540/0 .event anyedge, v0x600003bbb210_0, v0x600003bbb210_1, v0x600003bbb210_2, v0x600003bbb210_3;
E_0x600001c99540/1 .event anyedge, v0x600003bbb210_4, v0x600003bbb210_5, v0x600003bbb210_6, v0x600003bbb210_7;
E_0x600001c99540/2 .event anyedge, v0x600003bbb210_8, v0x600003bbb210_9, v0x600003bbb210_10, v0x600003bbb210_11;
E_0x600001c99540/3 .event anyedge, v0x600003bbb210_12, v0x600003bbb210_13, v0x600003bbb210_14, v0x600003bbb210_15;
v0x600003bbb600_0 .array/port v0x600003bbb600, 0;
v0x600003bbb600_1 .array/port v0x600003bbb600, 1;
v0x600003bbb600_2 .array/port v0x600003bbb600, 2;
E_0x600001c99540/4 .event anyedge, v0x600003bbbe70_0, v0x600003bbb600_0, v0x600003bbb600_1, v0x600003bbb600_2;
v0x600003bbb600_3 .array/port v0x600003bbb600, 3;
v0x600003bbb600_4 .array/port v0x600003bbb600, 4;
v0x600003bbb600_5 .array/port v0x600003bbb600, 5;
v0x600003bbb600_6 .array/port v0x600003bbb600, 6;
E_0x600001c99540/5 .event anyedge, v0x600003bbb600_3, v0x600003bbb600_4, v0x600003bbb600_5, v0x600003bbb600_6;
v0x600003bbb600_7 .array/port v0x600003bbb600, 7;
v0x600003bbb600_8 .array/port v0x600003bbb600, 8;
v0x600003bbb600_9 .array/port v0x600003bbb600, 9;
v0x600003bbb600_10 .array/port v0x600003bbb600, 10;
E_0x600001c99540/6 .event anyedge, v0x600003bbb600_7, v0x600003bbb600_8, v0x600003bbb600_9, v0x600003bbb600_10;
v0x600003bbb600_11 .array/port v0x600003bbb600, 11;
v0x600003bbb600_12 .array/port v0x600003bbb600, 12;
v0x600003bbb600_13 .array/port v0x600003bbb600, 13;
v0x600003bbb600_14 .array/port v0x600003bbb600, 14;
E_0x600001c99540/7 .event anyedge, v0x600003bbb600_11, v0x600003bbb600_12, v0x600003bbb600_13, v0x600003bbb600_14;
v0x600003bbb600_15 .array/port v0x600003bbb600, 15;
v0x600003bbb600_16 .array/port v0x600003bbb600, 16;
v0x600003bbb600_17 .array/port v0x600003bbb600, 17;
v0x600003bbb600_18 .array/port v0x600003bbb600, 18;
E_0x600001c99540/8 .event anyedge, v0x600003bbb600_15, v0x600003bbb600_16, v0x600003bbb600_17, v0x600003bbb600_18;
v0x600003bbb600_19 .array/port v0x600003bbb600, 19;
v0x600003bbb600_20 .array/port v0x600003bbb600, 20;
v0x600003bbb600_21 .array/port v0x600003bbb600, 21;
v0x600003bbb600_22 .array/port v0x600003bbb600, 22;
E_0x600001c99540/9 .event anyedge, v0x600003bbb600_19, v0x600003bbb600_20, v0x600003bbb600_21, v0x600003bbb600_22;
v0x600003bbb600_23 .array/port v0x600003bbb600, 23;
v0x600003bbb600_24 .array/port v0x600003bbb600, 24;
v0x600003bbb600_25 .array/port v0x600003bbb600, 25;
v0x600003bbb600_26 .array/port v0x600003bbb600, 26;
E_0x600001c99540/10 .event anyedge, v0x600003bbb600_23, v0x600003bbb600_24, v0x600003bbb600_25, v0x600003bbb600_26;
v0x600003bbb600_27 .array/port v0x600003bbb600, 27;
v0x600003bbb600_28 .array/port v0x600003bbb600, 28;
v0x600003bbb600_29 .array/port v0x600003bbb600, 29;
v0x600003bbb600_30 .array/port v0x600003bbb600, 30;
E_0x600001c99540/11 .event anyedge, v0x600003bbb600_27, v0x600003bbb600_28, v0x600003bbb600_29, v0x600003bbb600_30;
v0x600003bbb600_31 .array/port v0x600003bbb600, 31;
v0x600003bbb600_32 .array/port v0x600003bbb600, 32;
v0x600003bbb600_33 .array/port v0x600003bbb600, 33;
v0x600003bbb600_34 .array/port v0x600003bbb600, 34;
E_0x600001c99540/12 .event anyedge, v0x600003bbb600_31, v0x600003bbb600_32, v0x600003bbb600_33, v0x600003bbb600_34;
v0x600003bbb600_35 .array/port v0x600003bbb600, 35;
v0x600003bbb600_36 .array/port v0x600003bbb600, 36;
v0x600003bbb600_37 .array/port v0x600003bbb600, 37;
v0x600003bbb600_38 .array/port v0x600003bbb600, 38;
E_0x600001c99540/13 .event anyedge, v0x600003bbb600_35, v0x600003bbb600_36, v0x600003bbb600_37, v0x600003bbb600_38;
v0x600003bbb600_39 .array/port v0x600003bbb600, 39;
v0x600003bbb600_40 .array/port v0x600003bbb600, 40;
v0x600003bbb600_41 .array/port v0x600003bbb600, 41;
v0x600003bbb600_42 .array/port v0x600003bbb600, 42;
E_0x600001c99540/14 .event anyedge, v0x600003bbb600_39, v0x600003bbb600_40, v0x600003bbb600_41, v0x600003bbb600_42;
v0x600003bbb600_43 .array/port v0x600003bbb600, 43;
v0x600003bbb600_44 .array/port v0x600003bbb600, 44;
v0x600003bbb600_45 .array/port v0x600003bbb600, 45;
v0x600003bbb600_46 .array/port v0x600003bbb600, 46;
E_0x600001c99540/15 .event anyedge, v0x600003bbb600_43, v0x600003bbb600_44, v0x600003bbb600_45, v0x600003bbb600_46;
v0x600003bbb600_47 .array/port v0x600003bbb600, 47;
v0x600003bbb600_48 .array/port v0x600003bbb600, 48;
v0x600003bbb600_49 .array/port v0x600003bbb600, 49;
v0x600003bbb600_50 .array/port v0x600003bbb600, 50;
E_0x600001c99540/16 .event anyedge, v0x600003bbb600_47, v0x600003bbb600_48, v0x600003bbb600_49, v0x600003bbb600_50;
v0x600003bbb600_51 .array/port v0x600003bbb600, 51;
v0x600003bbb600_52 .array/port v0x600003bbb600, 52;
v0x600003bbb600_53 .array/port v0x600003bbb600, 53;
v0x600003bbb600_54 .array/port v0x600003bbb600, 54;
E_0x600001c99540/17 .event anyedge, v0x600003bbb600_51, v0x600003bbb600_52, v0x600003bbb600_53, v0x600003bbb600_54;
v0x600003bbb600_55 .array/port v0x600003bbb600, 55;
v0x600003bbb600_56 .array/port v0x600003bbb600, 56;
v0x600003bbb600_57 .array/port v0x600003bbb600, 57;
v0x600003bbb600_58 .array/port v0x600003bbb600, 58;
E_0x600001c99540/18 .event anyedge, v0x600003bbb600_55, v0x600003bbb600_56, v0x600003bbb600_57, v0x600003bbb600_58;
v0x600003bbb600_59 .array/port v0x600003bbb600, 59;
v0x600003bbb600_60 .array/port v0x600003bbb600, 60;
v0x600003bbb600_61 .array/port v0x600003bbb600, 61;
v0x600003bbb600_62 .array/port v0x600003bbb600, 62;
E_0x600001c99540/19 .event anyedge, v0x600003bbb600_59, v0x600003bbb600_60, v0x600003bbb600_61, v0x600003bbb600_62;
v0x600003bbb600_63 .array/port v0x600003bbb600, 63;
v0x600003bbb600_64 .array/port v0x600003bbb600, 64;
v0x600003bbb600_65 .array/port v0x600003bbb600, 65;
v0x600003bbb600_66 .array/port v0x600003bbb600, 66;
E_0x600001c99540/20 .event anyedge, v0x600003bbb600_63, v0x600003bbb600_64, v0x600003bbb600_65, v0x600003bbb600_66;
v0x600003bbb600_67 .array/port v0x600003bbb600, 67;
v0x600003bbb600_68 .array/port v0x600003bbb600, 68;
v0x600003bbb600_69 .array/port v0x600003bbb600, 69;
v0x600003bbb600_70 .array/port v0x600003bbb600, 70;
E_0x600001c99540/21 .event anyedge, v0x600003bbb600_67, v0x600003bbb600_68, v0x600003bbb600_69, v0x600003bbb600_70;
v0x600003bbb600_71 .array/port v0x600003bbb600, 71;
v0x600003bbb600_72 .array/port v0x600003bbb600, 72;
v0x600003bbb600_73 .array/port v0x600003bbb600, 73;
v0x600003bbb600_74 .array/port v0x600003bbb600, 74;
E_0x600001c99540/22 .event anyedge, v0x600003bbb600_71, v0x600003bbb600_72, v0x600003bbb600_73, v0x600003bbb600_74;
v0x600003bbb600_75 .array/port v0x600003bbb600, 75;
v0x600003bbb600_76 .array/port v0x600003bbb600, 76;
v0x600003bbb600_77 .array/port v0x600003bbb600, 77;
v0x600003bbb600_78 .array/port v0x600003bbb600, 78;
E_0x600001c99540/23 .event anyedge, v0x600003bbb600_75, v0x600003bbb600_76, v0x600003bbb600_77, v0x600003bbb600_78;
v0x600003bbb600_79 .array/port v0x600003bbb600, 79;
E_0x600001c99540/24 .event anyedge, v0x600003bbb600_79;
E_0x600001c99540 .event/or E_0x600001c99540/0, E_0x600001c99540/1, E_0x600001c99540/2, E_0x600001c99540/3, E_0x600001c99540/4, E_0x600001c99540/5, E_0x600001c99540/6, E_0x600001c99540/7, E_0x600001c99540/8, E_0x600001c99540/9, E_0x600001c99540/10, E_0x600001c99540/11, E_0x600001c99540/12, E_0x600001c99540/13, E_0x600001c99540/14, E_0x600001c99540/15, E_0x600001c99540/16, E_0x600001c99540/17, E_0x600001c99540/18, E_0x600001c99540/19, E_0x600001c99540/20, E_0x600001c99540/21, E_0x600001c99540/22, E_0x600001c99540/23, E_0x600001c99540/24;
L_0x6000038f3f20 .part L_0x6000022e1b90, 0, 16;
L_0x6000038f8640 .part L_0x6000022e1c00, 0, 16;
L_0x6000038f4000 .part L_0x6000022e1b90, 16, 16;
L_0x6000038f40a0 .part L_0x6000022e1c00, 16, 16;
L_0x6000038f4140 .part L_0x6000022e1b90, 32, 16;
L_0x6000038f41e0 .part L_0x6000022e1c00, 32, 16;
L_0x6000038f4280 .part L_0x6000022e1b90, 48, 16;
L_0x6000038f4320 .part L_0x6000022e1c00, 48, 16;
L_0x6000038f43c0 .part L_0x6000022e1b90, 64, 16;
L_0x6000038f4460 .part L_0x6000022e1c00, 64, 16;
L_0x6000038f4500 .part L_0x6000022e1b90, 80, 16;
L_0x6000038f45a0 .part L_0x6000022e1c00, 80, 16;
L_0x6000038f4640 .part L_0x6000022e1b90, 96, 16;
L_0x6000038f46e0 .part L_0x6000022e1c00, 96, 16;
L_0x6000038f4780 .part L_0x6000022e1b90, 112, 16;
L_0x6000038f4820 .part L_0x6000022e1c00, 112, 16;
L_0x6000038f48c0 .part L_0x6000022e1b90, 128, 16;
L_0x6000038f4960 .part L_0x6000022e1c00, 128, 16;
L_0x6000038f4a00 .part L_0x6000022e1b90, 144, 16;
L_0x6000038f4b40 .part L_0x6000022e1c00, 144, 16;
L_0x6000038f4be0 .part L_0x6000022e1b90, 160, 16;
L_0x6000038f4aa0 .part L_0x6000022e1c00, 160, 16;
L_0x6000038f4c80 .part L_0x6000022e1b90, 176, 16;
L_0x6000038f4d20 .part L_0x6000022e1c00, 176, 16;
L_0x6000038f4dc0 .part L_0x6000022e1b90, 192, 16;
L_0x6000038f4e60 .part L_0x6000022e1c00, 192, 16;
L_0x6000038f4f00 .part L_0x6000022e1b90, 208, 16;
L_0x6000038f4fa0 .part L_0x6000022e1c00, 208, 16;
L_0x6000038f5040 .part L_0x6000022e1b90, 224, 16;
L_0x6000038f50e0 .part L_0x6000022e1c00, 224, 16;
L_0x6000038f5180 .part L_0x6000022e1b90, 240, 16;
L_0x6000038f5220 .part L_0x6000022e1c00, 240, 16;
L_0x6000038f52c0 .part v0x600003bde2e0_0, 120, 8;
L_0x6000038f5360 .part v0x600003bde2e0_0, 112, 8;
L_0x6000038f5400 .part v0x600003bde2e0_0, 107, 5;
L_0x6000038f54a0 .part v0x600003bde2e0_0, 102, 5;
L_0x6000038f5540 .part v0x600003bde2e0_0, 97, 5;
L_0x6000038f55e0 .part v0x600003bde2e0_0, 32, 16;
L_0x6000038f5680 .part v0x600003bde2e0_0, 76, 20;
L_0x6000038f5720 .part v0x600003bde2e0_0, 48, 16;
L_0x6000038f57c0 .array/port v0x600003bbc090, L_0x6000038f5860;
L_0x6000038f5860 .concat [ 5 2 0 0], v0x600003bbc240_0, L_0x13809a848;
L_0x6000038f5900 .array/port v0x600003bbc090, L_0x6000038f59a0;
L_0x6000038f59a0 .concat [ 5 2 0 0], v0x600003bbc3f0_0, L_0x13809a890;
L_0x6000038f5a40 .cmp/eq 3, v0x600003bbbd50_0, L_0x13809a8d8;
S_0x1346a9d60 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x1346ac180;
 .timescale 0 0;
P_0x600001c99580 .param/l "i" 1 10 137, +C4<00>;
v0x600003bbb330_0 .array/port v0x600003bbb330, 0;
v0x600003bbb330_1 .array/port v0x600003bbb330, 1;
v0x600003bbb330_2 .array/port v0x600003bbb330, 2;
v0x600003bbb330_3 .array/port v0x600003bbb330, 3;
E_0x600001c99600/0 .event anyedge, v0x600003bbb330_0, v0x600003bbb330_1, v0x600003bbb330_2, v0x600003bbb330_3;
v0x600003bbb330_4 .array/port v0x600003bbb330, 4;
v0x600003bbb330_5 .array/port v0x600003bbb330, 5;
v0x600003bbb330_6 .array/port v0x600003bbb330, 6;
v0x600003bbb330_7 .array/port v0x600003bbb330, 7;
E_0x600001c99600/1 .event anyedge, v0x600003bbb330_4, v0x600003bbb330_5, v0x600003bbb330_6, v0x600003bbb330_7;
v0x600003bbb330_8 .array/port v0x600003bbb330, 8;
v0x600003bbb330_9 .array/port v0x600003bbb330, 9;
v0x600003bbb330_10 .array/port v0x600003bbb330, 10;
v0x600003bbb330_11 .array/port v0x600003bbb330, 11;
E_0x600001c99600/2 .event anyedge, v0x600003bbb330_8, v0x600003bbb330_9, v0x600003bbb330_10, v0x600003bbb330_11;
v0x600003bbb330_12 .array/port v0x600003bbb330, 12;
v0x600003bbb330_13 .array/port v0x600003bbb330, 13;
v0x600003bbb330_14 .array/port v0x600003bbb330, 14;
v0x600003bbb330_15 .array/port v0x600003bbb330, 15;
E_0x600001c99600/3 .event anyedge, v0x600003bbb330_12, v0x600003bbb330_13, v0x600003bbb330_14, v0x600003bbb330_15;
E_0x600001c99600 .event/or E_0x600001c99600/0, E_0x600001c99600/1, E_0x600001c99600/2, E_0x600001c99600/3;
E_0x600001c99640/0 .event anyedge, v0x600003bbbe70_0, v0x600003bbb210_0, v0x600003bbb210_1, v0x600003bbb210_2;
E_0x600001c99640/1 .event anyedge, v0x600003bbb210_3, v0x600003bbb210_4, v0x600003bbb210_5, v0x600003bbb210_6;
E_0x600001c99640/2 .event anyedge, v0x600003bbb210_7, v0x600003bbb210_8, v0x600003bbb210_9, v0x600003bbb210_10;
E_0x600001c99640/3 .event anyedge, v0x600003bbb210_11, v0x600003bbb210_12, v0x600003bbb210_13, v0x600003bbb210_14;
E_0x600001c99640/4 .event anyedge, v0x600003bbb210_15, v0x600003bbb2a0_0, v0x600003bbb2a0_1, v0x600003bbb2a0_2;
E_0x600001c99640/5 .event anyedge, v0x600003bbb2a0_3, v0x600003bbb2a0_4, v0x600003bbb2a0_5, v0x600003bbb2a0_6;
E_0x600001c99640/6 .event anyedge, v0x600003bbb2a0_7, v0x600003bbb2a0_8, v0x600003bbb2a0_9, v0x600003bbb2a0_10;
E_0x600001c99640/7 .event anyedge, v0x600003bbb2a0_11, v0x600003bbb2a0_12, v0x600003bbb2a0_13, v0x600003bbb2a0_14;
E_0x600001c99640/8 .event anyedge, v0x600003bbb2a0_15, v0x600003bbb0f0_0;
E_0x600001c99640 .event/or E_0x600001c99640/0, E_0x600001c99640/1, E_0x600001c99640/2, E_0x600001c99640/3, E_0x600001c99640/4, E_0x600001c99640/5, E_0x600001c99640/6, E_0x600001c99640/7, E_0x600001c99640/8;
S_0x1346a9ed0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x1346ac180;
 .timescale 0 0;
P_0x600001c99680 .param/l "i" 1 10 137, +C4<01>;
S_0x13469d240 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x1346ac180;
 .timescale 0 0;
P_0x600001c99700 .param/l "i" 1 10 137, +C4<010>;
S_0x13469d3b0 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x1346ac180;
 .timescale 0 0;
P_0x600001c99780 .param/l "i" 1 10 137, +C4<011>;
S_0x13469d520 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x1346ac180;
 .timescale 0 0;
P_0x600001c99840 .param/l "i" 1 10 137, +C4<0100>;
S_0x13469d690 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x1346ac180;
 .timescale 0 0;
P_0x600001c998c0 .param/l "i" 1 10 137, +C4<0101>;
S_0x13466c7a0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x1346ac180;
 .timescale 0 0;
P_0x600001c99940 .param/l "i" 1 10 137, +C4<0110>;
S_0x13466c910 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x1346ac180;
 .timescale 0 0;
P_0x600001c999c0 .param/l "i" 1 10 137, +C4<0111>;
S_0x13466ca80 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x1346ac180;
 .timescale 0 0;
P_0x600001c99800 .param/l "i" 1 10 137, +C4<01000>;
S_0x13466cbf0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x1346ac180;
 .timescale 0 0;
P_0x600001c99a80 .param/l "i" 1 10 137, +C4<01001>;
S_0x13466d850 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x1346ac180;
 .timescale 0 0;
P_0x600001c99b00 .param/l "i" 1 10 137, +C4<01010>;
S_0x13466d9c0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x1346ac180;
 .timescale 0 0;
P_0x600001c99b80 .param/l "i" 1 10 137, +C4<01011>;
S_0x13466db30 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x1346ac180;
 .timescale 0 0;
P_0x600001c99c00 .param/l "i" 1 10 137, +C4<01100>;
S_0x13466dca0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x1346ac180;
 .timescale 0 0;
P_0x600001c99c80 .param/l "i" 1 10 137, +C4<01101>;
S_0x1346a3cb0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x1346ac180;
 .timescale 0 0;
P_0x600001c99d00 .param/l "i" 1 10 137, +C4<01110>;
S_0x1346a3e20 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x1346ac180;
 .timescale 0 0;
P_0x600001c99d80 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x1346ae390;
T_2 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bddcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bddb90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bddc20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bddb00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600003bdd7a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003bddb90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600003bddb90_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003bddb90_0, 0;
T_2.2 ;
    %load/vec4 v0x600003bde370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003bddc20_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600003bddc20_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003bddc20_0, 0;
T_2.5 ;
    %load/vec4 v0x600003bdcab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003bddb00_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600003bddb00_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003bddb00_0, 0;
T_2.8 ;
    %load/vec4 v0x600003bdd950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600003bdd830_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600003bddb90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003bddb90_0, 0;
T_2.11 ;
    %load/vec4 v0x600003bde520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600003bde400_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600003bddc20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003bddc20_0, 0;
T_2.14 ;
    %load/vec4 v0x600003bdcc60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600003bdcb40_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600003bddb00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003bddb00_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1346ae390;
T_3 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bddcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003bdda70_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003bdd320_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003bdd4d0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003bdd050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bdd200_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003bdd710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bdd950_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003bde2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bde520_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003bdca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bdcc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bdcd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bdcea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bde130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bdc7e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bdc870_0, 0;
    %fork t_1, S_0x1346ac920;
    %jmp t_0;
    .scope S_0x1346ac920;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bdb600_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600003bdb600_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600003bdb600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bdd560, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600003bdb600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bdd440, 0, 4;
    %load/vec4 v0x600003bdb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bdb600_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x1346ae390;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600003bdd950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600003bdd830_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bdd950_0, 0;
T_3.4 ;
    %load/vec4 v0x600003bde520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600003bde400_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bde520_0, 0;
T_3.7 ;
    %load/vec4 v0x600003bdcc60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600003bdcb40_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bdcc60_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bdcd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bdd200_0, 0;
    %load/vec4 v0x600003bdde60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600003bddd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600003bdddd0_0;
    %assign/vec4 v0x600003bdda70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003bdd4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bdcea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600003bdda70_0;
    %assign/vec4 v0x600003bdd050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bdd200_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600003bdd290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600003bdd0e0_0;
    %assign/vec4 v0x600003bdd320_0, 0;
    %load/vec4 v0x600003bdd0e0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600003bdc7e0_0, 0;
    %load/vec4 v0x600003bdd0e0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600003bdc870_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x600003bdc7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bdcea0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600003bdda70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003bdda70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600003bdd4d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600003bdda70_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600003bdd4d0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bdd560, 0, 4;
    %load/vec4 v0x600003bdd320_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600003bdd4d0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bdd440, 0, 4;
    %load/vec4 v0x600003bdd4d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600003bdd4d0_0, 0;
    %load/vec4 v0x600003bdda70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003bdda70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bdcea0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600003bdd4d0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600003bdd4d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003bdd440, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600003bdd4d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003bdd440, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600003bdd4d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bdd440, 0, 4;
    %load/vec4 v0x600003bdd4d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003bdd560, 4;
    %assign/vec4 v0x600003bdda70_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600003bdd4d0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600003bdd4d0_0, 0;
    %load/vec4 v0x600003bdda70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003bdda70_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bdcea0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bde130_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600003bdc630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bdcd80_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600003bdc630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x600003bdc7e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600003bdda70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003bdda70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600003bdd320_0;
    %assign/vec4 v0x600003bdd710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bdd950_0, 0;
    %load/vec4 v0x600003bdd830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600003bdda70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003bdda70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600003bdd320_0;
    %assign/vec4 v0x600003bde2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bde520_0, 0;
    %load/vec4 v0x600003bde400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600003bdda70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003bdda70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600003bdd320_0;
    %assign/vec4 v0x600003bdca20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bdcc60_0, 0;
    %load/vec4 v0x600003bdcb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600003bdda70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003bdda70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600003bdc870_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600003bdda70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003bdda70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600003bdd5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600003bdda70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003bdda70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600003bde1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600003bdda70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003bdda70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600003bdc900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600003bdda70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003bdda70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600003bdc630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600003bdda70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003bdda70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600003bddf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bde130_0, 0;
    %load/vec4 v0x600003bdda70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003bdda70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600003bddd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600003bdddd0_0;
    %assign/vec4 v0x600003bdda70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003bdd4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bdcd80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600003bddd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bdcea0_0, 0;
    %load/vec4 v0x600003bdddd0_0;
    %assign/vec4 v0x600003bdda70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003bdd4d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003bdde60_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13468a730;
T_4 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bc6760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bde910_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600003bc67f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bc6880, 4;
    %assign/vec4 v0x600003bde910_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x134685a90;
T_5 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bc6760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bdeb50_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600003bdeb50_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003bdeb50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bdeac0, 0, 4;
    %load/vec4 v0x600003bdeb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bdeb50_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bdebe0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600003bc67f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bc6880, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bdeac0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003bdeb50_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600003bdeb50_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600003bdeb50_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003bdeac0, 4;
    %ix/getv/s 3, v0x600003bdeb50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bdeac0, 0, 4;
    %load/vec4 v0x600003bdeb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bdeb50_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bdeac0, 4;
    %assign/vec4 v0x600003bdebe0_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x134680df0;
T_6 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bc6760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bdee20_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600003bdee20_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003bdee20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bded90, 0, 4;
    %load/vec4 v0x600003bdee20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bdee20_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bdeeb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600003bc67f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bc6880, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bded90, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003bdee20_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600003bdee20_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600003bdee20_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003bded90, 4;
    %ix/getv/s 3, v0x600003bdee20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bded90, 0, 4;
    %load/vec4 v0x600003bdee20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bdee20_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bded90, 4;
    %assign/vec4 v0x600003bdeeb0_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13467c150;
T_7 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bc6760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bdf0f0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600003bdf0f0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003bdf0f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bdf060, 0, 4;
    %load/vec4 v0x600003bdf0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bdf0f0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bdf180_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600003bc67f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bc6880, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bdf060, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003bdf0f0_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600003bdf0f0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600003bdf0f0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003bdf060, 4;
    %ix/getv/s 3, v0x600003bdf0f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bdf060, 0, 4;
    %load/vec4 v0x600003bdf0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bdf0f0_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bdf060, 4;
    %assign/vec4 v0x600003bdf180_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x134674e60;
T_8 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bdfc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bdfde0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bdf720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bdf690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bdfba0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600003bdf960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600003bdfd50_0;
    %assign/vec4 v0x600003bdfde0_0, 0;
T_8.2 ;
    %load/vec4 v0x600003bdf8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600003bdf600_0;
    %assign/vec4 v0x600003bdf720_0, 0;
    %load/vec4 v0x600003bdf720_0;
    %assign/vec4 v0x600003bdf690_0, 0;
    %load/vec4 v0x600003bdf7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600003bdfa80_0;
    %assign/vec4 v0x600003bdfba0_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600003bdfb10_0;
    %load/vec4 v0x600003bdfa80_0;
    %add;
    %assign/vec4 v0x600003bdfba0_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1346701c0;
T_9 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bd1200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd13b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd0cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd0c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bd1170_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600003bd0f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600003bd1320_0;
    %assign/vec4 v0x600003bd13b0_0, 0;
T_9.2 ;
    %load/vec4 v0x600003bd0ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600003bd0bd0_0;
    %assign/vec4 v0x600003bd0cf0_0, 0;
    %load/vec4 v0x600003bd0cf0_0;
    %assign/vec4 v0x600003bd0c60_0, 0;
    %load/vec4 v0x600003bd0d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600003bd1050_0;
    %assign/vec4 v0x600003bd1170_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600003bd10e0_0;
    %load/vec4 v0x600003bd1050_0;
    %add;
    %assign/vec4 v0x600003bd1170_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1346208d0;
T_10 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bd2760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd2910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd2250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd21c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bd26d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600003bd2490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600003bd2880_0;
    %assign/vec4 v0x600003bd2910_0, 0;
T_10.2 ;
    %load/vec4 v0x600003bd2400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600003bd2130_0;
    %assign/vec4 v0x600003bd2250_0, 0;
    %load/vec4 v0x600003bd2250_0;
    %assign/vec4 v0x600003bd21c0_0, 0;
    %load/vec4 v0x600003bd22e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600003bd25b0_0;
    %assign/vec4 v0x600003bd26d0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600003bd2640_0;
    %load/vec4 v0x600003bd25b0_0;
    %add;
    %assign/vec4 v0x600003bd26d0_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13460bc10;
T_11 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bd3cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd3e70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd37b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd3720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bd3c30_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600003bd39f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600003bd3de0_0;
    %assign/vec4 v0x600003bd3e70_0, 0;
T_11.2 ;
    %load/vec4 v0x600003bd3960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600003bd3690_0;
    %assign/vec4 v0x600003bd37b0_0, 0;
    %load/vec4 v0x600003bd37b0_0;
    %assign/vec4 v0x600003bd3720_0, 0;
    %load/vec4 v0x600003bd3840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600003bd3b10_0;
    %assign/vec4 v0x600003bd3c30_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600003bd3ba0_0;
    %load/vec4 v0x600003bd3b10_0;
    %add;
    %assign/vec4 v0x600003bd3c30_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13461c0a0;
T_12 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bd5290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd5440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd4d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd4cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bd5200_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600003bd4fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600003bd53b0_0;
    %assign/vec4 v0x600003bd5440_0, 0;
T_12.2 ;
    %load/vec4 v0x600003bd4f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600003bd4c60_0;
    %assign/vec4 v0x600003bd4d80_0, 0;
    %load/vec4 v0x600003bd4d80_0;
    %assign/vec4 v0x600003bd4cf0_0, 0;
    %load/vec4 v0x600003bd4e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600003bd50e0_0;
    %assign/vec4 v0x600003bd5200_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600003bd5170_0;
    %load/vec4 v0x600003bd50e0_0;
    %add;
    %assign/vec4 v0x600003bd5200_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x13460ff40;
T_13 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bd67f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd69a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd62e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd6250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bd6760_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600003bd6520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600003bd6910_0;
    %assign/vec4 v0x600003bd69a0_0, 0;
T_13.2 ;
    %load/vec4 v0x600003bd6490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600003bd61c0_0;
    %assign/vec4 v0x600003bd62e0_0, 0;
    %load/vec4 v0x600003bd62e0_0;
    %assign/vec4 v0x600003bd6250_0, 0;
    %load/vec4 v0x600003bd6370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600003bd6640_0;
    %assign/vec4 v0x600003bd6760_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600003bd66d0_0;
    %load/vec4 v0x600003bd6640_0;
    %add;
    %assign/vec4 v0x600003bd6760_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x134604b10;
T_14 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bd7d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd7f00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd7840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd77b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bd7cc0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600003bd7a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600003bd7e70_0;
    %assign/vec4 v0x600003bd7f00_0, 0;
T_14.2 ;
    %load/vec4 v0x600003bd79f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600003bd7720_0;
    %assign/vec4 v0x600003bd7840_0, 0;
    %load/vec4 v0x600003bd7840_0;
    %assign/vec4 v0x600003bd77b0_0, 0;
    %load/vec4 v0x600003bd78d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600003bd7ba0_0;
    %assign/vec4 v0x600003bd7cc0_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600003bd7c30_0;
    %load/vec4 v0x600003bd7ba0_0;
    %add;
    %assign/vec4 v0x600003bd7cc0_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x134616100;
T_15 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bc9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bc94d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bc8e10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bc8d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bc9290_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600003bc9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600003bc9440_0;
    %assign/vec4 v0x600003bc94d0_0, 0;
T_15.2 ;
    %load/vec4 v0x600003bc8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600003bc8cf0_0;
    %assign/vec4 v0x600003bc8e10_0, 0;
    %load/vec4 v0x600003bc8e10_0;
    %assign/vec4 v0x600003bc8d80_0, 0;
    %load/vec4 v0x600003bc8ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600003bc9170_0;
    %assign/vec4 v0x600003bc9290_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600003bc9200_0;
    %load/vec4 v0x600003bc9170_0;
    %add;
    %assign/vec4 v0x600003bc9290_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13469aca0;
T_16 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bca880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bcaa30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bca370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bca2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bca7f0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600003bca5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600003bca9a0_0;
    %assign/vec4 v0x600003bcaa30_0, 0;
T_16.2 ;
    %load/vec4 v0x600003bca520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600003bca250_0;
    %assign/vec4 v0x600003bca370_0, 0;
    %load/vec4 v0x600003bca370_0;
    %assign/vec4 v0x600003bca2e0_0, 0;
    %load/vec4 v0x600003bca400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600003bca6d0_0;
    %assign/vec4 v0x600003bca7f0_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600003bca760_0;
    %load/vec4 v0x600003bca6d0_0;
    %add;
    %assign/vec4 v0x600003bca7f0_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1346952e0;
T_17 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bcbde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bcc000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bcb8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bcb840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bcbd50_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600003bcbb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600003bcbf00_0;
    %assign/vec4 v0x600003bcc000_0, 0;
T_17.2 ;
    %load/vec4 v0x600003bcba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600003bcb7b0_0;
    %assign/vec4 v0x600003bcb8d0_0, 0;
    %load/vec4 v0x600003bcb8d0_0;
    %assign/vec4 v0x600003bcb840_0, 0;
    %load/vec4 v0x600003bcb960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600003bcbc30_0;
    %assign/vec4 v0x600003bcbd50_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600003bcbcc0_0;
    %load/vec4 v0x600003bcbc30_0;
    %add;
    %assign/vec4 v0x600003bcbd50_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x134692c90;
T_18 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bcd3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bcd560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bccea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bcce10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bcd320_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600003bcd0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600003bcd4d0_0;
    %assign/vec4 v0x600003bcd560_0, 0;
T_18.2 ;
    %load/vec4 v0x600003bcd050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600003bccd80_0;
    %assign/vec4 v0x600003bccea0_0, 0;
    %load/vec4 v0x600003bccea0_0;
    %assign/vec4 v0x600003bcce10_0, 0;
    %load/vec4 v0x600003bccf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600003bcd200_0;
    %assign/vec4 v0x600003bcd320_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600003bcd290_0;
    %load/vec4 v0x600003bcd200_0;
    %add;
    %assign/vec4 v0x600003bcd320_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x134690640;
T_19 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bce910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bceac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bce400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bce370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bce880_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600003bce640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600003bcea30_0;
    %assign/vec4 v0x600003bceac0_0, 0;
T_19.2 ;
    %load/vec4 v0x600003bce5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600003bce2e0_0;
    %assign/vec4 v0x600003bce400_0, 0;
    %load/vec4 v0x600003bce400_0;
    %assign/vec4 v0x600003bce370_0, 0;
    %load/vec4 v0x600003bce490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600003bce760_0;
    %assign/vec4 v0x600003bce880_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600003bce7f0_0;
    %load/vec4 v0x600003bce760_0;
    %add;
    %assign/vec4 v0x600003bce880_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x13468b830;
T_20 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bcfe70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bc0090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bcf960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bcf8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bcfde0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600003bcfba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600003bc0000_0;
    %assign/vec4 v0x600003bc0090_0, 0;
T_20.2 ;
    %load/vec4 v0x600003bcfb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600003bcf840_0;
    %assign/vec4 v0x600003bcf960_0, 0;
    %load/vec4 v0x600003bcf960_0;
    %assign/vec4 v0x600003bcf8d0_0, 0;
    %load/vec4 v0x600003bcf9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600003bcfcc0_0;
    %assign/vec4 v0x600003bcfde0_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600003bcfd50_0;
    %load/vec4 v0x600003bcfcc0_0;
    %add;
    %assign/vec4 v0x600003bcfde0_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1346891e0;
T_21 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bc1440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bc15f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bc0f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bc0ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bc13b0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600003bc1170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600003bc1560_0;
    %assign/vec4 v0x600003bc15f0_0, 0;
T_21.2 ;
    %load/vec4 v0x600003bc10e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600003bc0e10_0;
    %assign/vec4 v0x600003bc0f30_0, 0;
    %load/vec4 v0x600003bc0f30_0;
    %assign/vec4 v0x600003bc0ea0_0, 0;
    %load/vec4 v0x600003bc0fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600003bc1290_0;
    %assign/vec4 v0x600003bc13b0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600003bc1320_0;
    %load/vec4 v0x600003bc1290_0;
    %add;
    %assign/vec4 v0x600003bc13b0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x134686b90;
T_22 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bc29a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bc2b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bc2490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bc2400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bc2910_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600003bc26d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600003bc2ac0_0;
    %assign/vec4 v0x600003bc2b50_0, 0;
T_22.2 ;
    %load/vec4 v0x600003bc2640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600003bc2370_0;
    %assign/vec4 v0x600003bc2490_0, 0;
    %load/vec4 v0x600003bc2490_0;
    %assign/vec4 v0x600003bc2400_0, 0;
    %load/vec4 v0x600003bc2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600003bc27f0_0;
    %assign/vec4 v0x600003bc2910_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600003bc2880_0;
    %load/vec4 v0x600003bc27f0_0;
    %add;
    %assign/vec4 v0x600003bc2910_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x13467f8a0;
T_23 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bc3f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bc4120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bc39f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bc3960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bc3e70_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600003bc3c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600003bc4090_0;
    %assign/vec4 v0x600003bc4120_0, 0;
T_23.2 ;
    %load/vec4 v0x600003bc3ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600003bc38d0_0;
    %assign/vec4 v0x600003bc39f0_0, 0;
    %load/vec4 v0x600003bc39f0_0;
    %assign/vec4 v0x600003bc3960_0, 0;
    %load/vec4 v0x600003bc3a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600003bc3d50_0;
    %assign/vec4 v0x600003bc3e70_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600003bc3de0_0;
    %load/vec4 v0x600003bc3d50_0;
    %add;
    %assign/vec4 v0x600003bc3e70_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x13469dab0;
T_24 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bc6760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bde640_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x600003bde640_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600003bde640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bde5b0, 0, 4;
    %load/vec4 v0x600003bde640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bde640_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600003bc6400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bc6490, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bde5b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003bde640_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x600003bde640_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x600003bde640_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003bde5b0, 4;
    %ix/getv/s 3, v0x600003bde640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bde5b0, 0, 4;
    %load/vec4 v0x600003bde640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bde640_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x13466e620;
T_25 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bc6760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bde760_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x600003bde760_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600003bde760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bde6d0, 0, 4;
    %load/vec4 v0x600003bde760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bde760_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600003bc6400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bc6490, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bde6d0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003bde760_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x600003bde760_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x600003bde760_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003bde6d0, 4;
    %ix/getv/s 3, v0x600003bde760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bde6d0, 0, 4;
    %load/vec4 v0x600003bde760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bde760_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x134694070;
T_26 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bc6760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bde880_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600003bde880_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600003bde880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bde7f0, 0, 4;
    %load/vec4 v0x600003bde880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bde880_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600003bc6400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bc6490, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bde7f0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003bde880_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600003bde880_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600003bde880_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003bde7f0, 4;
    %ix/getv/s 3, v0x600003bde880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bde7f0, 0, 4;
    %load/vec4 v0x600003bde880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bde880_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1346b0470;
T_27 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bc6760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003bc6a30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003bc6130_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600003bc6ac0_0;
    %assign/vec4 v0x600003bc6a30_0, 0;
    %load/vec4 v0x600003bc61c0_0;
    %assign/vec4 v0x600003bc6130_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1346b0470;
T_28 ;
    %wait E_0x600001ca63c0;
    %load/vec4 v0x600003bc6a30_0;
    %store/vec4 v0x600003bc6ac0_0, 0, 3;
    %load/vec4 v0x600003bc6130_0;
    %store/vec4 v0x600003bc61c0_0, 0, 16;
    %load/vec4 v0x600003bc6a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600003bc69a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600003bc6c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600003bc6ac0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003bc61c0_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600003bc6c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600003bc6ac0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003bc61c0_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600003bc6130_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600003bc61c0_0, 0, 16;
    %load/vec4 v0x600003bc5f80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003bc6130_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600003bc6ac0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003bc61c0_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600003bc6130_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600003bc61c0_0, 0, 16;
    %load/vec4 v0x600003bc6370_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600003bc6130_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600003bc6ac0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003bc61c0_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003bc6ac0_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x1346a9d60;
T_29 ;
    %wait E_0x600001c99640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %load/vec4 v0x600003bbbe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600003bbb0f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x1346a9d60;
T_30 ;
    %wait E_0x600001c99600;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb330, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003bbaa30_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x1346a9ed0;
T_31 ;
    %wait E_0x600001c99640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %load/vec4 v0x600003bbbe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600003bbb0f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x1346a9ed0;
T_32 ;
    %wait E_0x600001c99600;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb330, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003bbaa30_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x13469d240;
T_33 ;
    %wait E_0x600001c99640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %load/vec4 v0x600003bbbe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600003bbb0f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x13469d240;
T_34 ;
    %wait E_0x600001c99600;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb330, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003bbaa30_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x13469d3b0;
T_35 ;
    %wait E_0x600001c99640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %load/vec4 v0x600003bbbe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600003bbb0f0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x13469d3b0;
T_36 ;
    %wait E_0x600001c99600;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb330, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003bbaa30_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x13469d520;
T_37 ;
    %wait E_0x600001c99640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %load/vec4 v0x600003bbbe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600003bbb0f0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x13469d520;
T_38 ;
    %wait E_0x600001c99600;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb330, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003bbaa30_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x13469d690;
T_39 ;
    %wait E_0x600001c99640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %load/vec4 v0x600003bbbe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600003bbb0f0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x13469d690;
T_40 ;
    %wait E_0x600001c99600;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb330, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003bbaa30_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x13466c7a0;
T_41 ;
    %wait E_0x600001c99640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %load/vec4 v0x600003bbbe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600003bbb0f0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x13466c7a0;
T_42 ;
    %wait E_0x600001c99600;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb330, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003bbaa30_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x13466c910;
T_43 ;
    %wait E_0x600001c99640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %load/vec4 v0x600003bbbe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600003bbb0f0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x13466c910;
T_44 ;
    %wait E_0x600001c99600;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb330, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003bbaa30_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x13466ca80;
T_45 ;
    %wait E_0x600001c99640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %load/vec4 v0x600003bbbe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600003bbb0f0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x13466ca80;
T_46 ;
    %wait E_0x600001c99600;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb330, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003bbaa30_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x13466cbf0;
T_47 ;
    %wait E_0x600001c99640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %load/vec4 v0x600003bbbe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600003bbb0f0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x13466cbf0;
T_48 ;
    %wait E_0x600001c99600;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb330, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003bbaa30_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x13466d850;
T_49 ;
    %wait E_0x600001c99640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %load/vec4 v0x600003bbbe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600003bbb0f0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x13466d850;
T_50 ;
    %wait E_0x600001c99600;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb330, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003bbaa30_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x13466d9c0;
T_51 ;
    %wait E_0x600001c99640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %load/vec4 v0x600003bbbe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600003bbb0f0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x13466d9c0;
T_52 ;
    %wait E_0x600001c99600;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb330, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003bbaa30_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x13466db30;
T_53 ;
    %wait E_0x600001c99640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %load/vec4 v0x600003bbbe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600003bbb0f0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x13466db30;
T_54 ;
    %wait E_0x600001c99600;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb330, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003bbaa30_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x13466dca0;
T_55 ;
    %wait E_0x600001c99640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %load/vec4 v0x600003bbbe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600003bbb0f0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x13466dca0;
T_56 ;
    %wait E_0x600001c99600;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb330, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003bbaa30_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x1346a3cb0;
T_57 ;
    %wait E_0x600001c99640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %load/vec4 v0x600003bbbe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600003bbb0f0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x1346a3cb0;
T_58 ;
    %wait E_0x600001c99600;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb330, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003bbaa30_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x1346a3e20;
T_59 ;
    %wait E_0x600001c99640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %load/vec4 v0x600003bbbe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb2a0, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600003bbb0f0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bbb330, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x1346a3e20;
T_60 ;
    %wait E_0x600001c99600;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb330, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003bbaa30_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x1346ac180;
T_61 ;
    %wait E_0x600001c99540;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bbb180_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600003bbb180_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600003bbb180_0;
    %load/vec4a v0x600003bbb210, 4;
    %ix/getv/s 4, v0x600003bbb180_0;
    %store/vec4a v0x600003bbb600, 4, 0;
    %load/vec4 v0x600003bbb180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bbb180_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003bbbcc0_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600003bbbcc0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bbb180_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600003bbb180_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600003bbbcc0_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600003bbbe70_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600003bbbcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003bbb180_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003bbb600, 4;
    %load/vec4 v0x600003bbbcc0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003bbb180_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003bbb600, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600003bbbcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003bbb180_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003bbb600, 4;
    %load/vec4 v0x600003bbbcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003bbb180_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003bbb600, 4;
    %add;
    %load/vec4 v0x600003bbbcc0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003bbb180_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003bbb600, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600003bbbcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003bbb180_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003bbb600, 4;
    %load/vec4 v0x600003bbbcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003bbb180_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003bbb600, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600003bbbcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003bbb180_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003bbb600, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600003bbbcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003bbb180_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003bbb600, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600003bbbcc0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003bbb180_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003bbb600, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600003bbbcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003bbb180_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003bbb600, 4;
    %load/vec4 v0x600003bbbcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003bbb180_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003bbb600, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600003bbbcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003bbb180_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003bbb600, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600003bbbcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003bbb180_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003bbb600, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600003bbbcc0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003bbb180_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003bbb600, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600003bbb180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bbb180_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600003bbbcc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bbbcc0_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bbb600, 4;
    %store/vec4 v0x600003bbb570_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x1346ac180;
T_62 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bbb690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003bbbd50_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003bbad00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003bbafd0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003bba9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bbbc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bbb960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bbaf40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bbbe70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003bbc000_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003bbc240_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003bbc3f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003bbb0f0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003bbb450_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003bbaeb0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bbbc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bbb960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bbaf40_0, 0;
    %load/vec4 v0x600003bbbd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003bbbd50_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600003bbad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600003bbab50_0;
    %assign/vec4 v0x600003bbad00_0, 0;
    %load/vec4 v0x600003bbbde0_0;
    %assign/vec4 v0x600003bbbe70_0, 0;
    %load/vec4 v0x600003bbbf00_0;
    %assign/vec4 v0x600003bbc000_0, 0;
    %load/vec4 v0x600003bbc120_0;
    %assign/vec4 v0x600003bbc240_0, 0;
    %load/vec4 v0x600003bbc2d0_0;
    %assign/vec4 v0x600003bbc3f0_0, 0;
    %load/vec4 v0x600003bbb060_0;
    %assign/vec4 v0x600003bbb0f0_0, 0;
    %load/vec4 v0x600003bbb3c0_0;
    %assign/vec4 v0x600003bbb450_0, 0;
    %load/vec4 v0x600003bbae20_0;
    %assign/vec4 v0x600003bbaeb0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003bbbd50_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600003bbaeb0_0;
    %assign/vec4 v0x600003bbafd0_0, 0;
    %load/vec4 v0x600003bbb450_0;
    %assign/vec4 v0x600003bba9a0_0, 0;
    %load/vec4 v0x600003bbbe70_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003bbbd50_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bbb960_0, 0;
    %load/vec4 v0x600003bbb450_0;
    %assign/vec4 v0x600003bbb7b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003bbbd50_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bbbc30_0, 0;
    %load/vec4 v0x600003bbb450_0;
    %assign/vec4 v0x600003bbb7b0_0, 0;
    %load/vec4 v0x600003bbc1b0_0;
    %assign/vec4 v0x600003bbbb10_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003bbbd50_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003bbbd50_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003bbbd50_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003bbbd50_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600003bbaa30_0;
    %load/vec4 v0x600003bbc000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bbc090, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003bbbd50_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600003bbb9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600003bbbe70_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600003bbbd50_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003bbbd50_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x600003bbb840_0;
    %load/vec4 v0x600003bbc000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bbc090, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003bbbd50_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600003bbb570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003bbc000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bbc090, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003bbbd50_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bbaf40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003bbbd50_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x1346ae910;
T_63 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bdaeb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bdad00_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003bdad90_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003bda520_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003bdae20_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003bda5b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003bda9a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003bdac70_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003bda7f0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003bda880_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003bdaac0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003bdab50_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003bda640_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003bdafd0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003bdb330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bdb450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bdb180_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003bd9560_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003bd9170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd9680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bd9830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bd9440_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003bd9dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bd9ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bda0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bd9c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bda6d0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bdb450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bdb180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bda6d0_0, 0;
    %load/vec4 v0x600003bdb4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x600003bda490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x600003bdb570_0;
    %assign/vec4 v0x600003bdad00_0, 0;
    %load/vec4 v0x600003bda760_0;
    %assign/vec4 v0x600003bda7f0_0, 0;
    %load/vec4 v0x600003bdaa30_0;
    %assign/vec4 v0x600003bdaac0_0, 0;
    %load/vec4 v0x600003bda1c0_0;
    %assign/vec4 v0x600003bdae20_0, 0;
    %load/vec4 v0x600003bda130_0;
    %assign/vec4 v0x600003bda5b0_0, 0;
    %load/vec4 v0x600003bda910_0;
    %assign/vec4 v0x600003bda9a0_0, 0;
    %load/vec4 v0x600003bdabe0_0;
    %assign/vec4 v0x600003bdac70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600003bda7f0_0;
    %assign/vec4 v0x600003bda880_0, 0;
    %load/vec4 v0x600003bdaac0_0;
    %assign/vec4 v0x600003bdab50_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003bdad90_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003bda520_0, 0;
    %load/vec4 v0x600003bdad00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x600003bda880_0;
    %assign/vec4 v0x600003bd9170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd9290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bd9440_0, 0;
    %load/vec4 v0x600003bd9320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600003bd9440_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bd9440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bd9c20_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600003bd9cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600003bd9c20_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600003bd9a70_0;
    %assign/vec4 v0x600003bda640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bd9c20_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600003bdab50_0;
    %assign/vec4 v0x600003bdafd0_0, 0;
    %load/vec4 v0x600003bda640_0;
    %assign/vec4 v0x600003bdb330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bdb450_0, 0;
    %load/vec4 v0x600003bdb210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600003bdab50_0;
    %assign/vec4 v0x600003bdafd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bdb180_0, 0;
    %load/vec4 v0x600003bdb210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600003bdb060_0;
    %assign/vec4 v0x600003bda640_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x600003bda880_0;
    %assign/vec4 v0x600003bd9560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003bd9680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bd9830_0, 0;
    %load/vec4 v0x600003bd9710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600003bd9830_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bd9830_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600003bda640_0;
    %assign/vec4 v0x600003bd9dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bd9ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bda0a0_0, 0;
    %load/vec4 v0x600003bd9f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x600003bda0a0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bda0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bd9ef0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x600003bd99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600003bda520_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600003bda520_0, 0;
    %load/vec4 v0x600003bda880_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600003bda880_0, 0;
    %load/vec4 v0x600003bdab50_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600003bdab50_0, 0;
    %load/vec4 v0x600003bda5b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003bda520_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600003bdad00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600003bdad90_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600003bdad90_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003bda520_0, 0;
    %load/vec4 v0x600003bdae20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003bdad90_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600003bda7f0_0;
    %load/vec4 v0x600003bdad90_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600003bda9a0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600003bda880_0, 0;
    %load/vec4 v0x600003bdaac0_0;
    %load/vec4 v0x600003bdad90_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600003bdac70_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600003bdab50_0, 0;
    %load/vec4 v0x600003bdad00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bda6d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003bdb4e0_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x1346ab290;
T_64 ;
    %wait E_0x600001c98940;
    %load/vec4 v0x600003bc7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600003bc70f0_0;
    %load/vec4 v0x600003bc6d90_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bc6f40, 0, 4;
T_64.0 ;
    %load/vec4 v0x600003bc7060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600003bc6d90_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003bc6f40, 4;
    %assign/vec4 v0x600003bc6fd0_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x1346ab290;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bc6eb0_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600003bc6eb0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003bc6eb0_0;
    %store/vec4a v0x600003bc6f40, 4, 0;
    %load/vec4 v0x600003bc6eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bc6eb0_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x1346ab570;
T_66 ;
    %wait E_0x600001c98940;
    %load/vec4 v0x600003bc7690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600003bc7600_0;
    %load/vec4 v0x600003bc72a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bc7450, 0, 4;
T_66.0 ;
    %load/vec4 v0x600003bc7570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600003bc72a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003bc7450, 4;
    %assign/vec4 v0x600003bc74e0_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x1346ab570;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bc73c0_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600003bc73c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003bc73c0_0;
    %store/vec4a v0x600003bc7450, 4, 0;
    %load/vec4 v0x600003bc73c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bc73c0_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x1346ab850;
T_68 ;
    %wait E_0x600001c98940;
    %load/vec4 v0x600003bc7ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600003bc7b10_0;
    %load/vec4 v0x600003bc77b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bc7960, 0, 4;
T_68.0 ;
    %load/vec4 v0x600003bc7a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600003bc77b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003bc7960, 4;
    %assign/vec4 v0x600003bc79f0_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x1346ab850;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bc78d0_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600003bc78d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003bc78d0_0;
    %store/vec4a v0x600003bc7960, 4, 0;
    %load/vec4 v0x600003bc78d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bc78d0_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x1346abb30;
T_70 ;
    %wait E_0x600001c98940;
    %load/vec4 v0x600003bb8120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600003bb8090_0;
    %load/vec4 v0x600003bc7cc0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bc7e70, 0, 4;
T_70.0 ;
    %load/vec4 v0x600003bb8000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600003bc7cc0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003bc7e70, 4;
    %assign/vec4 v0x600003bc7f00_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x1346abb30;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bc7de0_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600003bc7de0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003bc7de0_0;
    %store/vec4a v0x600003bc7e70, 4, 0;
    %load/vec4 v0x600003bc7de0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bc7de0_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x134671430;
T_72 ;
    %wait E_0x600001c98800;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bb83f0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600003bb83f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600003bb9a70_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600003bb87e0_0;
    %pad/u 32;
    %load/vec4 v0x600003bb83f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4 v0x600003bb9d40_0, 4, 1;
    %load/vec4 v0x600003bb9560_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600003bb8630_0;
    %pad/u 32;
    %load/vec4 v0x600003bb83f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4 v0x600003bb9c20_0, 4, 1;
    %load/vec4 v0x600003bb9830_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600003bb8750_0;
    %pad/u 32;
    %load/vec4 v0x600003bb83f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4 v0x600003bb9cb0_0, 4, 1;
    %load/vec4 v0x600003bba250_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600003bba0a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600003bb8a20_0;
    %pad/u 32;
    %load/vec4 v0x600003bb83f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4 v0x600003bb9dd0_0, 4, 1;
    %load/vec4 v0x600003bb9050_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600003bb8ea0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600003bb8510_0;
    %pad/u 32;
    %load/vec4 v0x600003bb83f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4 v0x600003bb9b90_0, 4, 1;
    %load/vec4 v0x600003bb83f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bb83f0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x134671430;
T_73 ;
    %wait E_0x600001c987c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bb83f0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600003bb83f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600003bb9d40_0;
    %load/vec4 v0x600003bb83f0_0;
    %part/s 1;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4 v0x600003bb9290_0, 4, 1;
    %load/vec4 v0x600003bb9c20_0;
    %load/vec4 v0x600003bb83f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600003bb9d40_0;
    %load/vec4 v0x600003bb83f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4 v0x600003bb9170_0, 4, 1;
    %load/vec4 v0x600003bb9cb0_0;
    %load/vec4 v0x600003bb83f0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600003bb9d40_0;
    %load/vec4 v0x600003bb83f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600003bb9c20_0;
    %load/vec4 v0x600003bb83f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4 v0x600003bb9200_0, 4, 1;
    %load/vec4 v0x600003bb9dd0_0;
    %load/vec4 v0x600003bb83f0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600003bb9d40_0;
    %load/vec4 v0x600003bb83f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600003bb9c20_0;
    %load/vec4 v0x600003bb83f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600003bb9cb0_0;
    %load/vec4 v0x600003bb83f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4 v0x600003bb9320_0, 4, 1;
    %load/vec4 v0x600003bb9b90_0;
    %load/vec4 v0x600003bb83f0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600003bb9d40_0;
    %load/vec4 v0x600003bb83f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600003bb9c20_0;
    %load/vec4 v0x600003bb83f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600003bb9cb0_0;
    %load/vec4 v0x600003bb83f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600003bb9dd0_0;
    %load/vec4 v0x600003bb83f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4 v0x600003bb90e0_0, 4, 1;
    %load/vec4 v0x600003bb9290_0;
    %load/vec4 v0x600003bb83f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600003bba490_0;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4a v0x600003bb8480, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4a v0x600003bb8b40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4 v0x600003bb8bd0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4 v0x600003bb8990_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600003bb9170_0;
    %load/vec4 v0x600003bb83f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x600003bba370_0;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4a v0x600003bb8480, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4a v0x600003bb8b40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4 v0x600003bb8bd0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4 v0x600003bb8990_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600003bb9200_0;
    %load/vec4 v0x600003bb83f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600003bba400_0;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4a v0x600003bb8480, 4, 0;
    %load/vec4 v0x600003bb97a0_0;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4a v0x600003bb8b40, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4 v0x600003bb8bd0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4 v0x600003bb8990_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600003bb9320_0;
    %load/vec4 v0x600003bb83f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600003bba520_0;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4a v0x600003bb8480, 4, 0;
    %load/vec4 v0x600003bba1c0_0;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4a v0x600003bb8b40, 4, 0;
    %load/vec4 v0x600003bba250_0;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4 v0x600003bb8bd0_0, 4, 1;
    %load/vec4 v0x600003bba0a0_0;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4 v0x600003bb8990_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600003bb90e0_0;
    %load/vec4 v0x600003bb83f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600003bba2e0_0;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4a v0x600003bb8480, 4, 0;
    %load/vec4 v0x600003bb8fc0_0;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4a v0x600003bb8b40, 4, 0;
    %load/vec4 v0x600003bb9050_0;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4 v0x600003bb8bd0_0, 4, 1;
    %load/vec4 v0x600003bb8ea0_0;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4 v0x600003bb8990_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4a v0x600003bb8480, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4a v0x600003bb8b40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4 v0x600003bb8bd0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003bb83f0_0;
    %store/vec4 v0x600003bb8990_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600003bb83f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bb83f0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x134671430;
T_74 ;
    %wait E_0x600001c98940;
    %load/vec4 v0x600003bb87e0_0;
    %assign/vec4 v0x600003bb8870_0, 0;
    %load/vec4 v0x600003bb8630_0;
    %assign/vec4 v0x600003bb86c0_0, 0;
    %load/vec4 v0x600003bb8a20_0;
    %assign/vec4 v0x600003bb8ab0_0, 0;
    %load/vec4 v0x600003bb8510_0;
    %assign/vec4 v0x600003bb85a0_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x134671430;
T_75 ;
    %wait E_0x600001c98740;
    %load/vec4 v0x600003bb8870_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003bb8900, 4;
    %store/vec4 v0x600003bb99e0_0, 0, 256;
    %load/vec4 v0x600003bb86c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003bb8900, 4;
    %store/vec4 v0x600003bb94d0_0, 0, 256;
    %load/vec4 v0x600003bb8ab0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003bb8900, 4;
    %store/vec4 v0x600003bba010_0, 0, 256;
    %load/vec4 v0x600003bb85a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003bb8900, 4;
    %store/vec4 v0x600003bb8e10_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x1346aee90;
T_76 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bb0120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003bbe400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bbe490_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x600003bbe760_0;
    %assign/vec4 v0x600003bbe490_0, 0;
    %load/vec4 v0x600003bbe760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600003bbe640_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600003bbe370, 4;
    %assign/vec4 v0x600003bbe400_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x1346aee90;
T_77 ;
    %wait E_0x600001c98940;
    %load/vec4 v0x600003bbfde0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600003bbfd50_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600003bbfcc0_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600003bbfc30_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600003bbfba0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003bbe370, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x1346aee90;
T_78 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bb0120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bb0cf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003bb0c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bbd200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bbd290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bbf720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003bbd170_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600003bbf7b0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600003bb0cf0_0, 0;
    %load/vec4 v0x600003bbeeb0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600003bb0c60_0, 0;
    %load/vec4 v0x600003bbf7b0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600003bbd200_0, 0;
    %load/vec4 v0x600003bbd200_0;
    %assign/vec4 v0x600003bbd290_0, 0;
    %load/vec4 v0x600003bbf690_0;
    %assign/vec4 v0x600003bbf720_0, 0;
    %load/vec4 v0x600003bbeb50_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600003bbd170_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x1346aee90;
T_79 ;
    %wait E_0x600001ca5ac0;
    %load/vec4 v0x600003bb0120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003bbf7b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003bbef40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003bbf450_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003bbeeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bbf690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bbf4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bbefd0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bbf690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bbefd0_0, 0;
    %load/vec4 v0x600003bb0480_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600003bbf2a0_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600003bbf7b0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600003bbf7b0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x600003bbf450_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600003bbf450_0, 0;
T_79.2 ;
    %load/vec4 v0x600003bbf7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bbf4e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003bbf450_0, 0;
    %load/vec4 v0x600003bbe910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003bbf4e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003bbeeb0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003bbf7b0_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600003bbfa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600003bbeeb0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600003bbeeb0_0, 0;
    %load/vec4 v0x600003bbeeb0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bbf690_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003bbef40_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003bbf7b0_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600003bbec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600003bbef40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600003bbef40_0, 0;
T_79.19 ;
    %load/vec4 v0x600003bb0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003bbf7b0_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x600003bbf450_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003bbf7b0_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003bbefd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003bbf7b0_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x1346af410;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003bb20a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003bb2910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003bb2c70_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600003bb2d00_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003bb2250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003bb29a0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600003bb2490_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600003bb2400_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003bb2640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003bb2520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003bb27f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003bb18c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003bb1680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003bb1ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003bb1b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003bb1d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003bb1c20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600003bb1a70_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600003bb1b90_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x1346af410;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600003bb20a0_0;
    %inv;
    %store/vec4 v0x600003bb20a0_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x1346af410;
T_82 ;
    %vpi_call/w 3 135 "$display", "\000" {0 0 0};
    %vpi_call/w 3 136 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 137 "$display", "\342\225\221        Residual Block Test: Y = ReLU(X\303\227W + b) + X            \342\225\221" {0 0 0};
    %vpi_call/w 3 138 "$display", "\342\225\221        Golden Model: python/models/model_residual.py         \342\225\221" {0 0 0};
    %vpi_call/w 3 139 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 140 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bb2130_0, 0, 32;
    %vpi_call/w 3 147 "$display", "[SETUP] Initializing SRAM..." {0 0 0};
    %load/vec4 v0x600003bb1200_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bc6f40, 4, 0;
    %load/vec4 v0x600003bb1290_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bc7450, 4, 0;
    %load/vec4 v0x600003bb1320_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bc7960, 4, 0;
    %load/vec4 v0x600003bb13b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bc7e70, 4, 0;
    %load/vec4 v0x600003bb0d80_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bc6f40, 4, 0;
    %load/vec4 v0x600003bb0e10_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bc7450, 4, 0;
    %load/vec4 v0x600003bb0ea0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bc7960, 4, 0;
    %load/vec4 v0x600003bb0f30_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bc7e70, 4, 0;
    %load/vec4 v0x600003bb2010_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bc6f40, 4, 0;
    %load/vec4 v0x600003bb0fc0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bc6f40, 4, 0;
    %load/vec4 v0x600003bb1050_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bc7450, 4, 0;
    %load/vec4 v0x600003bb10e0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bc7960, 4, 0;
    %load/vec4 v0x600003bb1170_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bc7e70, 4, 0;
    %vpi_call/w 3 170 "$display", "  X: 4\303\2274 input matrix" {0 0 0};
    %vpi_call/w 3 171 "$display", "  W: 4\303\2274 weight matrix" {0 0 0};
    %vpi_call/w 3 172 "$display", "  b: 4-element bias vector" {0 0 0};
    %vpi_call/w 3 177 "$display", "\000" {0 0 0};
    %vpi_call/w 3 178 "$display", "[SETUP] Loading program..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bb22e0_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x600003bb22e0_0;
    %store/vec4a v0x600003bbe370, 4, 0;
    %load/vec4 v0x600003bb22e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bb22e0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600003bb22e0_0;
    %store/vec4a v0x600003bbe370, 4, 0;
    %load/vec4 v0x600003bb22e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bb22e0_0, 0, 32;
    %pushi/vec4 2348810240, 0, 38;
    %concati/vec4 2147483649, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x600003bb22e0_0;
    %store/vec4a v0x600003bbe370, 4, 0;
    %load/vec4 v0x600003bb22e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bb22e0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600003bb22e0_0;
    %store/vec4a v0x600003bbe370, 4, 0;
    %load/vec4 v0x600003bb22e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bb22e0_0, 0, 32;
    %pushi/vec4 2348941312, 0, 38;
    %concati/vec4 3221225473, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x600003bb22e0_0;
    %store/vec4a v0x600003bbe370, 4, 0;
    %load/vec4 v0x600003bb22e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bb22e0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600003bb22e0_0;
    %store/vec4a v0x600003bbe370, 4, 0;
    %load/vec4 v0x600003bb22e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bb22e0_0, 0, 32;
    %pushi/vec4 2151678080, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600003bb22e0_0;
    %store/vec4a v0x600003bbe370, 4, 0;
    %load/vec4 v0x600003bb22e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bb22e0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600003bb22e0_0;
    %store/vec4a v0x600003bbe370, 4, 0;
    %load/vec4 v0x600003bb22e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bb22e0_0, 0, 32;
    %pushi/vec4 2214592512, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600003bb22e0_0;
    %store/vec4a v0x600003bbe370, 4, 0;
    %load/vec4 v0x600003bb22e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bb22e0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600003bb22e0_0;
    %store/vec4a v0x600003bbe370, 4, 0;
    %load/vec4 v0x600003bb22e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bb22e0_0, 0, 32;
    %pushi/vec4 2349072384, 0, 38;
    %concati/vec4 3221225472, 0, 39;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600003bb22e0_0;
    %store/vec4a v0x600003bbe370, 4, 0;
    %load/vec4 v0x600003bb22e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bb22e0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600003bb22e0_0;
    %store/vec4a v0x600003bbe370, 4, 0;
    %load/vec4 v0x600003bb22e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bb22e0_0, 0, 32;
    %pushi/vec4 2151678208, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600003bb22e0_0;
    %store/vec4a v0x600003bbe370, 4, 0;
    %load/vec4 v0x600003bb22e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bb22e0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600003bb22e0_0;
    %store/vec4a v0x600003bbe370, 4, 0;
    %load/vec4 v0x600003bb22e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bb22e0_0, 0, 32;
    %pushi/vec4 2353004544, 0, 38;
    %concati/vec4 2684354560, 0, 39;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600003bb22e0_0;
    %store/vec4a v0x600003bbe370, 4, 0;
    %load/vec4 v0x600003bb22e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bb22e0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600003bb22e0_0;
    %store/vec4a v0x600003bbe370, 4, 0;
    %load/vec4 v0x600003bb22e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bb22e0_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x600003bb22e0_0;
    %store/vec4a v0x600003bbe370, 4, 0;
    %load/vec4 v0x600003bb22e0_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 219 "$display", "  Program: %0d instructions", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 220 "$display", "  Flow: GEMM \342\206\222 ADD bias \342\206\222 ReLU \342\206\222 ADD skip \342\206\222 Store" {0 0 0};
    %vpi_call/w 3 225 "$display", "\000" {0 0 0};
    %vpi_call/w 3 226 "$display", "[EXEC] Running residual block..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003bb2910_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003bb2910_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600001ca5100;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003bb2c70_0, 0, 1;
    %wait E_0x600001c98940;
    %wait E_0x600001c98940;
    %wait E_0x600001ca5100;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003bb2c70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bb22e0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600003bb22e0_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600001c98940;
    %load/vec4 v0x600003bb2b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 3 240 "$display", "  Completed in %0d cycles", v0x600003bb22e0_0 {0 0 0};
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x600003bb22e0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600003bb22e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bb22e0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %load/vec4 v0x600003bb22e0_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz  T_82.4, 5;
    %vpi_call/w 3 246 "$display", "  TIMEOUT!" {0 0 0};
    %load/vec4 v0x600003bb2130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bb2130_0, 0, 32;
T_82.4 ;
    %delay 50000, 0;
    %vpi_call/w 3 255 "$display", "\000" {0 0 0};
    %vpi_call/w 3 256 "$display", "[VERIFY] Checking output Y[0] (row 0)..." {0 0 0};
    %vpi_call/w 3 259 "$display", "  Y[0] raw: %h", &APV<v0x600003bc6f40, 20, 0, 128> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bb2370_0, 0, 32;
T_82.6 ;
    %load/vec4 v0x600003bb2370_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_82.7, 5;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003bc6f40, 4;
    %load/vec4 v0x600003bb2370_0;
    %muli 32, 0, 32;
    %part/s 32;
    %store/vec4 v0x600003bb14d0_0, 0, 32;
    %ix/getv/s 4, v0x600003bb2370_0;
    %load/vec4a v0x600003bb1440, 4;
    %store/vec4 v0x600003bb21c0_0, 0, 32;
    %load/vec4 v0x600003bb14d0_0;
    %load/vec4 v0x600003bb21c0_0;
    %cmp/e;
    %jmp/0xz  T_82.8, 4;
    %vpi_call/w 3 266 "$display", "    PASS: Y[0,%0d] = %0d", v0x600003bb2370_0, v0x600003bb14d0_0 {0 0 0};
    %jmp T_82.9;
T_82.8 ;
    %vpi_call/w 3 268 "$display", "    FAIL: Y[0,%0d] = %0d, expected %0d", v0x600003bb2370_0, v0x600003bb14d0_0, v0x600003bb21c0_0 {0 0 0};
    %load/vec4 v0x600003bb2130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bb2130_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x600003bb2370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003bb2370_0, 0, 32;
    %jmp T_82.6;
T_82.7 ;
    %vpi_call/w 3 274 "$display", "\000" {0 0 0};
    %vpi_call/w 3 275 "$display", "  Intermediate values (row 0):" {0 0 0};
    %vpi_call/w 3 276 "$display", "    Z (GEMM): %h", &APV<v0x600003bc6f40, 8, 0, 128> {0 0 0};
    %vpi_call/w 3 277 "$display", "    v0 (final): %h", &APV<v0x600003bbc090, 0, 0, 128> {0 0 0};
    %vpi_call/w 3 278 "$display", "    v1 (bias): %h", &APV<v0x600003bbc090, 1, 0, 128> {0 0 0};
    %vpi_call/w 3 279 "$display", "    v2 (X skip): %h", &APV<v0x600003bbc090, 2, 0, 128> {0 0 0};
    %vpi_call/w 3 284 "$display", "\000" {0 0 0};
    %vpi_call/w 3 285 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 286 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 287 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x600003bb2130_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.10, 4;
    %vpi_call/w 3 289 "$display", "\342\225\221   PASSED: Residual block Y = ReLU(X\303\227W+b) + X                \342\225\221" {0 0 0};
    %vpi_call/w 3 290 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 291 "$display", ">>> RESIDUAL BLOCK TEST PASSED! <<<" {0 0 0};
    %jmp T_82.11;
T_82.10 ;
    %vpi_call/w 3 293 "$display", "\342\225\221   FAILED: %0d errors                                         \342\225\221", v0x600003bb2130_0 {0 0 0};
    %vpi_call/w 3 294 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 295 "$display", ">>> RESIDUAL BLOCK TEST FAILED <<<" {0 0 0};
T_82.11 ;
    %delay 100000, 0;
    %vpi_call/w 3 299 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x1346af410;
T_83 ;
    %delay 200000000, 0;
    %vpi_call/w 3 304 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 305 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_residual_block.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
