{
  "module_name": "lima_regs.h",
  "hash_id": "9d6c6ca2d7820e8c2f5887a0f716f00728ff078d3bb0bdda122fba06f31dad1a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/lima/lima_regs.h",
  "human_readable_source": " \n \n\n#ifndef __LIMA_REGS_H__\n#define __LIMA_REGS_H__\n\n \n\n \n#define LIMA_PMU_POWER_UP                  0x00\n#define LIMA_PMU_POWER_DOWN                0x04\n#define   LIMA_PMU_POWER_GP0_MASK          BIT(0)\n#define   LIMA_PMU_POWER_L2_MASK           BIT(1)\n#define   LIMA_PMU_POWER_PP_MASK(i)        BIT(2 + i)\n\n \n#define   LIMA450_PMU_POWER_PP0_MASK       BIT(1)\n#define   LIMA450_PMU_POWER_PP13_MASK      BIT(2)\n#define   LIMA450_PMU_POWER_PP47_MASK      BIT(3)\n\n#define LIMA_PMU_STATUS                    0x08\n#define LIMA_PMU_INT_MASK                  0x0C\n#define LIMA_PMU_INT_RAWSTAT               0x10\n#define LIMA_PMU_INT_CLEAR                 0x18\n#define   LIMA_PMU_INT_CMD_MASK            BIT(0)\n#define LIMA_PMU_SW_DELAY                  0x1C\n\n \n#define LIMA_L2_CACHE_SIZE                   0x0004\n#define LIMA_L2_CACHE_STATUS                 0x0008\n#define   LIMA_L2_CACHE_STATUS_COMMAND_BUSY  BIT(0)\n#define   LIMA_L2_CACHE_STATUS_DATA_BUSY     BIT(1)\n#define LIMA_L2_CACHE_COMMAND                0x0010\n#define   LIMA_L2_CACHE_COMMAND_CLEAR_ALL    BIT(0)\n#define LIMA_L2_CACHE_CLEAR_PAGE             0x0014\n#define LIMA_L2_CACHE_MAX_READS              0x0018\n#define LIMA_L2_CACHE_ENABLE                 0x001C\n#define   LIMA_L2_CACHE_ENABLE_ACCESS        BIT(0)\n#define   LIMA_L2_CACHE_ENABLE_READ_ALLOCATE BIT(1)\n#define LIMA_L2_CACHE_PERFCNT_SRC0           0x0020\n#define LIMA_L2_CACHE_PERFCNT_VAL0           0x0024\n#define LIMA_L2_CACHE_PERFCNT_SRC1           0x0028\n#define LIMA_L2_CACHE_ERFCNT_VAL1            0x002C\n\n \n#define LIMA_GP_VSCL_START_ADDR                0x00\n#define LIMA_GP_VSCL_END_ADDR                  0x04\n#define LIMA_GP_PLBUCL_START_ADDR              0x08\n#define LIMA_GP_PLBUCL_END_ADDR                0x0c\n#define LIMA_GP_PLBU_ALLOC_START_ADDR          0x10\n#define LIMA_GP_PLBU_ALLOC_END_ADDR            0x14\n#define LIMA_GP_CMD                            0x20\n#define   LIMA_GP_CMD_START_VS                 BIT(0)\n#define   LIMA_GP_CMD_START_PLBU               BIT(1)\n#define   LIMA_GP_CMD_UPDATE_PLBU_ALLOC        BIT(4)\n#define   LIMA_GP_CMD_RESET                    BIT(5)\n#define   LIMA_GP_CMD_FORCE_HANG               BIT(6)\n#define   LIMA_GP_CMD_STOP_BUS                 BIT(9)\n#define   LIMA_GP_CMD_SOFT_RESET               BIT(10)\n#define LIMA_GP_INT_RAWSTAT                    0x24\n#define LIMA_GP_INT_CLEAR                      0x28\n#define LIMA_GP_INT_MASK                       0x2C\n#define LIMA_GP_INT_STAT                       0x30\n#define   LIMA_GP_IRQ_VS_END_CMD_LST           BIT(0)\n#define   LIMA_GP_IRQ_PLBU_END_CMD_LST         BIT(1)\n#define   LIMA_GP_IRQ_PLBU_OUT_OF_MEM          BIT(2)\n#define   LIMA_GP_IRQ_VS_SEM_IRQ               BIT(3)\n#define   LIMA_GP_IRQ_PLBU_SEM_IRQ             BIT(4)\n#define   LIMA_GP_IRQ_HANG                     BIT(5)\n#define   LIMA_GP_IRQ_FORCE_HANG               BIT(6)\n#define   LIMA_GP_IRQ_PERF_CNT_0_LIMIT         BIT(7)\n#define   LIMA_GP_IRQ_PERF_CNT_1_LIMIT         BIT(8)\n#define   LIMA_GP_IRQ_WRITE_BOUND_ERR          BIT(9)\n#define   LIMA_GP_IRQ_SYNC_ERROR               BIT(10)\n#define   LIMA_GP_IRQ_AXI_BUS_ERROR            BIT(11)\n#define   LIMA_GP_IRQ_AXI_BUS_STOPPED          BIT(12)\n#define   LIMA_GP_IRQ_VS_INVALID_CMD           BIT(13)\n#define   LIMA_GP_IRQ_PLB_INVALID_CMD          BIT(14)\n#define   LIMA_GP_IRQ_RESET_COMPLETED          BIT(19)\n#define   LIMA_GP_IRQ_SEMAPHORE_UNDERFLOW      BIT(20)\n#define   LIMA_GP_IRQ_SEMAPHORE_OVERFLOW       BIT(21)\n#define   LIMA_GP_IRQ_PTR_ARRAY_OUT_OF_BOUNDS  BIT(22)\n#define LIMA_GP_WRITE_BOUND_LOW                0x34\n#define LIMA_GP_PERF_CNT_0_ENABLE              0x3C\n#define LIMA_GP_PERF_CNT_1_ENABLE              0x40\n#define LIMA_GP_PERF_CNT_0_SRC                 0x44\n#define LIMA_GP_PERF_CNT_1_SRC                 0x48\n#define LIMA_GP_PERF_CNT_0_VALUE               0x4C\n#define LIMA_GP_PERF_CNT_1_VALUE               0x50\n#define LIMA_GP_PERF_CNT_0_LIMIT               0x54\n#define LIMA_GP_STATUS                         0x68\n#define   LIMA_GP_STATUS_VS_ACTIVE             BIT(1)\n#define   LIMA_GP_STATUS_BUS_STOPPED           BIT(2)\n#define   LIMA_GP_STATUS_PLBU_ACTIVE           BIT(3)\n#define   LIMA_GP_STATUS_BUS_ERROR             BIT(6)\n#define   LIMA_GP_STATUS_WRITE_BOUND_ERR       BIT(8)\n#define LIMA_GP_VERSION                        0x6C\n#define LIMA_GP_VSCL_START_ADDR_READ           0x80\n#define LIMA_GP_PLBCL_START_ADDR_READ          0x84\n#define LIMA_GP_CONTR_AXI_BUS_ERROR_STAT       0x94\n\n#define LIMA_GP_IRQ_MASK_ALL\t\t   \\\n\t(\t\t\t\t   \\\n\t LIMA_GP_IRQ_VS_END_CMD_LST      | \\\n\t LIMA_GP_IRQ_PLBU_END_CMD_LST    | \\\n\t LIMA_GP_IRQ_PLBU_OUT_OF_MEM     | \\\n\t LIMA_GP_IRQ_VS_SEM_IRQ          | \\\n\t LIMA_GP_IRQ_PLBU_SEM_IRQ        | \\\n\t LIMA_GP_IRQ_HANG                | \\\n\t LIMA_GP_IRQ_FORCE_HANG          | \\\n\t LIMA_GP_IRQ_PERF_CNT_0_LIMIT    | \\\n\t LIMA_GP_IRQ_PERF_CNT_1_LIMIT    | \\\n\t LIMA_GP_IRQ_WRITE_BOUND_ERR     | \\\n\t LIMA_GP_IRQ_SYNC_ERROR          | \\\n\t LIMA_GP_IRQ_AXI_BUS_ERROR       | \\\n\t LIMA_GP_IRQ_AXI_BUS_STOPPED     | \\\n\t LIMA_GP_IRQ_VS_INVALID_CMD      | \\\n\t LIMA_GP_IRQ_PLB_INVALID_CMD     | \\\n\t LIMA_GP_IRQ_RESET_COMPLETED     | \\\n\t LIMA_GP_IRQ_SEMAPHORE_UNDERFLOW | \\\n\t LIMA_GP_IRQ_SEMAPHORE_OVERFLOW  | \\\n\t LIMA_GP_IRQ_PTR_ARRAY_OUT_OF_BOUNDS)\n\n#define LIMA_GP_IRQ_MASK_ERROR             \\\n\t(                                  \\\n\t LIMA_GP_IRQ_PLBU_OUT_OF_MEM     | \\\n\t LIMA_GP_IRQ_FORCE_HANG          | \\\n\t LIMA_GP_IRQ_WRITE_BOUND_ERR     | \\\n\t LIMA_GP_IRQ_SYNC_ERROR          | \\\n\t LIMA_GP_IRQ_AXI_BUS_ERROR       | \\\n\t LIMA_GP_IRQ_VS_INVALID_CMD      | \\\n\t LIMA_GP_IRQ_PLB_INVALID_CMD     | \\\n\t LIMA_GP_IRQ_SEMAPHORE_UNDERFLOW | \\\n\t LIMA_GP_IRQ_SEMAPHORE_OVERFLOW  | \\\n\t LIMA_GP_IRQ_PTR_ARRAY_OUT_OF_BOUNDS)\n\n#define LIMA_GP_IRQ_MASK_USED\t\t   \\\n\t(\t\t\t\t   \\\n\t LIMA_GP_IRQ_VS_END_CMD_LST      | \\\n\t LIMA_GP_IRQ_PLBU_END_CMD_LST    | \\\n\t LIMA_GP_IRQ_MASK_ERROR)\n\n \n#define LIMA_PP_FRAME                        0x0000\n#define LIMA_PP_RSW\t\t\t     0x0004\n#define LIMA_PP_STACK\t\t\t     0x0030\n#define LIMA_PP_STACK_SIZE\t\t     0x0034\n#define LIMA_PP_ORIGIN_OFFSET_X\t             0x0040\n#define LIMA_PP_WB(i)                        (0x0100 * (i + 1))\n#define   LIMA_PP_WB_SOURCE_SELECT           0x0000\n#define\t  LIMA_PP_WB_SOURCE_ADDR             0x0004\n\n#define LIMA_PP_VERSION                      0x1000\n#define LIMA_PP_CURRENT_REND_LIST_ADDR       0x1004\n#define LIMA_PP_STATUS                       0x1008\n#define   LIMA_PP_STATUS_RENDERING_ACTIVE    BIT(0)\n#define   LIMA_PP_STATUS_BUS_STOPPED         BIT(4)\n#define LIMA_PP_CTRL                         0x100c\n#define   LIMA_PP_CTRL_STOP_BUS              BIT(0)\n#define   LIMA_PP_CTRL_FLUSH_CACHES          BIT(3)\n#define   LIMA_PP_CTRL_FORCE_RESET           BIT(5)\n#define   LIMA_PP_CTRL_START_RENDERING       BIT(6)\n#define   LIMA_PP_CTRL_SOFT_RESET            BIT(7)\n#define LIMA_PP_INT_RAWSTAT                  0x1020\n#define LIMA_PP_INT_CLEAR                    0x1024\n#define LIMA_PP_INT_MASK                     0x1028\n#define LIMA_PP_INT_STATUS                   0x102c\n#define   LIMA_PP_IRQ_END_OF_FRAME           BIT(0)\n#define   LIMA_PP_IRQ_END_OF_TILE            BIT(1)\n#define   LIMA_PP_IRQ_HANG                   BIT(2)\n#define   LIMA_PP_IRQ_FORCE_HANG             BIT(3)\n#define   LIMA_PP_IRQ_BUS_ERROR              BIT(4)\n#define   LIMA_PP_IRQ_BUS_STOP               BIT(5)\n#define   LIMA_PP_IRQ_CNT_0_LIMIT            BIT(6)\n#define   LIMA_PP_IRQ_CNT_1_LIMIT            BIT(7)\n#define   LIMA_PP_IRQ_WRITE_BOUNDARY_ERROR   BIT(8)\n#define   LIMA_PP_IRQ_INVALID_PLIST_COMMAND  BIT(9)\n#define   LIMA_PP_IRQ_CALL_STACK_UNDERFLOW   BIT(10)\n#define   LIMA_PP_IRQ_CALL_STACK_OVERFLOW    BIT(11)\n#define   LIMA_PP_IRQ_RESET_COMPLETED        BIT(12)\n#define LIMA_PP_WRITE_BOUNDARY_LOW           0x1044\n#define LIMA_PP_BUS_ERROR_STATUS             0x1050\n#define LIMA_PP_PERF_CNT_0_ENABLE            0x1080\n#define LIMA_PP_PERF_CNT_0_SRC               0x1084\n#define LIMA_PP_PERF_CNT_0_LIMIT             0x1088\n#define LIMA_PP_PERF_CNT_0_VALUE             0x108c\n#define LIMA_PP_PERF_CNT_1_ENABLE            0x10a0\n#define LIMA_PP_PERF_CNT_1_SRC               0x10a4\n#define LIMA_PP_PERF_CNT_1_LIMIT             0x10a8\n#define LIMA_PP_PERF_CNT_1_VALUE             0x10ac\n#define LIMA_PP_PERFMON_CONTR                0x10b0\n#define LIMA_PP_PERFMON_BASE                 0x10b4\n\n#define LIMA_PP_IRQ_MASK_ALL                 \\\n\t(                                    \\\n\t LIMA_PP_IRQ_END_OF_FRAME          | \\\n\t LIMA_PP_IRQ_END_OF_TILE           | \\\n\t LIMA_PP_IRQ_HANG                  | \\\n\t LIMA_PP_IRQ_FORCE_HANG            | \\\n\t LIMA_PP_IRQ_BUS_ERROR             | \\\n\t LIMA_PP_IRQ_BUS_STOP              | \\\n\t LIMA_PP_IRQ_CNT_0_LIMIT           | \\\n\t LIMA_PP_IRQ_CNT_1_LIMIT           | \\\n\t LIMA_PP_IRQ_WRITE_BOUNDARY_ERROR  | \\\n\t LIMA_PP_IRQ_INVALID_PLIST_COMMAND | \\\n\t LIMA_PP_IRQ_CALL_STACK_UNDERFLOW  | \\\n\t LIMA_PP_IRQ_CALL_STACK_OVERFLOW   | \\\n\t LIMA_PP_IRQ_RESET_COMPLETED)\n\n#define LIMA_PP_IRQ_MASK_ERROR               \\\n\t(                                    \\\n\t LIMA_PP_IRQ_FORCE_HANG            | \\\n\t LIMA_PP_IRQ_BUS_ERROR             | \\\n\t LIMA_PP_IRQ_WRITE_BOUNDARY_ERROR  | \\\n\t LIMA_PP_IRQ_INVALID_PLIST_COMMAND | \\\n\t LIMA_PP_IRQ_CALL_STACK_UNDERFLOW  | \\\n\t LIMA_PP_IRQ_CALL_STACK_OVERFLOW)\n\n#define LIMA_PP_IRQ_MASK_USED                \\\n\t(                                    \\\n\t LIMA_PP_IRQ_END_OF_FRAME          | \\\n\t LIMA_PP_IRQ_MASK_ERROR)\n\n \n#define LIMA_MMU_DTE_ADDR                     0x0000\n#define LIMA_MMU_STATUS                       0x0004\n#define   LIMA_MMU_STATUS_PAGING_ENABLED      BIT(0)\n#define   LIMA_MMU_STATUS_PAGE_FAULT_ACTIVE   BIT(1)\n#define   LIMA_MMU_STATUS_STALL_ACTIVE        BIT(2)\n#define   LIMA_MMU_STATUS_IDLE                BIT(3)\n#define   LIMA_MMU_STATUS_REPLAY_BUFFER_EMPTY BIT(4)\n#define   LIMA_MMU_STATUS_PAGE_FAULT_IS_WRITE BIT(5)\n#define   LIMA_MMU_STATUS_BUS_ID(x)           ((x >> 6) & 0x1F)\n#define   LIMA_MMU_STATUS_STALL_NOT_ACTIVE    BIT(31)\n#define LIMA_MMU_COMMAND                      0x0008\n#define   LIMA_MMU_COMMAND_ENABLE_PAGING      0x00\n#define   LIMA_MMU_COMMAND_DISABLE_PAGING     0x01\n#define   LIMA_MMU_COMMAND_ENABLE_STALL       0x02\n#define   LIMA_MMU_COMMAND_DISABLE_STALL      0x03\n#define   LIMA_MMU_COMMAND_ZAP_CACHE          0x04\n#define   LIMA_MMU_COMMAND_PAGE_FAULT_DONE    0x05\n#define   LIMA_MMU_COMMAND_HARD_RESET         0x06\n#define LIMA_MMU_PAGE_FAULT_ADDR              0x000C\n#define LIMA_MMU_ZAP_ONE_LINE                 0x0010\n#define LIMA_MMU_INT_RAWSTAT                  0x0014\n#define LIMA_MMU_INT_CLEAR                    0x0018\n#define LIMA_MMU_INT_MASK                     0x001C\n#define   LIMA_MMU_INT_PAGE_FAULT             BIT(0)\n#define   LIMA_MMU_INT_READ_BUS_ERROR         BIT(1)\n#define LIMA_MMU_INT_STATUS                   0x0020\n\n#define LIMA_VM_FLAG_PRESENT          BIT(0)\n#define LIMA_VM_FLAG_READ_PERMISSION  BIT(1)\n#define LIMA_VM_FLAG_WRITE_PERMISSION BIT(2)\n#define LIMA_VM_FLAG_OVERRIDE_CACHE   BIT(3)\n#define LIMA_VM_FLAG_WRITE_CACHEABLE  BIT(4)\n#define LIMA_VM_FLAG_WRITE_ALLOCATE   BIT(5)\n#define LIMA_VM_FLAG_WRITE_BUFFERABLE BIT(6)\n#define LIMA_VM_FLAG_READ_CACHEABLE   BIT(7)\n#define LIMA_VM_FLAG_READ_ALLOCATE    BIT(8)\n#define LIMA_VM_FLAG_MASK             0x1FF\n\n#define LIMA_VM_FLAGS_CACHE (\t\t\t \\\n\t\tLIMA_VM_FLAG_PRESENT |\t\t \\\n\t\tLIMA_VM_FLAG_READ_PERMISSION |\t \\\n\t\tLIMA_VM_FLAG_WRITE_PERMISSION |\t \\\n\t\tLIMA_VM_FLAG_OVERRIDE_CACHE |\t \\\n\t\tLIMA_VM_FLAG_WRITE_CACHEABLE |\t \\\n\t\tLIMA_VM_FLAG_WRITE_BUFFERABLE |\t \\\n\t\tLIMA_VM_FLAG_READ_CACHEABLE |\t \\\n\t\tLIMA_VM_FLAG_READ_ALLOCATE)\n\n#define LIMA_VM_FLAGS_UNCACHE (\t\t\t\\\n\t\tLIMA_VM_FLAG_PRESENT |\t\t\\\n\t\tLIMA_VM_FLAG_READ_PERMISSION |\t\\\n\t\tLIMA_VM_FLAG_WRITE_PERMISSION)\n\n \n#define LIMA_DLBU_MASTER_TLLIST_PHYS_ADDR  0x0000\n#define\tLIMA_DLBU_MASTER_TLLIST_VADDR      0x0004\n#define\tLIMA_DLBU_TLLIST_VBASEADDR         0x0008\n#define\tLIMA_DLBU_FB_DIM                   0x000C\n#define\tLIMA_DLBU_TLLIST_CONF              0x0010\n#define\tLIMA_DLBU_START_TILE_POS           0x0014\n#define\tLIMA_DLBU_PP_ENABLE_MASK           0x0018\n\n \n#define LIMA_BCAST_BROADCAST_MASK    0x0\n#define LIMA_BCAST_INTERRUPT_MASK    0x4\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}