@inproceedings{ajayi2019toward,
  title={Toward an open-source digital flow: First learnings from the openroad project},
  author={Ajayi, Tutu and Chhabria, Vidya A and Foga{\c{c}}a, Mateus and Hashemi, Soheil and Hosny, Abdelrahman and Kahng, Andrew B and Kim, Minsoo and Lee, Jeongsup and Mallappa, Uday and Neseem, Marina and others},
  booktitle={Proceedings of the 56th Annual Design Automation Conference 2019},
  pages={1--4},
  year={2019}
}
@article{ajayi2019openroad,
  title={OpenROAD: Toward a Self-Driving, Open-Source Digital Layout Implementation Tool Chain},
  author={Ajayi, T and Blaauw, D and Chan, TB and Cheng, CK and Chhabria, VA and Choo, DK and Coltella, M and Dobre, S and Dreslinski, R and Foga{\c{c}}a, M and others},
  journal={Proc. GOMACTECH},
  pages={1105--1110},
  year={2019}
}
@inproceedings{wolf2013yosys,
  title={Yosys-a free Verilog synthesis suite},
  author={Wolf, Clifford and Glaser, Johann and Kepler, Johannes},
  booktitle={Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip)},
  year={2013}
}
@misc{wolf2016yosys,
  title={Yosys open synthesis suite},
  author={Wolf, Clifford},
  year={2016}
}
@misc{wolf2019yosys,
  title={Yosys manual},
  author={Wolf, Clifford},
  year={2019}
}
@article{adya2003fixed,
  title={Fixed-outline floorplanning: Enabling hierarchical design},
  author={Adya, Saurabh N and Markov, Igor L},
  journal={IEEE transactions on very large scale integration (VLSI) systems},
  volume={11},
  number={6},
  pages={1120--1135},
  year={2003},
  publisher={IEEE}
}
@article{cheng2018replace,
  title={Replace: Advancing solution quality and routability validation in global placement},
  author={Cheng, Chung-Kuan and Kahng, Andrew B and Kang, Ilgweon and Wang, Lutong},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  volume={38},
  number={9},
  pages={1717--1730},
  year={2018},
  publisher={IEEE}
}
@article{han2018optimal,
  title={Optimal generalized H-tree topology and buffering for high-performance and low-power clock distribution},
  author={Han, Kwangsoo and Kahng, Andrew B and Li, Jiajia},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  year={2018},
  publisher={IEEE}
}
@article{chu2007flute,
  title={FLUTE: Fast lookup table based rectilinear steiner minimal tree algorithm for VLSI design},
  author={Chu, Chris and Wong, Yiu-Chung},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  volume={27},
  number={1},
  pages={70--83},
  year={2007},
  publisher={IEEE}
}
@inproceedings{fogacca2016quadratic,
  title={Quadratic timing objectives for incremental timing-driven placement optimization},
  author={Foga{\c{c}}a, Mateus and Flach, Guilherme and Monteiro, Jucemar and Johann, Marcelo and Reis, Ricardo},
  booktitle={2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)},
  pages={620--623},
  year={2016},
  organization={IEEE}
}
@inproceedings{kahng2016improved,
  title={Improved flop tray-based design implementation for power reduction},
  author={Kahng, Andrew B and Li, Jiajia and Wang, Lutong},
  booktitle={2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)},
  pages={1--8},
  year={2016},
  organization={IEEE}
}
@inproceedings{kahng2018tritonroute,
  title={TritonRoute: an initial detailed router for advanced VLSI technologies},
  author={Kahng, Andrew B and Wang, Lutong and Xu, Bangqi},
  booktitle={2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)},
  pages={1--8},
  year={2018},
  organization={IEEE}
}
@inproceedings{hashemi2018metrics,
  title={METRICS 2.0: A Machine-Learning Based Optimization System for IC Design},
  author={Hashemi, S and Ho, CT and Kahng, AB and Liu, HY and Reda, S},
  booktitle={Workshop on Open-Source EDA Technology},
  pages={21},
  year={2018}
}

