// Seed: 2567820686
module module_0 (
    input tri0 id_0
);
endmodule
module module_1 #(
    parameter id_3 = 32'd26
) (
    output uwire id_0,
    input uwire id_1,
    output wire id_2,
    input supply1 _id_3
);
  assign id_2 = id_1;
  rtran (.id_0(id_1 && id_2), .id_1(1), .id_2(id_0), .id_3(!-1));
  module_0 modCall_1 (id_1);
  wire [1 : id_3] id_5;
  tri id_6 = -1;
  assign id_0 = id_5;
  always $signed(83);
  ;
endmodule
