{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692864566728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692864566728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 12:09:26 2023 " "Processing started: Thu Aug 24 12:09:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692864566728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692864566728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard -c DE10_Standard " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard -c DE10_Standard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692864566728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692864567223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692864567223 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\{\" de10_standard.v(64) " "Verilog HDL syntax error at de10_standard.v(64) near text: \"\{\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_logic_locking/XOR_XNOR_all_nodes/de10_standard.v" 64 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1692864575862 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key de10_standard.v(15) " "Verilog HDL Declaration information at de10_standard.v(15): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_logic_locking/XOR_XNOR_all_nodes/de10_standard.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692864575865 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DE10_Standard de10_standard.v(6) " "Ignored design unit \"DE10_Standard\" at de10_standard.v(6) due to previous errors" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_logic_locking/XOR_XNOR_all_nodes/de10_standard.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1692864575865 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "de10_standard.v(832) " "Verilog HDL information at de10_standard.v(832): always construct contains both blocking and non-blocking assignments" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_logic_locking/XOR_XNOR_all_nodes/de10_standard.v" 832 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1692864575865 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Binary_To_7Segment de10_standard.v(814) " "Ignored design unit \"Binary_To_7Segment\" at de10_standard.v(814) due to previous errors" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_logic_locking/XOR_XNOR_all_nodes/de10_standard.v" 814 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1692864575865 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "uart_rx de10_standard.v(881) " "Ignored design unit \"uart_rx\" at de10_standard.v(881) due to previous errors" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_logic_locking/XOR_XNOR_all_nodes/de10_standard.v" 881 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1692864575866 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "uart_tx de10_standard.v(1030) " "Ignored design unit \"uart_tx\" at de10_standard.v(1030) due to previous errors" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_logic_locking/XOR_XNOR_all_nodes/de10_standard.v" 1030 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1692864575866 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus_Projects/DecisionTree_Seq_logic_locking/XOR_XNOR_all_nodes/DE10_Standard.map.smsg " "Generated suppressed messages file C:/Quartus_Projects/DecisionTree_Seq_logic_locking/XOR_XNOR_all_nodes/DE10_Standard.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692864575880 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692864575914 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 24 12:09:35 2023 " "Processing ended: Thu Aug 24 12:09:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692864575914 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692864575914 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692864575914 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692864575914 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692864576525 ""}
