\hypertarget{namespaceAlphaISA}{
\section{ネームスペース AlphaISA}
\label{namespaceAlphaISA}\index{AlphaISA@{AlphaISA}}
}
\subsection*{ネームスペース}
\begin{DoxyCompactItemize}
\item 
namespace \hyperlink{namespaceAlphaISA_1_1Kernel}{Kernel}
\end{DoxyCompactItemize}
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{classAlphaISA_1_1AlphaISA}{AlphaISA}
\item 
class \hyperlink{classAlphaISA_1_1Decoder}{Decoder}
\item 
class \hyperlink{classAlphaISA_1_1AlphaFault}{AlphaFault}
\item 
class \hyperlink{classAlphaISA_1_1MachineCheckFault}{MachineCheckFault}
\item 
class \hyperlink{classAlphaISA_1_1AlignmentFault}{AlignmentFault}
\item 
class \hyperlink{classAlphaISA_1_1ResetFault}{ResetFault}
\item 
class \hyperlink{classAlphaISA_1_1ArithmeticFault}{ArithmeticFault}
\item 
class \hyperlink{classAlphaISA_1_1InterruptFault}{InterruptFault}
\item 
class \hyperlink{classAlphaISA_1_1DtbFault}{DtbFault}
\item 
class \hyperlink{classAlphaISA_1_1NDtbMissFault}{NDtbMissFault}
\item 
class \hyperlink{classAlphaISA_1_1PDtbMissFault}{PDtbMissFault}
\item 
class \hyperlink{classAlphaISA_1_1DtbPageFault}{DtbPageFault}
\item 
class \hyperlink{classAlphaISA_1_1DtbAcvFault}{DtbAcvFault}
\item 
class \hyperlink{classAlphaISA_1_1DtbAlignmentFault}{DtbAlignmentFault}
\item 
class \hyperlink{classAlphaISA_1_1ItbFault}{ItbFault}
\item 
class \hyperlink{classAlphaISA_1_1ItbPageFault}{ItbPageFault}
\item 
class \hyperlink{classAlphaISA_1_1ItbAcvFault}{ItbAcvFault}
\item 
class \hyperlink{classAlphaISA_1_1UnimplementedOpcodeFault}{UnimplementedOpcodeFault}
\item 
class \hyperlink{classAlphaISA_1_1FloatEnableFault}{FloatEnableFault}
\item 
class \hyperlink{classAlphaISA_1_1PalFault}{PalFault}
\item 
class \hyperlink{classAlphaISA_1_1IntegerOverflowFault}{IntegerOverflowFault}
\item 
class \hyperlink{classAlphaISA_1_1Interrupts}{Interrupts}
\item 
class \hyperlink{classAlphaISA_1_1ISA}{ISA}
\item 
class \hyperlink{classAlphaISA_1_1AlphaLinuxProcess}{AlphaLinuxProcess}
\begin{DoxyCompactList}\small\item\em A process with emulated Alpha/Linux syscalls. \item\end{DoxyCompactList}\item 
struct \hyperlink{structAlphaISA_1_1VAddr}{VAddr}
\item 
struct \hyperlink{structAlphaISA_1_1PageTableEntry}{PageTableEntry}
\item 
struct \hyperlink{structAlphaISA_1_1TlbEntry}{TlbEntry}
\item 
union \hyperlink{unionAlphaISA_1_1AnyReg}{AnyReg}
\item 
class \hyperlink{classAlphaISA_1_1RemoteGDB}{RemoteGDB}
\item 
class \hyperlink{classAlphaISA_1_1ProcessInfo}{ProcessInfo}
\item 
class \hyperlink{classAlphaISA_1_1StackTrace}{StackTrace}
\item 
class \hyperlink{classAlphaISA_1_1TLB}{TLB}
\item 
class \hyperlink{classAlphaISA_1_1AlphaTru64Process}{AlphaTru64Process}
\begin{DoxyCompactList}\small\item\em A process with emulated Alpha \hyperlink{classTru64}{Tru64} syscalls. \item\end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{型定義}
\begin{DoxyCompactItemize}
\item 
typedef const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a5c26c9764cc05486454998efadf79833}{FaultVect}
\item 
typedef uint8\_\-t \hyperlink{namespaceAlphaISA_a1c4e98d2e6a11a837bf9ccd20dd32f8a}{RegIndex}
\item 
typedef uint64\_\-t \hyperlink{namespaceAlphaISA_a0e080577527fb3e9685399f75b5caf15}{IntReg}
\item 
typedef double \hyperlink{namespaceAlphaISA_a06fae4f187c7c94b8b0046dd6802be48}{FloatReg}
\item 
typedef uint64\_\-t \hyperlink{namespaceAlphaISA_a6905e424d12491fe126e1a22a9c8d655}{FloatRegBits}
\item 
typedef uint64\_\-t \hyperlink{namespaceAlphaISA_aa16539aa6584fd12f7d6fa868f75b4de}{MiscReg}
\item 
typedef uint8\_\-t \hyperlink{namespaceAlphaISA_a5834599c0196ce4accda8049e7320621}{CCReg}
\item 
typedef \hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} \hyperlink{namespaceAlphaISA_a301c22ea09fa33dcfe6ddf22f203699c}{MachInst}
\item 
typedef uint64\_\-t \hyperlink{namespaceAlphaISA_aec686c38e40c7f794f1435591c15c275}{ExtMachInst}
\item 
typedef \hyperlink{classGenericISA_1_1SimplePCState}{GenericISA::SimplePCState}$<$ \hyperlink{namespaceAlphaISA_a301c22ea09fa33dcfe6ddf22f203699c}{MachInst} $>$ \hyperlink{namespaceAlphaISA_af780de49982ecf691215cac9b9dfc615}{PCState}
\item 
typedef uint64\_\-t \hyperlink{namespaceAlphaISA_a13e8c318dd29afdaf79751a072344db8}{LargestRead}
\end{DoxyCompactItemize}
\subsection*{列挙型}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470}{md\_\-ipr\_\-names} \{ \par
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a296206f00e119c65c195098b74b9ff40}{RAW\_\-IPR\_\-ISR} =  0x100, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ac57bbd72e5f9fa64347a0fee7fd818b6}{RAW\_\-IPR\_\-ITB\_\-TAG} =  0x101, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ad4d60cfe52d4092e11fd512b2ebd3299}{RAW\_\-IPR\_\-ITB\_\-PTE} =  0x102, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a91a0abbf9ce65ed8fc6bd33ea88cc05d}{RAW\_\-IPR\_\-ITB\_\-ASN} =  0x103, 
\par
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470add9139d0b57b8e3de88b07dc61516ec4}{RAW\_\-IPR\_\-ITB\_\-PTE\_\-TEMP} =  0x104, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a87709ba87f9d94bc5558b8d3ecf0b357}{RAW\_\-IPR\_\-ITB\_\-IA} =  0x105, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aef7cee5902dee4de8f5677a4de87102a}{RAW\_\-IPR\_\-ITB\_\-IAP} =  0x106, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a273e176ded7378f82bdca1d7b3db457f}{RAW\_\-IPR\_\-ITB\_\-IS} =  0x107, 
\par
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a4404c9b05a6bfe2dcf0a25f824cc5521}{RAW\_\-IPR\_\-SIRR} =  0x108, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a659ea29c0241f78bc5c35827c597b8f4}{RAW\_\-IPR\_\-ASTRR} =  0x109, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a796aef08d2249f0e20615c0ec09c9d03}{RAW\_\-IPR\_\-ASTER} =  0x10a, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a80d1e79570f78965eef46523151266e2}{RAW\_\-IPR\_\-EXC\_\-ADDR} =  0x10b, 
\par
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470adc1e6d6885805dd267ad216d1eaf9e58}{RAW\_\-IPR\_\-EXC\_\-SUM} =  0x10c, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a5c1150e225bdf6ad12cf93f63cb7e590}{RAW\_\-IPR\_\-EXC\_\-MASK} =  0x10d, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ad56ec04b2871be4fb9a5efe66b1c64e1}{RAW\_\-IPR\_\-PAL\_\-BASE} =  0x10e, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a9eceec308bb08c9317beb95bbca91f60}{RAW\_\-IPR\_\-ICM} =  0x10f, 
\par
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a75aed1269138e1dcb819ded3ca558f7a}{RAW\_\-IPR\_\-IPLR} =  0x110, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470abcee89586467bd3ddefee22bf197f204}{RAW\_\-IPR\_\-INTID} =  0x111, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a5dcf7a285ce582699d38195f01ff8542}{RAW\_\-IPR\_\-IFAULT\_\-VA\_\-FORM} =  0x112, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a50cef1837ed59fd4ff9c2af46b3a9426}{RAW\_\-IPR\_\-IVPTBR} =  0x113, 
\par
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ae141f69b7c950cc0f8377d6685680968}{RAW\_\-IPR\_\-HWINT\_\-CLR} =  0x115, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a74ca5ffed409b6889d94d9b027456cb4}{RAW\_\-IPR\_\-SL\_\-XMIT} =  0x116, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aa1c993a9ef2cc9d226051a546fada97c}{RAW\_\-IPR\_\-SL\_\-RCV} =  0x117, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a14bc578d60a350e4a0dd2be89358aec1}{RAW\_\-IPR\_\-ICSR} =  0x118, 
\par
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470acccd45aec275853258fc19b98d8d9b53}{RAW\_\-IPR\_\-IC\_\-FLUSH} =  0x119, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ac44ecc37b3a61b43537ad8e4c635aea3}{RAW\_\-IPR\_\-IC\_\-PERR\_\-STAT} =  0x11a, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aeca5ec1b6fbae34a9e29af68c8ba7c48}{RAW\_\-IPR\_\-PMCTR} =  0x11c, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a9257be8025552fff1b0f537041cb1937}{RAW\_\-IPR\_\-PALtemp0} =  0x140, 
\par
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a45b6812541676d024497bfb4fc8bc48d}{RAW\_\-IPR\_\-PALtemp1} =  0x141, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a81c8f385083136e57bfbcc5612ff5811}{RAW\_\-IPR\_\-PALtemp2} =  0x142, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ac965ce07fda7bb41414810cf5f5ff015}{RAW\_\-IPR\_\-PALtemp3} =  0x143, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ae35760f908b42a8c6ccee725a5b5db2a}{RAW\_\-IPR\_\-PALtemp4} =  0x144, 
\par
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a1a36f1a8bfacb5efef389c046efd55a2}{RAW\_\-IPR\_\-PALtemp5} =  0x145, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a371fc202119292f658c089720cbf6972}{RAW\_\-IPR\_\-PALtemp6} =  0x146, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a456b88d79c774264793971e032114a68}{RAW\_\-IPR\_\-PALtemp7} =  0x147, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a0acb76e1ffe05fc8824e27b7f978526c}{RAW\_\-IPR\_\-PALtemp8} =  0x148, 
\par
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ab904f4d69bd0145235aae28142265aaa}{RAW\_\-IPR\_\-PALtemp9} =  0x149, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a206026ad5c2ac3c3872a432fc332074f}{RAW\_\-IPR\_\-PALtemp10} =  0x14a, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ad125ac08dbe55665618c1e8de3c34dca}{RAW\_\-IPR\_\-PALtemp11} =  0x14b, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aa4eddf10104e0ce9b4a78d3ffc76462c}{RAW\_\-IPR\_\-PALtemp12} =  0x14c, 
\par
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a9752ff334a1edbb5f70f01b0e6c419e8}{RAW\_\-IPR\_\-PALtemp13} =  0x14d, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470afc060188a200fba3f20dc28e6ae3625d}{RAW\_\-IPR\_\-PALtemp14} =  0x14e, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470af5063d499592a407fd239d558e6a2240}{RAW\_\-IPR\_\-PALtemp15} =  0x14f, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470af10fff9ab51a0d52b8e26f85ead07e03}{RAW\_\-IPR\_\-PALtemp16} =  0x150, 
\par
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a0b4d293979187bc56553d07e06339ab4}{RAW\_\-IPR\_\-PALtemp17} =  0x151, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a25dc9d324aee67067eee84e52d5ef068}{RAW\_\-IPR\_\-PALtemp18} =  0x152, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a1b4089d13f5837e2a84ed806eb50c6a3}{RAW\_\-IPR\_\-PALtemp19} =  0x153, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a5f6e2838bffde5f3a3c11f54d0f2d0d1}{RAW\_\-IPR\_\-PALtemp20} =  0x154, 
\par
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ad79f236c7dd5cb073e0670d24bec31f6}{RAW\_\-IPR\_\-PALtemp21} =  0x155, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ad09853e2676fedc50c799ca0cb2905d2}{RAW\_\-IPR\_\-PALtemp22} =  0x156, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a7306e458047bd58a1177a63343918c4d}{RAW\_\-IPR\_\-PALtemp23} =  0x157, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a0f178499318b7bfd06b3747ecfbd5633}{RAW\_\-IPR\_\-DTB\_\-ASN} =  0x200, 
\par
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a86be0ead6f04cb2715f67035c0c1e49a}{RAW\_\-IPR\_\-DTB\_\-CM} =  0x201, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a80582d1881959595bf8afa78d9ec992c}{RAW\_\-IPR\_\-DTB\_\-TAG} =  0x202, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a213166cf5bd24b15b1fce4dacac58bcb}{RAW\_\-IPR\_\-DTB\_\-PTE} =  0x203, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aec2ffd7470578f85e92994e4d3a82f0f}{RAW\_\-IPR\_\-DTB\_\-PTE\_\-TEMP} =  0x204, 
\par
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a2e2ae81a5e21aafccbf236ca1022543d}{RAW\_\-IPR\_\-MM\_\-STAT} =  0x205, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aacc19c7e96711b1c846402c5bd24c844}{RAW\_\-IPR\_\-VA} =  0x206, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a6e5a58508f1c5c2c73ed5012af23c743}{RAW\_\-IPR\_\-VA\_\-FORM} =  0x207, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470abe15a5993c78a340bf401c54657494b4}{RAW\_\-IPR\_\-MVPTBR} =  0x208, 
\par
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a85f608d87d8371aa3bc30bd78a1c82cf}{RAW\_\-IPR\_\-DTB\_\-IAP} =  0x209, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a50d5e5746f06e38cd48fe2399a2ec807}{RAW\_\-IPR\_\-DTB\_\-IA} =  0x20a, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ab39ca11f68c0b82ef48d2d359d549631}{RAW\_\-IPR\_\-DTB\_\-IS} =  0x20b, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a983a9441e0613e498585278233487b79}{RAW\_\-IPR\_\-ALT\_\-MODE} =  0x20c, 
\par
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a0bd6c5a4b42fc6d8abf5607b49953f68}{RAW\_\-IPR\_\-CC} =  0x20d, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a96a489c2acc4b84569752b215bf76cf8}{RAW\_\-IPR\_\-CC\_\-CTL} =  0x20e, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ab6c9029914d7eb610ff0daa7b114b2ed}{RAW\_\-IPR\_\-MCSR} =  0x20f, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ad62a55dfd40e65efee0d48c1481d9a18}{RAW\_\-IPR\_\-DC\_\-FLUSH} =  0x210, 
\par
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a89cb76b8af515b44431ee2b90de46959}{RAW\_\-IPR\_\-DC\_\-PERR\_\-STAT} =  0x212, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aebc5780d87a4f309cdb147439d84226a}{RAW\_\-IPR\_\-DC\_\-TEST\_\-CTL} =  0x213, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a8d75070c21bedc902e99634f17245cd9}{RAW\_\-IPR\_\-DC\_\-TEST\_\-TAG} =  0x214, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aea9221ede5710f12211aa553c79ea81d}{RAW\_\-IPR\_\-DC\_\-TEST\_\-TAG\_\-TEMP} =  0x215, 
\par
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ab58ef95f917d3ea3fbf4fe8df2081222}{RAW\_\-IPR\_\-DC\_\-MODE} =  0x216, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aabaa18cd0ab31ab9c92fd180490d5a3a}{RAW\_\-IPR\_\-MAF\_\-MODE} =  0x217, 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ac2ddaedba45a41592950f664c7aa4b14}{MaxInternalProcRegs}
 \}
\item 
enum \hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61}{MiscRegIpr} \{ \par
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a59bd251b1ad810cd67093187c051a010}{MinWriteOnlyIpr}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ac0d1856856f97da8328c84f8bda9179f}{IPR\_\-HWINT\_\-CLR} =  MinWriteOnlyIpr, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ab0236cbaf4ae5779b0043d884f7c271d}{IPR\_\-SL\_\-XMIT}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ada348112af0574bce75d23cb2019dc49}{IPR\_\-DC\_\-FLUSH}, 
\par
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a7bf4266a5083510eb6682c224ce5d00b}{IPR\_\-IC\_\-FLUSH}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ae2d15925c3814bb0e3035b3bff863a07}{IPR\_\-ALT\_\-MODE}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aa07b9e24a054529eb5a8828d538f8e48}{IPR\_\-DTB\_\-IA}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a70e3295d7ffe431fe84399e0deabfc5a}{IPR\_\-DTB\_\-IAP}, 
\par
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a5121e2a2616408b3b58f5e91e3a3338f}{IPR\_\-ITB\_\-IA}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a269cef44d2ee3302c3a77aba0da13ea2}{MaxWriteOnlyIpr}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a8810ea6c34adae6bef733f59ec4b53ec}{IPR\_\-ITB\_\-IAP} =  MaxWriteOnlyIpr, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a9a675e80813452603be7e80490256653}{MinReadOnlyIpr}, 
\par
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a03a41fe93f0820fe546ce9a335bfaaee}{IPR\_\-INTID} =  MinReadOnlyIpr, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a2fad37d4e16b091324251e1483064607}{IPR\_\-SL\_\-RCV}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a637423e4f7001758ea6ffad54fef64f2}{IPR\_\-MM\_\-STAT}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a996148a8651e03d6b0082a81a7a95138}{IPR\_\-ITB\_\-PTE\_\-TEMP}, 
\par
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a0d22726839da21b1a3302b301f005352}{MaxReadOnlyIpr}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a5be000bb3e5b92edbdec1ddce8d76207}{IPR\_\-DTB\_\-PTE\_\-TEMP} =  MaxReadOnlyIpr, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ae1e07e4166723c31b7cea6f3c3c39a0a}{IPR\_\-ISR}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ae3bb92ffa9a8befa3a295c2dfbbcd2f6}{IPR\_\-ITB\_\-TAG}, 
\par
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ac69977870bfeceafdd9989299cfb32f9}{IPR\_\-ITB\_\-PTE}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a667c9f7f8f45dc9bb9908720fc421767}{IPR\_\-ITB\_\-ASN}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a97856ce71282f135bf466a76000df45e}{IPR\_\-ITB\_\-IS}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ab273f2156312c50d4c1b425f5d4cd7fb}{IPR\_\-SIRR}, 
\par
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61adb9fc7bacac23c11402f62853ab54c32}{IPR\_\-ASTRR}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a834cce507de24abc48a03b3fd5007548}{IPR\_\-ASTER}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a042b16e127e796edf91958863d7ea2da}{IPR\_\-EXC\_\-ADDR}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a10257475cee7260d8988b5da7d203449}{IPR\_\-EXC\_\-SUM}, 
\par
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61af3e774b25789cc5c96392e6dbac0f7ae}{IPR\_\-EXC\_\-MASK}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ad8c06ed41a59383992d913d7223b08b4}{IPR\_\-PAL\_\-BASE}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aa1f5e8dc8cd738c58fa58f63f9e772be}{IPR\_\-ICM}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a01e9bcb87ebe0488c07e1aca3668924c}{IPR\_\-IPLR}, 
\par
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61afc34aee17f10a5be97b9b3597b7df567}{IPR\_\-IFAULT\_\-VA\_\-FORM}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a1990c7bb979ce52fc3199f9ddf32c49e}{IPR\_\-IVPTBR}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a5cb9ac2ffb93f12001219dc454d2b143}{IPR\_\-ICSR}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ac0c1381b0a2b809d2935b0314cda9fe1}{IPR\_\-IC\_\-PERR\_\-STAT}, 
\par
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a1ca84f94807bcc2a9661bb1145fe7539}{IPR\_\-PMCTR}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a70830461fa6d42584c66abaf2bad0874}{IPR\_\-PALtemp0}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a1cb7bea9966961d490e1ccf98f5a2a62}{IPR\_\-PALtemp1}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a8d261a0d4da235bb941f14055a6c8268}{IPR\_\-PALtemp2}, 
\par
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aeedd76ef5fa1b7ce1726ee3a0b2b804d}{IPR\_\-PALtemp3}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ada1dd38793fd54abeb53bf53fb94d067}{IPR\_\-PALtemp4}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a1cee8a4896ebb6aeb86f9f3b9d723625}{IPR\_\-PALtemp5}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aba132d44bc38c524d91d1dd6b1eeef67}{IPR\_\-PALtemp6}, 
\par
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a63e12012854faba5a70ccecdc8eb6a9b}{IPR\_\-PALtemp7}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a7cbcca7ab5b64be3310ba188e529dfa5}{IPR\_\-PALtemp8}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a433beb9aaeaaedec68d4a4e5c2059c62}{IPR\_\-PALtemp9}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a3d58d168b789379114ac4c83ba822ea4}{IPR\_\-PALtemp10}, 
\par
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a5d9c58d5b3ffc7b67855055bbbb59ca8}{IPR\_\-PALtemp11}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a4996d680e08fc2ac9026672405f149cb}{IPR\_\-PALtemp12}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a635751fbd9f11eb7aafa4c6cf8e112d6}{IPR\_\-PALtemp13}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a360a0f2d93346e3a8158bff05c78e6f0}{IPR\_\-PALtemp14}, 
\par
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ad84b231dcfd36c6f6f33d9107c7d3e56}{IPR\_\-PALtemp15}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ae7655079a22c2dc6553052930ae5a6b0}{IPR\_\-PALtemp16}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a818d254bcb3968385e208d6bbcdb4097}{IPR\_\-PALtemp17}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a48b46bb8fefced9c28a926bbe3643e55}{IPR\_\-PALtemp18}, 
\par
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a6fa6822ca84f17ca513b3cba8cc19a79}{IPR\_\-PALtemp19}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ad51fe1097664876893542dd23503c9fd}{IPR\_\-PALtemp20}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aa4d2155bad9fb89c41ba80fcf1ad7e35}{IPR\_\-PALtemp21}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a63e84fa9d9d01bda62e8c66caadbafb5}{IPR\_\-PALtemp22}, 
\par
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a9f27b88116dcf5e446c36fc19cb1f039}{IPR\_\-PALtemp23}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61adf097c167f02ea38d25a5dd00bb23f48}{IPR\_\-DTB\_\-ASN}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a3ec56ec20d26f64aca8590012b1dbc16}{IPR\_\-DTB\_\-CM}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a4f20a377fbfbb0f4de3b0621bf3a6fa9}{IPR\_\-DTB\_\-TAG}, 
\par
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a3b9dd05008af5ac5ccc6da08bded2d09}{IPR\_\-DTB\_\-PTE}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a515e6de2fa2562a4e9c1ef0201f85812}{IPR\_\-VA}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aae18561b40e10b14c67db6b0dfead739}{IPR\_\-VA\_\-FORM}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aa7a1429cf4fce4916ff868fb83a0a84c}{IPR\_\-MVPTBR}, 
\par
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a98c7e0c6a2236d359a68a10ec1903e5b}{IPR\_\-DTB\_\-IS}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a435efb9a8df6a894c6539364d71c5ba4}{IPR\_\-CC}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a754b94705213a9837b2935b6613c306a}{IPR\_\-CC\_\-CTL}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a0d1787cb94c8fada702198468bc4c3c3}{IPR\_\-MCSR}, 
\par
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a83580eab56c766857dcb97215fbf33fd}{IPR\_\-DC\_\-PERR\_\-STAT}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a6dfc96487f73683ce7c445c108a8796f}{IPR\_\-DC\_\-TEST\_\-CTL}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61acd6a7367566299f3a7d6fbec8824c178}{IPR\_\-DC\_\-TEST\_\-TAG}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a72d72f07562c509bcae455870f2bca11}{IPR\_\-DC\_\-TEST\_\-TAG\_\-TEMP}, 
\par
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ac4b91e7ccd59888a4b2e0f2b61a8d47d}{IPR\_\-DC\_\-MODE}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aa3a675cf681c1925b9da23b868dcb623}{IPR\_\-MAF\_\-MODE}, 
\hyperlink{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a70427ff525cb627f3e57c9041bf01dfc}{NumInternalProcRegs}
 \}
\item 
enum \hyperlink{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558c}{InterruptLevels} \{ \par
\hyperlink{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca88adb4d39e622bee9138a72de9b75dbf}{INTLEVEL\_\-SOFTWARE\_\-MIN} =  4, 
\hyperlink{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca42283470a6f9edde0640fe389f0923c0}{INTLEVEL\_\-SOFTWARE\_\-MAX} =  19, 
\hyperlink{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca5bafe7db9166b1b771927b598c5bdb69}{INTLEVEL\_\-EXTERNAL\_\-MIN} =  20, 
\hyperlink{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca7ad4f1039bf43f99bcc4646a5a7125c9}{INTLEVEL\_\-EXTERNAL\_\-MAX} =  34, 
\par
\hyperlink{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca1d59f88cd22bfa77731bd6901a322a28}{INTLEVEL\_\-IRQ0} =  20, 
\hyperlink{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca6f91d7932be0aefa29b9d6c9e73243a6}{INTLEVEL\_\-IRQ1} =  21, 
\hyperlink{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca3038a9544c77113b06ff7927474bca85}{INTINDEX\_\-ETHERNET} =  0, 
\hyperlink{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558caf7f545d2095c0fbb8a1c2fb3ad8ba947}{INTINDEX\_\-SCSI} =  1, 
\par
\hyperlink{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558caeffd94245750f2425c81d89d863aef9e}{INTLEVEL\_\-IRQ2} =  22, 
\hyperlink{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca11505da41aee172a0c93fd2783b608a6}{INTLEVEL\_\-IRQ3} =  23, 
\hyperlink{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558cac9ef7357d98cc6e509a35b6c9af80d57}{INTLEVEL\_\-SERIAL} =  33, 
\hyperlink{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca99ca7f61018446c5139d3d7865a5c634}{NumInterruptLevels} =  INTLEVEL\_\-EXTERNAL\_\-MAX
 \}
\item 
enum \hyperlink{namespaceAlphaISA_a19269c193c0c4866cdc4e5abd433f9fc}{mode\_\-type} \{ \par
\hyperlink{namespaceAlphaISA_a19269c193c0c4866cdc4e5abd433f9fcaf24dd055e83953a0eac0581789b006d0}{mode\_\-kernel} =  0, 
\hyperlink{namespaceAlphaISA_a19269c193c0c4866cdc4e5abd433f9fca1a153ce3964f86ad65c31804d55305f2}{mode\_\-executive} =  1, 
\hyperlink{namespaceAlphaISA_a19269c193c0c4866cdc4e5abd433f9fcaba0f60b6ad51837713241f76e66422c1}{mode\_\-supervisor} =  2, 
\hyperlink{namespaceAlphaISA_a19269c193c0c4866cdc4e5abd433f9fcac1644b8fa5c8123b58d6ca56eda84972}{mode\_\-user} =  3, 
\par
\hyperlink{namespaceAlphaISA_a19269c193c0c4866cdc4e5abd433f9fca83ebd1b275cc6ddc8dfea9c58297859b}{mode\_\-number}
 \}
\item 
enum \{ \par
\hyperlink{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55ba4bf6471bc0cacbced4fb7c20d5b62ed2}{LogVMPageSize} =  13, 
\hyperlink{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55babe0c83362ff9a394bc07b0e26f089b83}{VMPageSize} =  (1 $<$$<$ LogVMPageSize), 
\hyperlink{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55bab6e27fddecb5ea8a8f85df1cf2f19698}{BranchPredAddrShiftAmt} =  2, 
\hyperlink{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55badd93150507c751debeaefa48d8a8cfe5}{MachineBytes} =  8, 
\par
\hyperlink{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55ba2c71f93071b4020680d196ef87d692be}{WordBytes} =  4, 
\hyperlink{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55ba2655c394d414a250fb7613c44cd91e11}{HalfwordBytes} =  2, 
\hyperlink{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55ba99641f26e588b76bc6abc64c745a5f65}{ByteBytes} =  1
 \}
\item 
enum \hyperlink{namespaceAlphaISA_a1e522017e015d4c7efd6b2360143aa67}{MiscRegIndex} \{ \par
\hyperlink{namespaceAlphaISA_a1e522017e015d4c7efd6b2360143aa67a015a601dd43bbdcfc4010fd4b4ab8489}{MISCREG\_\-FPCR} =  NumInternalProcRegs, 
\hyperlink{namespaceAlphaISA_a1e522017e015d4c7efd6b2360143aa67ac7d1563911c3c3cbd38713677fce2991}{MISCREG\_\-UNIQ}, 
\hyperlink{namespaceAlphaISA_a1e522017e015d4c7efd6b2360143aa67a96956bffd04139e669b2dbc923a11b23}{MISCREG\_\-LOCKFLAG}, 
\hyperlink{namespaceAlphaISA_a1e522017e015d4c7efd6b2360143aa67a05801eba9b0b664b274a2fd5d2611fea}{MISCREG\_\-LOCKADDR}, 
\par
\hyperlink{namespaceAlphaISA_a1e522017e015d4c7efd6b2360143aa67a31af5b9c5def1ac9d1b54f60f8e70442}{MISCREG\_\-INTR}, 
\hyperlink{namespaceAlphaISA_a1e522017e015d4c7efd6b2360143aa67a7d1d86545746c83e719e24556985648a}{NUM\_\-MISCREGS}
 \}
\item 
enum \hyperlink{namespaceAlphaISA_a4720195f4575f008ac78181d27db827e}{DependenceTags} \{ \hyperlink{namespaceAlphaISA_a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4}{FP\_\-Reg\_\-Base} =  NumIntRegs, 
\hyperlink{namespaceAlphaISA_a4720195f4575f008ac78181d27db827eae261857dbef59e0d93992a1e2d1fa322}{CC\_\-Reg\_\-Base} =  FP\_\-Reg\_\-Base + NumFloatRegs, 
\hyperlink{namespaceAlphaISA_a4720195f4575f008ac78181d27db827ea0cbf9912f8507e55495a158f1b94f803}{Misc\_\-Reg\_\-Base} =  CC\_\-Reg\_\-Base + NumCCRegs, 
\hyperlink{namespaceAlphaISA_a4720195f4575f008ac78181d27db827ea0693397933007a82bea39457bd7a7151}{Max\_\-Reg\_\-Index} =  Misc\_\-Reg\_\-Base + NumMiscRegs + NumInternalProcRegs
 \}
\item 
enum \hyperlink{namespaceAlphaISA_afe61b52ff986be7551c135c76c5158ed}{annotes} \{ \hyperlink{namespaceAlphaISA_afe61b52ff986be7551c135c76c5158eda80d10f016be1e607c44e9f9614a86c77}{ANNOTE\_\-NONE} =  0, 
\hyperlink{namespaceAlphaISA_afe61b52ff986be7551c135c76c5158edadab3a452d0668d865718dc4c6d912244}{ITOUCH\_\-ANNOTE} =  0xffffffff
 \}
\end{DoxyCompactItemize}
\subsection*{関数}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{namespaceAlphaISA_aded557a1e716c6f849b0e0b05fc77676}{initCPU} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc, int cpuId)
\item 
{\footnotesize template$<$class CPU $>$ }\\void \hyperlink{namespaceAlphaISA_ac1e586c013057b642701d473139aa444}{zeroRegisters} (CPU $\ast$cpu)
\item 
void \hyperlink{namespaceAlphaISA_a69ad890f318cd923f9a65897a06cbf50}{initIPRs} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc, int cpuId)
\item 
void \hyperlink{namespaceAlphaISA_a42c226b069903e985920fe085c8d7a81}{copyIprs} (\hyperlink{classThreadContext}{ThreadContext} $\ast$src, \hyperlink{classThreadContext}{ThreadContext} $\ast$dest)
\item 
\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a06a35d8f74d0d30584c5962c5b15e4bd}{VAddrImpl} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} a)
\item 
\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a6ffa81e21e2eb5e447ece4abf6a70d78}{VAddrVPN} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} a)
\item 
\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a8ef9303074541727ee9a1fdb7fa29c69}{VAddrOffset} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} a)
\item 
\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_ac33810d23de17bbfa808c6b9e4e35887}{VAddrSpaceEV5} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} a)
\item 
\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a9959ff43372ace452f37b2e12552484d}{VAddrSpaceEV6} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} a)
\item 
bool \hyperlink{namespaceAlphaISA_a85201164b9da471550f01069be9d1e7d}{PAddrIprSpace} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} a)
\item 
\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a1305e32166e725ed6b030319f1ce8681}{Phys2K0Seg} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} addr)
\item 
int \hyperlink{namespaceAlphaISA_a36b44188d4a889f9397dca5549e44a54}{DTB\_\-ASN\_\-ASN} (uint64\_\-t reg)
\item 
\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a0f147507d2a1a5437426ab7231e4a3d5}{DTB\_\-PTE\_\-PPN} (uint64\_\-t reg)
\item 
int \hyperlink{namespaceAlphaISA_a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8}{DTB\_\-PTE\_\-XRE} (uint64\_\-t reg)
\item 
int \hyperlink{namespaceAlphaISA_a310e34dbbc9219cdeb9c877e6d0bd1f7}{DTB\_\-PTE\_\-XWE} (uint64\_\-t reg)
\item 
int \hyperlink{namespaceAlphaISA_a4cba73d4105288236ba519f745492c0b}{DTB\_\-PTE\_\-FONR} (uint64\_\-t reg)
\item 
int \hyperlink{namespaceAlphaISA_a32962f01b9ce7d53ebea64779cb769ba}{DTB\_\-PTE\_\-FONW} (uint64\_\-t reg)
\item 
int \hyperlink{namespaceAlphaISA_a4d5fad955e0b9ccad5b4e7d7820fa01c}{DTB\_\-PTE\_\-GH} (uint64\_\-t reg)
\item 
int \hyperlink{namespaceAlphaISA_a81680a8f0a79643e10fc7337821f5f37}{DTB\_\-PTE\_\-ASMA} (uint64\_\-t reg)
\item 
int \hyperlink{namespaceAlphaISA_aad79c10d320bef0ef127913e19eb2c5d}{ITB\_\-ASN\_\-ASN} (uint64\_\-t reg)
\item 
\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a6c2a97078ce2e44d3f04ee016e712c48}{ITB\_\-PTE\_\-PPN} (uint64\_\-t reg)
\item 
int \hyperlink{namespaceAlphaISA_ad24b14426f25156fcab0dfea1992ebff}{ITB\_\-PTE\_\-XRE} (uint64\_\-t reg)
\item 
bool \hyperlink{namespaceAlphaISA_a6fd8f27f8a622d14744aaa0fc16ef7d2}{ITB\_\-PTE\_\-FONR} (uint64\_\-t reg)
\item 
bool \hyperlink{namespaceAlphaISA_aa80ea9dd70abdb33c458d4f99d4b3491}{ITB\_\-PTE\_\-FONW} (uint64\_\-t reg)
\item 
int \hyperlink{namespaceAlphaISA_a9640ea9e1d42b4e0f47250c7efe687f9}{ITB\_\-PTE\_\-GH} (uint64\_\-t reg)
\item 
bool \hyperlink{namespaceAlphaISA_a198dd6b2a31db4d72de90c9e4d02d9fc}{ITB\_\-PTE\_\-ASMA} (uint64\_\-t reg)
\item 
uint64\_\-t \hyperlink{namespaceAlphaISA_a1d43dec6cc4c104201ca82a0b2a28d56}{MCSR\_\-SP} (uint64\_\-t reg)
\item 
bool \hyperlink{namespaceAlphaISA_a77a0dc059f8e677358c55c3c206ea78b}{ICSR\_\-SDE} (uint64\_\-t reg)
\item 
int \hyperlink{namespaceAlphaISA_a1296f5f4491f6eafcd4cac6c96b2ceb4}{ICSR\_\-SPE} (uint64\_\-t reg)
\item 
bool \hyperlink{namespaceAlphaISA_ad98e58e7430195419d36c46d7bfb1af2}{ICSR\_\-FPE} (uint64\_\-t reg)
\item 
uint64\_\-t \hyperlink{namespaceAlphaISA_aea45c43f418ab3870323f1826f2a5038}{ALT\_\-MODE\_\-AM} (uint64\_\-t reg)
\item 
uint64\_\-t \hyperlink{namespaceAlphaISA_ad60009a95542d624d42cf5134774bda8}{DTB\_\-CM\_\-CM} (uint64\_\-t reg)
\item 
uint64\_\-t \hyperlink{namespaceAlphaISA_a95f34da1a383722d1e64b076a35cdcd9}{ICM\_\-CM} (uint64\_\-t reg)
\item 
int \hyperlink{namespaceAlphaISA_a9a4cdce6243495f64ef6cc1c6912da10}{Opcode} (\hyperlink{namespaceAlphaISA_a301c22ea09fa33dcfe6ddf22f203699c}{MachInst} inst)
\item 
int \hyperlink{namespaceAlphaISA_a5fb6bfaf48ec71f9e3354545d3aa85ff}{Ra} (\hyperlink{namespaceAlphaISA_a301c22ea09fa33dcfe6ddf22f203699c}{MachInst} inst)
\item 
void \hyperlink{namespaceAlphaISA_abc1bf54037f3c4812019fa985607bbd2}{initializeIprTable} ()
\item 
bool \hyperlink{namespaceAlphaISA_aa3cf21b4a9cdea68799e13e18f44d3d4}{IprIsWritable} (int index)
\item 
bool \hyperlink{namespaceAlphaISA_a7d31db1cc7ca61db4f288b9e525922e1}{IprIsReadable} (int index)
\item 
\hyperlink{classRefCountingPtr}{StaticInstPtr} \hyperlink{namespaceAlphaISA_aef30743e4d38e3498eb69d368026c8f8}{decodeInst} (\hyperlink{namespaceAlphaISA_aec686c38e40c7f794f1435591c15c275}{ExtMachInst})
\item 
{\footnotesize template$<$class XC $>$ }\\void \hyperlink{namespaceAlphaISA_aae6ad66df5dfd5de14b36293aaf2e7f1}{handleLockedSnoop} (XC $\ast$xc, \hyperlink{classPacket}{PacketPtr} pkt, \hyperlink{classm5_1_1params_1_1Addr}{Addr} cacheBlockMask)
\item 
{\footnotesize template$<$class XC $>$ }\\void \hyperlink{namespaceAlphaISA_a00333a272d42606a01cc33c81999a58b}{handleLockedRead} (XC $\ast$xc, \hyperlink{classRequest}{Request} $\ast$req)
\item 
{\footnotesize template$<$class XC $>$ }\\void \hyperlink{namespaceAlphaISA_a300fd7902bc6b2f2407c79f776d92ee8}{handleLockedSnoopHit} (XC $\ast$xc)
\item 
{\footnotesize template$<$class XC $>$ }\\bool \hyperlink{namespaceAlphaISA_a1087208351cf56657581daf8f2f918c8}{handleLockedWrite} (XC $\ast$xc, \hyperlink{classRequest}{Request} $\ast$req, \hyperlink{classm5_1_1params_1_1Addr}{Addr} cacheBlockMask)
\item 
{\footnotesize template$<$class TC $>$ }\\unsigned \hyperlink{namespaceAlphaISA_a9f62368d1287f246b4026dfb6206bc4d}{getVirtProcNum} (TC $\ast$tc)
\item 
{\footnotesize template$<$class TC $>$ }\\unsigned \hyperlink{namespaceAlphaISA_a7956606c6fe17700d24242789ae5002c}{getTargetThread} (TC $\ast$tc)
\item 
uint64\_\-t \hyperlink{namespaceAlphaISA_a3f9560369e934be05b1dd8f23fbd6104}{getArgument} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc, int \&number, uint16\_\-t size, bool fp)
\item 
void \hyperlink{namespaceAlphaISA_aaeffcccf262b0dbd3cbcc8b4cef41168}{copyRegs} (\hyperlink{classThreadContext}{ThreadContext} $\ast$src, \hyperlink{classThreadContext}{ThreadContext} $\ast$dest)
\item 
void \hyperlink{namespaceAlphaISA_a42833096094e5ff0f2de948bf8e5965c}{copyMiscRegs} (\hyperlink{classThreadContext}{ThreadContext} $\ast$src, \hyperlink{classThreadContext}{ThreadContext} $\ast$dest)
\item 
void \hyperlink{namespaceAlphaISA_a2624d7d8bac3eb03de2eb6e83903c208}{skipFunction} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
\hyperlink{classGenericISA_1_1SimplePCState}{PCState} \hyperlink{namespaceAlphaISA_a7480844aa2eaec6bd5e60412bf6c4a38}{buildRetPC} (const \hyperlink{classGenericISA_1_1SimplePCState}{PCState} \&curPC, const \hyperlink{classGenericISA_1_1SimplePCState}{PCState} \&callPC)
\item 
bool \hyperlink{namespaceAlphaISA_a166daa198f05f80c18b5249f18a0675e}{inUserMode} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
{\footnotesize template$<$class TC $>$ }\\void \hyperlink{namespaceAlphaISA_ae69d09a8a385eb3239db7d28788f9f3f}{zeroRegisters} (TC $\ast$tc)
\item 
bool \hyperlink{namespaceAlphaISA_a890ffda2717ffc0e2cd0e9f80b90fad2}{PcPAL} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} addr)
\item 
void \hyperlink{namespaceAlphaISA_a65b7ec798c399b980dc23332b8684a0b}{startupCPU} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc, int cpuId)
\item 
\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a7011d6b73edace006e7c43b09d9ae703}{PteAddr} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} a)
\item 
bool \hyperlink{namespaceAlphaISA_a2451f4cdda3759a112904a5bf9adc948}{IsUSeg} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} a)
\item 
bool \hyperlink{namespaceAlphaISA_ae30e2a62fc7b8017254375687db343ee}{IsK0Seg} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} a)
\item 
\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a3429ac3cc50f87a6522ce09b611ea974}{K0Seg2Phys} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} addr)
\item 
bool \hyperlink{namespaceAlphaISA_ab93fa394a0732944836267b5ca194e99}{IsK1Seg} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} a)
\item 
\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_aa30de8739aa107005b5f69984513fc8f}{TruncPage} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} addr)
\item 
\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a31ed8a5ee9eabb285172c3e8b40e0427}{RoundPage} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} addr)
\item 
void \hyperlink{namespaceAlphaISA_add1b209af0281827d9ac0a67747a3bf7}{advancePC} (\hyperlink{classGenericISA_1_1SimplePCState}{PCState} \&pc, const \hyperlink{classRefCountingPtr}{StaticInstPtr} inst)
\item 
uint64\_\-t \hyperlink{namespaceAlphaISA_abb48fd2963e6ebf6b013e5546f1f7d87}{getExecutingAsid} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
\hyperlink{structAlphaISA_1_1PageTableEntry}{PageTableEntry} \hyperlink{namespaceAlphaISA_a3a06f643871ad1e52bbf9892022e1ff8}{kernel\_\-pte\_\-lookup} (\hyperlink{classPortProxy}{PortProxy} \&mem, \hyperlink{classm5_1_1params_1_1Addr}{Addr} ptbr, \hyperlink{structAlphaISA_1_1VAddr}{VAddr} vaddr)
\item 
\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a3828815371ad2b0a1be60abdcb405cf9}{vtophys} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} vaddr)
\item 
\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_af1014ad6d87b8a97e9d660234574a565}{vtophys} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc, \hyperlink{classm5_1_1params_1_1Addr}{Addr} addr)
\end{DoxyCompactItemize}
\subsection*{変数}
\begin{DoxyCompactItemize}
\item 
int \hyperlink{namespaceAlphaISA_a21fbc55471b0f0ca756a8ff20c86926a}{break\_\-ipl} = -\/1
\item 
const uint64\_\-t \hyperlink{namespaceAlphaISA_ab71cf3e85f86b7f2ed5572f2c4c04129}{AsnMask} = ULL(0xff)
\item 
const int \hyperlink{namespaceAlphaISA_a5ce0fab4a9e923e190218b6d12207a9d}{VAddrImplBits} = 43
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a3d31b41fa4d20dbbd91b61d7df201ac9}{VAddrImplMask} = (ULL(1) $<$$<$ \hyperlink{namespaceAlphaISA_a5ce0fab4a9e923e190218b6d12207a9d}{VAddrImplBits}) -\/ 1
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_abf1ec857b893186376e563b0da26ec1b}{VAddrUnImplMask} = $\sim$\hyperlink{namespaceAlphaISA_a3d31b41fa4d20dbbd91b61d7df201ac9}{VAddrImplMask}
\item 
const int \hyperlink{namespaceAlphaISA_a524d6a2c6c70550904ff8fbcd015d6ec}{PAddrImplBits} = 44
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_abb8b7685b079953e35015543262458e2}{PAddrImplMask} = (ULL(1) $<$$<$ \hyperlink{namespaceAlphaISA_a524d6a2c6c70550904ff8fbcd015d6ec}{PAddrImplBits}) -\/ 1
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_ac10235dc75b856834b31439d8e250374}{PAddrUncachedBit39} = ULL(0x8000000000)
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a49418c464b9c2fec6cdcbd0bc558d14c}{PAddrUncachedBit40} = ULL(0x10000000000)
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_ac252afca5e58f1a1873328793f69804c}{PAddrUncachedBit43} = ULL(0x80000000000)
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a0560c6f813b1ab48a8790c503feb1158}{PAddrUncachedMask} = ULL(0x807ffffffff)
\item 
const uint64\_\-t \hyperlink{namespaceAlphaISA_a4b5e389d1116e4dbfd4d9c3e918d87cf}{MM\_\-STAT\_\-BAD\_\-VA\_\-MASK} = ULL(0x0020)
\item 
const uint64\_\-t \hyperlink{namespaceAlphaISA_ad307c833a813184d15a18a5063358916}{MM\_\-STAT\_\-DTB\_\-MISS\_\-MASK} = ULL(0x0010)
\item 
const uint64\_\-t \hyperlink{namespaceAlphaISA_a0bd71744e6a29780f244bc897291ca57}{MM\_\-STAT\_\-FONW\_\-MASK} = ULL(0x0008)
\item 
const uint64\_\-t \hyperlink{namespaceAlphaISA_aab1a75bed1961a122e6bb731b866cf27}{MM\_\-STAT\_\-FONR\_\-MASK} = ULL(0x0004)
\item 
const uint64\_\-t \hyperlink{namespaceAlphaISA_a0affe5a0a033bf0f88646d2f683935be}{MM\_\-STAT\_\-ACV\_\-MASK} = ULL(0x0002)
\item 
const uint64\_\-t \hyperlink{namespaceAlphaISA_a305c800386d962542fb4c74e5961121f}{MM\_\-STAT\_\-WR\_\-MASK} = ULL(0x0001)
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a472839c7f0afafca3f4e2d5dd2179ab2}{PalBase} = 0x4000
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_abc996cfd68e764265e505f2904723667}{PalMax} = 0x10000
\item 
\hyperlink{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470}{md\_\-ipr\_\-names} \hyperlink{namespaceAlphaISA_a85596e9220b88ac7b8d5045e67e0c8d9}{MiscRegIndexToIpr} \mbox{[}NumInternalProcRegs\mbox{]}
\item 
int \hyperlink{namespaceAlphaISA_a8e41b21abec90c022e4c8c9f8b7a1e2e}{IprToMiscRegIndex} \mbox{[}MaxInternalProcRegs\mbox{]}
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a6eacddc1d6d191380d9afdac5920ea48}{PageShift} = 13
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_ad9d6a4d965e107c9a7214f096107296b}{PageBytes} = ULL(1) $<$$<$ \hyperlink{namespaceAlphaISA_a6eacddc1d6d191380d9afdac5920ea48}{PageShift}
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_acd1e88c82c4d48223a490f4d235ced74}{PageMask} = $\sim$(\hyperlink{namespaceAlphaISA_ad9d6a4d965e107c9a7214f096107296b}{PageBytes} -\/ 1)
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a51e1064f1269394dc26702651be5061f}{PageOffset} = \hyperlink{namespaceAlphaISA_ad9d6a4d965e107c9a7214f096107296b}{PageBytes} -\/ 1
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_af2c06ba3a5eb15cdac25d21b735b7161}{PteShift} = 3
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a9f060ccda225dfb28dff712695adab46}{NPtePageShift} = \hyperlink{namespaceAlphaISA_a6eacddc1d6d191380d9afdac5920ea48}{PageShift} -\/ \hyperlink{namespaceAlphaISA_af2c06ba3a5eb15cdac25d21b735b7161}{PteShift}
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_ae295358052b4e754e08cd5cd763c212a}{NPtePage} = ULL(1) $<$$<$ \hyperlink{namespaceAlphaISA_a9f060ccda225dfb28dff712695adab46}{NPtePageShift}
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a11ac2316fa90081132b648e36e4dd11b}{PteMask} = \hyperlink{namespaceAlphaISA_ae295358052b4e754e08cd5cd763c212a}{NPtePage} -\/ 1
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a9d54e751f7acdb2ea3b820539047d085}{USegBase} = ULL(0x0)
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a42b44a1d23d813c474aef63cd9c7a729}{USegEnd} = ULL(0x000003ffffffffff)
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_addb273bca2a259dc76f478f53b61ff11}{K0SegBase} = ULL(0xfffffc0000000000)
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_acc102ef1fcdb799119ec7b33af4198f0}{K0SegEnd} = ULL(0xfffffdffffffffff)
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_af3e520006557877e41eafa56b43b35b8}{K1SegBase} = ULL(0xfffffe0000000000)
\item 
const \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{namespaceAlphaISA_a1c845959a4414a849c86e1064d650fc7}{K1SegEnd} = ULL(0xffffffffffffffff)
\item 
const \hyperlink{namespaceAlphaISA_aec686c38e40c7f794f1435591c15c275}{ExtMachInst} \hyperlink{namespaceAlphaISA_a8d1e39e0ea757dcc9725c6ccd81dd4c4}{NoopMachInst} = 0x2ffe0000
\item 
const bool \hyperlink{namespaceAlphaISA_a1c3adbc67ce574fe545e332d3bc677be}{HasUnalignedMemAcc} = false
\item 
const bool \hyperlink{namespaceAlphaISA_a9faf3aac879cfa867d4ae15d4119c45e}{CurThreadInfoImplemented} = true
\item 
const int \hyperlink{namespaceAlphaISA_a7e5bf2f33f34327efc1eeccbb0c1141f}{CurThreadInfoReg} = AlphaISA::IPR\_\-PALtemp23
\item 
const int \hyperlink{namespaceAlphaISA_a47db6c8581feb5d9094784b480156f0b}{MaxMiscDestRegs} = AlphaISAInst::MaxMiscDestRegs + 1
\item 
const \hyperlink{namespaceAlphaISA_a1c4e98d2e6a11a837bf9ccd20dd32f8a}{RegIndex} \hyperlink{namespaceAlphaISA_a38e079cf64d8a3ced6ce8e52ce269a5e}{ZeroReg} = 31
\item 
const \hyperlink{namespaceAlphaISA_a1c4e98d2e6a11a837bf9ccd20dd32f8a}{RegIndex} \hyperlink{namespaceAlphaISA_a344fcaf70f4d9d6fe84dc5eda59e49eb}{StackPointerReg} = 30
\item 
const \hyperlink{namespaceAlphaISA_a1c4e98d2e6a11a837bf9ccd20dd32f8a}{RegIndex} \hyperlink{namespaceAlphaISA_a569ad17fb9f0eb70ebdb6f8b1c1ab5ce}{GlobalPointerReg} = 29
\item 
const \hyperlink{namespaceAlphaISA_a1c4e98d2e6a11a837bf9ccd20dd32f8a}{RegIndex} \hyperlink{namespaceAlphaISA_a918dcb458d920fe32f90d942585cc4e5}{ProcedureValueReg} = 27
\item 
const \hyperlink{namespaceAlphaISA_a1c4e98d2e6a11a837bf9ccd20dd32f8a}{RegIndex} \hyperlink{namespaceAlphaISA_ac35e74d63805165abcadf5e48ba17caf}{ReturnAddressReg} = 26
\item 
const \hyperlink{namespaceAlphaISA_a1c4e98d2e6a11a837bf9ccd20dd32f8a}{RegIndex} \hyperlink{namespaceAlphaISA_a5aa17c403dc1152a73ef61c17f4e02cf}{ReturnValueReg} = 0
\item 
const \hyperlink{namespaceAlphaISA_a1c4e98d2e6a11a837bf9ccd20dd32f8a}{RegIndex} \hyperlink{namespaceAlphaISA_a3bd8c9c7538a065181e1e54fea758ada}{FramePointerReg} = 15
\item 
const \hyperlink{namespaceAlphaISA_a1c4e98d2e6a11a837bf9ccd20dd32f8a}{RegIndex} \hyperlink{namespaceAlphaISA_a208b182e71958af642826cde032dcd60}{SyscallNumReg} = 0
\item 
const \hyperlink{namespaceAlphaISA_a1c4e98d2e6a11a837bf9ccd20dd32f8a}{RegIndex} \hyperlink{namespaceAlphaISA_a4ea7a0e850916ddcb5d2b77078e3e0c7}{FirstArgumentReg} = 16
\item 
const \hyperlink{namespaceAlphaISA_a1c4e98d2e6a11a837bf9ccd20dd32f8a}{RegIndex} \hyperlink{namespaceAlphaISA_a6b71a09200f90f7292045d3560f10dad}{SyscallPseudoReturnReg} = 20
\item 
const \hyperlink{namespaceAlphaISA_a1c4e98d2e6a11a837bf9ccd20dd32f8a}{RegIndex} \hyperlink{namespaceAlphaISA_a6c8c50158f99f454a2f011a1806f76c2}{SyscallSuccessReg} = 19
\item 
const int \hyperlink{namespaceAlphaISA_a405c0abe85dc0da846c120e3b31f375c}{NumIntArchRegs} = 32
\item 
const int \hyperlink{namespaceAlphaISA_a28eb16586861c2678813557695525732}{NumPALShadowRegs} = 8
\item 
const int \hyperlink{namespaceAlphaISA_a9ec947def3616ab9415089776195fa09}{NumFloatArchRegs} = 32
\item 
const int \hyperlink{namespaceAlphaISA_a9c412b5118ce369570c156c4e156638a}{NumIntRegs} = \hyperlink{namespaceAlphaISA_a405c0abe85dc0da846c120e3b31f375c}{NumIntArchRegs} + \hyperlink{namespaceAlphaISA_a28eb16586861c2678813557695525732}{NumPALShadowRegs}
\item 
const int \hyperlink{namespaceAlphaISA_a627b25288f2452be107872a138df8b85}{NumFloatRegs} = \hyperlink{namespaceAlphaISA_a9ec947def3616ab9415089776195fa09}{NumFloatArchRegs}
\item 
const int \hyperlink{namespaceAlphaISA_a717317b863009b3e1b683c3bdddb9fd3}{NumCCRegs} = 0
\item 
const int \hyperlink{namespaceAlphaISA_a568d4aa96dd7cd963f3b1b1b0446c9c6}{NumMiscRegs} = NUM\_\-MISCREGS
\item 
const int \hyperlink{namespaceAlphaISA_a578a3508d56f10e933ba9559e2cf907c}{TotalNumRegs}
\item 
const int \hyperlink{namespaceAlphaISA_a29caebb462e412f2fced9b28d889cbde}{reg\_\-redir} \mbox{[}\hyperlink{namespaceAlphaISA_a9c412b5118ce369570c156c4e156638a}{NumIntRegs}\mbox{]}
\end{DoxyCompactItemize}


\subsection{型定義}
\hypertarget{namespaceAlphaISA_a5834599c0196ce4accda8049e7320621}{
\index{AlphaISA@{AlphaISA}!CCReg@{CCReg}}
\index{CCReg@{CCReg}!AlphaISA@{AlphaISA}}
\subsubsection[{CCReg}]{\setlength{\rightskip}{0pt plus 5cm}typedef uint8\_\-t {\bf CCReg}}}
\label{namespaceAlphaISA_a5834599c0196ce4accda8049e7320621}
\hypertarget{namespaceAlphaISA_aec686c38e40c7f794f1435591c15c275}{
\index{AlphaISA@{AlphaISA}!ExtMachInst@{ExtMachInst}}
\index{ExtMachInst@{ExtMachInst}!AlphaISA@{AlphaISA}}
\subsubsection[{ExtMachInst}]{\setlength{\rightskip}{0pt plus 5cm}typedef uint64\_\-t {\bf ExtMachInst}}}
\label{namespaceAlphaISA_aec686c38e40c7f794f1435591c15c275}
\hypertarget{namespaceAlphaISA_a5c26c9764cc05486454998efadf79833}{
\index{AlphaISA@{AlphaISA}!FaultVect@{FaultVect}}
\index{FaultVect@{FaultVect}!AlphaISA@{AlphaISA}}
\subsubsection[{FaultVect}]{\setlength{\rightskip}{0pt plus 5cm}typedef const {\bf Addr} {\bf FaultVect}}}
\label{namespaceAlphaISA_a5c26c9764cc05486454998efadf79833}
\hypertarget{namespaceAlphaISA_a06fae4f187c7c94b8b0046dd6802be48}{
\index{AlphaISA@{AlphaISA}!FloatReg@{FloatReg}}
\index{FloatReg@{FloatReg}!AlphaISA@{AlphaISA}}
\subsubsection[{FloatReg}]{\setlength{\rightskip}{0pt plus 5cm}typedef double {\bf FloatReg}}}
\label{namespaceAlphaISA_a06fae4f187c7c94b8b0046dd6802be48}
\hypertarget{namespaceAlphaISA_a6905e424d12491fe126e1a22a9c8d655}{
\index{AlphaISA@{AlphaISA}!FloatRegBits@{FloatRegBits}}
\index{FloatRegBits@{FloatRegBits}!AlphaISA@{AlphaISA}}
\subsubsection[{FloatRegBits}]{\setlength{\rightskip}{0pt plus 5cm}typedef uint64\_\-t {\bf FloatRegBits}}}
\label{namespaceAlphaISA_a6905e424d12491fe126e1a22a9c8d655}
\hypertarget{namespaceAlphaISA_a0e080577527fb3e9685399f75b5caf15}{
\index{AlphaISA@{AlphaISA}!IntReg@{IntReg}}
\index{IntReg@{IntReg}!AlphaISA@{AlphaISA}}
\subsubsection[{IntReg}]{\setlength{\rightskip}{0pt plus 5cm}typedef uint64\_\-t {\bf IntReg}}}
\label{namespaceAlphaISA_a0e080577527fb3e9685399f75b5caf15}
\hypertarget{namespaceAlphaISA_a13e8c318dd29afdaf79751a072344db8}{
\index{AlphaISA@{AlphaISA}!LargestRead@{LargestRead}}
\index{LargestRead@{LargestRead}!AlphaISA@{AlphaISA}}
\subsubsection[{LargestRead}]{\setlength{\rightskip}{0pt plus 5cm}typedef uint64\_\-t {\bf LargestRead}}}
\label{namespaceAlphaISA_a13e8c318dd29afdaf79751a072344db8}
\hypertarget{namespaceAlphaISA_a301c22ea09fa33dcfe6ddf22f203699c}{
\index{AlphaISA@{AlphaISA}!MachInst@{MachInst}}
\index{MachInst@{MachInst}!AlphaISA@{AlphaISA}}
\subsubsection[{MachInst}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf uint32\_\-t} {\bf MachInst}}}
\label{namespaceAlphaISA_a301c22ea09fa33dcfe6ddf22f203699c}
\hypertarget{namespaceAlphaISA_aa16539aa6584fd12f7d6fa868f75b4de}{
\index{AlphaISA@{AlphaISA}!MiscReg@{MiscReg}}
\index{MiscReg@{MiscReg}!AlphaISA@{AlphaISA}}
\subsubsection[{MiscReg}]{\setlength{\rightskip}{0pt plus 5cm}typedef uint64\_\-t {\bf MiscReg}}}
\label{namespaceAlphaISA_aa16539aa6584fd12f7d6fa868f75b4de}
\hypertarget{namespaceAlphaISA_af780de49982ecf691215cac9b9dfc615}{
\index{AlphaISA@{AlphaISA}!PCState@{PCState}}
\index{PCState@{PCState}!AlphaISA@{AlphaISA}}
\subsubsection[{PCState}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf GenericISA::SimplePCState}$<${\bf MachInst}$>$ {\bf PCState}}}
\label{namespaceAlphaISA_af780de49982ecf691215cac9b9dfc615}
\hypertarget{namespaceAlphaISA_a1c4e98d2e6a11a837bf9ccd20dd32f8a}{
\index{AlphaISA@{AlphaISA}!RegIndex@{RegIndex}}
\index{RegIndex@{RegIndex}!AlphaISA@{AlphaISA}}
\subsubsection[{RegIndex}]{\setlength{\rightskip}{0pt plus 5cm}typedef uint8\_\-t {\bf RegIndex}}}
\label{namespaceAlphaISA_a1c4e98d2e6a11a837bf9ccd20dd32f8a}


\subsection{列挙型}
\hypertarget{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55b}{
\subsubsection[{"@0}]{\setlength{\rightskip}{0pt plus 5cm}anonymous enum}}
\label{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55b}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{LogVMPageSize@{LogVMPageSize}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!LogVMPageSize@{LogVMPageSize}}\item[{\em 
\hypertarget{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55ba4bf6471bc0cacbced4fb7c20d5b62ed2}{
LogVMPageSize}
\label{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55ba4bf6471bc0cacbced4fb7c20d5b62ed2}
}]\index{VMPageSize@{VMPageSize}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!VMPageSize@{VMPageSize}}\item[{\em 
\hypertarget{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55babe0c83362ff9a394bc07b0e26f089b83}{
VMPageSize}
\label{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55babe0c83362ff9a394bc07b0e26f089b83}
}]\index{BranchPredAddrShiftAmt@{BranchPredAddrShiftAmt}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!BranchPredAddrShiftAmt@{BranchPredAddrShiftAmt}}\item[{\em 
\hypertarget{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55bab6e27fddecb5ea8a8f85df1cf2f19698}{
BranchPredAddrShiftAmt}
\label{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55bab6e27fddecb5ea8a8f85df1cf2f19698}
}]\index{MachineBytes@{MachineBytes}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!MachineBytes@{MachineBytes}}\item[{\em 
\hypertarget{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55badd93150507c751debeaefa48d8a8cfe5}{
MachineBytes}
\label{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55badd93150507c751debeaefa48d8a8cfe5}
}]\index{WordBytes@{WordBytes}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!WordBytes@{WordBytes}}\item[{\em 
\hypertarget{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55ba2c71f93071b4020680d196ef87d692be}{
WordBytes}
\label{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55ba2c71f93071b4020680d196ef87d692be}
}]\index{HalfwordBytes@{HalfwordBytes}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!HalfwordBytes@{HalfwordBytes}}\item[{\em 
\hypertarget{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55ba2655c394d414a250fb7613c44cd91e11}{
HalfwordBytes}
\label{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55ba2655c394d414a250fb7613c44cd91e11}
}]\index{ByteBytes@{ByteBytes}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!ByteBytes@{ByteBytes}}\item[{\em 
\hypertarget{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55ba99641f26e588b76bc6abc64c745a5f65}{
ByteBytes}
\label{namespaceAlphaISA_a06fc87d81c62e9abb8790b6e5713c55ba99641f26e588b76bc6abc64c745a5f65}
}]\end{description}
\end{Desc}




\begin{DoxyCode}
114      {
115     LogVMPageSize = 13,       // 8K bytes
116     VMPageSize = (1 << LogVMPageSize),
117 
118     BranchPredAddrShiftAmt = 2, // instructions are 4-byte aligned
119 
120     MachineBytes = 8,
121     WordBytes = 4,
122     HalfwordBytes = 2,
123     ByteBytes = 1
124 };
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_afe61b52ff986be7551c135c76c5158ed}{
\index{AlphaISA@{AlphaISA}!annotes@{annotes}}
\index{annotes@{annotes}!AlphaISA@{AlphaISA}}
\subsubsection[{annotes}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf annotes}}}
\label{namespaceAlphaISA_afe61b52ff986be7551c135c76c5158ed}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{ANNOTE\_\-NONE@{ANNOTE\_\-NONE}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!ANNOTE\_\-NONE@{ANNOTE\_\-NONE}}\item[{\em 
\hypertarget{namespaceAlphaISA_afe61b52ff986be7551c135c76c5158eda80d10f016be1e607c44e9f9614a86c77}{
ANNOTE\_\-NONE}
\label{namespaceAlphaISA_afe61b52ff986be7551c135c76c5158eda80d10f016be1e607c44e9f9614a86c77}
}]\index{ITOUCH\_\-ANNOTE@{ITOUCH\_\-ANNOTE}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!ITOUCH\_\-ANNOTE@{ITOUCH\_\-ANNOTE}}\item[{\em 
\hypertarget{namespaceAlphaISA_afe61b52ff986be7551c135c76c5158edadab3a452d0668d865718dc4c6d912244}{
ITOUCH\_\-ANNOTE}
\label{namespaceAlphaISA_afe61b52ff986be7551c135c76c5158edadab3a452d0668d865718dc4c6d912244}
}]\end{description}
\end{Desc}




\begin{DoxyCode}
48 {
49     ANNOTE_NONE = 0,
50     // An impossible number for instruction annotations
51     ITOUCH_ANNOTE = 0xffffffff
52 };
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a4720195f4575f008ac78181d27db827e}{
\index{AlphaISA@{AlphaISA}!DependenceTags@{DependenceTags}}
\index{DependenceTags@{DependenceTags}!AlphaISA@{AlphaISA}}
\subsubsection[{DependenceTags}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf DependenceTags}}}
\label{namespaceAlphaISA_a4720195f4575f008ac78181d27db827e}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{FP\_\-Reg\_\-Base@{FP\_\-Reg\_\-Base}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!FP\_\-Reg\_\-Base@{FP\_\-Reg\_\-Base}}\item[{\em 
\hypertarget{namespaceAlphaISA_a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4}{
FP\_\-Reg\_\-Base}
\label{namespaceAlphaISA_a4720195f4575f008ac78181d27db827ea23c089ac23981fe820094e2fc1579bf4}
}]\index{CC\_\-Reg\_\-Base@{CC\_\-Reg\_\-Base}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!CC\_\-Reg\_\-Base@{CC\_\-Reg\_\-Base}}\item[{\em 
\hypertarget{namespaceAlphaISA_a4720195f4575f008ac78181d27db827eae261857dbef59e0d93992a1e2d1fa322}{
CC\_\-Reg\_\-Base}
\label{namespaceAlphaISA_a4720195f4575f008ac78181d27db827eae261857dbef59e0d93992a1e2d1fa322}
}]\index{Misc\_\-Reg\_\-Base@{Misc\_\-Reg\_\-Base}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!Misc\_\-Reg\_\-Base@{Misc\_\-Reg\_\-Base}}\item[{\em 
\hypertarget{namespaceAlphaISA_a4720195f4575f008ac78181d27db827ea0cbf9912f8507e55495a158f1b94f803}{
Misc\_\-Reg\_\-Base}
\label{namespaceAlphaISA_a4720195f4575f008ac78181d27db827ea0cbf9912f8507e55495a158f1b94f803}
}]\index{Max\_\-Reg\_\-Index@{Max\_\-Reg\_\-Index}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!Max\_\-Reg\_\-Index@{Max\_\-Reg\_\-Index}}\item[{\em 
\hypertarget{namespaceAlphaISA_a4720195f4575f008ac78181d27db827ea0693397933007a82bea39457bd7a7151}{
Max\_\-Reg\_\-Index}
\label{namespaceAlphaISA_a4720195f4575f008ac78181d27db827ea0693397933007a82bea39457bd7a7151}
}]\end{description}
\end{Desc}




\begin{DoxyCode}
104                     {
105     // 0..31 are the integer regs 0..31
106     // 32..63 are the FP regs 0..31, i.e. use (reg + FP_Reg_Base)
107     FP_Reg_Base = NumIntRegs,
108     CC_Reg_Base = FP_Reg_Base + NumFloatRegs,
109     Misc_Reg_Base = CC_Reg_Base + NumCCRegs, // NumCCRegs == 0
110     Max_Reg_Index = Misc_Reg_Base + NumMiscRegs + NumInternalProcRegs
111 };
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558c}{
\index{AlphaISA@{AlphaISA}!InterruptLevels@{InterruptLevels}}
\index{InterruptLevels@{InterruptLevels}!AlphaISA@{AlphaISA}}
\subsubsection[{InterruptLevels}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf InterruptLevels}}}
\label{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558c}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{INTLEVEL\_\-SOFTWARE\_\-MIN@{INTLEVEL\_\-SOFTWARE\_\-MIN}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!INTLEVEL\_\-SOFTWARE\_\-MIN@{INTLEVEL\_\-SOFTWARE\_\-MIN}}\item[{\em 
\hypertarget{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca88adb4d39e622bee9138a72de9b75dbf}{
INTLEVEL\_\-SOFTWARE\_\-MIN}
\label{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca88adb4d39e622bee9138a72de9b75dbf}
}]\index{INTLEVEL\_\-SOFTWARE\_\-MAX@{INTLEVEL\_\-SOFTWARE\_\-MAX}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!INTLEVEL\_\-SOFTWARE\_\-MAX@{INTLEVEL\_\-SOFTWARE\_\-MAX}}\item[{\em 
\hypertarget{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca42283470a6f9edde0640fe389f0923c0}{
INTLEVEL\_\-SOFTWARE\_\-MAX}
\label{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca42283470a6f9edde0640fe389f0923c0}
}]\index{INTLEVEL\_\-EXTERNAL\_\-MIN@{INTLEVEL\_\-EXTERNAL\_\-MIN}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!INTLEVEL\_\-EXTERNAL\_\-MIN@{INTLEVEL\_\-EXTERNAL\_\-MIN}}\item[{\em 
\hypertarget{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca5bafe7db9166b1b771927b598c5bdb69}{
INTLEVEL\_\-EXTERNAL\_\-MIN}
\label{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca5bafe7db9166b1b771927b598c5bdb69}
}]\index{INTLEVEL\_\-EXTERNAL\_\-MAX@{INTLEVEL\_\-EXTERNAL\_\-MAX}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!INTLEVEL\_\-EXTERNAL\_\-MAX@{INTLEVEL\_\-EXTERNAL\_\-MAX}}\item[{\em 
\hypertarget{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca7ad4f1039bf43f99bcc4646a5a7125c9}{
INTLEVEL\_\-EXTERNAL\_\-MAX}
\label{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca7ad4f1039bf43f99bcc4646a5a7125c9}
}]\index{INTLEVEL\_\-IRQ0@{INTLEVEL\_\-IRQ0}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!INTLEVEL\_\-IRQ0@{INTLEVEL\_\-IRQ0}}\item[{\em 
\hypertarget{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca1d59f88cd22bfa77731bd6901a322a28}{
INTLEVEL\_\-IRQ0}
\label{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca1d59f88cd22bfa77731bd6901a322a28}
}]\index{INTLEVEL\_\-IRQ1@{INTLEVEL\_\-IRQ1}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!INTLEVEL\_\-IRQ1@{INTLEVEL\_\-IRQ1}}\item[{\em 
\hypertarget{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca6f91d7932be0aefa29b9d6c9e73243a6}{
INTLEVEL\_\-IRQ1}
\label{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca6f91d7932be0aefa29b9d6c9e73243a6}
}]\index{INTINDEX\_\-ETHERNET@{INTINDEX\_\-ETHERNET}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!INTINDEX\_\-ETHERNET@{INTINDEX\_\-ETHERNET}}\item[{\em 
\hypertarget{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca3038a9544c77113b06ff7927474bca85}{
INTINDEX\_\-ETHERNET}
\label{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca3038a9544c77113b06ff7927474bca85}
}]\index{INTINDEX\_\-SCSI@{INTINDEX\_\-SCSI}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!INTINDEX\_\-SCSI@{INTINDEX\_\-SCSI}}\item[{\em 
\hypertarget{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558caf7f545d2095c0fbb8a1c2fb3ad8ba947}{
INTINDEX\_\-SCSI}
\label{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558caf7f545d2095c0fbb8a1c2fb3ad8ba947}
}]\index{INTLEVEL\_\-IRQ2@{INTLEVEL\_\-IRQ2}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!INTLEVEL\_\-IRQ2@{INTLEVEL\_\-IRQ2}}\item[{\em 
\hypertarget{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558caeffd94245750f2425c81d89d863aef9e}{
INTLEVEL\_\-IRQ2}
\label{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558caeffd94245750f2425c81d89d863aef9e}
}]\index{INTLEVEL\_\-IRQ3@{INTLEVEL\_\-IRQ3}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!INTLEVEL\_\-IRQ3@{INTLEVEL\_\-IRQ3}}\item[{\em 
\hypertarget{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca11505da41aee172a0c93fd2783b608a6}{
INTLEVEL\_\-IRQ3}
\label{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca11505da41aee172a0c93fd2783b608a6}
}]\index{INTLEVEL\_\-SERIAL@{INTLEVEL\_\-SERIAL}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!INTLEVEL\_\-SERIAL@{INTLEVEL\_\-SERIAL}}\item[{\em 
\hypertarget{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558cac9ef7357d98cc6e509a35b6c9af80d57}{
INTLEVEL\_\-SERIAL}
\label{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558cac9ef7357d98cc6e509a35b6c9af80d57}
}]\index{NumInterruptLevels@{NumInterruptLevels}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!NumInterruptLevels@{NumInterruptLevels}}\item[{\em 
\hypertarget{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca99ca7f61018446c5139d3d7865a5c634}{
NumInterruptLevels}
\label{namespaceAlphaISA_aa201d1f9b8ac67b80bdf6c08f370558ca99ca7f61018446c5139d3d7865a5c634}
}]\end{description}
\end{Desc}




\begin{DoxyCode}
83 {
84     INTLEVEL_SOFTWARE_MIN = 4,
85     INTLEVEL_SOFTWARE_MAX = 19,
86 
87     INTLEVEL_EXTERNAL_MIN = 20,
88     INTLEVEL_EXTERNAL_MAX = 34,
89 
90     INTLEVEL_IRQ0 = 20,
91     INTLEVEL_IRQ1 = 21,
92     INTINDEX_ETHERNET = 0,
93     INTINDEX_SCSI = 1,
94     INTLEVEL_IRQ2 = 22,
95     INTLEVEL_IRQ3 = 23,
96 
97     INTLEVEL_SERIAL = 33,
98 
99     NumInterruptLevels = INTLEVEL_EXTERNAL_MAX
100 };
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470}{
\index{AlphaISA@{AlphaISA}!md\_\-ipr\_\-names@{md\_\-ipr\_\-names}}
\index{md\_\-ipr\_\-names@{md\_\-ipr\_\-names}!AlphaISA@{AlphaISA}}
\subsubsection[{md\_\-ipr\_\-names}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf md\_\-ipr\_\-names}}}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{RAW\_\-IPR\_\-ISR@{RAW\_\-IPR\_\-ISR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-ISR@{RAW\_\-IPR\_\-ISR}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a296206f00e119c65c195098b74b9ff40}{
RAW\_\-IPR\_\-ISR}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a296206f00e119c65c195098b74b9ff40}
}]\index{RAW\_\-IPR\_\-ITB\_\-TAG@{RAW\_\-IPR\_\-ITB\_\-TAG}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-ITB\_\-TAG@{RAW\_\-IPR\_\-ITB\_\-TAG}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ac57bbd72e5f9fa64347a0fee7fd818b6}{
RAW\_\-IPR\_\-ITB\_\-TAG}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ac57bbd72e5f9fa64347a0fee7fd818b6}
}]\index{RAW\_\-IPR\_\-ITB\_\-PTE@{RAW\_\-IPR\_\-ITB\_\-PTE}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-ITB\_\-PTE@{RAW\_\-IPR\_\-ITB\_\-PTE}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ad4d60cfe52d4092e11fd512b2ebd3299}{
RAW\_\-IPR\_\-ITB\_\-PTE}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ad4d60cfe52d4092e11fd512b2ebd3299}
}]\index{RAW\_\-IPR\_\-ITB\_\-ASN@{RAW\_\-IPR\_\-ITB\_\-ASN}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-ITB\_\-ASN@{RAW\_\-IPR\_\-ITB\_\-ASN}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a91a0abbf9ce65ed8fc6bd33ea88cc05d}{
RAW\_\-IPR\_\-ITB\_\-ASN}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a91a0abbf9ce65ed8fc6bd33ea88cc05d}
}]\index{RAW\_\-IPR\_\-ITB\_\-PTE\_\-TEMP@{RAW\_\-IPR\_\-ITB\_\-PTE\_\-TEMP}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-ITB\_\-PTE\_\-TEMP@{RAW\_\-IPR\_\-ITB\_\-PTE\_\-TEMP}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470add9139d0b57b8e3de88b07dc61516ec4}{
RAW\_\-IPR\_\-ITB\_\-PTE\_\-TEMP}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470add9139d0b57b8e3de88b07dc61516ec4}
}]\index{RAW\_\-IPR\_\-ITB\_\-IA@{RAW\_\-IPR\_\-ITB\_\-IA}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-ITB\_\-IA@{RAW\_\-IPR\_\-ITB\_\-IA}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a87709ba87f9d94bc5558b8d3ecf0b357}{
RAW\_\-IPR\_\-ITB\_\-IA}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a87709ba87f9d94bc5558b8d3ecf0b357}
}]\index{RAW\_\-IPR\_\-ITB\_\-IAP@{RAW\_\-IPR\_\-ITB\_\-IAP}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-ITB\_\-IAP@{RAW\_\-IPR\_\-ITB\_\-IAP}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aef7cee5902dee4de8f5677a4de87102a}{
RAW\_\-IPR\_\-ITB\_\-IAP}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aef7cee5902dee4de8f5677a4de87102a}
}]\index{RAW\_\-IPR\_\-ITB\_\-IS@{RAW\_\-IPR\_\-ITB\_\-IS}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-ITB\_\-IS@{RAW\_\-IPR\_\-ITB\_\-IS}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a273e176ded7378f82bdca1d7b3db457f}{
RAW\_\-IPR\_\-ITB\_\-IS}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a273e176ded7378f82bdca1d7b3db457f}
}]\index{RAW\_\-IPR\_\-SIRR@{RAW\_\-IPR\_\-SIRR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-SIRR@{RAW\_\-IPR\_\-SIRR}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a4404c9b05a6bfe2dcf0a25f824cc5521}{
RAW\_\-IPR\_\-SIRR}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a4404c9b05a6bfe2dcf0a25f824cc5521}
}]\index{RAW\_\-IPR\_\-ASTRR@{RAW\_\-IPR\_\-ASTRR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-ASTRR@{RAW\_\-IPR\_\-ASTRR}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a659ea29c0241f78bc5c35827c597b8f4}{
RAW\_\-IPR\_\-ASTRR}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a659ea29c0241f78bc5c35827c597b8f4}
}]\index{RAW\_\-IPR\_\-ASTER@{RAW\_\-IPR\_\-ASTER}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-ASTER@{RAW\_\-IPR\_\-ASTER}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a796aef08d2249f0e20615c0ec09c9d03}{
RAW\_\-IPR\_\-ASTER}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a796aef08d2249f0e20615c0ec09c9d03}
}]\index{RAW\_\-IPR\_\-EXC\_\-ADDR@{RAW\_\-IPR\_\-EXC\_\-ADDR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-EXC\_\-ADDR@{RAW\_\-IPR\_\-EXC\_\-ADDR}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a80d1e79570f78965eef46523151266e2}{
RAW\_\-IPR\_\-EXC\_\-ADDR}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a80d1e79570f78965eef46523151266e2}
}]\index{RAW\_\-IPR\_\-EXC\_\-SUM@{RAW\_\-IPR\_\-EXC\_\-SUM}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-EXC\_\-SUM@{RAW\_\-IPR\_\-EXC\_\-SUM}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470adc1e6d6885805dd267ad216d1eaf9e58}{
RAW\_\-IPR\_\-EXC\_\-SUM}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470adc1e6d6885805dd267ad216d1eaf9e58}
}]\index{RAW\_\-IPR\_\-EXC\_\-MASK@{RAW\_\-IPR\_\-EXC\_\-MASK}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-EXC\_\-MASK@{RAW\_\-IPR\_\-EXC\_\-MASK}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a5c1150e225bdf6ad12cf93f63cb7e590}{
RAW\_\-IPR\_\-EXC\_\-MASK}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a5c1150e225bdf6ad12cf93f63cb7e590}
}]\index{RAW\_\-IPR\_\-PAL\_\-BASE@{RAW\_\-IPR\_\-PAL\_\-BASE}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PAL\_\-BASE@{RAW\_\-IPR\_\-PAL\_\-BASE}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ad56ec04b2871be4fb9a5efe66b1c64e1}{
RAW\_\-IPR\_\-PAL\_\-BASE}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ad56ec04b2871be4fb9a5efe66b1c64e1}
}]\index{RAW\_\-IPR\_\-ICM@{RAW\_\-IPR\_\-ICM}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-ICM@{RAW\_\-IPR\_\-ICM}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a9eceec308bb08c9317beb95bbca91f60}{
RAW\_\-IPR\_\-ICM}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a9eceec308bb08c9317beb95bbca91f60}
}]\index{RAW\_\-IPR\_\-IPLR@{RAW\_\-IPR\_\-IPLR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-IPLR@{RAW\_\-IPR\_\-IPLR}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a75aed1269138e1dcb819ded3ca558f7a}{
RAW\_\-IPR\_\-IPLR}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a75aed1269138e1dcb819ded3ca558f7a}
}]\index{RAW\_\-IPR\_\-INTID@{RAW\_\-IPR\_\-INTID}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-INTID@{RAW\_\-IPR\_\-INTID}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470abcee89586467bd3ddefee22bf197f204}{
RAW\_\-IPR\_\-INTID}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470abcee89586467bd3ddefee22bf197f204}
}]\index{RAW\_\-IPR\_\-IFAULT\_\-VA\_\-FORM@{RAW\_\-IPR\_\-IFAULT\_\-VA\_\-FORM}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-IFAULT\_\-VA\_\-FORM@{RAW\_\-IPR\_\-IFAULT\_\-VA\_\-FORM}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a5dcf7a285ce582699d38195f01ff8542}{
RAW\_\-IPR\_\-IFAULT\_\-VA\_\-FORM}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a5dcf7a285ce582699d38195f01ff8542}
}]\index{RAW\_\-IPR\_\-IVPTBR@{RAW\_\-IPR\_\-IVPTBR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-IVPTBR@{RAW\_\-IPR\_\-IVPTBR}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a50cef1837ed59fd4ff9c2af46b3a9426}{
RAW\_\-IPR\_\-IVPTBR}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a50cef1837ed59fd4ff9c2af46b3a9426}
}]\index{RAW\_\-IPR\_\-HWINT\_\-CLR@{RAW\_\-IPR\_\-HWINT\_\-CLR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-HWINT\_\-CLR@{RAW\_\-IPR\_\-HWINT\_\-CLR}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ae141f69b7c950cc0f8377d6685680968}{
RAW\_\-IPR\_\-HWINT\_\-CLR}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ae141f69b7c950cc0f8377d6685680968}
}]\index{RAW\_\-IPR\_\-SL\_\-XMIT@{RAW\_\-IPR\_\-SL\_\-XMIT}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-SL\_\-XMIT@{RAW\_\-IPR\_\-SL\_\-XMIT}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a74ca5ffed409b6889d94d9b027456cb4}{
RAW\_\-IPR\_\-SL\_\-XMIT}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a74ca5ffed409b6889d94d9b027456cb4}
}]\index{RAW\_\-IPR\_\-SL\_\-RCV@{RAW\_\-IPR\_\-SL\_\-RCV}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-SL\_\-RCV@{RAW\_\-IPR\_\-SL\_\-RCV}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aa1c993a9ef2cc9d226051a546fada97c}{
RAW\_\-IPR\_\-SL\_\-RCV}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aa1c993a9ef2cc9d226051a546fada97c}
}]\index{RAW\_\-IPR\_\-ICSR@{RAW\_\-IPR\_\-ICSR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-ICSR@{RAW\_\-IPR\_\-ICSR}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a14bc578d60a350e4a0dd2be89358aec1}{
RAW\_\-IPR\_\-ICSR}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a14bc578d60a350e4a0dd2be89358aec1}
}]\index{RAW\_\-IPR\_\-IC\_\-FLUSH@{RAW\_\-IPR\_\-IC\_\-FLUSH}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-IC\_\-FLUSH@{RAW\_\-IPR\_\-IC\_\-FLUSH}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470acccd45aec275853258fc19b98d8d9b53}{
RAW\_\-IPR\_\-IC\_\-FLUSH}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470acccd45aec275853258fc19b98d8d9b53}
}]\index{RAW\_\-IPR\_\-IC\_\-PERR\_\-STAT@{RAW\_\-IPR\_\-IC\_\-PERR\_\-STAT}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-IC\_\-PERR\_\-STAT@{RAW\_\-IPR\_\-IC\_\-PERR\_\-STAT}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ac44ecc37b3a61b43537ad8e4c635aea3}{
RAW\_\-IPR\_\-IC\_\-PERR\_\-STAT}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ac44ecc37b3a61b43537ad8e4c635aea3}
}]\index{RAW\_\-IPR\_\-PMCTR@{RAW\_\-IPR\_\-PMCTR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PMCTR@{RAW\_\-IPR\_\-PMCTR}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aeca5ec1b6fbae34a9e29af68c8ba7c48}{
RAW\_\-IPR\_\-PMCTR}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aeca5ec1b6fbae34a9e29af68c8ba7c48}
}]\index{RAW\_\-IPR\_\-PALtemp0@{RAW\_\-IPR\_\-PALtemp0}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp0@{RAW\_\-IPR\_\-PALtemp0}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a9257be8025552fff1b0f537041cb1937}{
RAW\_\-IPR\_\-PALtemp0}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a9257be8025552fff1b0f537041cb1937}
}]\index{RAW\_\-IPR\_\-PALtemp1@{RAW\_\-IPR\_\-PALtemp1}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp1@{RAW\_\-IPR\_\-PALtemp1}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a45b6812541676d024497bfb4fc8bc48d}{
RAW\_\-IPR\_\-PALtemp1}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a45b6812541676d024497bfb4fc8bc48d}
}]\index{RAW\_\-IPR\_\-PALtemp2@{RAW\_\-IPR\_\-PALtemp2}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp2@{RAW\_\-IPR\_\-PALtemp2}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a81c8f385083136e57bfbcc5612ff5811}{
RAW\_\-IPR\_\-PALtemp2}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a81c8f385083136e57bfbcc5612ff5811}
}]\index{RAW\_\-IPR\_\-PALtemp3@{RAW\_\-IPR\_\-PALtemp3}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp3@{RAW\_\-IPR\_\-PALtemp3}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ac965ce07fda7bb41414810cf5f5ff015}{
RAW\_\-IPR\_\-PALtemp3}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ac965ce07fda7bb41414810cf5f5ff015}
}]\index{RAW\_\-IPR\_\-PALtemp4@{RAW\_\-IPR\_\-PALtemp4}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp4@{RAW\_\-IPR\_\-PALtemp4}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ae35760f908b42a8c6ccee725a5b5db2a}{
RAW\_\-IPR\_\-PALtemp4}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ae35760f908b42a8c6ccee725a5b5db2a}
}]\index{RAW\_\-IPR\_\-PALtemp5@{RAW\_\-IPR\_\-PALtemp5}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp5@{RAW\_\-IPR\_\-PALtemp5}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a1a36f1a8bfacb5efef389c046efd55a2}{
RAW\_\-IPR\_\-PALtemp5}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a1a36f1a8bfacb5efef389c046efd55a2}
}]\index{RAW\_\-IPR\_\-PALtemp6@{RAW\_\-IPR\_\-PALtemp6}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp6@{RAW\_\-IPR\_\-PALtemp6}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a371fc202119292f658c089720cbf6972}{
RAW\_\-IPR\_\-PALtemp6}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a371fc202119292f658c089720cbf6972}
}]\index{RAW\_\-IPR\_\-PALtemp7@{RAW\_\-IPR\_\-PALtemp7}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp7@{RAW\_\-IPR\_\-PALtemp7}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a456b88d79c774264793971e032114a68}{
RAW\_\-IPR\_\-PALtemp7}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a456b88d79c774264793971e032114a68}
}]\index{RAW\_\-IPR\_\-PALtemp8@{RAW\_\-IPR\_\-PALtemp8}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp8@{RAW\_\-IPR\_\-PALtemp8}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a0acb76e1ffe05fc8824e27b7f978526c}{
RAW\_\-IPR\_\-PALtemp8}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a0acb76e1ffe05fc8824e27b7f978526c}
}]\index{RAW\_\-IPR\_\-PALtemp9@{RAW\_\-IPR\_\-PALtemp9}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp9@{RAW\_\-IPR\_\-PALtemp9}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ab904f4d69bd0145235aae28142265aaa}{
RAW\_\-IPR\_\-PALtemp9}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ab904f4d69bd0145235aae28142265aaa}
}]\index{RAW\_\-IPR\_\-PALtemp10@{RAW\_\-IPR\_\-PALtemp10}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp10@{RAW\_\-IPR\_\-PALtemp10}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a206026ad5c2ac3c3872a432fc332074f}{
RAW\_\-IPR\_\-PALtemp10}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a206026ad5c2ac3c3872a432fc332074f}
}]\index{RAW\_\-IPR\_\-PALtemp11@{RAW\_\-IPR\_\-PALtemp11}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp11@{RAW\_\-IPR\_\-PALtemp11}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ad125ac08dbe55665618c1e8de3c34dca}{
RAW\_\-IPR\_\-PALtemp11}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ad125ac08dbe55665618c1e8de3c34dca}
}]\index{RAW\_\-IPR\_\-PALtemp12@{RAW\_\-IPR\_\-PALtemp12}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp12@{RAW\_\-IPR\_\-PALtemp12}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aa4eddf10104e0ce9b4a78d3ffc76462c}{
RAW\_\-IPR\_\-PALtemp12}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aa4eddf10104e0ce9b4a78d3ffc76462c}
}]\index{RAW\_\-IPR\_\-PALtemp13@{RAW\_\-IPR\_\-PALtemp13}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp13@{RAW\_\-IPR\_\-PALtemp13}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a9752ff334a1edbb5f70f01b0e6c419e8}{
RAW\_\-IPR\_\-PALtemp13}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a9752ff334a1edbb5f70f01b0e6c419e8}
}]\index{RAW\_\-IPR\_\-PALtemp14@{RAW\_\-IPR\_\-PALtemp14}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp14@{RAW\_\-IPR\_\-PALtemp14}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470afc060188a200fba3f20dc28e6ae3625d}{
RAW\_\-IPR\_\-PALtemp14}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470afc060188a200fba3f20dc28e6ae3625d}
}]\index{RAW\_\-IPR\_\-PALtemp15@{RAW\_\-IPR\_\-PALtemp15}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp15@{RAW\_\-IPR\_\-PALtemp15}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470af5063d499592a407fd239d558e6a2240}{
RAW\_\-IPR\_\-PALtemp15}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470af5063d499592a407fd239d558e6a2240}
}]\index{RAW\_\-IPR\_\-PALtemp16@{RAW\_\-IPR\_\-PALtemp16}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp16@{RAW\_\-IPR\_\-PALtemp16}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470af10fff9ab51a0d52b8e26f85ead07e03}{
RAW\_\-IPR\_\-PALtemp16}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470af10fff9ab51a0d52b8e26f85ead07e03}
}]\index{RAW\_\-IPR\_\-PALtemp17@{RAW\_\-IPR\_\-PALtemp17}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp17@{RAW\_\-IPR\_\-PALtemp17}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a0b4d293979187bc56553d07e06339ab4}{
RAW\_\-IPR\_\-PALtemp17}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a0b4d293979187bc56553d07e06339ab4}
}]\index{RAW\_\-IPR\_\-PALtemp18@{RAW\_\-IPR\_\-PALtemp18}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp18@{RAW\_\-IPR\_\-PALtemp18}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a25dc9d324aee67067eee84e52d5ef068}{
RAW\_\-IPR\_\-PALtemp18}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a25dc9d324aee67067eee84e52d5ef068}
}]\index{RAW\_\-IPR\_\-PALtemp19@{RAW\_\-IPR\_\-PALtemp19}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp19@{RAW\_\-IPR\_\-PALtemp19}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a1b4089d13f5837e2a84ed806eb50c6a3}{
RAW\_\-IPR\_\-PALtemp19}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a1b4089d13f5837e2a84ed806eb50c6a3}
}]\index{RAW\_\-IPR\_\-PALtemp20@{RAW\_\-IPR\_\-PALtemp20}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp20@{RAW\_\-IPR\_\-PALtemp20}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a5f6e2838bffde5f3a3c11f54d0f2d0d1}{
RAW\_\-IPR\_\-PALtemp20}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a5f6e2838bffde5f3a3c11f54d0f2d0d1}
}]\index{RAW\_\-IPR\_\-PALtemp21@{RAW\_\-IPR\_\-PALtemp21}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp21@{RAW\_\-IPR\_\-PALtemp21}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ad79f236c7dd5cb073e0670d24bec31f6}{
RAW\_\-IPR\_\-PALtemp21}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ad79f236c7dd5cb073e0670d24bec31f6}
}]\index{RAW\_\-IPR\_\-PALtemp22@{RAW\_\-IPR\_\-PALtemp22}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp22@{RAW\_\-IPR\_\-PALtemp22}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ad09853e2676fedc50c799ca0cb2905d2}{
RAW\_\-IPR\_\-PALtemp22}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ad09853e2676fedc50c799ca0cb2905d2}
}]\index{RAW\_\-IPR\_\-PALtemp23@{RAW\_\-IPR\_\-PALtemp23}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-PALtemp23@{RAW\_\-IPR\_\-PALtemp23}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a7306e458047bd58a1177a63343918c4d}{
RAW\_\-IPR\_\-PALtemp23}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a7306e458047bd58a1177a63343918c4d}
}]\index{RAW\_\-IPR\_\-DTB\_\-ASN@{RAW\_\-IPR\_\-DTB\_\-ASN}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-DTB\_\-ASN@{RAW\_\-IPR\_\-DTB\_\-ASN}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a0f178499318b7bfd06b3747ecfbd5633}{
RAW\_\-IPR\_\-DTB\_\-ASN}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a0f178499318b7bfd06b3747ecfbd5633}
}]\index{RAW\_\-IPR\_\-DTB\_\-CM@{RAW\_\-IPR\_\-DTB\_\-CM}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-DTB\_\-CM@{RAW\_\-IPR\_\-DTB\_\-CM}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a86be0ead6f04cb2715f67035c0c1e49a}{
RAW\_\-IPR\_\-DTB\_\-CM}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a86be0ead6f04cb2715f67035c0c1e49a}
}]\index{RAW\_\-IPR\_\-DTB\_\-TAG@{RAW\_\-IPR\_\-DTB\_\-TAG}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-DTB\_\-TAG@{RAW\_\-IPR\_\-DTB\_\-TAG}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a80582d1881959595bf8afa78d9ec992c}{
RAW\_\-IPR\_\-DTB\_\-TAG}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a80582d1881959595bf8afa78d9ec992c}
}]\index{RAW\_\-IPR\_\-DTB\_\-PTE@{RAW\_\-IPR\_\-DTB\_\-PTE}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-DTB\_\-PTE@{RAW\_\-IPR\_\-DTB\_\-PTE}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a213166cf5bd24b15b1fce4dacac58bcb}{
RAW\_\-IPR\_\-DTB\_\-PTE}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a213166cf5bd24b15b1fce4dacac58bcb}
}]\index{RAW\_\-IPR\_\-DTB\_\-PTE\_\-TEMP@{RAW\_\-IPR\_\-DTB\_\-PTE\_\-TEMP}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-DTB\_\-PTE\_\-TEMP@{RAW\_\-IPR\_\-DTB\_\-PTE\_\-TEMP}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aec2ffd7470578f85e92994e4d3a82f0f}{
RAW\_\-IPR\_\-DTB\_\-PTE\_\-TEMP}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aec2ffd7470578f85e92994e4d3a82f0f}
}]\index{RAW\_\-IPR\_\-MM\_\-STAT@{RAW\_\-IPR\_\-MM\_\-STAT}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-MM\_\-STAT@{RAW\_\-IPR\_\-MM\_\-STAT}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a2e2ae81a5e21aafccbf236ca1022543d}{
RAW\_\-IPR\_\-MM\_\-STAT}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a2e2ae81a5e21aafccbf236ca1022543d}
}]\index{RAW\_\-IPR\_\-VA@{RAW\_\-IPR\_\-VA}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-VA@{RAW\_\-IPR\_\-VA}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aacc19c7e96711b1c846402c5bd24c844}{
RAW\_\-IPR\_\-VA}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aacc19c7e96711b1c846402c5bd24c844}
}]\index{RAW\_\-IPR\_\-VA\_\-FORM@{RAW\_\-IPR\_\-VA\_\-FORM}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-VA\_\-FORM@{RAW\_\-IPR\_\-VA\_\-FORM}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a6e5a58508f1c5c2c73ed5012af23c743}{
RAW\_\-IPR\_\-VA\_\-FORM}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a6e5a58508f1c5c2c73ed5012af23c743}
}]\index{RAW\_\-IPR\_\-MVPTBR@{RAW\_\-IPR\_\-MVPTBR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-MVPTBR@{RAW\_\-IPR\_\-MVPTBR}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470abe15a5993c78a340bf401c54657494b4}{
RAW\_\-IPR\_\-MVPTBR}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470abe15a5993c78a340bf401c54657494b4}
}]\index{RAW\_\-IPR\_\-DTB\_\-IAP@{RAW\_\-IPR\_\-DTB\_\-IAP}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-DTB\_\-IAP@{RAW\_\-IPR\_\-DTB\_\-IAP}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a85f608d87d8371aa3bc30bd78a1c82cf}{
RAW\_\-IPR\_\-DTB\_\-IAP}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a85f608d87d8371aa3bc30bd78a1c82cf}
}]\index{RAW\_\-IPR\_\-DTB\_\-IA@{RAW\_\-IPR\_\-DTB\_\-IA}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-DTB\_\-IA@{RAW\_\-IPR\_\-DTB\_\-IA}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a50d5e5746f06e38cd48fe2399a2ec807}{
RAW\_\-IPR\_\-DTB\_\-IA}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a50d5e5746f06e38cd48fe2399a2ec807}
}]\index{RAW\_\-IPR\_\-DTB\_\-IS@{RAW\_\-IPR\_\-DTB\_\-IS}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-DTB\_\-IS@{RAW\_\-IPR\_\-DTB\_\-IS}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ab39ca11f68c0b82ef48d2d359d549631}{
RAW\_\-IPR\_\-DTB\_\-IS}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ab39ca11f68c0b82ef48d2d359d549631}
}]\index{RAW\_\-IPR\_\-ALT\_\-MODE@{RAW\_\-IPR\_\-ALT\_\-MODE}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-ALT\_\-MODE@{RAW\_\-IPR\_\-ALT\_\-MODE}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a983a9441e0613e498585278233487b79}{
RAW\_\-IPR\_\-ALT\_\-MODE}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a983a9441e0613e498585278233487b79}
}]\index{RAW\_\-IPR\_\-CC@{RAW\_\-IPR\_\-CC}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-CC@{RAW\_\-IPR\_\-CC}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a0bd6c5a4b42fc6d8abf5607b49953f68}{
RAW\_\-IPR\_\-CC}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a0bd6c5a4b42fc6d8abf5607b49953f68}
}]\index{RAW\_\-IPR\_\-CC\_\-CTL@{RAW\_\-IPR\_\-CC\_\-CTL}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-CC\_\-CTL@{RAW\_\-IPR\_\-CC\_\-CTL}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a96a489c2acc4b84569752b215bf76cf8}{
RAW\_\-IPR\_\-CC\_\-CTL}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a96a489c2acc4b84569752b215bf76cf8}
}]\index{RAW\_\-IPR\_\-MCSR@{RAW\_\-IPR\_\-MCSR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-MCSR@{RAW\_\-IPR\_\-MCSR}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ab6c9029914d7eb610ff0daa7b114b2ed}{
RAW\_\-IPR\_\-MCSR}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ab6c9029914d7eb610ff0daa7b114b2ed}
}]\index{RAW\_\-IPR\_\-DC\_\-FLUSH@{RAW\_\-IPR\_\-DC\_\-FLUSH}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-DC\_\-FLUSH@{RAW\_\-IPR\_\-DC\_\-FLUSH}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ad62a55dfd40e65efee0d48c1481d9a18}{
RAW\_\-IPR\_\-DC\_\-FLUSH}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ad62a55dfd40e65efee0d48c1481d9a18}
}]\index{RAW\_\-IPR\_\-DC\_\-PERR\_\-STAT@{RAW\_\-IPR\_\-DC\_\-PERR\_\-STAT}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-DC\_\-PERR\_\-STAT@{RAW\_\-IPR\_\-DC\_\-PERR\_\-STAT}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a89cb76b8af515b44431ee2b90de46959}{
RAW\_\-IPR\_\-DC\_\-PERR\_\-STAT}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a89cb76b8af515b44431ee2b90de46959}
}]\index{RAW\_\-IPR\_\-DC\_\-TEST\_\-CTL@{RAW\_\-IPR\_\-DC\_\-TEST\_\-CTL}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-DC\_\-TEST\_\-CTL@{RAW\_\-IPR\_\-DC\_\-TEST\_\-CTL}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aebc5780d87a4f309cdb147439d84226a}{
RAW\_\-IPR\_\-DC\_\-TEST\_\-CTL}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aebc5780d87a4f309cdb147439d84226a}
}]\index{RAW\_\-IPR\_\-DC\_\-TEST\_\-TAG@{RAW\_\-IPR\_\-DC\_\-TEST\_\-TAG}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-DC\_\-TEST\_\-TAG@{RAW\_\-IPR\_\-DC\_\-TEST\_\-TAG}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a8d75070c21bedc902e99634f17245cd9}{
RAW\_\-IPR\_\-DC\_\-TEST\_\-TAG}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470a8d75070c21bedc902e99634f17245cd9}
}]\index{RAW\_\-IPR\_\-DC\_\-TEST\_\-TAG\_\-TEMP@{RAW\_\-IPR\_\-DC\_\-TEST\_\-TAG\_\-TEMP}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-DC\_\-TEST\_\-TAG\_\-TEMP@{RAW\_\-IPR\_\-DC\_\-TEST\_\-TAG\_\-TEMP}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aea9221ede5710f12211aa553c79ea81d}{
RAW\_\-IPR\_\-DC\_\-TEST\_\-TAG\_\-TEMP}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aea9221ede5710f12211aa553c79ea81d}
}]\index{RAW\_\-IPR\_\-DC\_\-MODE@{RAW\_\-IPR\_\-DC\_\-MODE}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-DC\_\-MODE@{RAW\_\-IPR\_\-DC\_\-MODE}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ab58ef95f917d3ea3fbf4fe8df2081222}{
RAW\_\-IPR\_\-DC\_\-MODE}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ab58ef95f917d3ea3fbf4fe8df2081222}
}]\index{RAW\_\-IPR\_\-MAF\_\-MODE@{RAW\_\-IPR\_\-MAF\_\-MODE}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!RAW\_\-IPR\_\-MAF\_\-MODE@{RAW\_\-IPR\_\-MAF\_\-MODE}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aabaa18cd0ab31ab9c92fd180490d5a3a}{
RAW\_\-IPR\_\-MAF\_\-MODE}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470aabaa18cd0ab31ab9c92fd180490d5a3a}
}]\index{MaxInternalProcRegs@{MaxInternalProcRegs}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!MaxInternalProcRegs@{MaxInternalProcRegs}}\item[{\em 
\hypertarget{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ac2ddaedba45a41592950f664c7aa4b14}{
MaxInternalProcRegs}
\label{namespaceAlphaISA_a0cd208652efde0d49b6a875aea151470ac2ddaedba45a41592950f664c7aa4b14}
}]\end{description}
\end{Desc}




\begin{DoxyCode}
41                   {
42     RAW_IPR_ISR = 0x100,            // interrupt summary
43     RAW_IPR_ITB_TAG = 0x101,        // ITLB tag
44     RAW_IPR_ITB_PTE = 0x102,        // ITLB page table entry
45     RAW_IPR_ITB_ASN = 0x103,        // ITLB address space
46     RAW_IPR_ITB_PTE_TEMP = 0x104,   // ITLB page table entry temp
47     RAW_IPR_ITB_IA = 0x105,         // ITLB invalidate all
48     RAW_IPR_ITB_IAP = 0x106,        // ITLB invalidate all process
49     RAW_IPR_ITB_IS = 0x107,         // ITLB invalidate select
50     RAW_IPR_SIRR = 0x108,           // software interrupt request
51     RAW_IPR_ASTRR = 0x109,          // asynchronous system trap request
52     RAW_IPR_ASTER = 0x10a,          // asynchronous system trap enable
53     RAW_IPR_EXC_ADDR = 0x10b,       // exception address
54     RAW_IPR_EXC_SUM = 0x10c,        // exception summary
55     RAW_IPR_EXC_MASK = 0x10d,       // exception mask
56     RAW_IPR_PAL_BASE = 0x10e,       // PAL base address
57     RAW_IPR_ICM = 0x10f,            // instruction current mode
58     RAW_IPR_IPLR = 0x110,           // interrupt priority level
59     RAW_IPR_INTID = 0x111,          // interrupt ID
60     RAW_IPR_IFAULT_VA_FORM = 0x112, // formatted faulting virtual addr
61     RAW_IPR_IVPTBR = 0x113,         // virtual page table base
62     RAW_IPR_HWINT_CLR = 0x115,      // H/W interrupt clear
63     RAW_IPR_SL_XMIT = 0x116,        // serial line transmit
64     RAW_IPR_SL_RCV = 0x117,         // serial line receive
65     RAW_IPR_ICSR = 0x118,           // instruction control and status
66     RAW_IPR_IC_FLUSH = 0x119,       // instruction cache flush control
67     RAW_IPR_IC_PERR_STAT = 0x11a,   // inst cache parity error status
68     RAW_IPR_PMCTR = 0x11c,          // performance counter
69 
70     // PAL temporary registers...
71     // register meanings gleaned from osfpal.s source code
72     RAW_IPR_PALtemp0 = 0x140,       // local scratch
73     RAW_IPR_PALtemp1 = 0x141,       // local scratch
74     RAW_IPR_PALtemp2 = 0x142,       // entUna
75     RAW_IPR_PALtemp3 = 0x143,       // CPU specific impure area pointer
76     RAW_IPR_PALtemp4 = 0x144,       // memory management temp
77     RAW_IPR_PALtemp5 = 0x145,       // memory management temp
78     RAW_IPR_PALtemp6 = 0x146,       // memory management temp
79     RAW_IPR_PALtemp7 = 0x147,       // entIF
80     RAW_IPR_PALtemp8 = 0x148,       // intmask
81     RAW_IPR_PALtemp9 = 0x149,       // entSys
82     RAW_IPR_PALtemp10 = 0x14a,      // ??
83     RAW_IPR_PALtemp11 = 0x14b,      // entInt
84     RAW_IPR_PALtemp12 = 0x14c,      // entArith
85     RAW_IPR_PALtemp13 = 0x14d,      // reserved for platform specific PAL
86     RAW_IPR_PALtemp14 = 0x14e,      // reserved for platform specific PAL
87     RAW_IPR_PALtemp15 = 0x14f,      // reserved for platform specific PAL
88     RAW_IPR_PALtemp16 = 0x150,      // scratch / whami<7:0> / mces<4:0>
89     RAW_IPR_PALtemp17 = 0x151,      // sysval
90     RAW_IPR_PALtemp18 = 0x152,      // usp
91     RAW_IPR_PALtemp19 = 0x153,      // ksp
92     RAW_IPR_PALtemp20 = 0x154,      // PTBR
93     RAW_IPR_PALtemp21 = 0x155,      // entMM
94     RAW_IPR_PALtemp22 = 0x156,      // kgp
95     RAW_IPR_PALtemp23 = 0x157,      // PCBB
96 
97     RAW_IPR_DTB_ASN = 0x200,        // DTLB address space number
98     RAW_IPR_DTB_CM = 0x201,         // DTLB current mode
99     RAW_IPR_DTB_TAG = 0x202,        // DTLB tag
100     RAW_IPR_DTB_PTE = 0x203,        // DTLB page table entry
101     RAW_IPR_DTB_PTE_TEMP = 0x204,   // DTLB page table entry temporary
102 
103     RAW_IPR_MM_STAT = 0x205,        // data MMU fault status
104     RAW_IPR_VA = 0x206,             // fault virtual address
105     RAW_IPR_VA_FORM = 0x207,        // formatted virtual address
106     RAW_IPR_MVPTBR = 0x208,         // MTU virtual page table base
107     RAW_IPR_DTB_IAP = 0x209,        // DTLB invalidate all process
108     RAW_IPR_DTB_IA = 0x20a,         // DTLB invalidate all
109     RAW_IPR_DTB_IS = 0x20b,         // DTLB invalidate single
110     RAW_IPR_ALT_MODE = 0x20c,       // alternate mode
111     RAW_IPR_CC = 0x20d,             // cycle counter
112     RAW_IPR_CC_CTL = 0x20e,         // cycle counter control
113     RAW_IPR_MCSR = 0x20f,           // MTU control
114 
115     RAW_IPR_DC_FLUSH = 0x210,
116     RAW_IPR_DC_PERR_STAT = 0x212,   // Dcache parity error status
117     RAW_IPR_DC_TEST_CTL = 0x213,    // Dcache test tag control
118     RAW_IPR_DC_TEST_TAG = 0x214,    // Dcache test tag
119     RAW_IPR_DC_TEST_TAG_TEMP = 0x215, // Dcache test tag temporary
120     RAW_IPR_DC_MODE = 0x216,        // Dcache mode
121     RAW_IPR_MAF_MODE = 0x217,       // miss address file mode
122 
123     MaxInternalProcRegs             // number of IPRs
124 };
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a1e522017e015d4c7efd6b2360143aa67}{
\index{AlphaISA@{AlphaISA}!MiscRegIndex@{MiscRegIndex}}
\index{MiscRegIndex@{MiscRegIndex}!AlphaISA@{AlphaISA}}
\subsubsection[{MiscRegIndex}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf MiscRegIndex}}}
\label{namespaceAlphaISA_a1e522017e015d4c7efd6b2360143aa67}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{MISCREG\_\-FPCR@{MISCREG\_\-FPCR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!MISCREG\_\-FPCR@{MISCREG\_\-FPCR}}\item[{\em 
\hypertarget{namespaceAlphaISA_a1e522017e015d4c7efd6b2360143aa67a015a601dd43bbdcfc4010fd4b4ab8489}{
MISCREG\_\-FPCR}
\label{namespaceAlphaISA_a1e522017e015d4c7efd6b2360143aa67a015a601dd43bbdcfc4010fd4b4ab8489}
}]\index{MISCREG\_\-UNIQ@{MISCREG\_\-UNIQ}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!MISCREG\_\-UNIQ@{MISCREG\_\-UNIQ}}\item[{\em 
\hypertarget{namespaceAlphaISA_a1e522017e015d4c7efd6b2360143aa67ac7d1563911c3c3cbd38713677fce2991}{
MISCREG\_\-UNIQ}
\label{namespaceAlphaISA_a1e522017e015d4c7efd6b2360143aa67ac7d1563911c3c3cbd38713677fce2991}
}]\index{MISCREG\_\-LOCKFLAG@{MISCREG\_\-LOCKFLAG}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!MISCREG\_\-LOCKFLAG@{MISCREG\_\-LOCKFLAG}}\item[{\em 
\hypertarget{namespaceAlphaISA_a1e522017e015d4c7efd6b2360143aa67a96956bffd04139e669b2dbc923a11b23}{
MISCREG\_\-LOCKFLAG}
\label{namespaceAlphaISA_a1e522017e015d4c7efd6b2360143aa67a96956bffd04139e669b2dbc923a11b23}
}]\index{MISCREG\_\-LOCKADDR@{MISCREG\_\-LOCKADDR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!MISCREG\_\-LOCKADDR@{MISCREG\_\-LOCKADDR}}\item[{\em 
\hypertarget{namespaceAlphaISA_a1e522017e015d4c7efd6b2360143aa67a05801eba9b0b664b274a2fd5d2611fea}{
MISCREG\_\-LOCKADDR}
\label{namespaceAlphaISA_a1e522017e015d4c7efd6b2360143aa67a05801eba9b0b664b274a2fd5d2611fea}
}]\index{MISCREG\_\-INTR@{MISCREG\_\-INTR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!MISCREG\_\-INTR@{MISCREG\_\-INTR}}\item[{\em 
\hypertarget{namespaceAlphaISA_a1e522017e015d4c7efd6b2360143aa67a31af5b9c5def1ac9d1b54f60f8e70442}{
MISCREG\_\-INTR}
\label{namespaceAlphaISA_a1e522017e015d4c7efd6b2360143aa67a31af5b9c5def1ac9d1b54f60f8e70442}
}]\index{NUM\_\-MISCREGS@{NUM\_\-MISCREGS}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!NUM\_\-MISCREGS@{NUM\_\-MISCREGS}}\item[{\em 
\hypertarget{namespaceAlphaISA_a1e522017e015d4c7efd6b2360143aa67a7d1d86545746c83e719e24556985648a}{
NUM\_\-MISCREGS}
\label{namespaceAlphaISA_a1e522017e015d4c7efd6b2360143aa67a7d1d86545746c83e719e24556985648a}
}]\end{description}
\end{Desc}




\begin{DoxyCode}
67 {
68     MISCREG_FPCR = NumInternalProcRegs,
69     MISCREG_UNIQ,
70     MISCREG_LOCKFLAG,
71     MISCREG_LOCKADDR,
72     MISCREG_INTR,
73     NUM_MISCREGS
74 };
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61}{
\index{AlphaISA@{AlphaISA}!MiscRegIpr@{MiscRegIpr}}
\index{MiscRegIpr@{MiscRegIpr}!AlphaISA@{AlphaISA}}
\subsubsection[{MiscRegIpr}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf MiscRegIpr}}}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{MinWriteOnlyIpr@{MinWriteOnlyIpr}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!MinWriteOnlyIpr@{MinWriteOnlyIpr}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a59bd251b1ad810cd67093187c051a010}{
MinWriteOnlyIpr}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a59bd251b1ad810cd67093187c051a010}
}]\index{IPR\_\-HWINT\_\-CLR@{IPR\_\-HWINT\_\-CLR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-HWINT\_\-CLR@{IPR\_\-HWINT\_\-CLR}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ac0d1856856f97da8328c84f8bda9179f}{
IPR\_\-HWINT\_\-CLR}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ac0d1856856f97da8328c84f8bda9179f}
}]\index{IPR\_\-SL\_\-XMIT@{IPR\_\-SL\_\-XMIT}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-SL\_\-XMIT@{IPR\_\-SL\_\-XMIT}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ab0236cbaf4ae5779b0043d884f7c271d}{
IPR\_\-SL\_\-XMIT}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ab0236cbaf4ae5779b0043d884f7c271d}
}]\index{IPR\_\-DC\_\-FLUSH@{IPR\_\-DC\_\-FLUSH}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-DC\_\-FLUSH@{IPR\_\-DC\_\-FLUSH}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ada348112af0574bce75d23cb2019dc49}{
IPR\_\-DC\_\-FLUSH}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ada348112af0574bce75d23cb2019dc49}
}]\index{IPR\_\-IC\_\-FLUSH@{IPR\_\-IC\_\-FLUSH}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-IC\_\-FLUSH@{IPR\_\-IC\_\-FLUSH}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a7bf4266a5083510eb6682c224ce5d00b}{
IPR\_\-IC\_\-FLUSH}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a7bf4266a5083510eb6682c224ce5d00b}
}]\index{IPR\_\-ALT\_\-MODE@{IPR\_\-ALT\_\-MODE}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-ALT\_\-MODE@{IPR\_\-ALT\_\-MODE}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ae2d15925c3814bb0e3035b3bff863a07}{
IPR\_\-ALT\_\-MODE}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ae2d15925c3814bb0e3035b3bff863a07}
}]\index{IPR\_\-DTB\_\-IA@{IPR\_\-DTB\_\-IA}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-DTB\_\-IA@{IPR\_\-DTB\_\-IA}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aa07b9e24a054529eb5a8828d538f8e48}{
IPR\_\-DTB\_\-IA}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aa07b9e24a054529eb5a8828d538f8e48}
}]\index{IPR\_\-DTB\_\-IAP@{IPR\_\-DTB\_\-IAP}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-DTB\_\-IAP@{IPR\_\-DTB\_\-IAP}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a70e3295d7ffe431fe84399e0deabfc5a}{
IPR\_\-DTB\_\-IAP}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a70e3295d7ffe431fe84399e0deabfc5a}
}]\index{IPR\_\-ITB\_\-IA@{IPR\_\-ITB\_\-IA}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-ITB\_\-IA@{IPR\_\-ITB\_\-IA}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a5121e2a2616408b3b58f5e91e3a3338f}{
IPR\_\-ITB\_\-IA}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a5121e2a2616408b3b58f5e91e3a3338f}
}]\index{MaxWriteOnlyIpr@{MaxWriteOnlyIpr}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!MaxWriteOnlyIpr@{MaxWriteOnlyIpr}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a269cef44d2ee3302c3a77aba0da13ea2}{
MaxWriteOnlyIpr}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a269cef44d2ee3302c3a77aba0da13ea2}
}]\index{IPR\_\-ITB\_\-IAP@{IPR\_\-ITB\_\-IAP}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-ITB\_\-IAP@{IPR\_\-ITB\_\-IAP}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a8810ea6c34adae6bef733f59ec4b53ec}{
IPR\_\-ITB\_\-IAP}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a8810ea6c34adae6bef733f59ec4b53ec}
}]\index{MinReadOnlyIpr@{MinReadOnlyIpr}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!MinReadOnlyIpr@{MinReadOnlyIpr}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a9a675e80813452603be7e80490256653}{
MinReadOnlyIpr}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a9a675e80813452603be7e80490256653}
}]\index{IPR\_\-INTID@{IPR\_\-INTID}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-INTID@{IPR\_\-INTID}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a03a41fe93f0820fe546ce9a335bfaaee}{
IPR\_\-INTID}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a03a41fe93f0820fe546ce9a335bfaaee}
}]\index{IPR\_\-SL\_\-RCV@{IPR\_\-SL\_\-RCV}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-SL\_\-RCV@{IPR\_\-SL\_\-RCV}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a2fad37d4e16b091324251e1483064607}{
IPR\_\-SL\_\-RCV}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a2fad37d4e16b091324251e1483064607}
}]\index{IPR\_\-MM\_\-STAT@{IPR\_\-MM\_\-STAT}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-MM\_\-STAT@{IPR\_\-MM\_\-STAT}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a637423e4f7001758ea6ffad54fef64f2}{
IPR\_\-MM\_\-STAT}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a637423e4f7001758ea6ffad54fef64f2}
}]\index{IPR\_\-ITB\_\-PTE\_\-TEMP@{IPR\_\-ITB\_\-PTE\_\-TEMP}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-ITB\_\-PTE\_\-TEMP@{IPR\_\-ITB\_\-PTE\_\-TEMP}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a996148a8651e03d6b0082a81a7a95138}{
IPR\_\-ITB\_\-PTE\_\-TEMP}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a996148a8651e03d6b0082a81a7a95138}
}]\index{MaxReadOnlyIpr@{MaxReadOnlyIpr}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!MaxReadOnlyIpr@{MaxReadOnlyIpr}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a0d22726839da21b1a3302b301f005352}{
MaxReadOnlyIpr}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a0d22726839da21b1a3302b301f005352}
}]\index{IPR\_\-DTB\_\-PTE\_\-TEMP@{IPR\_\-DTB\_\-PTE\_\-TEMP}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-DTB\_\-PTE\_\-TEMP@{IPR\_\-DTB\_\-PTE\_\-TEMP}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a5be000bb3e5b92edbdec1ddce8d76207}{
IPR\_\-DTB\_\-PTE\_\-TEMP}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a5be000bb3e5b92edbdec1ddce8d76207}
}]\index{IPR\_\-ISR@{IPR\_\-ISR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-ISR@{IPR\_\-ISR}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ae1e07e4166723c31b7cea6f3c3c39a0a}{
IPR\_\-ISR}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ae1e07e4166723c31b7cea6f3c3c39a0a}
}]\index{IPR\_\-ITB\_\-TAG@{IPR\_\-ITB\_\-TAG}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-ITB\_\-TAG@{IPR\_\-ITB\_\-TAG}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ae3bb92ffa9a8befa3a295c2dfbbcd2f6}{
IPR\_\-ITB\_\-TAG}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ae3bb92ffa9a8befa3a295c2dfbbcd2f6}
}]\index{IPR\_\-ITB\_\-PTE@{IPR\_\-ITB\_\-PTE}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-ITB\_\-PTE@{IPR\_\-ITB\_\-PTE}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ac69977870bfeceafdd9989299cfb32f9}{
IPR\_\-ITB\_\-PTE}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ac69977870bfeceafdd9989299cfb32f9}
}]\index{IPR\_\-ITB\_\-ASN@{IPR\_\-ITB\_\-ASN}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-ITB\_\-ASN@{IPR\_\-ITB\_\-ASN}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a667c9f7f8f45dc9bb9908720fc421767}{
IPR\_\-ITB\_\-ASN}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a667c9f7f8f45dc9bb9908720fc421767}
}]\index{IPR\_\-ITB\_\-IS@{IPR\_\-ITB\_\-IS}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-ITB\_\-IS@{IPR\_\-ITB\_\-IS}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a97856ce71282f135bf466a76000df45e}{
IPR\_\-ITB\_\-IS}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a97856ce71282f135bf466a76000df45e}
}]\index{IPR\_\-SIRR@{IPR\_\-SIRR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-SIRR@{IPR\_\-SIRR}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ab273f2156312c50d4c1b425f5d4cd7fb}{
IPR\_\-SIRR}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ab273f2156312c50d4c1b425f5d4cd7fb}
}]\index{IPR\_\-ASTRR@{IPR\_\-ASTRR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-ASTRR@{IPR\_\-ASTRR}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61adb9fc7bacac23c11402f62853ab54c32}{
IPR\_\-ASTRR}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61adb9fc7bacac23c11402f62853ab54c32}
}]\index{IPR\_\-ASTER@{IPR\_\-ASTER}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-ASTER@{IPR\_\-ASTER}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a834cce507de24abc48a03b3fd5007548}{
IPR\_\-ASTER}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a834cce507de24abc48a03b3fd5007548}
}]\index{IPR\_\-EXC\_\-ADDR@{IPR\_\-EXC\_\-ADDR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-EXC\_\-ADDR@{IPR\_\-EXC\_\-ADDR}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a042b16e127e796edf91958863d7ea2da}{
IPR\_\-EXC\_\-ADDR}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a042b16e127e796edf91958863d7ea2da}
}]\index{IPR\_\-EXC\_\-SUM@{IPR\_\-EXC\_\-SUM}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-EXC\_\-SUM@{IPR\_\-EXC\_\-SUM}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a10257475cee7260d8988b5da7d203449}{
IPR\_\-EXC\_\-SUM}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a10257475cee7260d8988b5da7d203449}
}]\index{IPR\_\-EXC\_\-MASK@{IPR\_\-EXC\_\-MASK}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-EXC\_\-MASK@{IPR\_\-EXC\_\-MASK}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61af3e774b25789cc5c96392e6dbac0f7ae}{
IPR\_\-EXC\_\-MASK}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61af3e774b25789cc5c96392e6dbac0f7ae}
}]\index{IPR\_\-PAL\_\-BASE@{IPR\_\-PAL\_\-BASE}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PAL\_\-BASE@{IPR\_\-PAL\_\-BASE}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ad8c06ed41a59383992d913d7223b08b4}{
IPR\_\-PAL\_\-BASE}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ad8c06ed41a59383992d913d7223b08b4}
}]\index{IPR\_\-ICM@{IPR\_\-ICM}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-ICM@{IPR\_\-ICM}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aa1f5e8dc8cd738c58fa58f63f9e772be}{
IPR\_\-ICM}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aa1f5e8dc8cd738c58fa58f63f9e772be}
}]\index{IPR\_\-IPLR@{IPR\_\-IPLR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-IPLR@{IPR\_\-IPLR}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a01e9bcb87ebe0488c07e1aca3668924c}{
IPR\_\-IPLR}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a01e9bcb87ebe0488c07e1aca3668924c}
}]\index{IPR\_\-IFAULT\_\-VA\_\-FORM@{IPR\_\-IFAULT\_\-VA\_\-FORM}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-IFAULT\_\-VA\_\-FORM@{IPR\_\-IFAULT\_\-VA\_\-FORM}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61afc34aee17f10a5be97b9b3597b7df567}{
IPR\_\-IFAULT\_\-VA\_\-FORM}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61afc34aee17f10a5be97b9b3597b7df567}
}]\index{IPR\_\-IVPTBR@{IPR\_\-IVPTBR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-IVPTBR@{IPR\_\-IVPTBR}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a1990c7bb979ce52fc3199f9ddf32c49e}{
IPR\_\-IVPTBR}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a1990c7bb979ce52fc3199f9ddf32c49e}
}]\index{IPR\_\-ICSR@{IPR\_\-ICSR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-ICSR@{IPR\_\-ICSR}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a5cb9ac2ffb93f12001219dc454d2b143}{
IPR\_\-ICSR}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a5cb9ac2ffb93f12001219dc454d2b143}
}]\index{IPR\_\-IC\_\-PERR\_\-STAT@{IPR\_\-IC\_\-PERR\_\-STAT}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-IC\_\-PERR\_\-STAT@{IPR\_\-IC\_\-PERR\_\-STAT}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ac0c1381b0a2b809d2935b0314cda9fe1}{
IPR\_\-IC\_\-PERR\_\-STAT}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ac0c1381b0a2b809d2935b0314cda9fe1}
}]\index{IPR\_\-PMCTR@{IPR\_\-PMCTR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PMCTR@{IPR\_\-PMCTR}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a1ca84f94807bcc2a9661bb1145fe7539}{
IPR\_\-PMCTR}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a1ca84f94807bcc2a9661bb1145fe7539}
}]\index{IPR\_\-PALtemp0@{IPR\_\-PALtemp0}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp0@{IPR\_\-PALtemp0}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a70830461fa6d42584c66abaf2bad0874}{
IPR\_\-PALtemp0}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a70830461fa6d42584c66abaf2bad0874}
}]\index{IPR\_\-PALtemp1@{IPR\_\-PALtemp1}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp1@{IPR\_\-PALtemp1}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a1cb7bea9966961d490e1ccf98f5a2a62}{
IPR\_\-PALtemp1}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a1cb7bea9966961d490e1ccf98f5a2a62}
}]\index{IPR\_\-PALtemp2@{IPR\_\-PALtemp2}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp2@{IPR\_\-PALtemp2}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a8d261a0d4da235bb941f14055a6c8268}{
IPR\_\-PALtemp2}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a8d261a0d4da235bb941f14055a6c8268}
}]\index{IPR\_\-PALtemp3@{IPR\_\-PALtemp3}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp3@{IPR\_\-PALtemp3}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aeedd76ef5fa1b7ce1726ee3a0b2b804d}{
IPR\_\-PALtemp3}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aeedd76ef5fa1b7ce1726ee3a0b2b804d}
}]\index{IPR\_\-PALtemp4@{IPR\_\-PALtemp4}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp4@{IPR\_\-PALtemp4}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ada1dd38793fd54abeb53bf53fb94d067}{
IPR\_\-PALtemp4}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ada1dd38793fd54abeb53bf53fb94d067}
}]\index{IPR\_\-PALtemp5@{IPR\_\-PALtemp5}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp5@{IPR\_\-PALtemp5}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a1cee8a4896ebb6aeb86f9f3b9d723625}{
IPR\_\-PALtemp5}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a1cee8a4896ebb6aeb86f9f3b9d723625}
}]\index{IPR\_\-PALtemp6@{IPR\_\-PALtemp6}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp6@{IPR\_\-PALtemp6}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aba132d44bc38c524d91d1dd6b1eeef67}{
IPR\_\-PALtemp6}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aba132d44bc38c524d91d1dd6b1eeef67}
}]\index{IPR\_\-PALtemp7@{IPR\_\-PALtemp7}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp7@{IPR\_\-PALtemp7}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a63e12012854faba5a70ccecdc8eb6a9b}{
IPR\_\-PALtemp7}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a63e12012854faba5a70ccecdc8eb6a9b}
}]\index{IPR\_\-PALtemp8@{IPR\_\-PALtemp8}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp8@{IPR\_\-PALtemp8}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a7cbcca7ab5b64be3310ba188e529dfa5}{
IPR\_\-PALtemp8}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a7cbcca7ab5b64be3310ba188e529dfa5}
}]\index{IPR\_\-PALtemp9@{IPR\_\-PALtemp9}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp9@{IPR\_\-PALtemp9}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a433beb9aaeaaedec68d4a4e5c2059c62}{
IPR\_\-PALtemp9}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a433beb9aaeaaedec68d4a4e5c2059c62}
}]\index{IPR\_\-PALtemp10@{IPR\_\-PALtemp10}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp10@{IPR\_\-PALtemp10}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a3d58d168b789379114ac4c83ba822ea4}{
IPR\_\-PALtemp10}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a3d58d168b789379114ac4c83ba822ea4}
}]\index{IPR\_\-PALtemp11@{IPR\_\-PALtemp11}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp11@{IPR\_\-PALtemp11}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a5d9c58d5b3ffc7b67855055bbbb59ca8}{
IPR\_\-PALtemp11}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a5d9c58d5b3ffc7b67855055bbbb59ca8}
}]\index{IPR\_\-PALtemp12@{IPR\_\-PALtemp12}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp12@{IPR\_\-PALtemp12}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a4996d680e08fc2ac9026672405f149cb}{
IPR\_\-PALtemp12}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a4996d680e08fc2ac9026672405f149cb}
}]\index{IPR\_\-PALtemp13@{IPR\_\-PALtemp13}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp13@{IPR\_\-PALtemp13}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a635751fbd9f11eb7aafa4c6cf8e112d6}{
IPR\_\-PALtemp13}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a635751fbd9f11eb7aafa4c6cf8e112d6}
}]\index{IPR\_\-PALtemp14@{IPR\_\-PALtemp14}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp14@{IPR\_\-PALtemp14}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a360a0f2d93346e3a8158bff05c78e6f0}{
IPR\_\-PALtemp14}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a360a0f2d93346e3a8158bff05c78e6f0}
}]\index{IPR\_\-PALtemp15@{IPR\_\-PALtemp15}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp15@{IPR\_\-PALtemp15}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ad84b231dcfd36c6f6f33d9107c7d3e56}{
IPR\_\-PALtemp15}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ad84b231dcfd36c6f6f33d9107c7d3e56}
}]\index{IPR\_\-PALtemp16@{IPR\_\-PALtemp16}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp16@{IPR\_\-PALtemp16}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ae7655079a22c2dc6553052930ae5a6b0}{
IPR\_\-PALtemp16}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ae7655079a22c2dc6553052930ae5a6b0}
}]\index{IPR\_\-PALtemp17@{IPR\_\-PALtemp17}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp17@{IPR\_\-PALtemp17}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a818d254bcb3968385e208d6bbcdb4097}{
IPR\_\-PALtemp17}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a818d254bcb3968385e208d6bbcdb4097}
}]\index{IPR\_\-PALtemp18@{IPR\_\-PALtemp18}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp18@{IPR\_\-PALtemp18}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a48b46bb8fefced9c28a926bbe3643e55}{
IPR\_\-PALtemp18}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a48b46bb8fefced9c28a926bbe3643e55}
}]\index{IPR\_\-PALtemp19@{IPR\_\-PALtemp19}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp19@{IPR\_\-PALtemp19}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a6fa6822ca84f17ca513b3cba8cc19a79}{
IPR\_\-PALtemp19}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a6fa6822ca84f17ca513b3cba8cc19a79}
}]\index{IPR\_\-PALtemp20@{IPR\_\-PALtemp20}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp20@{IPR\_\-PALtemp20}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ad51fe1097664876893542dd23503c9fd}{
IPR\_\-PALtemp20}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ad51fe1097664876893542dd23503c9fd}
}]\index{IPR\_\-PALtemp21@{IPR\_\-PALtemp21}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp21@{IPR\_\-PALtemp21}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aa4d2155bad9fb89c41ba80fcf1ad7e35}{
IPR\_\-PALtemp21}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aa4d2155bad9fb89c41ba80fcf1ad7e35}
}]\index{IPR\_\-PALtemp22@{IPR\_\-PALtemp22}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp22@{IPR\_\-PALtemp22}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a63e84fa9d9d01bda62e8c66caadbafb5}{
IPR\_\-PALtemp22}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a63e84fa9d9d01bda62e8c66caadbafb5}
}]\index{IPR\_\-PALtemp23@{IPR\_\-PALtemp23}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-PALtemp23@{IPR\_\-PALtemp23}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a9f27b88116dcf5e446c36fc19cb1f039}{
IPR\_\-PALtemp23}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a9f27b88116dcf5e446c36fc19cb1f039}
}]\index{IPR\_\-DTB\_\-ASN@{IPR\_\-DTB\_\-ASN}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-DTB\_\-ASN@{IPR\_\-DTB\_\-ASN}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61adf097c167f02ea38d25a5dd00bb23f48}{
IPR\_\-DTB\_\-ASN}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61adf097c167f02ea38d25a5dd00bb23f48}
}]\index{IPR\_\-DTB\_\-CM@{IPR\_\-DTB\_\-CM}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-DTB\_\-CM@{IPR\_\-DTB\_\-CM}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a3ec56ec20d26f64aca8590012b1dbc16}{
IPR\_\-DTB\_\-CM}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a3ec56ec20d26f64aca8590012b1dbc16}
}]\index{IPR\_\-DTB\_\-TAG@{IPR\_\-DTB\_\-TAG}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-DTB\_\-TAG@{IPR\_\-DTB\_\-TAG}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a4f20a377fbfbb0f4de3b0621bf3a6fa9}{
IPR\_\-DTB\_\-TAG}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a4f20a377fbfbb0f4de3b0621bf3a6fa9}
}]\index{IPR\_\-DTB\_\-PTE@{IPR\_\-DTB\_\-PTE}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-DTB\_\-PTE@{IPR\_\-DTB\_\-PTE}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a3b9dd05008af5ac5ccc6da08bded2d09}{
IPR\_\-DTB\_\-PTE}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a3b9dd05008af5ac5ccc6da08bded2d09}
}]\index{IPR\_\-VA@{IPR\_\-VA}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-VA@{IPR\_\-VA}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a515e6de2fa2562a4e9c1ef0201f85812}{
IPR\_\-VA}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a515e6de2fa2562a4e9c1ef0201f85812}
}]\index{IPR\_\-VA\_\-FORM@{IPR\_\-VA\_\-FORM}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-VA\_\-FORM@{IPR\_\-VA\_\-FORM}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aae18561b40e10b14c67db6b0dfead739}{
IPR\_\-VA\_\-FORM}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aae18561b40e10b14c67db6b0dfead739}
}]\index{IPR\_\-MVPTBR@{IPR\_\-MVPTBR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-MVPTBR@{IPR\_\-MVPTBR}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aa7a1429cf4fce4916ff868fb83a0a84c}{
IPR\_\-MVPTBR}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aa7a1429cf4fce4916ff868fb83a0a84c}
}]\index{IPR\_\-DTB\_\-IS@{IPR\_\-DTB\_\-IS}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-DTB\_\-IS@{IPR\_\-DTB\_\-IS}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a98c7e0c6a2236d359a68a10ec1903e5b}{
IPR\_\-DTB\_\-IS}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a98c7e0c6a2236d359a68a10ec1903e5b}
}]\index{IPR\_\-CC@{IPR\_\-CC}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-CC@{IPR\_\-CC}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a435efb9a8df6a894c6539364d71c5ba4}{
IPR\_\-CC}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a435efb9a8df6a894c6539364d71c5ba4}
}]\index{IPR\_\-CC\_\-CTL@{IPR\_\-CC\_\-CTL}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-CC\_\-CTL@{IPR\_\-CC\_\-CTL}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a754b94705213a9837b2935b6613c306a}{
IPR\_\-CC\_\-CTL}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a754b94705213a9837b2935b6613c306a}
}]\index{IPR\_\-MCSR@{IPR\_\-MCSR}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-MCSR@{IPR\_\-MCSR}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a0d1787cb94c8fada702198468bc4c3c3}{
IPR\_\-MCSR}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a0d1787cb94c8fada702198468bc4c3c3}
}]\index{IPR\_\-DC\_\-PERR\_\-STAT@{IPR\_\-DC\_\-PERR\_\-STAT}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-DC\_\-PERR\_\-STAT@{IPR\_\-DC\_\-PERR\_\-STAT}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a83580eab56c766857dcb97215fbf33fd}{
IPR\_\-DC\_\-PERR\_\-STAT}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a83580eab56c766857dcb97215fbf33fd}
}]\index{IPR\_\-DC\_\-TEST\_\-CTL@{IPR\_\-DC\_\-TEST\_\-CTL}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-DC\_\-TEST\_\-CTL@{IPR\_\-DC\_\-TEST\_\-CTL}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a6dfc96487f73683ce7c445c108a8796f}{
IPR\_\-DC\_\-TEST\_\-CTL}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a6dfc96487f73683ce7c445c108a8796f}
}]\index{IPR\_\-DC\_\-TEST\_\-TAG@{IPR\_\-DC\_\-TEST\_\-TAG}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-DC\_\-TEST\_\-TAG@{IPR\_\-DC\_\-TEST\_\-TAG}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61acd6a7367566299f3a7d6fbec8824c178}{
IPR\_\-DC\_\-TEST\_\-TAG}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61acd6a7367566299f3a7d6fbec8824c178}
}]\index{IPR\_\-DC\_\-TEST\_\-TAG\_\-TEMP@{IPR\_\-DC\_\-TEST\_\-TAG\_\-TEMP}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-DC\_\-TEST\_\-TAG\_\-TEMP@{IPR\_\-DC\_\-TEST\_\-TAG\_\-TEMP}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a72d72f07562c509bcae455870f2bca11}{
IPR\_\-DC\_\-TEST\_\-TAG\_\-TEMP}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a72d72f07562c509bcae455870f2bca11}
}]\index{IPR\_\-DC\_\-MODE@{IPR\_\-DC\_\-MODE}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-DC\_\-MODE@{IPR\_\-DC\_\-MODE}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ac4b91e7ccd59888a4b2e0f2b61a8d47d}{
IPR\_\-DC\_\-MODE}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61ac4b91e7ccd59888a4b2e0f2b61a8d47d}
}]\index{IPR\_\-MAF\_\-MODE@{IPR\_\-MAF\_\-MODE}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!IPR\_\-MAF\_\-MODE@{IPR\_\-MAF\_\-MODE}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aa3a675cf681c1925b9da23b868dcb623}{
IPR\_\-MAF\_\-MODE}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61aa3a675cf681c1925b9da23b868dcb623}
}]\index{NumInternalProcRegs@{NumInternalProcRegs}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!NumInternalProcRegs@{NumInternalProcRegs}}\item[{\em 
\hypertarget{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a70427ff525cb627f3e57c9041bf01dfc}{
NumInternalProcRegs}
\label{namespaceAlphaISA_ac76a902b2e65598399068bb755d21c61a70427ff525cb627f3e57c9041bf01dfc}
}]\end{description}
\end{Desc}




\begin{DoxyCode}
127 {
128     //Write only
129     MinWriteOnlyIpr,
130     IPR_HWINT_CLR = MinWriteOnlyIpr,
131     IPR_SL_XMIT,
132     IPR_DC_FLUSH,
133     IPR_IC_FLUSH,
134     IPR_ALT_MODE,
135     IPR_DTB_IA,
136     IPR_DTB_IAP,
137     IPR_ITB_IA,
138     MaxWriteOnlyIpr,
139     IPR_ITB_IAP = MaxWriteOnlyIpr,
140 
141     //Read only
142     MinReadOnlyIpr,
143     IPR_INTID = MinReadOnlyIpr,
144     IPR_SL_RCV,
145     IPR_MM_STAT,
146     IPR_ITB_PTE_TEMP,
147     MaxReadOnlyIpr,
148     IPR_DTB_PTE_TEMP = MaxReadOnlyIpr,
149 
150     IPR_ISR,
151     IPR_ITB_TAG,
152     IPR_ITB_PTE,
153     IPR_ITB_ASN,
154     IPR_ITB_IS,
155     IPR_SIRR,
156     IPR_ASTRR,
157     IPR_ASTER,
158     IPR_EXC_ADDR,
159     IPR_EXC_SUM,
160     IPR_EXC_MASK,
161     IPR_PAL_BASE,
162     IPR_ICM,
163     IPR_IPLR,
164     IPR_IFAULT_VA_FORM,
165     IPR_IVPTBR,
166     IPR_ICSR,
167     IPR_IC_PERR_STAT,
168     IPR_PMCTR,
169 
170     // PAL temporary registers...
171     // register meanings gleaned from osfpal.s source code
172     IPR_PALtemp0,
173     IPR_PALtemp1,
174     IPR_PALtemp2,
175     IPR_PALtemp3,
176     IPR_PALtemp4,
177     IPR_PALtemp5,
178     IPR_PALtemp6,
179     IPR_PALtemp7,
180     IPR_PALtemp8,
181     IPR_PALtemp9,
182     IPR_PALtemp10,
183     IPR_PALtemp11,
184     IPR_PALtemp12,
185     IPR_PALtemp13,
186     IPR_PALtemp14,
187     IPR_PALtemp15,
188     IPR_PALtemp16,
189     IPR_PALtemp17,
190     IPR_PALtemp18,
191     IPR_PALtemp19,
192     IPR_PALtemp20,
193     IPR_PALtemp21,
194     IPR_PALtemp22,
195     IPR_PALtemp23,
196 
197     IPR_DTB_ASN,
198     IPR_DTB_CM,
199     IPR_DTB_TAG,
200     IPR_DTB_PTE,
201 
202     IPR_VA,
203     IPR_VA_FORM,
204     IPR_MVPTBR,
205     IPR_DTB_IS,
206     IPR_CC,
207     IPR_CC_CTL,
208     IPR_MCSR,
209 
210     IPR_DC_PERR_STAT,
211     IPR_DC_TEST_CTL,
212     IPR_DC_TEST_TAG,
213     IPR_DC_TEST_TAG_TEMP,
214     IPR_DC_MODE,
215     IPR_MAF_MODE,
216 
217     NumInternalProcRegs             // number of IPR registers
218 };
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a19269c193c0c4866cdc4e5abd433f9fc}{
\index{AlphaISA@{AlphaISA}!mode\_\-type@{mode\_\-type}}
\index{mode\_\-type@{mode\_\-type}!AlphaISA@{AlphaISA}}
\subsubsection[{mode\_\-type}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf mode\_\-type}}}
\label{namespaceAlphaISA_a19269c193c0c4866cdc4e5abd433f9fc}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{mode\_\-kernel@{mode\_\-kernel}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!mode\_\-kernel@{mode\_\-kernel}}\item[{\em 
\hypertarget{namespaceAlphaISA_a19269c193c0c4866cdc4e5abd433f9fcaf24dd055e83953a0eac0581789b006d0}{
mode\_\-kernel}
\label{namespaceAlphaISA_a19269c193c0c4866cdc4e5abd433f9fcaf24dd055e83953a0eac0581789b006d0}
}]\index{mode\_\-executive@{mode\_\-executive}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!mode\_\-executive@{mode\_\-executive}}\item[{\em 
\hypertarget{namespaceAlphaISA_a19269c193c0c4866cdc4e5abd433f9fca1a153ce3964f86ad65c31804d55305f2}{
mode\_\-executive}
\label{namespaceAlphaISA_a19269c193c0c4866cdc4e5abd433f9fca1a153ce3964f86ad65c31804d55305f2}
}]\index{mode\_\-supervisor@{mode\_\-supervisor}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!mode\_\-supervisor@{mode\_\-supervisor}}\item[{\em 
\hypertarget{namespaceAlphaISA_a19269c193c0c4866cdc4e5abd433f9fcaba0f60b6ad51837713241f76e66422c1}{
mode\_\-supervisor}
\label{namespaceAlphaISA_a19269c193c0c4866cdc4e5abd433f9fcaba0f60b6ad51837713241f76e66422c1}
}]\index{mode\_\-user@{mode\_\-user}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!mode\_\-user@{mode\_\-user}}\item[{\em 
\hypertarget{namespaceAlphaISA_a19269c193c0c4866cdc4e5abd433f9fcac1644b8fa5c8123b58d6ca56eda84972}{
mode\_\-user}
\label{namespaceAlphaISA_a19269c193c0c4866cdc4e5abd433f9fcac1644b8fa5c8123b58d6ca56eda84972}
}]\index{mode\_\-number@{mode\_\-number}!AlphaISA@{AlphaISA}}\index{AlphaISA@{AlphaISA}!mode\_\-number@{mode\_\-number}}\item[{\em 
\hypertarget{namespaceAlphaISA_a19269c193c0c4866cdc4e5abd433f9fca83ebd1b275cc6ddc8dfea9c58297859b}{
mode\_\-number}
\label{namespaceAlphaISA_a19269c193c0c4866cdc4e5abd433f9fca83ebd1b275cc6ddc8dfea9c58297859b}
}]\end{description}
\end{Desc}




\begin{DoxyCode}
104 {
105     mode_kernel = 0,        // kernel
106     mode_executive = 1,     // executive (unused by unix)
107     mode_supervisor = 2,    // supervisor (unused by unix)
108     mode_user = 3,          // user mode
109     mode_number             // number of modes
110 };
\end{DoxyCode}


\subsection{関数}
\hypertarget{namespaceAlphaISA_add1b209af0281827d9ac0a67747a3bf7}{
\index{AlphaISA@{AlphaISA}!advancePC@{advancePC}}
\index{advancePC@{advancePC}!AlphaISA@{AlphaISA}}
\subsubsection[{advancePC}]{\setlength{\rightskip}{0pt plus 5cm}void AlphaISA::advancePC (PCState \& {\em pc}, \/  const {\bf StaticInstPtr} {\em inst})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_add1b209af0281827d9ac0a67747a3bf7}



\begin{DoxyCode}
109 {
110     pc.advance();
111 }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_aea45c43f418ab3870323f1826f2a5038}{
\index{AlphaISA@{AlphaISA}!ALT\_\-MODE\_\-AM@{ALT\_\-MODE\_\-AM}}
\index{ALT\_\-MODE\_\-AM@{ALT\_\-MODE\_\-AM}!AlphaISA@{AlphaISA}}
\subsubsection[{ALT\_\-MODE\_\-AM}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t AlphaISA::ALT\_\-MODE\_\-AM (uint64\_\-t {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_aea45c43f418ab3870323f1826f2a5038}



\begin{DoxyCode}
95 { return reg >> 3 & 0x3; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a7480844aa2eaec6bd5e60412bf6c4a38}{
\index{AlphaISA@{AlphaISA}!buildRetPC@{buildRetPC}}
\index{buildRetPC@{buildRetPC}!AlphaISA@{AlphaISA}}
\subsubsection[{buildRetPC}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PCState} AlphaISA::buildRetPC (const PCState \& {\em curPC}, \/  const PCState \& {\em callPC})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a7480844aa2eaec6bd5e60412bf6c4a38}



\begin{DoxyCode}
47 {
48     PCState retPC = callPC;
49     retPC.advance();
50     return retPC;
51 }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a42c226b069903e985920fe085c8d7a81}{
\index{AlphaISA@{AlphaISA}!copyIprs@{copyIprs}}
\index{copyIprs@{copyIprs}!AlphaISA@{AlphaISA}}
\subsubsection[{copyIprs}]{\setlength{\rightskip}{0pt plus 5cm}void copyIprs ({\bf ThreadContext} $\ast$ {\em src}, \/  {\bf ThreadContext} $\ast$ {\em dest})}}
\label{namespaceAlphaISA_a42c226b069903e985920fe085c8d7a81}
\hypertarget{namespaceAlphaISA_a42833096094e5ff0f2de948bf8e5965c}{
\index{AlphaISA@{AlphaISA}!copyMiscRegs@{copyMiscRegs}}
\index{copyMiscRegs@{copyMiscRegs}!AlphaISA@{AlphaISA}}
\subsubsection[{copyMiscRegs}]{\setlength{\rightskip}{0pt plus 5cm}void copyMiscRegs ({\bf ThreadContext} $\ast$ {\em src}, \/  {\bf ThreadContext} $\ast$ {\em dest})}}
\label{namespaceAlphaISA_a42833096094e5ff0f2de948bf8e5965c}
\hypertarget{namespaceAlphaISA_aaeffcccf262b0dbd3cbcc8b4cef41168}{
\index{AlphaISA@{AlphaISA}!copyRegs@{copyRegs}}
\index{copyRegs@{copyRegs}!AlphaISA@{AlphaISA}}
\subsubsection[{copyRegs}]{\setlength{\rightskip}{0pt plus 5cm}void copyRegs ({\bf ThreadContext} $\ast$ {\em src}, \/  {\bf ThreadContext} $\ast$ {\em dest})}}
\label{namespaceAlphaISA_aaeffcccf262b0dbd3cbcc8b4cef41168}
\hypertarget{namespaceAlphaISA_aef30743e4d38e3498eb69d368026c8f8}{
\index{AlphaISA@{AlphaISA}!decodeInst@{decodeInst}}
\index{decodeInst@{decodeInst}!AlphaISA@{AlphaISA}}
\subsubsection[{decodeInst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StaticInstPtr} AlphaISA::decodeInst (ExtMachInst)}}
\label{namespaceAlphaISA_aef30743e4d38e3498eb69d368026c8f8}
\hypertarget{namespaceAlphaISA_a36b44188d4a889f9397dca5549e44a54}{
\index{AlphaISA@{AlphaISA}!DTB\_\-ASN\_\-ASN@{DTB\_\-ASN\_\-ASN}}
\index{DTB\_\-ASN\_\-ASN@{DTB\_\-ASN\_\-ASN}!AlphaISA@{AlphaISA}}
\subsubsection[{DTB\_\-ASN\_\-ASN}]{\setlength{\rightskip}{0pt plus 5cm}int AlphaISA::DTB\_\-ASN\_\-ASN (uint64\_\-t {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a36b44188d4a889f9397dca5549e44a54}



\begin{DoxyCode}
70 { return reg >> 57 & AsnMask; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_ad60009a95542d624d42cf5134774bda8}{
\index{AlphaISA@{AlphaISA}!DTB\_\-CM\_\-CM@{DTB\_\-CM\_\-CM}}
\index{DTB\_\-CM\_\-CM@{DTB\_\-CM\_\-CM}!AlphaISA@{AlphaISA}}
\subsubsection[{DTB\_\-CM\_\-CM}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t AlphaISA::DTB\_\-CM\_\-CM (uint64\_\-t {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_ad60009a95542d624d42cf5134774bda8}



\begin{DoxyCode}
96 { return reg >> 3 & 0x3; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a81680a8f0a79643e10fc7337821f5f37}{
\index{AlphaISA@{AlphaISA}!DTB\_\-PTE\_\-ASMA@{DTB\_\-PTE\_\-ASMA}}
\index{DTB\_\-PTE\_\-ASMA@{DTB\_\-PTE\_\-ASMA}!AlphaISA@{AlphaISA}}
\subsubsection[{DTB\_\-PTE\_\-ASMA}]{\setlength{\rightskip}{0pt plus 5cm}int AlphaISA::DTB\_\-PTE\_\-ASMA (uint64\_\-t {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a81680a8f0a79643e10fc7337821f5f37}



\begin{DoxyCode}
78 { return reg >> 4 & 0x1; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a4cba73d4105288236ba519f745492c0b}{
\index{AlphaISA@{AlphaISA}!DTB\_\-PTE\_\-FONR@{DTB\_\-PTE\_\-FONR}}
\index{DTB\_\-PTE\_\-FONR@{DTB\_\-PTE\_\-FONR}!AlphaISA@{AlphaISA}}
\subsubsection[{DTB\_\-PTE\_\-FONR}]{\setlength{\rightskip}{0pt plus 5cm}int AlphaISA::DTB\_\-PTE\_\-FONR (uint64\_\-t {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a4cba73d4105288236ba519f745492c0b}



\begin{DoxyCode}
75 { return reg >> 1 & 0x1; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a32962f01b9ce7d53ebea64779cb769ba}{
\index{AlphaISA@{AlphaISA}!DTB\_\-PTE\_\-FONW@{DTB\_\-PTE\_\-FONW}}
\index{DTB\_\-PTE\_\-FONW@{DTB\_\-PTE\_\-FONW}!AlphaISA@{AlphaISA}}
\subsubsection[{DTB\_\-PTE\_\-FONW}]{\setlength{\rightskip}{0pt plus 5cm}int AlphaISA::DTB\_\-PTE\_\-FONW (uint64\_\-t {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a32962f01b9ce7d53ebea64779cb769ba}



\begin{DoxyCode}
76 { return reg >> 2 & 0x1; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a4d5fad955e0b9ccad5b4e7d7820fa01c}{
\index{AlphaISA@{AlphaISA}!DTB\_\-PTE\_\-GH@{DTB\_\-PTE\_\-GH}}
\index{DTB\_\-PTE\_\-GH@{DTB\_\-PTE\_\-GH}!AlphaISA@{AlphaISA}}
\subsubsection[{DTB\_\-PTE\_\-GH}]{\setlength{\rightskip}{0pt plus 5cm}int AlphaISA::DTB\_\-PTE\_\-GH (uint64\_\-t {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a4d5fad955e0b9ccad5b4e7d7820fa01c}



\begin{DoxyCode}
77 { return reg >> 5 & 0x3; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a0f147507d2a1a5437426ab7231e4a3d5}{
\index{AlphaISA@{AlphaISA}!DTB\_\-PTE\_\-PPN@{DTB\_\-PTE\_\-PPN}}
\index{DTB\_\-PTE\_\-PPN@{DTB\_\-PTE\_\-PPN}!AlphaISA@{AlphaISA}}
\subsubsection[{DTB\_\-PTE\_\-PPN}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} AlphaISA::DTB\_\-PTE\_\-PPN (uint64\_\-t {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a0f147507d2a1a5437426ab7231e4a3d5}



\begin{DoxyCode}
72 { return reg >> 32 & ((ULL(1) << (PAddrImplBits - PageShift)) - 1); }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8}{
\index{AlphaISA@{AlphaISA}!DTB\_\-PTE\_\-XRE@{DTB\_\-PTE\_\-XRE}}
\index{DTB\_\-PTE\_\-XRE@{DTB\_\-PTE\_\-XRE}!AlphaISA@{AlphaISA}}
\subsubsection[{DTB\_\-PTE\_\-XRE}]{\setlength{\rightskip}{0pt plus 5cm}int AlphaISA::DTB\_\-PTE\_\-XRE (uint64\_\-t {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8}



\begin{DoxyCode}
73 { return reg >> 8 & 0xf; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a310e34dbbc9219cdeb9c877e6d0bd1f7}{
\index{AlphaISA@{AlphaISA}!DTB\_\-PTE\_\-XWE@{DTB\_\-PTE\_\-XWE}}
\index{DTB\_\-PTE\_\-XWE@{DTB\_\-PTE\_\-XWE}!AlphaISA@{AlphaISA}}
\subsubsection[{DTB\_\-PTE\_\-XWE}]{\setlength{\rightskip}{0pt plus 5cm}int AlphaISA::DTB\_\-PTE\_\-XWE (uint64\_\-t {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a310e34dbbc9219cdeb9c877e6d0bd1f7}



\begin{DoxyCode}
74 { return reg >> 12 & 0xf; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a3f9560369e934be05b1dd8f23fbd6104}{
\index{AlphaISA@{AlphaISA}!getArgument@{getArgument}}
\index{getArgument@{getArgument}!AlphaISA@{AlphaISA}}
\subsubsection[{getArgument}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t getArgument ({\bf ThreadContext} $\ast$ {\em tc}, \/  int \& {\em number}, \/  uint16\_\-t {\em size}, \/  bool {\em fp})}}
\label{namespaceAlphaISA_a3f9560369e934be05b1dd8f23fbd6104}
\hypertarget{namespaceAlphaISA_abb48fd2963e6ebf6b013e5546f1f7d87}{
\index{AlphaISA@{AlphaISA}!getExecutingAsid@{getExecutingAsid}}
\index{getExecutingAsid@{getExecutingAsid}!AlphaISA@{AlphaISA}}
\subsubsection[{getExecutingAsid}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t AlphaISA::getExecutingAsid ({\bf ThreadContext} $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_abb48fd2963e6ebf6b013e5546f1f7d87}



\begin{DoxyCode}
115 {
116     return DTB_ASN_ASN(tc->readMiscRegNoEffect(IPR_DTB_ASN));
117 }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a7956606c6fe17700d24242789ae5002c}{
\index{AlphaISA@{AlphaISA}!getTargetThread@{getTargetThread}}
\index{getTargetThread@{getTargetThread}!AlphaISA@{AlphaISA}}
\subsubsection[{getTargetThread}]{\setlength{\rightskip}{0pt plus 5cm}unsigned AlphaISA::getTargetThread (TC $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a7956606c6fe17700d24242789ae5002c}



\begin{DoxyCode}
63 {
64     fatal("Alpha is not setup for multithreaded ISA extensions");
65     return 0;
66 }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a9f62368d1287f246b4026dfb6206bc4d}{
\index{AlphaISA@{AlphaISA}!getVirtProcNum@{getVirtProcNum}}
\index{getVirtProcNum@{getVirtProcNum}!AlphaISA@{AlphaISA}}
\subsubsection[{getVirtProcNum}]{\setlength{\rightskip}{0pt plus 5cm}unsigned AlphaISA::getVirtProcNum (TC $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a9f62368d1287f246b4026dfb6206bc4d}



\begin{DoxyCode}
54 {
55     fatal("Alpha is not setup for multithreaded ISA extensions");
56     return 0;
57 }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a00333a272d42606a01cc33c81999a58b}{
\index{AlphaISA@{AlphaISA}!handleLockedRead@{handleLockedRead}}
\index{handleLockedRead@{handleLockedRead}!AlphaISA@{AlphaISA}}
\subsubsection[{handleLockedRead}]{\setlength{\rightskip}{0pt plus 5cm}void AlphaISA::handleLockedRead (XC $\ast$ {\em xc}, \/  {\bf Request} $\ast$ {\em req})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a00333a272d42606a01cc33c81999a58b}



\begin{DoxyCode}
91 {
92     xc->setMiscReg(MISCREG_LOCKADDR, req->getPaddr() & ~0xf);
93     xc->setMiscReg(MISCREG_LOCKFLAG, true);
94 }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_aae6ad66df5dfd5de14b36293aaf2e7f1}{
\index{AlphaISA@{AlphaISA}!handleLockedSnoop@{handleLockedSnoop}}
\index{handleLockedSnoop@{handleLockedSnoop}!AlphaISA@{AlphaISA}}
\subsubsection[{handleLockedSnoop}]{\setlength{\rightskip}{0pt plus 5cm}void AlphaISA::handleLockedSnoop (XC $\ast$ {\em xc}, \/  {\bf PacketPtr} {\em pkt}, \/  {\bf Addr} {\em cacheBlockMask})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_aae6ad66df5dfd5de14b36293aaf2e7f1}



\begin{DoxyCode}
70 {
71     // If we see a snoop come into the CPU and we currently have an LLSC
72     // operation pending we need to clear the lock flag if it is to the same
73     // cache line.
74 
75     if (!xc->readMiscReg(MISCREG_LOCKFLAG))
76         return;
77 
78     Addr locked_addr = xc->readMiscReg(MISCREG_LOCKADDR) & cacheBlockMask;
79     Addr snoop_addr = pkt->getAddr();
80 
81     assert((cacheBlockMask & snoop_addr) == snoop_addr);
82 
83     if (locked_addr == snoop_addr)
84         xc->setMiscReg(MISCREG_LOCKFLAG, false);
85 }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a300fd7902bc6b2f2407c79f776d92ee8}{
\index{AlphaISA@{AlphaISA}!handleLockedSnoopHit@{handleLockedSnoopHit}}
\index{handleLockedSnoopHit@{handleLockedSnoopHit}!AlphaISA@{AlphaISA}}
\subsubsection[{handleLockedSnoopHit}]{\setlength{\rightskip}{0pt plus 5cm}void AlphaISA::handleLockedSnoopHit (XC $\ast$ {\em xc})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a300fd7902bc6b2f2407c79f776d92ee8}



\begin{DoxyCode}
99 {
100 }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a1087208351cf56657581daf8f2f918c8}{
\index{AlphaISA@{AlphaISA}!handleLockedWrite@{handleLockedWrite}}
\index{handleLockedWrite@{handleLockedWrite}!AlphaISA@{AlphaISA}}
\subsubsection[{handleLockedWrite}]{\setlength{\rightskip}{0pt plus 5cm}bool AlphaISA::handleLockedWrite (XC $\ast$ {\em xc}, \/  {\bf Request} $\ast$ {\em req}, \/  {\bf Addr} {\em cacheBlockMask})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a1087208351cf56657581daf8f2f918c8}



\begin{DoxyCode}
105 {
106     if (req->isUncacheable()) {
107         // Funky Turbolaser mailbox access...don't update
108         // result register (see stq_c in decoder.isa)
109         req->setExtraData(2);
110     } else {
111         // standard store conditional
112         bool lock_flag = xc->readMiscReg(MISCREG_LOCKFLAG);
113         Addr lock_addr = xc->readMiscReg(MISCREG_LOCKADDR);
114         if (!lock_flag || (req->getPaddr() & ~0xf) != lock_addr) {
115             // Lock flag not set or addr mismatch in CPU;
116             // don't even bother sending to memory system
117             req->setExtraData(0);
118             xc->setMiscReg(MISCREG_LOCKFLAG, false);
119             // the rest of this code is not architectural;
120             // it's just a debugging aid to help detect
121             // livelock by warning on long sequences of failed
122             // store conditionals
123             int stCondFailures = xc->readStCondFailures();
124             stCondFailures++;
125             xc->setStCondFailures(stCondFailures);
126             if (stCondFailures % 100000 == 0) {
127                 warn("context %d: %d consecutive "
128                      "store conditional failures\n",
129                      xc->contextId(), stCondFailures);
130             }
131 
132             // store conditional failed already, so don't issue it to mem
133             return false;
134         }
135     }
136 
137     return true;
138 }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a95f34da1a383722d1e64b076a35cdcd9}{
\index{AlphaISA@{AlphaISA}!ICM\_\-CM@{ICM\_\-CM}}
\index{ICM\_\-CM@{ICM\_\-CM}!AlphaISA@{AlphaISA}}
\subsubsection[{ICM\_\-CM}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t AlphaISA::ICM\_\-CM (uint64\_\-t {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a95f34da1a383722d1e64b076a35cdcd9}



\begin{DoxyCode}
97 { return reg >> 3 & 0x3; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_ad98e58e7430195419d36c46d7bfb1af2}{
\index{AlphaISA@{AlphaISA}!ICSR\_\-FPE@{ICSR\_\-FPE}}
\index{ICSR\_\-FPE@{ICSR\_\-FPE}!AlphaISA@{AlphaISA}}
\subsubsection[{ICSR\_\-FPE}]{\setlength{\rightskip}{0pt plus 5cm}bool AlphaISA::ICSR\_\-FPE (uint64\_\-t {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_ad98e58e7430195419d36c46d7bfb1af2}



\begin{DoxyCode}
93 { return reg >> 26 & 0x1; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a77a0dc059f8e677358c55c3c206ea78b}{
\index{AlphaISA@{AlphaISA}!ICSR\_\-SDE@{ICSR\_\-SDE}}
\index{ICSR\_\-SDE@{ICSR\_\-SDE}!AlphaISA@{AlphaISA}}
\subsubsection[{ICSR\_\-SDE}]{\setlength{\rightskip}{0pt plus 5cm}bool AlphaISA::ICSR\_\-SDE (uint64\_\-t {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a77a0dc059f8e677358c55c3c206ea78b}



\begin{DoxyCode}
91 { return reg >> 30 & 0x1; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a1296f5f4491f6eafcd4cac6c96b2ceb4}{
\index{AlphaISA@{AlphaISA}!ICSR\_\-SPE@{ICSR\_\-SPE}}
\index{ICSR\_\-SPE@{ICSR\_\-SPE}!AlphaISA@{AlphaISA}}
\subsubsection[{ICSR\_\-SPE}]{\setlength{\rightskip}{0pt plus 5cm}int AlphaISA::ICSR\_\-SPE (uint64\_\-t {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a1296f5f4491f6eafcd4cac6c96b2ceb4}



\begin{DoxyCode}
92 { return reg >> 28 & 0x3; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_aded557a1e716c6f849b0e0b05fc77676}{
\index{AlphaISA@{AlphaISA}!initCPU@{initCPU}}
\index{initCPU@{initCPU}!AlphaISA@{AlphaISA}}
\subsubsection[{initCPU}]{\setlength{\rightskip}{0pt plus 5cm}void initCPU ({\bf ThreadContext} $\ast$ {\em tc}, \/  int {\em cpuId})}}
\label{namespaceAlphaISA_aded557a1e716c6f849b0e0b05fc77676}
\hypertarget{namespaceAlphaISA_abc1bf54037f3c4812019fa985607bbd2}{
\index{AlphaISA@{AlphaISA}!initializeIprTable@{initializeIprTable}}
\index{initializeIprTable@{initializeIprTable}!AlphaISA@{AlphaISA}}
\subsubsection[{initializeIprTable}]{\setlength{\rightskip}{0pt plus 5cm}void initializeIprTable ()}}
\label{namespaceAlphaISA_abc1bf54037f3c4812019fa985607bbd2}
\hypertarget{namespaceAlphaISA_a69ad890f318cd923f9a65897a06cbf50}{
\index{AlphaISA@{AlphaISA}!initIPRs@{initIPRs}}
\index{initIPRs@{initIPRs}!AlphaISA@{AlphaISA}}
\subsubsection[{initIPRs}]{\setlength{\rightskip}{0pt plus 5cm}void initIPRs ({\bf ThreadContext} $\ast$ {\em tc}, \/  int {\em cpuId})}}
\label{namespaceAlphaISA_a69ad890f318cd923f9a65897a06cbf50}
\hypertarget{namespaceAlphaISA_a166daa198f05f80c18b5249f18a0675e}{
\index{AlphaISA@{AlphaISA}!inUserMode@{inUserMode}}
\index{inUserMode@{inUserMode}!AlphaISA@{AlphaISA}}
\subsubsection[{inUserMode}]{\setlength{\rightskip}{0pt plus 5cm}bool AlphaISA::inUserMode ({\bf ThreadContext} $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a166daa198f05f80c18b5249f18a0675e}



\begin{DoxyCode}
57 {
58     return (tc->readMiscRegNoEffect(IPR_DTB_CM) & 0x18) != 0;
59 }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a7d31db1cc7ca61db4f288b9e525922e1}{
\index{AlphaISA@{AlphaISA}!IprIsReadable@{IprIsReadable}}
\index{IprIsReadable@{IprIsReadable}!AlphaISA@{AlphaISA}}
\subsubsection[{IprIsReadable}]{\setlength{\rightskip}{0pt plus 5cm}bool AlphaISA::IprIsReadable (int {\em index})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a7d31db1cc7ca61db4f288b9e525922e1}



\begin{DoxyCode}
228 {
229     return index < MinWriteOnlyIpr || index > MaxWriteOnlyIpr;
230 }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_aa3cf21b4a9cdea68799e13e18f44d3d4}{
\index{AlphaISA@{AlphaISA}!IprIsWritable@{IprIsWritable}}
\index{IprIsWritable@{IprIsWritable}!AlphaISA@{AlphaISA}}
\subsubsection[{IprIsWritable}]{\setlength{\rightskip}{0pt plus 5cm}bool AlphaISA::IprIsWritable (int {\em index})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_aa3cf21b4a9cdea68799e13e18f44d3d4}



\begin{DoxyCode}
222 {
223     return index < MinReadOnlyIpr || index > MaxReadOnlyIpr;
224 }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_ae30e2a62fc7b8017254375687db343ee}{
\index{AlphaISA@{AlphaISA}!IsK0Seg@{IsK0Seg}}
\index{IsK0Seg@{IsK0Seg}!AlphaISA@{AlphaISA}}
\subsubsection[{IsK0Seg}]{\setlength{\rightskip}{0pt plus 5cm}bool AlphaISA::IsK0Seg ({\bf Addr} {\em a})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_ae30e2a62fc7b8017254375687db343ee}



\begin{DoxyCode}
84 { return K0SegBase <= a && a <= K0SegEnd; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_ab93fa394a0732944836267b5ca194e99}{
\index{AlphaISA@{AlphaISA}!IsK1Seg@{IsK1Seg}}
\index{IsK1Seg@{IsK1Seg}!AlphaISA@{AlphaISA}}
\subsubsection[{IsK1Seg}]{\setlength{\rightskip}{0pt plus 5cm}bool AlphaISA::IsK1Seg ({\bf Addr} {\em a})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_ab93fa394a0732944836267b5ca194e99}



\begin{DoxyCode}
88 { return K1SegBase <= a && a <= K1SegEnd; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a2451f4cdda3759a112904a5bf9adc948}{
\index{AlphaISA@{AlphaISA}!IsUSeg@{IsUSeg}}
\index{IsUSeg@{IsUSeg}!AlphaISA@{AlphaISA}}
\subsubsection[{IsUSeg}]{\setlength{\rightskip}{0pt plus 5cm}bool AlphaISA::IsUSeg ({\bf Addr} {\em a})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a2451f4cdda3759a112904a5bf9adc948}



\begin{DoxyCode}
81 { return USegBase <= a && a <= USegEnd; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_aad79c10d320bef0ef127913e19eb2c5d}{
\index{AlphaISA@{AlphaISA}!ITB\_\-ASN\_\-ASN@{ITB\_\-ASN\_\-ASN}}
\index{ITB\_\-ASN\_\-ASN@{ITB\_\-ASN\_\-ASN}!AlphaISA@{AlphaISA}}
\subsubsection[{ITB\_\-ASN\_\-ASN}]{\setlength{\rightskip}{0pt plus 5cm}int AlphaISA::ITB\_\-ASN\_\-ASN (uint64\_\-t {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_aad79c10d320bef0ef127913e19eb2c5d}



\begin{DoxyCode}
80 { return reg >> 4 & AsnMask; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a198dd6b2a31db4d72de90c9e4d02d9fc}{
\index{AlphaISA@{AlphaISA}!ITB\_\-PTE\_\-ASMA@{ITB\_\-PTE\_\-ASMA}}
\index{ITB\_\-PTE\_\-ASMA@{ITB\_\-PTE\_\-ASMA}!AlphaISA@{AlphaISA}}
\subsubsection[{ITB\_\-PTE\_\-ASMA}]{\setlength{\rightskip}{0pt plus 5cm}bool AlphaISA::ITB\_\-PTE\_\-ASMA (uint64\_\-t {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a198dd6b2a31db4d72de90c9e4d02d9fc}



\begin{DoxyCode}
87 { return reg >> 4 & 0x1; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a6fd8f27f8a622d14744aaa0fc16ef7d2}{
\index{AlphaISA@{AlphaISA}!ITB\_\-PTE\_\-FONR@{ITB\_\-PTE\_\-FONR}}
\index{ITB\_\-PTE\_\-FONR@{ITB\_\-PTE\_\-FONR}!AlphaISA@{AlphaISA}}
\subsubsection[{ITB\_\-PTE\_\-FONR}]{\setlength{\rightskip}{0pt plus 5cm}bool AlphaISA::ITB\_\-PTE\_\-FONR (uint64\_\-t {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a6fd8f27f8a622d14744aaa0fc16ef7d2}



\begin{DoxyCode}
84 { return reg >> 1 & 0x1; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_aa80ea9dd70abdb33c458d4f99d4b3491}{
\index{AlphaISA@{AlphaISA}!ITB\_\-PTE\_\-FONW@{ITB\_\-PTE\_\-FONW}}
\index{ITB\_\-PTE\_\-FONW@{ITB\_\-PTE\_\-FONW}!AlphaISA@{AlphaISA}}
\subsubsection[{ITB\_\-PTE\_\-FONW}]{\setlength{\rightskip}{0pt plus 5cm}bool AlphaISA::ITB\_\-PTE\_\-FONW (uint64\_\-t {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_aa80ea9dd70abdb33c458d4f99d4b3491}



\begin{DoxyCode}
85 { return reg >> 2 & 0x1; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a9640ea9e1d42b4e0f47250c7efe687f9}{
\index{AlphaISA@{AlphaISA}!ITB\_\-PTE\_\-GH@{ITB\_\-PTE\_\-GH}}
\index{ITB\_\-PTE\_\-GH@{ITB\_\-PTE\_\-GH}!AlphaISA@{AlphaISA}}
\subsubsection[{ITB\_\-PTE\_\-GH}]{\setlength{\rightskip}{0pt plus 5cm}int AlphaISA::ITB\_\-PTE\_\-GH (uint64\_\-t {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a9640ea9e1d42b4e0f47250c7efe687f9}



\begin{DoxyCode}
86 { return reg >> 5 & 0x3; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a6c2a97078ce2e44d3f04ee016e712c48}{
\index{AlphaISA@{AlphaISA}!ITB\_\-PTE\_\-PPN@{ITB\_\-PTE\_\-PPN}}
\index{ITB\_\-PTE\_\-PPN@{ITB\_\-PTE\_\-PPN}!AlphaISA@{AlphaISA}}
\subsubsection[{ITB\_\-PTE\_\-PPN}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} AlphaISA::ITB\_\-PTE\_\-PPN (uint64\_\-t {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a6c2a97078ce2e44d3f04ee016e712c48}



\begin{DoxyCode}
82 { return reg >> 32 & ((ULL(1) << (PAddrImplBits - PageShift)) - 1); }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_ad24b14426f25156fcab0dfea1992ebff}{
\index{AlphaISA@{AlphaISA}!ITB\_\-PTE\_\-XRE@{ITB\_\-PTE\_\-XRE}}
\index{ITB\_\-PTE\_\-XRE@{ITB\_\-PTE\_\-XRE}!AlphaISA@{AlphaISA}}
\subsubsection[{ITB\_\-PTE\_\-XRE}]{\setlength{\rightskip}{0pt plus 5cm}int AlphaISA::ITB\_\-PTE\_\-XRE (uint64\_\-t {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_ad24b14426f25156fcab0dfea1992ebff}



\begin{DoxyCode}
83 { return reg >> 8 & 0xf; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a3429ac3cc50f87a6522ce09b611ea974}{
\index{AlphaISA@{AlphaISA}!K0Seg2Phys@{K0Seg2Phys}}
\index{K0Seg2Phys@{K0Seg2Phys}!AlphaISA@{AlphaISA}}
\subsubsection[{K0Seg2Phys}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} AlphaISA::K0Seg2Phys ({\bf Addr} {\em addr})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a3429ac3cc50f87a6522ce09b611ea974}



\begin{DoxyCode}
85 { return addr & ~K0SegBase; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a3a06f643871ad1e52bbf9892022e1ff8}{
\index{AlphaISA@{AlphaISA}!kernel\_\-pte\_\-lookup@{kernel\_\-pte\_\-lookup}}
\index{kernel\_\-pte\_\-lookup@{kernel\_\-pte\_\-lookup}!AlphaISA@{AlphaISA}}
\subsubsection[{kernel\_\-pte\_\-lookup}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PageTableEntry} kernel\_\-pte\_\-lookup ({\bf PortProxy} \& {\em mem}, \/  {\bf Addr} {\em ptbr}, \/  VAddr {\em vaddr})}}
\label{namespaceAlphaISA_a3a06f643871ad1e52bbf9892022e1ff8}
\hypertarget{namespaceAlphaISA_a1d43dec6cc4c104201ca82a0b2a28d56}{
\index{AlphaISA@{AlphaISA}!MCSR\_\-SP@{MCSR\_\-SP}}
\index{MCSR\_\-SP@{MCSR\_\-SP}!AlphaISA@{AlphaISA}}
\subsubsection[{MCSR\_\-SP}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t AlphaISA::MCSR\_\-SP (uint64\_\-t {\em reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a1d43dec6cc4c104201ca82a0b2a28d56}



\begin{DoxyCode}
89 { return reg >> 1 & 0x3; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a9a4cdce6243495f64ef6cc1c6912da10}{
\index{AlphaISA@{AlphaISA}!Opcode@{Opcode}}
\index{Opcode@{Opcode}!AlphaISA@{AlphaISA}}
\subsubsection[{Opcode}]{\setlength{\rightskip}{0pt plus 5cm}int AlphaISA::Opcode (MachInst {\em inst})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a9a4cdce6243495f64ef6cc1c6912da10}



\begin{DoxyCode}
105 { return inst >> 26 & 0x3f; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a85201164b9da471550f01069be9d1e7d}{
\index{AlphaISA@{AlphaISA}!PAddrIprSpace@{PAddrIprSpace}}
\index{PAddrIprSpace@{PAddrIprSpace}!AlphaISA@{AlphaISA}}
\subsubsection[{PAddrIprSpace}]{\setlength{\rightskip}{0pt plus 5cm}bool AlphaISA::PAddrIprSpace ({\bf Addr} {\em a})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a85201164b9da471550f01069be9d1e7d}



\begin{DoxyCode}
52 { return a >= ULL(0xFFFFFF00000); }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a890ffda2717ffc0e2cd0e9f80b90fad2}{
\index{AlphaISA@{AlphaISA}!PcPAL@{PcPAL}}
\index{PcPAL@{PcPAL}!AlphaISA@{AlphaISA}}
\subsubsection[{PcPAL}]{\setlength{\rightskip}{0pt plus 5cm}bool AlphaISA::PcPAL ({\bf Addr} {\em addr})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a890ffda2717ffc0e2cd0e9f80b90fad2}



\begin{DoxyCode}
69 { return addr & 0x3; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a1305e32166e725ed6b030319f1ce8681}{
\index{AlphaISA@{AlphaISA}!Phys2K0Seg@{Phys2K0Seg}}
\index{Phys2K0Seg@{Phys2K0Seg}!AlphaISA@{AlphaISA}}
\subsubsection[{Phys2K0Seg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} AlphaISA::Phys2K0Seg ({\bf Addr} {\em addr})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a1305e32166e725ed6b030319f1ce8681}



\begin{DoxyCode}
62 {
63     if (addr & PAddrUncachedBit43) {
64         addr &= PAddrUncachedMask;
65         addr |= PAddrUncachedBit40;
66     }
67     return addr | K0SegBase;
68 }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a7011d6b73edace006e7c43b09d9ae703}{
\index{AlphaISA@{AlphaISA}!PteAddr@{PteAddr}}
\index{PteAddr@{PteAddr}!AlphaISA@{AlphaISA}}
\subsubsection[{PteAddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} AlphaISA::PteAddr ({\bf Addr} {\em a})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a7011d6b73edace006e7c43b09d9ae703}



\begin{DoxyCode}
78 { return (a & PteMask) << PteShift; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a5fb6bfaf48ec71f9e3354545d3aa85ff}{
\index{AlphaISA@{AlphaISA}!Ra@{Ra}}
\index{Ra@{Ra}!AlphaISA@{AlphaISA}}
\subsubsection[{Ra}]{\setlength{\rightskip}{0pt plus 5cm}int AlphaISA::Ra (MachInst {\em inst})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a5fb6bfaf48ec71f9e3354545d3aa85ff}



\begin{DoxyCode}
106 { return inst >> 21 & 0x1f; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a31ed8a5ee9eabb285172c3e8b40e0427}{
\index{AlphaISA@{AlphaISA}!RoundPage@{RoundPage}}
\index{RoundPage@{RoundPage}!AlphaISA@{AlphaISA}}
\subsubsection[{RoundPage}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} AlphaISA::RoundPage ({\bf Addr} {\em addr})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a31ed8a5ee9eabb285172c3e8b40e0427}



\begin{DoxyCode}
96 { return (addr + PageBytes - 1) & ~(PageBytes - 1); }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a2624d7d8bac3eb03de2eb6e83903c208}{
\index{AlphaISA@{AlphaISA}!skipFunction@{skipFunction}}
\index{skipFunction@{skipFunction}!AlphaISA@{AlphaISA}}
\subsubsection[{skipFunction}]{\setlength{\rightskip}{0pt plus 5cm}void skipFunction ({\bf ThreadContext} $\ast$ {\em tc})}}
\label{namespaceAlphaISA_a2624d7d8bac3eb03de2eb6e83903c208}
\hypertarget{namespaceAlphaISA_a65b7ec798c399b980dc23332b8684a0b}{
\index{AlphaISA@{AlphaISA}!startupCPU@{startupCPU}}
\index{startupCPU@{startupCPU}!AlphaISA@{AlphaISA}}
\subsubsection[{startupCPU}]{\setlength{\rightskip}{0pt plus 5cm}void AlphaISA::startupCPU ({\bf ThreadContext} $\ast$ {\em tc}, \/  int {\em cpuId})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a65b7ec798c399b980dc23332b8684a0b}



\begin{DoxyCode}
71 { tc->activate(Cycles(0)); }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_aa30de8739aa107005b5f69984513fc8f}{
\index{AlphaISA@{AlphaISA}!TruncPage@{TruncPage}}
\index{TruncPage@{TruncPage}!AlphaISA@{AlphaISA}}
\subsubsection[{TruncPage}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} AlphaISA::TruncPage ({\bf Addr} {\em addr})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_aa30de8739aa107005b5f69984513fc8f}



\begin{DoxyCode}
92 { return addr & ~(PageBytes - 1); }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a06a35d8f74d0d30584c5962c5b15e4bd}{
\index{AlphaISA@{AlphaISA}!VAddrImpl@{VAddrImpl}}
\index{VAddrImpl@{VAddrImpl}!AlphaISA@{AlphaISA}}
\subsubsection[{VAddrImpl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} AlphaISA::VAddrImpl ({\bf Addr} {\em a})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a06a35d8f74d0d30584c5962c5b15e4bd}



\begin{DoxyCode}
46 { return a & VAddrImplMask; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a8ef9303074541727ee9a1fdb7fa29c69}{
\index{AlphaISA@{AlphaISA}!VAddrOffset@{VAddrOffset}}
\index{VAddrOffset@{VAddrOffset}!AlphaISA@{AlphaISA}}
\subsubsection[{VAddrOffset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} AlphaISA::VAddrOffset ({\bf Addr} {\em a})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a8ef9303074541727ee9a1fdb7fa29c69}



\begin{DoxyCode}
48 { return a & PageOffset; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_ac33810d23de17bbfa808c6b9e4e35887}{
\index{AlphaISA@{AlphaISA}!VAddrSpaceEV5@{VAddrSpaceEV5}}
\index{VAddrSpaceEV5@{VAddrSpaceEV5}!AlphaISA@{AlphaISA}}
\subsubsection[{VAddrSpaceEV5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} AlphaISA::VAddrSpaceEV5 ({\bf Addr} {\em a})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_ac33810d23de17bbfa808c6b9e4e35887}



\begin{DoxyCode}
49 { return a >> 41 & 0x3; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a9959ff43372ace452f37b2e12552484d}{
\index{AlphaISA@{AlphaISA}!VAddrSpaceEV6@{VAddrSpaceEV6}}
\index{VAddrSpaceEV6@{VAddrSpaceEV6}!AlphaISA@{AlphaISA}}
\subsubsection[{VAddrSpaceEV6}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} AlphaISA::VAddrSpaceEV6 ({\bf Addr} {\em a})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a9959ff43372ace452f37b2e12552484d}



\begin{DoxyCode}
50 { return a >> 41 & 0x7f; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a6ffa81e21e2eb5e447ece4abf6a70d78}{
\index{AlphaISA@{AlphaISA}!VAddrVPN@{VAddrVPN}}
\index{VAddrVPN@{VAddrVPN}!AlphaISA@{AlphaISA}}
\subsubsection[{VAddrVPN}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} AlphaISA::VAddrVPN ({\bf Addr} {\em a})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_a6ffa81e21e2eb5e447ece4abf6a70d78}



\begin{DoxyCode}
47 { return a >> PageShift; }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_af1014ad6d87b8a97e9d660234574a565}{
\index{AlphaISA@{AlphaISA}!vtophys@{vtophys}}
\index{vtophys@{vtophys}!AlphaISA@{AlphaISA}}
\subsubsection[{vtophys}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} vtophys ({\bf ThreadContext} $\ast$ {\em tc}, \/  {\bf Addr} {\em addr})}}
\label{namespaceAlphaISA_af1014ad6d87b8a97e9d660234574a565}



\begin{DoxyCode}
68 {
69     Fault fault;
70     // Set up a functional memory Request to pass to the TLB
71     // to get it to translate the vaddr to a paddr
72     Request req(0, addr, 64, 0x40, -1, 0, 0, 0);
73     ArmISA::TLB *tlb;
74 
75     // Check the TLBs for a translation
76     // It's possible that there is a valid translation in the tlb
77     // that is no loger valid in the page table in memory
78     // so we need to check here first
79     //
80     // Calling translateFunctional invokes a table-walk if required
81     // so we should always succeed
82     tlb = static_cast<ArmISA::TLB*>(tc->getDTBPtr());
83     fault = tlb->translateFunctional(&req, tc, BaseTLB::Read, TLB::NormalTran);
84     if (fault == NoFault)
85         return req.getPaddr();
86 
87     tlb = static_cast<ArmISA::TLB*>(tc->getITBPtr());
88     fault = tlb->translateFunctional(&req, tc, BaseTLB::Read, TLB::NormalTran);
89     if (fault == NoFault)
90         return req.getPaddr();
91 
92     panic("Table walkers support functional accesses. We should never get here\n"
      );
93 }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a3828815371ad2b0a1be60abdcb405cf9}{
\index{AlphaISA@{AlphaISA}!vtophys@{vtophys}}
\index{vtophys@{vtophys}!AlphaISA@{AlphaISA}}
\subsubsection[{vtophys}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} vtophys ({\bf Addr} {\em vaddr})}}
\label{namespaceAlphaISA_a3828815371ad2b0a1be60abdcb405cf9}



\begin{DoxyCode}
62 {
63     fatal("VTOPHYS: Can't convert vaddr to paddr on ARM without a thread context"
      );
64 }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_ae69d09a8a385eb3239db7d28788f9f3f}{
\index{AlphaISA@{AlphaISA}!zeroRegisters@{zeroRegisters}}
\index{zeroRegisters@{zeroRegisters}!AlphaISA@{AlphaISA}}
\subsubsection[{zeroRegisters}]{\setlength{\rightskip}{0pt plus 5cm}void AlphaISA::zeroRegisters (TC $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_ae69d09a8a385eb3239db7d28788f9f3f}
Function to insure \hyperlink{classAlphaISA_1_1ISA}{ISA} semantics about 0 registers. 
\begin{DoxyParams}{引数}
\item[{\em tc}]The thread context. \end{DoxyParams}
\hypertarget{namespaceAlphaISA_ac1e586c013057b642701d473139aa444}{
\index{AlphaISA@{AlphaISA}!zeroRegisters@{zeroRegisters}}
\index{zeroRegisters@{zeroRegisters}!AlphaISA@{AlphaISA}}
\subsubsection[{zeroRegisters}]{\setlength{\rightskip}{0pt plus 5cm}void AlphaISA::zeroRegisters (CPU $\ast$ {\em cpu})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{namespaceAlphaISA_ac1e586c013057b642701d473139aa444}



\begin{DoxyCode}
68 {
69     // Insure ISA semantics
70     // (no longer very clean due to the change in setIntReg() in the
71     // cpu model.  Consider changing later.)
72     cpu->thread->setIntReg(ZeroReg, 0);
73     cpu->thread->setFloatReg(ZeroReg, 0.0);
74 }
\end{DoxyCode}


\subsection{変数}
\hypertarget{namespaceAlphaISA_ab71cf3e85f86b7f2ed5572f2c4c04129}{
\index{AlphaISA@{AlphaISA}!AsnMask@{AsnMask}}
\index{AsnMask@{AsnMask}!AlphaISA@{AlphaISA}}
\subsubsection[{AsnMask}]{\setlength{\rightskip}{0pt plus 5cm}const uint64\_\-t {\bf AsnMask} = ULL(0xff)}}
\label{namespaceAlphaISA_ab71cf3e85f86b7f2ed5572f2c4c04129}
\hypertarget{namespaceAlphaISA_a21fbc55471b0f0ca756a8ff20c86926a}{
\index{AlphaISA@{AlphaISA}!break\_\-ipl@{break\_\-ipl}}
\index{break\_\-ipl@{break\_\-ipl}!AlphaISA@{AlphaISA}}
\subsubsection[{break\_\-ipl}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf break\_\-ipl} = -\/1}}
\label{namespaceAlphaISA_a21fbc55471b0f0ca756a8ff20c86926a}
\hypertarget{namespaceAlphaISA_a9faf3aac879cfa867d4ae15d4119c45e}{
\index{AlphaISA@{AlphaISA}!CurThreadInfoImplemented@{CurThreadInfoImplemented}}
\index{CurThreadInfoImplemented@{CurThreadInfoImplemented}!AlphaISA@{AlphaISA}}
\subsubsection[{CurThreadInfoImplemented}]{\setlength{\rightskip}{0pt plus 5cm}const bool {\bf CurThreadInfoImplemented} = true}}
\label{namespaceAlphaISA_a9faf3aac879cfa867d4ae15d4119c45e}
\hypertarget{namespaceAlphaISA_a7e5bf2f33f34327efc1eeccbb0c1141f}{
\index{AlphaISA@{AlphaISA}!CurThreadInfoReg@{CurThreadInfoReg}}
\index{CurThreadInfoReg@{CurThreadInfoReg}!AlphaISA@{AlphaISA}}
\subsubsection[{CurThreadInfoReg}]{\setlength{\rightskip}{0pt plus 5cm}const int {\bf CurThreadInfoReg} = AlphaISA::IPR\_\-PALtemp23}}
\label{namespaceAlphaISA_a7e5bf2f33f34327efc1eeccbb0c1141f}
\hypertarget{namespaceAlphaISA_a4ea7a0e850916ddcb5d2b77078e3e0c7}{
\index{AlphaISA@{AlphaISA}!FirstArgumentReg@{FirstArgumentReg}}
\index{FirstArgumentReg@{FirstArgumentReg}!AlphaISA@{AlphaISA}}
\subsubsection[{FirstArgumentReg}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf RegIndex} {\bf FirstArgumentReg} = 16}}
\label{namespaceAlphaISA_a4ea7a0e850916ddcb5d2b77078e3e0c7}
\hypertarget{namespaceAlphaISA_a3bd8c9c7538a065181e1e54fea758ada}{
\index{AlphaISA@{AlphaISA}!FramePointerReg@{FramePointerReg}}
\index{FramePointerReg@{FramePointerReg}!AlphaISA@{AlphaISA}}
\subsubsection[{FramePointerReg}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf RegIndex} {\bf FramePointerReg} = 15}}
\label{namespaceAlphaISA_a3bd8c9c7538a065181e1e54fea758ada}
\hypertarget{namespaceAlphaISA_a569ad17fb9f0eb70ebdb6f8b1c1ab5ce}{
\index{AlphaISA@{AlphaISA}!GlobalPointerReg@{GlobalPointerReg}}
\index{GlobalPointerReg@{GlobalPointerReg}!AlphaISA@{AlphaISA}}
\subsubsection[{GlobalPointerReg}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf RegIndex} {\bf GlobalPointerReg} = 29}}
\label{namespaceAlphaISA_a569ad17fb9f0eb70ebdb6f8b1c1ab5ce}
\hypertarget{namespaceAlphaISA_a1c3adbc67ce574fe545e332d3bc677be}{
\index{AlphaISA@{AlphaISA}!HasUnalignedMemAcc@{HasUnalignedMemAcc}}
\index{HasUnalignedMemAcc@{HasUnalignedMemAcc}!AlphaISA@{AlphaISA}}
\subsubsection[{HasUnalignedMemAcc}]{\setlength{\rightskip}{0pt plus 5cm}const bool {\bf HasUnalignedMemAcc} = false}}
\label{namespaceAlphaISA_a1c3adbc67ce574fe545e332d3bc677be}
\hypertarget{namespaceAlphaISA_a8e41b21abec90c022e4c8c9f8b7a1e2e}{
\index{AlphaISA@{AlphaISA}!IprToMiscRegIndex@{IprToMiscRegIndex}}
\index{IprToMiscRegIndex@{IprToMiscRegIndex}!AlphaISA@{AlphaISA}}
\subsubsection[{IprToMiscRegIndex}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf IprToMiscRegIndex}}}
\label{namespaceAlphaISA_a8e41b21abec90c022e4c8c9f8b7a1e2e}
\hypertarget{namespaceAlphaISA_addb273bca2a259dc76f478f53b61ff11}{
\index{AlphaISA@{AlphaISA}!K0SegBase@{K0SegBase}}
\index{K0SegBase@{K0SegBase}!AlphaISA@{AlphaISA}}
\subsubsection[{K0SegBase}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf K0SegBase} = ULL(0xfffffc0000000000)}}
\label{namespaceAlphaISA_addb273bca2a259dc76f478f53b61ff11}
\hypertarget{namespaceAlphaISA_acc102ef1fcdb799119ec7b33af4198f0}{
\index{AlphaISA@{AlphaISA}!K0SegEnd@{K0SegEnd}}
\index{K0SegEnd@{K0SegEnd}!AlphaISA@{AlphaISA}}
\subsubsection[{K0SegEnd}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf K0SegEnd} = ULL(0xfffffdffffffffff)}}
\label{namespaceAlphaISA_acc102ef1fcdb799119ec7b33af4198f0}
\hypertarget{namespaceAlphaISA_af3e520006557877e41eafa56b43b35b8}{
\index{AlphaISA@{AlphaISA}!K1SegBase@{K1SegBase}}
\index{K1SegBase@{K1SegBase}!AlphaISA@{AlphaISA}}
\subsubsection[{K1SegBase}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf K1SegBase} = ULL(0xfffffe0000000000)}}
\label{namespaceAlphaISA_af3e520006557877e41eafa56b43b35b8}
\hypertarget{namespaceAlphaISA_a1c845959a4414a849c86e1064d650fc7}{
\index{AlphaISA@{AlphaISA}!K1SegEnd@{K1SegEnd}}
\index{K1SegEnd@{K1SegEnd}!AlphaISA@{AlphaISA}}
\subsubsection[{K1SegEnd}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf K1SegEnd} = ULL(0xffffffffffffffff)}}
\label{namespaceAlphaISA_a1c845959a4414a849c86e1064d650fc7}
\hypertarget{namespaceAlphaISA_a47db6c8581feb5d9094784b480156f0b}{
\index{AlphaISA@{AlphaISA}!MaxMiscDestRegs@{MaxMiscDestRegs}}
\index{MaxMiscDestRegs@{MaxMiscDestRegs}!AlphaISA@{AlphaISA}}
\subsubsection[{MaxMiscDestRegs}]{\setlength{\rightskip}{0pt plus 5cm}const int {\bf MaxMiscDestRegs} = AlphaISAInst::MaxMiscDestRegs + 1}}
\label{namespaceAlphaISA_a47db6c8581feb5d9094784b480156f0b}
\hypertarget{namespaceAlphaISA_a85596e9220b88ac7b8d5045e67e0c8d9}{
\index{AlphaISA@{AlphaISA}!MiscRegIndexToIpr@{MiscRegIndexToIpr}}
\index{MiscRegIndexToIpr@{MiscRegIndexToIpr}!AlphaISA@{AlphaISA}}
\subsubsection[{MiscRegIndexToIpr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf md\_\-ipr\_\-names} {\bf MiscRegIndexToIpr}}}
\label{namespaceAlphaISA_a85596e9220b88ac7b8d5045e67e0c8d9}
\hypertarget{namespaceAlphaISA_a0affe5a0a033bf0f88646d2f683935be}{
\index{AlphaISA@{AlphaISA}!MM\_\-STAT\_\-ACV\_\-MASK@{MM\_\-STAT\_\-ACV\_\-MASK}}
\index{MM\_\-STAT\_\-ACV\_\-MASK@{MM\_\-STAT\_\-ACV\_\-MASK}!AlphaISA@{AlphaISA}}
\subsubsection[{MM\_\-STAT\_\-ACV\_\-MASK}]{\setlength{\rightskip}{0pt plus 5cm}const uint64\_\-t {\bf MM\_\-STAT\_\-ACV\_\-MASK} = ULL(0x0002)}}
\label{namespaceAlphaISA_a0affe5a0a033bf0f88646d2f683935be}
\hypertarget{namespaceAlphaISA_a4b5e389d1116e4dbfd4d9c3e918d87cf}{
\index{AlphaISA@{AlphaISA}!MM\_\-STAT\_\-BAD\_\-VA\_\-MASK@{MM\_\-STAT\_\-BAD\_\-VA\_\-MASK}}
\index{MM\_\-STAT\_\-BAD\_\-VA\_\-MASK@{MM\_\-STAT\_\-BAD\_\-VA\_\-MASK}!AlphaISA@{AlphaISA}}
\subsubsection[{MM\_\-STAT\_\-BAD\_\-VA\_\-MASK}]{\setlength{\rightskip}{0pt plus 5cm}const uint64\_\-t {\bf MM\_\-STAT\_\-BAD\_\-VA\_\-MASK} = ULL(0x0020)}}
\label{namespaceAlphaISA_a4b5e389d1116e4dbfd4d9c3e918d87cf}
\hypertarget{namespaceAlphaISA_ad307c833a813184d15a18a5063358916}{
\index{AlphaISA@{AlphaISA}!MM\_\-STAT\_\-DTB\_\-MISS\_\-MASK@{MM\_\-STAT\_\-DTB\_\-MISS\_\-MASK}}
\index{MM\_\-STAT\_\-DTB\_\-MISS\_\-MASK@{MM\_\-STAT\_\-DTB\_\-MISS\_\-MASK}!AlphaISA@{AlphaISA}}
\subsubsection[{MM\_\-STAT\_\-DTB\_\-MISS\_\-MASK}]{\setlength{\rightskip}{0pt plus 5cm}const uint64\_\-t {\bf MM\_\-STAT\_\-DTB\_\-MISS\_\-MASK} = ULL(0x0010)}}
\label{namespaceAlphaISA_ad307c833a813184d15a18a5063358916}
\hypertarget{namespaceAlphaISA_aab1a75bed1961a122e6bb731b866cf27}{
\index{AlphaISA@{AlphaISA}!MM\_\-STAT\_\-FONR\_\-MASK@{MM\_\-STAT\_\-FONR\_\-MASK}}
\index{MM\_\-STAT\_\-FONR\_\-MASK@{MM\_\-STAT\_\-FONR\_\-MASK}!AlphaISA@{AlphaISA}}
\subsubsection[{MM\_\-STAT\_\-FONR\_\-MASK}]{\setlength{\rightskip}{0pt plus 5cm}const uint64\_\-t {\bf MM\_\-STAT\_\-FONR\_\-MASK} = ULL(0x0004)}}
\label{namespaceAlphaISA_aab1a75bed1961a122e6bb731b866cf27}
\hypertarget{namespaceAlphaISA_a0bd71744e6a29780f244bc897291ca57}{
\index{AlphaISA@{AlphaISA}!MM\_\-STAT\_\-FONW\_\-MASK@{MM\_\-STAT\_\-FONW\_\-MASK}}
\index{MM\_\-STAT\_\-FONW\_\-MASK@{MM\_\-STAT\_\-FONW\_\-MASK}!AlphaISA@{AlphaISA}}
\subsubsection[{MM\_\-STAT\_\-FONW\_\-MASK}]{\setlength{\rightskip}{0pt plus 5cm}const uint64\_\-t {\bf MM\_\-STAT\_\-FONW\_\-MASK} = ULL(0x0008)}}
\label{namespaceAlphaISA_a0bd71744e6a29780f244bc897291ca57}
\hypertarget{namespaceAlphaISA_a305c800386d962542fb4c74e5961121f}{
\index{AlphaISA@{AlphaISA}!MM\_\-STAT\_\-WR\_\-MASK@{MM\_\-STAT\_\-WR\_\-MASK}}
\index{MM\_\-STAT\_\-WR\_\-MASK@{MM\_\-STAT\_\-WR\_\-MASK}!AlphaISA@{AlphaISA}}
\subsubsection[{MM\_\-STAT\_\-WR\_\-MASK}]{\setlength{\rightskip}{0pt plus 5cm}const uint64\_\-t {\bf MM\_\-STAT\_\-WR\_\-MASK} = ULL(0x0001)}}
\label{namespaceAlphaISA_a305c800386d962542fb4c74e5961121f}
\hypertarget{namespaceAlphaISA_a8d1e39e0ea757dcc9725c6ccd81dd4c4}{
\index{AlphaISA@{AlphaISA}!NoopMachInst@{NoopMachInst}}
\index{NoopMachInst@{NoopMachInst}!AlphaISA@{AlphaISA}}
\subsubsection[{NoopMachInst}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf ExtMachInst} {\bf NoopMachInst} = 0x2ffe0000}}
\label{namespaceAlphaISA_a8d1e39e0ea757dcc9725c6ccd81dd4c4}
\hypertarget{namespaceAlphaISA_ae295358052b4e754e08cd5cd763c212a}{
\index{AlphaISA@{AlphaISA}!NPtePage@{NPtePage}}
\index{NPtePage@{NPtePage}!AlphaISA@{AlphaISA}}
\subsubsection[{NPtePage}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf NPtePage} = ULL(1) $<$$<$ {\bf NPtePageShift}}}
\label{namespaceAlphaISA_ae295358052b4e754e08cd5cd763c212a}
\hypertarget{namespaceAlphaISA_a9f060ccda225dfb28dff712695adab46}{
\index{AlphaISA@{AlphaISA}!NPtePageShift@{NPtePageShift}}
\index{NPtePageShift@{NPtePageShift}!AlphaISA@{AlphaISA}}
\subsubsection[{NPtePageShift}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf NPtePageShift} = {\bf PageShift} -\/ {\bf PteShift}}}
\label{namespaceAlphaISA_a9f060ccda225dfb28dff712695adab46}
\hypertarget{namespaceAlphaISA_a717317b863009b3e1b683c3bdddb9fd3}{
\index{AlphaISA@{AlphaISA}!NumCCRegs@{NumCCRegs}}
\index{NumCCRegs@{NumCCRegs}!AlphaISA@{AlphaISA}}
\subsubsection[{NumCCRegs}]{\setlength{\rightskip}{0pt plus 5cm}const int {\bf NumCCRegs} = 0}}
\label{namespaceAlphaISA_a717317b863009b3e1b683c3bdddb9fd3}
\hypertarget{namespaceAlphaISA_a9ec947def3616ab9415089776195fa09}{
\index{AlphaISA@{AlphaISA}!NumFloatArchRegs@{NumFloatArchRegs}}
\index{NumFloatArchRegs@{NumFloatArchRegs}!AlphaISA@{AlphaISA}}
\subsubsection[{NumFloatArchRegs}]{\setlength{\rightskip}{0pt plus 5cm}const int {\bf NumFloatArchRegs} = 32}}
\label{namespaceAlphaISA_a9ec947def3616ab9415089776195fa09}
\hypertarget{namespaceAlphaISA_a627b25288f2452be107872a138df8b85}{
\index{AlphaISA@{AlphaISA}!NumFloatRegs@{NumFloatRegs}}
\index{NumFloatRegs@{NumFloatRegs}!AlphaISA@{AlphaISA}}
\subsubsection[{NumFloatRegs}]{\setlength{\rightskip}{0pt plus 5cm}const int {\bf NumFloatRegs} = {\bf NumFloatArchRegs}}}
\label{namespaceAlphaISA_a627b25288f2452be107872a138df8b85}
\hypertarget{namespaceAlphaISA_a405c0abe85dc0da846c120e3b31f375c}{
\index{AlphaISA@{AlphaISA}!NumIntArchRegs@{NumIntArchRegs}}
\index{NumIntArchRegs@{NumIntArchRegs}!AlphaISA@{AlphaISA}}
\subsubsection[{NumIntArchRegs}]{\setlength{\rightskip}{0pt plus 5cm}const int {\bf NumIntArchRegs} = 32}}
\label{namespaceAlphaISA_a405c0abe85dc0da846c120e3b31f375c}
\hypertarget{namespaceAlphaISA_a9c412b5118ce369570c156c4e156638a}{
\index{AlphaISA@{AlphaISA}!NumIntRegs@{NumIntRegs}}
\index{NumIntRegs@{NumIntRegs}!AlphaISA@{AlphaISA}}
\subsubsection[{NumIntRegs}]{\setlength{\rightskip}{0pt plus 5cm}const int {\bf NumIntRegs} = {\bf NumIntArchRegs} + {\bf NumPALShadowRegs}}}
\label{namespaceAlphaISA_a9c412b5118ce369570c156c4e156638a}
\hypertarget{namespaceAlphaISA_a568d4aa96dd7cd963f3b1b1b0446c9c6}{
\index{AlphaISA@{AlphaISA}!NumMiscRegs@{NumMiscRegs}}
\index{NumMiscRegs@{NumMiscRegs}!AlphaISA@{AlphaISA}}
\subsubsection[{NumMiscRegs}]{\setlength{\rightskip}{0pt plus 5cm}const int {\bf NumMiscRegs} = NUM\_\-MISCREGS}}
\label{namespaceAlphaISA_a568d4aa96dd7cd963f3b1b1b0446c9c6}
\hypertarget{namespaceAlphaISA_a28eb16586861c2678813557695525732}{
\index{AlphaISA@{AlphaISA}!NumPALShadowRegs@{NumPALShadowRegs}}
\index{NumPALShadowRegs@{NumPALShadowRegs}!AlphaISA@{AlphaISA}}
\subsubsection[{NumPALShadowRegs}]{\setlength{\rightskip}{0pt plus 5cm}const int {\bf NumPALShadowRegs} = 8}}
\label{namespaceAlphaISA_a28eb16586861c2678813557695525732}
\hypertarget{namespaceAlphaISA_a524d6a2c6c70550904ff8fbcd015d6ec}{
\index{AlphaISA@{AlphaISA}!PAddrImplBits@{PAddrImplBits}}
\index{PAddrImplBits@{PAddrImplBits}!AlphaISA@{AlphaISA}}
\subsubsection[{PAddrImplBits}]{\setlength{\rightskip}{0pt plus 5cm}const int {\bf PAddrImplBits} = 44}}
\label{namespaceAlphaISA_a524d6a2c6c70550904ff8fbcd015d6ec}
\hypertarget{namespaceAlphaISA_abb8b7685b079953e35015543262458e2}{
\index{AlphaISA@{AlphaISA}!PAddrImplMask@{PAddrImplMask}}
\index{PAddrImplMask@{PAddrImplMask}!AlphaISA@{AlphaISA}}
\subsubsection[{PAddrImplMask}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf PAddrImplMask} = (ULL(1) $<$$<$ {\bf PAddrImplBits}) -\/ 1}}
\label{namespaceAlphaISA_abb8b7685b079953e35015543262458e2}
\hypertarget{namespaceAlphaISA_ac10235dc75b856834b31439d8e250374}{
\index{AlphaISA@{AlphaISA}!PAddrUncachedBit39@{PAddrUncachedBit39}}
\index{PAddrUncachedBit39@{PAddrUncachedBit39}!AlphaISA@{AlphaISA}}
\subsubsection[{PAddrUncachedBit39}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf PAddrUncachedBit39} = ULL(0x8000000000)}}
\label{namespaceAlphaISA_ac10235dc75b856834b31439d8e250374}
\hypertarget{namespaceAlphaISA_a49418c464b9c2fec6cdcbd0bc558d14c}{
\index{AlphaISA@{AlphaISA}!PAddrUncachedBit40@{PAddrUncachedBit40}}
\index{PAddrUncachedBit40@{PAddrUncachedBit40}!AlphaISA@{AlphaISA}}
\subsubsection[{PAddrUncachedBit40}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf PAddrUncachedBit40} = ULL(0x10000000000)}}
\label{namespaceAlphaISA_a49418c464b9c2fec6cdcbd0bc558d14c}
\hypertarget{namespaceAlphaISA_ac252afca5e58f1a1873328793f69804c}{
\index{AlphaISA@{AlphaISA}!PAddrUncachedBit43@{PAddrUncachedBit43}}
\index{PAddrUncachedBit43@{PAddrUncachedBit43}!AlphaISA@{AlphaISA}}
\subsubsection[{PAddrUncachedBit43}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf PAddrUncachedBit43} = ULL(0x80000000000)}}
\label{namespaceAlphaISA_ac252afca5e58f1a1873328793f69804c}
\hypertarget{namespaceAlphaISA_a0560c6f813b1ab48a8790c503feb1158}{
\index{AlphaISA@{AlphaISA}!PAddrUncachedMask@{PAddrUncachedMask}}
\index{PAddrUncachedMask@{PAddrUncachedMask}!AlphaISA@{AlphaISA}}
\subsubsection[{PAddrUncachedMask}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf PAddrUncachedMask} = ULL(0x807ffffffff)}}
\label{namespaceAlphaISA_a0560c6f813b1ab48a8790c503feb1158}
\hypertarget{namespaceAlphaISA_ad9d6a4d965e107c9a7214f096107296b}{
\index{AlphaISA@{AlphaISA}!PageBytes@{PageBytes}}
\index{PageBytes@{PageBytes}!AlphaISA@{AlphaISA}}
\subsubsection[{PageBytes}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf PageBytes} = ULL(1) $<$$<$ {\bf PageShift}}}
\label{namespaceAlphaISA_ad9d6a4d965e107c9a7214f096107296b}
\hypertarget{namespaceAlphaISA_acd1e88c82c4d48223a490f4d235ced74}{
\index{AlphaISA@{AlphaISA}!PageMask@{PageMask}}
\index{PageMask@{PageMask}!AlphaISA@{AlphaISA}}
\subsubsection[{PageMask}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf PageMask} = $\sim$({\bf PageBytes} -\/ 1)}}
\label{namespaceAlphaISA_acd1e88c82c4d48223a490f4d235ced74}
\hypertarget{namespaceAlphaISA_a51e1064f1269394dc26702651be5061f}{
\index{AlphaISA@{AlphaISA}!PageOffset@{PageOffset}}
\index{PageOffset@{PageOffset}!AlphaISA@{AlphaISA}}
\subsubsection[{PageOffset}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf PageOffset} = {\bf PageBytes} -\/ 1}}
\label{namespaceAlphaISA_a51e1064f1269394dc26702651be5061f}
\hypertarget{namespaceAlphaISA_a6eacddc1d6d191380d9afdac5920ea48}{
\index{AlphaISA@{AlphaISA}!PageShift@{PageShift}}
\index{PageShift@{PageShift}!AlphaISA@{AlphaISA}}
\subsubsection[{PageShift}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf PageShift} = 13}}
\label{namespaceAlphaISA_a6eacddc1d6d191380d9afdac5920ea48}
\hypertarget{namespaceAlphaISA_a472839c7f0afafca3f4e2d5dd2179ab2}{
\index{AlphaISA@{AlphaISA}!PalBase@{PalBase}}
\index{PalBase@{PalBase}!AlphaISA@{AlphaISA}}
\subsubsection[{PalBase}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf PalBase} = 0x4000}}
\label{namespaceAlphaISA_a472839c7f0afafca3f4e2d5dd2179ab2}
\hypertarget{namespaceAlphaISA_abc996cfd68e764265e505f2904723667}{
\index{AlphaISA@{AlphaISA}!PalMax@{PalMax}}
\index{PalMax@{PalMax}!AlphaISA@{AlphaISA}}
\subsubsection[{PalMax}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf PalMax} = 0x10000}}
\label{namespaceAlphaISA_abc996cfd68e764265e505f2904723667}
\hypertarget{namespaceAlphaISA_a918dcb458d920fe32f90d942585cc4e5}{
\index{AlphaISA@{AlphaISA}!ProcedureValueReg@{ProcedureValueReg}}
\index{ProcedureValueReg@{ProcedureValueReg}!AlphaISA@{AlphaISA}}
\subsubsection[{ProcedureValueReg}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf RegIndex} {\bf ProcedureValueReg} = 27}}
\label{namespaceAlphaISA_a918dcb458d920fe32f90d942585cc4e5}
\hypertarget{namespaceAlphaISA_a11ac2316fa90081132b648e36e4dd11b}{
\index{AlphaISA@{AlphaISA}!PteMask@{PteMask}}
\index{PteMask@{PteMask}!AlphaISA@{AlphaISA}}
\subsubsection[{PteMask}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf PteMask} = {\bf NPtePage} -\/ 1}}
\label{namespaceAlphaISA_a11ac2316fa90081132b648e36e4dd11b}
\hypertarget{namespaceAlphaISA_af2c06ba3a5eb15cdac25d21b735b7161}{
\index{AlphaISA@{AlphaISA}!PteShift@{PteShift}}
\index{PteShift@{PteShift}!AlphaISA@{AlphaISA}}
\subsubsection[{PteShift}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf PteShift} = 3}}
\label{namespaceAlphaISA_af2c06ba3a5eb15cdac25d21b735b7161}
\hypertarget{namespaceAlphaISA_a29caebb462e412f2fced9b28d889cbde}{
\index{AlphaISA@{AlphaISA}!reg\_\-redir@{reg\_\-redir}}
\index{reg\_\-redir@{reg\_\-redir}!AlphaISA@{AlphaISA}}
\subsubsection[{reg\_\-redir}]{\setlength{\rightskip}{0pt plus 5cm}const int {\bf reg\_\-redir}}}
\label{namespaceAlphaISA_a29caebb462e412f2fced9b28d889cbde}
{\bfseries 初期値:}
\begin{DoxyCode}
 {
     0, 1, 2, 3, 4, 5, 6, 7,
     32, 33, 34, 35, 36, 37, 38, 15,
     16, 17, 18, 19, 20, 21, 22, 23,
     24, 39, 26, 27, 28, 29, 30, 31 }
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_ac35e74d63805165abcadf5e48ba17caf}{
\index{AlphaISA@{AlphaISA}!ReturnAddressReg@{ReturnAddressReg}}
\index{ReturnAddressReg@{ReturnAddressReg}!AlphaISA@{AlphaISA}}
\subsubsection[{ReturnAddressReg}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf RegIndex} {\bf ReturnAddressReg} = 26}}
\label{namespaceAlphaISA_ac35e74d63805165abcadf5e48ba17caf}
\hypertarget{namespaceAlphaISA_a5aa17c403dc1152a73ef61c17f4e02cf}{
\index{AlphaISA@{AlphaISA}!ReturnValueReg@{ReturnValueReg}}
\index{ReturnValueReg@{ReturnValueReg}!AlphaISA@{AlphaISA}}
\subsubsection[{ReturnValueReg}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf RegIndex} {\bf ReturnValueReg} = 0}}
\label{namespaceAlphaISA_a5aa17c403dc1152a73ef61c17f4e02cf}
\hypertarget{namespaceAlphaISA_a344fcaf70f4d9d6fe84dc5eda59e49eb}{
\index{AlphaISA@{AlphaISA}!StackPointerReg@{StackPointerReg}}
\index{StackPointerReg@{StackPointerReg}!AlphaISA@{AlphaISA}}
\subsubsection[{StackPointerReg}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf RegIndex} {\bf StackPointerReg} = 30}}
\label{namespaceAlphaISA_a344fcaf70f4d9d6fe84dc5eda59e49eb}
\hypertarget{namespaceAlphaISA_a208b182e71958af642826cde032dcd60}{
\index{AlphaISA@{AlphaISA}!SyscallNumReg@{SyscallNumReg}}
\index{SyscallNumReg@{SyscallNumReg}!AlphaISA@{AlphaISA}}
\subsubsection[{SyscallNumReg}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf RegIndex} {\bf SyscallNumReg} = 0}}
\label{namespaceAlphaISA_a208b182e71958af642826cde032dcd60}
\hypertarget{namespaceAlphaISA_a6b71a09200f90f7292045d3560f10dad}{
\index{AlphaISA@{AlphaISA}!SyscallPseudoReturnReg@{SyscallPseudoReturnReg}}
\index{SyscallPseudoReturnReg@{SyscallPseudoReturnReg}!AlphaISA@{AlphaISA}}
\subsubsection[{SyscallPseudoReturnReg}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf RegIndex} {\bf SyscallPseudoReturnReg} = 20}}
\label{namespaceAlphaISA_a6b71a09200f90f7292045d3560f10dad}
\hypertarget{namespaceAlphaISA_a6c8c50158f99f454a2f011a1806f76c2}{
\index{AlphaISA@{AlphaISA}!SyscallSuccessReg@{SyscallSuccessReg}}
\index{SyscallSuccessReg@{SyscallSuccessReg}!AlphaISA@{AlphaISA}}
\subsubsection[{SyscallSuccessReg}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf RegIndex} {\bf SyscallSuccessReg} = 19}}
\label{namespaceAlphaISA_a6c8c50158f99f454a2f011a1806f76c2}
\hypertarget{namespaceAlphaISA_a578a3508d56f10e933ba9559e2cf907c}{
\index{AlphaISA@{AlphaISA}!TotalNumRegs@{TotalNumRegs}}
\index{TotalNumRegs@{TotalNumRegs}!AlphaISA@{AlphaISA}}
\subsubsection[{TotalNumRegs}]{\setlength{\rightskip}{0pt plus 5cm}const int {\bf TotalNumRegs}}}
\label{namespaceAlphaISA_a578a3508d56f10e933ba9559e2cf907c}
{\bfseries 初期値:}
\begin{DoxyCode}

    NumIntRegs + NumFloatRegs + NumMiscRegs
\end{DoxyCode}
\hypertarget{namespaceAlphaISA_a9d54e751f7acdb2ea3b820539047d085}{
\index{AlphaISA@{AlphaISA}!USegBase@{USegBase}}
\index{USegBase@{USegBase}!AlphaISA@{AlphaISA}}
\subsubsection[{USegBase}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf USegBase} = ULL(0x0)}}
\label{namespaceAlphaISA_a9d54e751f7acdb2ea3b820539047d085}
\hypertarget{namespaceAlphaISA_a42b44a1d23d813c474aef63cd9c7a729}{
\index{AlphaISA@{AlphaISA}!USegEnd@{USegEnd}}
\index{USegEnd@{USegEnd}!AlphaISA@{AlphaISA}}
\subsubsection[{USegEnd}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf USegEnd} = ULL(0x000003ffffffffff)}}
\label{namespaceAlphaISA_a42b44a1d23d813c474aef63cd9c7a729}
\hypertarget{namespaceAlphaISA_a5ce0fab4a9e923e190218b6d12207a9d}{
\index{AlphaISA@{AlphaISA}!VAddrImplBits@{VAddrImplBits}}
\index{VAddrImplBits@{VAddrImplBits}!AlphaISA@{AlphaISA}}
\subsubsection[{VAddrImplBits}]{\setlength{\rightskip}{0pt plus 5cm}const int {\bf VAddrImplBits} = 43}}
\label{namespaceAlphaISA_a5ce0fab4a9e923e190218b6d12207a9d}
\hypertarget{namespaceAlphaISA_a3d31b41fa4d20dbbd91b61d7df201ac9}{
\index{AlphaISA@{AlphaISA}!VAddrImplMask@{VAddrImplMask}}
\index{VAddrImplMask@{VAddrImplMask}!AlphaISA@{AlphaISA}}
\subsubsection[{VAddrImplMask}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf VAddrImplMask} = (ULL(1) $<$$<$ {\bf VAddrImplBits}) -\/ 1}}
\label{namespaceAlphaISA_a3d31b41fa4d20dbbd91b61d7df201ac9}
\hypertarget{namespaceAlphaISA_abf1ec857b893186376e563b0da26ec1b}{
\index{AlphaISA@{AlphaISA}!VAddrUnImplMask@{VAddrUnImplMask}}
\index{VAddrUnImplMask@{VAddrUnImplMask}!AlphaISA@{AlphaISA}}
\subsubsection[{VAddrUnImplMask}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf VAddrUnImplMask} = $\sim${\bf VAddrImplMask}}}
\label{namespaceAlphaISA_abf1ec857b893186376e563b0da26ec1b}
\hypertarget{namespaceAlphaISA_a38e079cf64d8a3ced6ce8e52ce269a5e}{
\index{AlphaISA@{AlphaISA}!ZeroReg@{ZeroReg}}
\index{ZeroReg@{ZeroReg}!AlphaISA@{AlphaISA}}
\subsubsection[{ZeroReg}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf RegIndex} {\bf ZeroReg} = 31}}
\label{namespaceAlphaISA_a38e079cf64d8a3ced6ce8e52ce269a5e}
