// Seed: 1449512982
module module_0 (
    output supply1 id_0,
    output tri0 id_1
);
  logic id_3 = -1'd0;
  logic [7:0] id_4;
  assign id_4[-1] = 1 - id_3;
  assign module_2.id_1 = 0;
  wire id_5;
  assign id_3 = id_5;
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input tri0 id_2,
    input supply0 id_3,
    output tri0 id_4
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output wor   id_0,
    input  uwire id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  wor   id_4,
    input  uwire id_5
);
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_3,
      id_0
  );
endmodule
