#include "ps2_runtime_macros.h"
#include "ps2_runtime.h"
#include "ps2_recompiled_functions.h"
#include "ps2_recompiled_stubs.h"

#include "ps2_syscalls.h"
#include "ps2_stubs.h"

// Function: sub_001E7E40
// Address: 0x1e7e40 - 0x1e7ed0
void sub_001E7E40_0x1e7e40(uint8_t* rdram, R5900Context* ctx, PS2Runtime *runtime) {

    ctx->pc = 0x1e7e40u;

    // 0x1e7e40: 0x27bdffe0
    ctx->pc = 0x1e7e40u;
    SET_GPR_S32(ctx, 29, ADD32(GPR_U32(ctx, 29), 4294967264));
    // 0x1e7e44: 0xffbe0010
    ctx->pc = 0x1e7e44u;
    WRITE64(ADD32(GPR_U32(ctx, 29), 16), GPR_U64(ctx, 30));
    // 0x1e7e48: 0x3a0f02d
    ctx->pc = 0x1e7e48u;
    SET_GPR_U64(ctx, 30, (uint64_t)GPR_U64(ctx, 29) + (uint64_t)GPR_U64(ctx, 0));
    // 0x1e7e4c: 0xafc40000
    ctx->pc = 0x1e7e4cu;
    WRITE32(ADD32(GPR_U32(ctx, 30), 0), GPR_U32(ctx, 4));
    // 0x1e7e50: 0x8fc20000
    ctx->pc = 0x1e7e50u;
    SET_GPR_U32(ctx, 2, READ32(ADD32(GPR_U32(ctx, 30), 0)));
    // 0x1e7e54: 0xafc20004
    ctx->pc = 0x1e7e54u;
    WRITE32(ADD32(GPR_U32(ctx, 30), 4), GPR_U32(ctx, 2));
    // 0x1e7e58: 0x8fc20004
    ctx->pc = 0x1e7e58u;
    SET_GPR_U32(ctx, 2, READ32(ADD32(GPR_U32(ctx, 30), 4)));
    // 0x1e7e5c: 0x2442fff8
    ctx->pc = 0x1e7e5cu;
    SET_GPR_S32(ctx, 2, ADD32(GPR_U32(ctx, 2), 4294967288));
    // 0x1e7e60: 0xafc20008
    ctx->pc = 0x1e7e60u;
    WRITE32(ADD32(GPR_U32(ctx, 30), 8), GPR_U32(ctx, 2));
    // 0x1e7e64: 0x8fc30008
    ctx->pc = 0x1e7e64u;
    SET_GPR_U32(ctx, 3, READ32(ADD32(GPR_U32(ctx, 30), 8)));
    // 0x1e7e68: 0x3c02fafa
    ctx->pc = 0x1e7e68u;
    SET_GPR_U32(ctx, 2, ((uint32_t)64250 << 16));
    // 0x1e7e6c: 0x3442fafa
    ctx->pc = 0x1e7e6cu;
    SET_GPR_U32(ctx, 2, OR32(GPR_U32(ctx, 2), 64250));
    // 0x1e7e70: 0xac620000
    ctx->pc = 0x1e7e70u;
    WRITE32(ADD32(GPR_U32(ctx, 3), 0), GPR_U32(ctx, 2));
    // 0x1e7e74: 0x3c0e82d
    ctx->pc = 0x1e7e74u;
    SET_GPR_U64(ctx, 29, (uint64_t)GPR_U64(ctx, 30) + (uint64_t)GPR_U64(ctx, 0));
    // 0x1e7e78: 0xdfbe0010
    ctx->pc = 0x1e7e78u;
    SET_GPR_U64(ctx, 30, READ64(ADD32(GPR_U32(ctx, 29), 16)));
    // 0x1e7e7c: 0x27bd0020
    ctx->pc = 0x1e7e7cu;
    SET_GPR_S32(ctx, 29, ADD32(GPR_U32(ctx, 29), 32));
    // 0x1e7e80: 0x3e00008
    ctx->pc = 0x1E7E80u;
    {
        uint32_t jumpTarget = GPR_U32(ctx, 31);
        ctx->pc = jumpTarget;
        return;
    }
    ctx->pc = 0x1E7E88u;
    // 0x1e7e88: 0x27bdffe0
    ctx->pc = 0x1e7e88u;
    SET_GPR_S32(ctx, 29, ADD32(GPR_U32(ctx, 29), 4294967264));
    // 0x1e7e8c: 0xffbe0010
    ctx->pc = 0x1e7e8cu;
    WRITE64(ADD32(GPR_U32(ctx, 29), 16), GPR_U64(ctx, 30));
    // 0x1e7e90: 0xffbf0018
    ctx->pc = 0x1e7e90u;
    WRITE64(ADD32(GPR_U32(ctx, 29), 24), GPR_U64(ctx, 31));
    // 0x1e7e94: 0x3a0f02d
    ctx->pc = 0x1e7e94u;
    SET_GPR_U64(ctx, 30, (uint64_t)GPR_U64(ctx, 29) + (uint64_t)GPR_U64(ctx, 0));
    // 0x1e7e98: 0xafc40000
    ctx->pc = 0x1e7e98u;
    WRITE32(ADD32(GPR_U32(ctx, 30), 0), GPR_U32(ctx, 4));
    // 0x1e7e9c: 0xa0102d
    ctx->pc = 0x1e7e9cu;
    SET_GPR_U64(ctx, 2, (uint64_t)GPR_U64(ctx, 5) + (uint64_t)GPR_U64(ctx, 0));
    // 0x1e7ea0: 0xafc60008
    ctx->pc = 0x1e7ea0u;
    WRITE32(ADD32(GPR_U32(ctx, 30), 8), GPR_U32(ctx, 6));
    // 0x1e7ea4: 0xa7c20004
    ctx->pc = 0x1e7ea4u;
    WRITE16(ADD32(GPR_U32(ctx, 30), 4), (uint16_t)GPR_U32(ctx, 2));
    // 0x1e7ea8: 0x8fc20008
    ctx->pc = 0x1e7ea8u;
    SET_GPR_U32(ctx, 2, READ32(ADD32(GPR_U32(ctx, 30), 8)));
    // 0x1e7eac: 0x8c440000
    ctx->pc = 0x1e7eacu;
    SET_GPR_U32(ctx, 4, READ32(ADD32(GPR_U32(ctx, 2), 0)));
    // 0x1e7eb0: 0xc045194
    ctx->pc = 0x1E7EB0u;
    SET_GPR_U32(ctx, 31, 0x1E7EB8u);
    ctx->pc = 0x114650u;
    {
        const uint32_t __entryPc = ctx->pc;
        sub_00114650_0x114650(rdram, ctx, runtime);
        if (ctx->pc == __entryPc) { ctx->pc = 0x1E7EB8u; }
    }
    if (ctx->pc != 0x1E7EB8u) { return; }
    ctx->pc = 0x1E7EB8u;
    // 0x1e7eb8: 0x3c0e82d
    ctx->pc = 0x1e7eb8u;
    SET_GPR_U64(ctx, 29, (uint64_t)GPR_U64(ctx, 30) + (uint64_t)GPR_U64(ctx, 0));
    // 0x1e7ebc: 0xdfbe0010
    ctx->pc = 0x1e7ebcu;
    SET_GPR_U64(ctx, 30, READ64(ADD32(GPR_U32(ctx, 29), 16)));
    // 0x1e7ec0: 0xdfbf0018
    ctx->pc = 0x1e7ec0u;
    SET_GPR_U64(ctx, 31, READ64(ADD32(GPR_U32(ctx, 29), 24)));
    // 0x1e7ec4: 0x27bd0020
    ctx->pc = 0x1e7ec4u;
    SET_GPR_S32(ctx, 29, ADD32(GPR_U32(ctx, 29), 32));
    // 0x1e7ec8: 0x3e00008
    ctx->pc = 0x1E7EC8u;
    {
        uint32_t jumpTarget = GPR_U32(ctx, 31);
        ctx->pc = jumpTarget;
        return;
    }
    ctx->pc = 0x1E7ED0u;
}
