          //Shift Right Logical (SRL) - Test 1
          
          //Test shift where register with shift amount contains value (>=16)
          //to make sure shift amount is only obtained from lowest 4 bits
0000 c1ff lbi r1, 0xFF  // r1= oxFF3A
0002 913a slbi r1, 0x3A
0004 92ff slbi r2, 0xFF  // r1= oxFFF6
0006 c2f6 lbi r2, 0xF6
0008 d14f srl r3, r1, r2  
000a 0000 halt		//r3 should be 0x03FC
