+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[20]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[24]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[30]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[14]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[52]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[20]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[56]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[13]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[24]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[28]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[18]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[15]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[17]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[17]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[37]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[28]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[15]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[27]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[2]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[18]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[62]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[13]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[44]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[34]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[59]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[7]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[3]/D|
|                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[1].gen4_tx_64b_bridge/phy_txdata_32b_reg_reg[26]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[45]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[16]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[25]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[0]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[21]/D|
|                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_tx_64b_bridge/phy_txdata_32b_reg_reg[8]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[59]/D|
|                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[0].gen4_tx_64b_bridge/phy_txdata_32b_reg_reg[4]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[56]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[47]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[9]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[3]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[63]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxsync_header_64b_reg_reg[0]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[7]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[22]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[27]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[26]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[23]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[5]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[48]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[34]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[15]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[2]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[36]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[36]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[52]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[46]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[6].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[36]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[46]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[20]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[29]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[18]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[12]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[9]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[14]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[22]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[19]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[60]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[33]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[3].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[29]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[10]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[24]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[2].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[30]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[45]/D|
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |                 pipe_clk |XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/gen4_64b_convert.gen4_perlane_64b_bridge/per_lane_bridge[5].gen4_rx_64b_bridge/phy_rxdata_64b_reg_reg[25]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
