Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 1bf6bd9d7d114334b2e53379fc8f6fc0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SimpleRegister_test_behav xil_defaultlib.SimpleRegister_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port clock on this module [E:/Sem-2/HW-SW/8-bit_Multicycle_Processor_MIPS-master/8-bit_Multicycle_Processor_MIPS-master/SimpleRegister_test.v:44]
ERROR: [VRFC 10-426] cannot find port clock on this module [E:/Sem-2/HW-SW/8-bit_Multicycle_Processor_MIPS-master/8-bit_Multicycle_Processor_MIPS-master/SimpleRegister_test.v:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
