Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6ee424ad5b504713a8a9d1eb4b14c01e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot buffer_tb_behav xil_defaultlib.buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port WB_In [C:/Users/aboling/Vivado Projects/cpu_pipeline/FinalProject.srcs/sim_1/new/buffer_testbench.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port WB_In [C:/Users/aboling/Vivado Projects/cpu_pipeline/FinalProject.srcs/sim_1/new/buffer_testbench.v:33]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port WB_In [C:/Users/aboling/Vivado Projects/cpu_pipeline/FinalProject.srcs/sim_1/new/buffer_testbench.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.buffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot buffer_tb_behav
