head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.10
	binutils-2_24-branchpoint:1.1
	binutils-2_21_1:1.1
	binutils-2_23_2:1.1
	binutils-2_23_1:1.1
	binutils-2_23:1.1
	binutils-2_23-branch:1.1.0.8
	binutils-2_23-branchpoint:1.1
	binutils-2_22_branch:1.1.0.6
	binutils-2_22:1.1
	binutils-2_22-branch:1.1.0.4
	binutils-2_22-branchpoint:1.1
	binutils-2_21:1.1
	binutils-2_21-branch:1.1.0.2
	binutils-2_21-branchpoint:1.1
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2010.09.23.15.52.18;	author mgretton;	state Exp;
branches;
next	;


desc
@@


1.1
log
@	* bfd/bfd-in2.h (BFD_RELOC_ARM_HVC): New enum value.
	* gas/config/tc-arm.c (arm_ext_virt): New variable.
	(arm_reg_type): Add REG_TYPE_RNB for banked registers.
	(reg_entry): Allow registers to be larger than a byte.
	(reg_alias): Fix type warning.
	(parse_operands): Parse banked registers when appropriate.
	(do_mrs): Add support for Virtualization Extensions.
	(do_hvc): New function.
	(do_t_mrs): Add support for Virtualization Extensions.
	(do_t_msr): Likewise.
	(do_t_hvc): New function.
	(SPLRBANK): New define.
	(reg_names): Add banked registers.
	(insns): Add support for Virtualization Extensions.
	(md_apply_fixup): Likewise.
	(arm_cpus): -mcpu=cortex-a15 implies the Virtualization Extensions.
	(arm_extensions): Add 'virt' extension.
	(aeabi_set_public_attributes): Add support for Virtualization
	Extensions.
	* gas/doc/c-arm.texi: Document 'virt' extension.
	* gas/testsuite/gas/arm/armv7-a+virt.d: New test.
	* gas/testsuite/gas/arm/armv7-a+virt.s: Likewise.
	* gas/testsuite/gas/arm/attr-march-all.d: Update for Virtualization Extensions.
	* gas/testsuite/gas/arm/attr-march-armv7-a+sec+virt.d: New test.
	* gas/testsuite/gas/arm/attr-march-armv7-a+virt.d: Likewise.
	* include/opcode/arm.h (ARM_EXT_VIRT): New define.
	(ARM_ARCH_V7A_IDIV_MP_SEC): Rename...
	(ARM_ARCH_V7A_IDIV_MP_SEC_VIRT): ...to this and include Virtualization
	Extensions.
	* opcodes/arm-dis.c (arm_opcodes): Add Virtualiztion Extensions support.
	(thumb32_opcodes): Likewise.
	(banked_regname): New function.
	(print_insn_arm): Add Virtualization Extensions support.
	(print_insn_thumb32): Likewise.
@
text
@	.text
	.syntax unified
	.arm
foo:
	hvc 0x0000
	hvc 0xffff
	eret
	mrs r1, R8_usr
	mrs r1, R9_usr
	mrs r1, R10_usr
	mrs r1, R11_usr
	mrs r1, R12_usr
	mrs r1, SP_usr
	mrs r1, LR_usr
	mrs r1, R8_fiq
	mrs r1, R9_fiq
	mrs r1, R10_fiq
	mrs r1, R11_fiq
	mrs r1, R12_fiq
	mrs r1, SP_fiq
	mrs r1, LR_fiq
	mrs r1, SPSR_fiq
	mrs r1, SP_irq
	mrs r1, LR_irq
	mrs r1, SPSR_irq
	mrs r1, SP_svc
	mrs r1, LR_svc
	mrs r1, SPSR_svc
	mrs r1, SP_abt
	mrs r1, LR_abt
	mrs r1, SPSR_abt
	mrs r1, SP_und
	mrs r1, LR_und
	mrs r1, SPSR_und
	mrs r1, SP_mon
	mrs r1, LR_mon
	mrs r1, SPSR_mon
	mrs r1, SP_hyp
	mrs r1, ELR_hyp
	mrs r1, SPSR_hyp
	msr R8_usr, r1
	msr R9_usr, r1
	msr R10_usr, r1
	msr R11_usr, r1
	msr R12_usr, r1
	msr SP_usr, r1
	msr LR_usr, r1
	msr R8_fiq, r1
	msr R9_fiq, r1
	msr R10_fiq, r1
	msr R11_fiq, r1
	msr R12_fiq, r1
	msr SP_fiq, r1
	msr LR_fiq, r1
	msr SPSR_fiq, r1
	msr SP_irq, r1
	msr LR_irq, r1
	msr SPSR_irq, r1
	msr SP_svc, r1
	msr LR_svc, r1
	msr SPSR_svc, r1
	msr SP_abt, r1
	msr LR_abt, r1
	msr SPSR_abt, r1
	msr SP_und, r1
	msr LR_und, r1
	msr SPSR_und, r1
	msr SP_mon, r1
	msr LR_mon, r1
	msr SPSR_mon, r1
	msr SP_hyp, r1
	msr ELR_hyp, r1
	msr SPSR_hyp, r1

	.thumb
bar:
	hvc 0x0000
	hvc 0xffff
	eret
	mrs r1, R8_usr
	mrs r1, R9_usr
	mrs r1, R10_usr
	mrs r1, R11_usr
	mrs r1, R12_usr
	mrs r1, SP_usr
	mrs r1, LR_usr
	mrs r1, R8_fiq
	mrs r1, R9_fiq
	mrs r1, R10_fiq
	mrs r1, R11_fiq
	mrs r1, R12_fiq
	mrs r1, SP_fiq
	mrs r1, LR_fiq
	mrs r1, SPSR_fiq
	mrs r1, SP_irq
	mrs r1, LR_irq
	mrs r1, SPSR_irq
	mrs r1, SP_svc
	mrs r1, LR_svc
	mrs r1, SPSR_svc
	mrs r1, SP_abt
	mrs r1, LR_abt
	mrs r1, SPSR_abt
	mrs r1, SP_und
	mrs r1, LR_und
	mrs r1, SPSR_und
	mrs r1, SP_mon
	mrs r1, LR_mon
	mrs r1, SPSR_mon
	mrs r1, SP_hyp
	mrs r1, ELR_hyp
	mrs r1, SPSR_hyp
	msr R8_usr, r1
	msr R9_usr, r1
	msr R10_usr, r1
	msr R11_usr, r1
	msr R12_usr, r1
	msr SP_usr, r1
	msr LR_usr, r1
	msr R8_fiq, r1
	msr R9_fiq, r1
	msr R10_fiq, r1
	msr R11_fiq, r1
	msr R12_fiq, r1
	msr SP_fiq, r1
	msr LR_fiq, r1
	msr SPSR_fiq, r1
	msr SP_irq, r1
	msr LR_irq, r1
	msr SPSR_irq, r1
	msr SP_svc, r1
	msr LR_svc, r1
	msr SPSR_svc, r1
	msr SP_abt, r1
	msr LR_abt, r1
	msr SPSR_abt, r1
	msr SP_und, r1
	msr LR_und, r1
	msr SPSR_und, r1
	msr SP_mon, r1
	msr LR_mon, r1
	msr SPSR_mon, r1
	msr SP_hyp, r1
	msr ELR_hyp, r1
	msr SPSR_hyp, r1

@
