$date
	Wed Dec  7 00:29:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module math_fn_tb $end
$var wire 32 ! C [31:0] $end
$var reg 16 " B [15:0] $end
$scope module test $end
$var wire 16 # B [15:0] $end
$var reg 32 $ C [31:0] $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b100 #
b100 "
b0 !
$end
#1000
b1 %
b100 !
b100 $
#2000
b10 %
b1100 !
b1100 $
#3000
b11 %
b11000 !
b11000 $
#4000
b100 %
b101000 !
b101000 $
#5000
b101 %
b111100 !
b111100 $
#6000
b110 %
b1010100 !
b1010100 $
#7000
b111 %
b1110000 !
b1110000 $
#8000
b1000 %
b10010000 !
b10010000 $
#10000
b0 %
b0 !
b0 $
b100000 "
b100000 #
#11000
b1 %
b100000 !
b100000 $
#12000
b10 %
b1100000 !
b1100000 $
#13000
b11 %
b11000000 !
b11000000 $
#14000
b100 %
b101000000 !
b101000000 $
#15000
b101 %
b111100000 !
b111100000 $
#16000
b110 %
b1010100000 !
b1010100000 $
#17000
b111 %
b1110000000 !
b1110000000 $
#18000
b1000 %
b10010000000 !
b10010000000 $
#20000
