Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: alu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "alu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "alu"
Output Format                      : NGC
Target Device                      : xc3s400a-4-ft256

---- Source Options
Top Module Name                    : alu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
loop_iteration_limit               : 2048

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/pc richard/Documents/CG3207/cg3207-project/uadder32.vhd" in Library work.
Architecture behavioral of Entity uadder32 is up to date.
Compiling vhdl file "C:/Users/pc richard/Documents/CG3207/cg3207-project/adder32.vhd" in Library work.
Architecture behavioral of Entity adder32 is up to date.
Compiling vhdl file "C:/Users/pc richard/Documents/CG3207/cg3207-project/addsub32.vhd" in Library work.
Architecture behavioral of Entity addsub32 is up to date.
Compiling vhdl file "C:/Users/pc richard/Documents/CG3207/cg3207-project/uaddsub32.vhd" in Library work.
Architecture behavioral of Entity uaddsub32 is up to date.
Compiling vhdl file "C:/Users/pc richard/Documents/CG3207/cg3207-project/mul32.vhd" in Library work.
Architecture behavioral of Entity mul32 is up to date.
Compiling vhdl file "C:/Users/pc richard/Documents/CG3207/cg3207-project/div32.vhd" in Library work.
Architecture behavioral of Entity div32 is up to date.
Compiling vhdl file "C:/Users/pc richard/Documents/CG3207/cg3207-project/alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <alu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <addsub32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uaddsub32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mul32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <div32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <adder32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uadder32> in library <work> (architecture <behavioral>).

INFO:Xst:2555 - '-hierarchy_separator' switch is being deprecated in a future release.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <alu> in library <work> (Architecture <behavioral>).
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <addsub32> in library <work> (Architecture <behavioral>).
Entity <addsub32> analyzed. Unit <addsub32> generated.

Analyzing Entity <adder32> in library <work> (Architecture <behavioral>).
Entity <adder32> analyzed. Unit <adder32> generated.

Analyzing Entity <uaddsub32> in library <work> (Architecture <behavioral>).
Entity <uaddsub32> analyzed. Unit <uaddsub32> generated.

Analyzing Entity <uadder32> in library <work> (Architecture <behavioral>).
Entity <uadder32> analyzed. Unit <uadder32> generated.

Analyzing Entity <mul32> in library <work> (Architecture <behavioral>).
Entity <mul32> analyzed. Unit <mul32> generated.

Analyzing Entity <div32> in library <work> (Architecture <behavioral>).
Entity <div32> analyzed. Unit <div32> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mul32>.
    Related source file is "C:/Users/pc richard/Documents/CG3207/cg3207-project/mul32.vhd".
WARNING:Xst:1780 - Signal <interResult2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <interResult1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32x32-bit multiplier for signal <combinedResult>.
    Found 64-bit adder for signal <convertedResult>.
    Found 32-bit 4-to-1 multiplexer for signal <newOperand1>.
    Found 32-bit adder for signal <newOperand1$addsub0000> created at line 49.
    Found 32-bit 4-to-1 multiplexer for signal <newOperand2>.
    Found 32-bit adder for signal <newOperand2$addsub0000> created at line 53.
    Found 1-bit xor2 for signal <result1$xor0000> created at line 61.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred  64 Multiplexer(s).
Unit <mul32> synthesized.


Synthesizing Unit <div32>.
    Related source file is "C:/Users/pc richard/Documents/CG3207/cg3207-project/div32.vhd".
    Found 1-bit register for signal <exception>.
    Found 32-bit register for signal <quotient>.
    Found 32-bit register for signal <remainder>.
    Found 1-bit register for signal <cIsSigned>.
    Found 32-bit register for signal <cOperand1>.
    Found 32-bit adder for signal <cOperand1$addsub0000> created at line 74.
    Found 32-bit 4-to-1 multiplexer for signal <cOperand1$mux0001> created at line 66.
    Found 1-bit 32-to-1 multiplexer for signal <cOperand1$mux0002> created at line 87.
    Found 32-bit register for signal <cOperand2>.
    Found 32-bit adder for signal <cOperand2$addsub0000> created at line 80.
    Found 32-bit 4-to-1 multiplexer for signal <cOperand2$mux0001> created at line 66.
    Found 32-bit register for signal <counter>.
    Found 32-bit subtractor for signal <counter$addsub0000> created at line 108.
    Found 32-bit comparator less for signal <counter$cmp_lt0000> created at line 96.
    Found 1-bit register for signal <isDone>.
    Found 32-bit adder for signal <quotient$addsub0000> created at line 101.
    Found 32-bit 4-to-1 multiplexer for signal <quotient$mux0001>.
    Found 1-bit xor2 for signal <quotient$xor0000> created at line 100.
    Found 32-bit comparator greatequal for signal <remainder$cmp_ge0000> created at line 96.
    Found 32-bit register for signal <tquotient>.
    Found 32-bit comparator greatequal for signal <tquotient_13$cmp_ge0000> created at line 89.
    Found 32-bit comparator greatequal for signal <tquotient_13$cmp_ge0001> created at line 89.
    Found 32-bit comparator greatequal for signal <tquotient_13$cmp_ge0002> created at line 89.
    Found 32-bit comparator greatequal for signal <tquotient_13$cmp_ge0003> created at line 89.
    Found 32-bit comparator not equal for signal <tquotient_13$cmp_ne0000> created at line 58.
    Found 32-bit comparator not equal for signal <tquotient_13$cmp_ne0001> created at line 58.
    Found 32-bit comparator not equal for signal <tquotient_13$cmp_ne0002> created at line 58.
    Found 32-bit comparator not equal for signal <tquotient_13$cmp_ne0003> created at line 58.
    Found 1-bit xor2 for signal <tquotient_13$xor0000> created at line 58.
    Found 32-bit comparator equal for signal <tquotient_3$cmp_eq0000> created at line 58.
    Found 32-bit comparator equal for signal <tquotient_3$cmp_eq0001> created at line 58.
    Found 32-bit comparator less for signal <tquotient_3$cmp_lt0000> created at line 89.
    Found 32-bit comparator less for signal <tquotient_3$cmp_lt0001> created at line 89.
    Found 32-bit comparator less for signal <tquotient_3$cmp_lt0002> created at line 89.
    Found 32-bit comparator less for signal <tquotient_3$cmp_lt0003> created at line 89.
    Found 32-bit register for signal <tremainder>.
    Found 1-bit xor2 for signal <tremainder$xor0000> created at line 58.
    Found 32-bit comparator equal for signal <tremainder_0$cmp_eq0000> created at line 58.
    Found 32-bit comparator equal for signal <tremainder_0$cmp_eq0003> created at line 58.
    Found 32-bit subtractor for signal <tremainder_31$sub0000> created at line 90.
    Found 32-bit subtractor for signal <tremainder_31$sub0001> created at line 90.
    Found 32-bit subtractor for signal <tremainder_31$sub0002> created at line 90.
    Found 32-bit subtractor for signal <tremainder_31$sub0003> created at line 90.
    Summary:
	inferred 227 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred  18 Comparator(s).
	inferred  97 Multiplexer(s).
Unit <div32> synthesized.


Synthesizing Unit <adder32>.
    Related source file is "C:/Users/pc richard/Documents/CG3207/cg3207-project/adder32.vhd".
WARNING:Xst:653 - Signal <maxNegative> is used but never assigned. This sourceless signal will be automatically connected to value 10000000000000000000000000000000.
WARNING:Xst:646 - Signal <complementedAdd<30:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit adder for signal <complementedAdd$addsub0000> created at line 46.
    Found 32-bit adder for signal <complementedAdd$addsub0001> created at line 46.
    Found 32-bit adder for signal <complementedAdd$addsub0002> created at line 46.
    Found 32-bit adder for signal <interResult>.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <adder32> synthesized.


Synthesizing Unit <uadder32>.
    Related source file is "C:/Users/pc richard/Documents/CG3207/cg3207-project/uadder32.vhd".
    Found 33-bit adder for signal <largeResult>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <uadder32> synthesized.


Synthesizing Unit <addsub32>.
    Related source file is "C:/Users/pc richard/Documents/CG3207/cg3207-project/addsub32.vhd".
    Found 32-bit adder for signal <newOperand2$addsub0000> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addsub32> synthesized.


Synthesizing Unit <uaddsub32>.
    Related source file is "C:/Users/pc richard/Documents/CG3207/cg3207-project/uaddsub32.vhd".
    Found 32-bit adder for signal <newOperand2$addsub0000> created at line 50.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <uaddsub32> synthesized.


Synthesizing Unit <alu>.
    Related source file is "C:/Users/pc richard/Documents/CG3207/cg3207-project/alu.vhd".
    Found 32-bit register for signal <Result1>.
    Found 32-bit register for signal <Result2>.
    Found 32-bit register for signal <Debug>.
    Found 1-bit register for signal <divIsSigned>.
    Found 1-bit register for signal <isAdd>.
    Found 1-bit register for signal <mulIsSigned>.
    Found 32-bit comparator equal for signal <Result1$cmp_eq0068> created at line 196.
    Found 32-bit comparator not equal for signal <Result1$cmp_ne0000> created at line 203.
    Found 32-bit xor2 for signal <Result1$xor0000> created at line 175.
    Summary:
	inferred  99 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <alu> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 18
 32-bit adder                                          : 11
 32-bit subtractor                                     : 5
 33-bit adder                                          : 1
 64-bit adder                                          : 1
# Registers                                            : 78
 1-bit register                                        : 70
 32-bit register                                       : 8
# Comparators                                          : 20
 32-bit comparator equal                               : 5
 32-bit comparator greatequal                          : 5
 32-bit comparator less                                : 5
 32-bit comparator not equal                           : 5
# Multiplexers                                         : 6
 1-bit 32-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 5
# Xors                                                 : 5
 1-bit xor2                                            : 4
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <Debug_31> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_30> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_29> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_28> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_27> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_26> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_25> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_24> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_23> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_22> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_21> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_20> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_19> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_18> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_17> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_16> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_15> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_14> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_13> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_12> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_11> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_10> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_9> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_8> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_7> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_6> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_5> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_4> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_3> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Debug_2> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <Debug<31:2>> (without init value) have a constant value of 0 in block <alu>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 17
 31-bit subtractor                                     : 3
 32-bit adder                                          : 9
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
 33-bit adder                                          : 1
 64-bit adder                                          : 1
# Registers                                            : 295
 Flip-Flops                                            : 295
# Comparators                                          : 20
 32-bit comparator equal                               : 5
 32-bit comparator greatequal                          : 5
 32-bit comparator less                                : 5
 32-bit comparator not equal                           : 5
# Multiplexers                                         : 6
 1-bit 32-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 5
# Xors                                                 : 5
 1-bit xor2                                            : 4
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <alu> ...

Optimizing unit <mul32> ...

Optimizing unit <div32> ...
WARNING:Xst:1293 - FF/Latch <counter_0> has a constant value of 1 in block <div32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_1> has a constant value of 1 in block <div32>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <adder32> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block alu, actual ratio is 56.
FlipFlop divIsSigned has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 294
 Flip-Flops                                            : 294

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : alu.ngr
Top Level Output File Name         : alu
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 167

Cell Usage :
# BELS                             : 5047
#      GND                         : 1
#      INV                         : 311
#      LUT1                        : 24
#      LUT2                        : 238
#      LUT2_D                      : 2
#      LUT3                        : 696
#      LUT3_L                      : 2
#      LUT4                        : 1679
#      LUT4_D                      : 8
#      LUT4_L                      : 64
#      MULT_AND                    : 60
#      MUXCY                       : 915
#      MUXF5                       : 390
#      MUXF6                       : 4
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 649
# FlipFlops/Latches                : 294
#      FD                          : 4
#      FDE                         : 224
#      FDR                         : 1
#      FDS                         : 65
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 166
#      IBUF                        : 70
#      OBUF                        : 96
# MULTs                            : 4
#      MULT18X18SIO                : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400aft256-4 

 Number of Slices:                     1619  out of   3584    45%  
 Number of Slice Flip Flops:            294  out of   7168     4%  
 Number of 4 input LUTs:               3024  out of   7168    42%  
 Number of IOs:                         167
 Number of bonded IOBs:                 167  out of    195    85%  
 Number of MULT18X18SIOs:                 4  out of     20    20%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 294   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 33.447ns (Maximum Frequency: 29.898MHz)
   Minimum input arrival time before clock: 36.295ns
   Maximum output required time after clock: 6.111ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 33.447ns (frequency: 29.898MHz)
  Total number of paths / destination ports: 2289014404236 / 582
-------------------------------------------------------------------------
Delay:               33.447ns (Levels of Logic = 168)
  Source:            div_cOperand1_1 (FF)
  Destination:       div_quotient_31 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: div_cOperand1_1 to div_quotient_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.452  div_cOperand1_1 (div_cOperand1_1)
     LUT4:I2->O            1   0.648   0.000  div_Mcompar_tquotient_13_cmp_ne0000_lut<0> (div_Mcompar_tquotient_13_cmp_ne0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  div_Mcompar_tquotient_13_cmp_ne0000_cy<0> (div_Mcompar_tquotient_13_cmp_ne0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ne0000_cy<1> (div_Mcompar_tquotient_13_cmp_ne0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ne0000_cy<2> (div_Mcompar_tquotient_13_cmp_ne0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ne0000_cy<3> (div_Mcompar_tquotient_13_cmp_ne0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ne0000_cy<4> (div_Mcompar_tquotient_13_cmp_ne0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ne0000_cy<5> (div_Mcompar_tquotient_13_cmp_ne0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ne0000_cy<6> (div_Mcompar_tquotient_13_cmp_ne0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ne0000_cy<7> (div_Mcompar_tquotient_13_cmp_ne0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ne0000_cy<8> (div_Mcompar_tquotient_13_cmp_ne0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ne0000_cy<9> (div_Mcompar_tquotient_13_cmp_ne0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ne0000_cy<10> (div_Mcompar_tquotient_13_cmp_ne0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ne0000_cy<11> (div_Mcompar_tquotient_13_cmp_ne0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ne0000_cy<12> (div_Mcompar_tquotient_13_cmp_ne0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ne0000_cy<13> (div_Mcompar_tquotient_13_cmp_ne0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ne0000_cy<14> (div_Mcompar_tquotient_13_cmp_ne0000_cy<14>)
     MUXCY:CI->O          37   0.269   1.344  div_Mcompar_tquotient_13_cmp_ne0000_cy<15> (div_Mcompar_tquotient_13_cmp_ne0000_cy<15>)
     LUT3:I1->O           13   0.643   0.983  div_tremainder_mux0000<0>11_1 (div_tremainder_mux0000<0>11)
     MULT_AND:I1->LO       0   0.654   0.000  div_tremainder_mux0000<0>_mand (div_tremainder_mux0000<0>_mand1)
     MUXCY:DI->O           1   0.787   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<1> (div_Mcompar_tquotient_13_cmp_ge0003_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<2> (div_Mcompar_tquotient_13_cmp_ge0003_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<3> (div_Mcompar_tquotient_13_cmp_ge0003_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<4> (div_Mcompar_tquotient_13_cmp_ge0003_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<5> (div_Mcompar_tquotient_13_cmp_ge0003_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<6> (div_Mcompar_tquotient_13_cmp_ge0003_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<7> (div_Mcompar_tquotient_13_cmp_ge0003_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<8> (div_Mcompar_tquotient_13_cmp_ge0003_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<9> (div_Mcompar_tquotient_13_cmp_ge0003_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<10> (div_Mcompar_tquotient_13_cmp_ge0003_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<11> (div_Mcompar_tquotient_13_cmp_ge0003_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<12> (div_Mcompar_tquotient_13_cmp_ge0003_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<13> (div_Mcompar_tquotient_13_cmp_ge0003_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<14> (div_Mcompar_tquotient_13_cmp_ge0003_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<15> (div_Mcompar_tquotient_13_cmp_ge0003_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<16> (div_Mcompar_tquotient_13_cmp_ge0003_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<17> (div_Mcompar_tquotient_13_cmp_ge0003_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<18> (div_Mcompar_tquotient_13_cmp_ge0003_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<19> (div_Mcompar_tquotient_13_cmp_ge0003_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<20> (div_Mcompar_tquotient_13_cmp_ge0003_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<21> (div_Mcompar_tquotient_13_cmp_ge0003_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<22> (div_Mcompar_tquotient_13_cmp_ge0003_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<23> (div_Mcompar_tquotient_13_cmp_ge0003_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<24> (div_Mcompar_tquotient_13_cmp_ge0003_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<25> (div_Mcompar_tquotient_13_cmp_ge0003_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<26> (div_Mcompar_tquotient_13_cmp_ge0003_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<27> (div_Mcompar_tquotient_13_cmp_ge0003_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<28> (div_Mcompar_tquotient_13_cmp_ge0003_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<29> (div_Mcompar_tquotient_13_cmp_ge0003_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<30> (div_Mcompar_tquotient_13_cmp_ge0003_cy<30>)
     MUXCY:CI->O         103   0.269   1.317  div_Mcompar_tquotient_13_cmp_ge0003_cy<31> (div_tquotient_13_cmp_ge0003)
     LUT3:I2->O            3   0.648   0.531  div_tremainder_0_mux00001 (div_tremainder_0_mux0000)
     MUXCY:DI->O           1   0.787   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<1> (div_Mcompar_tquotient_13_cmp_ge0002_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<2> (div_Mcompar_tquotient_13_cmp_ge0002_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<3> (div_Mcompar_tquotient_13_cmp_ge0002_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<4> (div_Mcompar_tquotient_13_cmp_ge0002_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<5> (div_Mcompar_tquotient_13_cmp_ge0002_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<6> (div_Mcompar_tquotient_13_cmp_ge0002_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<7> (div_Mcompar_tquotient_13_cmp_ge0002_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<8> (div_Mcompar_tquotient_13_cmp_ge0002_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<9> (div_Mcompar_tquotient_13_cmp_ge0002_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<10> (div_Mcompar_tquotient_13_cmp_ge0002_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<11> (div_Mcompar_tquotient_13_cmp_ge0002_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<12> (div_Mcompar_tquotient_13_cmp_ge0002_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<13> (div_Mcompar_tquotient_13_cmp_ge0002_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<14> (div_Mcompar_tquotient_13_cmp_ge0002_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<15> (div_Mcompar_tquotient_13_cmp_ge0002_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<16> (div_Mcompar_tquotient_13_cmp_ge0002_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<17> (div_Mcompar_tquotient_13_cmp_ge0002_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<18> (div_Mcompar_tquotient_13_cmp_ge0002_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<19> (div_Mcompar_tquotient_13_cmp_ge0002_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<20> (div_Mcompar_tquotient_13_cmp_ge0002_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<21> (div_Mcompar_tquotient_13_cmp_ge0002_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<22> (div_Mcompar_tquotient_13_cmp_ge0002_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<23> (div_Mcompar_tquotient_13_cmp_ge0002_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<24> (div_Mcompar_tquotient_13_cmp_ge0002_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<25> (div_Mcompar_tquotient_13_cmp_ge0002_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<26> (div_Mcompar_tquotient_13_cmp_ge0002_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<27> (div_Mcompar_tquotient_13_cmp_ge0002_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<28> (div_Mcompar_tquotient_13_cmp_ge0002_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<29> (div_Mcompar_tquotient_13_cmp_ge0002_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<30> (div_Mcompar_tquotient_13_cmp_ge0002_cy<30>)
     MUXCY:CI->O         135   0.269   1.327  div_Mcompar_tquotient_13_cmp_ge0002_cy<31> (div_tquotient_13_cmp_ge0002)
     LUT3:I2->O            3   0.648   0.531  div_tremainder_0_mux00011 (div_tremainder_0_mux0001)
     MUXCY:DI->O           1   0.787   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<1> (div_Mcompar_tquotient_13_cmp_ge0001_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<2> (div_Mcompar_tquotient_13_cmp_ge0001_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<3> (div_Mcompar_tquotient_13_cmp_ge0001_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<4> (div_Mcompar_tquotient_13_cmp_ge0001_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<5> (div_Mcompar_tquotient_13_cmp_ge0001_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<6> (div_Mcompar_tquotient_13_cmp_ge0001_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<7> (div_Mcompar_tquotient_13_cmp_ge0001_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<8> (div_Mcompar_tquotient_13_cmp_ge0001_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<9> (div_Mcompar_tquotient_13_cmp_ge0001_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<10> (div_Mcompar_tquotient_13_cmp_ge0001_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<11> (div_Mcompar_tquotient_13_cmp_ge0001_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<12> (div_Mcompar_tquotient_13_cmp_ge0001_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<13> (div_Mcompar_tquotient_13_cmp_ge0001_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<14> (div_Mcompar_tquotient_13_cmp_ge0001_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<15> (div_Mcompar_tquotient_13_cmp_ge0001_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<16> (div_Mcompar_tquotient_13_cmp_ge0001_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<17> (div_Mcompar_tquotient_13_cmp_ge0001_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<18> (div_Mcompar_tquotient_13_cmp_ge0001_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<19> (div_Mcompar_tquotient_13_cmp_ge0001_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<20> (div_Mcompar_tquotient_13_cmp_ge0001_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<21> (div_Mcompar_tquotient_13_cmp_ge0001_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<22> (div_Mcompar_tquotient_13_cmp_ge0001_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<23> (div_Mcompar_tquotient_13_cmp_ge0001_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<24> (div_Mcompar_tquotient_13_cmp_ge0001_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<25> (div_Mcompar_tquotient_13_cmp_ge0001_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<26> (div_Mcompar_tquotient_13_cmp_ge0001_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<27> (div_Mcompar_tquotient_13_cmp_ge0001_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<28> (div_Mcompar_tquotient_13_cmp_ge0001_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<29> (div_Mcompar_tquotient_13_cmp_ge0001_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<30> (div_Mcompar_tquotient_13_cmp_ge0001_cy<30>)
     MUXCY:CI->O         155   0.269   1.333  div_Mcompar_tquotient_13_cmp_ge0001_cy<31> (div_tquotient_13_cmp_ge0001)
     LUT3:I2->O            2   0.648   0.447  div_tremainder_0_mux00021 (div_tremainder_0_mux0002)
     MUXCY:DI->O           1   0.787   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<1> (div_Mcompar_tquotient_13_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<2> (div_Mcompar_tquotient_13_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<3> (div_Mcompar_tquotient_13_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<4> (div_Mcompar_tquotient_13_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<5> (div_Mcompar_tquotient_13_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<6> (div_Mcompar_tquotient_13_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<7> (div_Mcompar_tquotient_13_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<8> (div_Mcompar_tquotient_13_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<9> (div_Mcompar_tquotient_13_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<10> (div_Mcompar_tquotient_13_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<11> (div_Mcompar_tquotient_13_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<12> (div_Mcompar_tquotient_13_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<13> (div_Mcompar_tquotient_13_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<14> (div_Mcompar_tquotient_13_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<15> (div_Mcompar_tquotient_13_cmp_ge0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<16> (div_Mcompar_tquotient_13_cmp_ge0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<17> (div_Mcompar_tquotient_13_cmp_ge0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<18> (div_Mcompar_tquotient_13_cmp_ge0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<19> (div_Mcompar_tquotient_13_cmp_ge0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<20> (div_Mcompar_tquotient_13_cmp_ge0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<21> (div_Mcompar_tquotient_13_cmp_ge0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<22> (div_Mcompar_tquotient_13_cmp_ge0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<23> (div_Mcompar_tquotient_13_cmp_ge0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<24> (div_Mcompar_tquotient_13_cmp_ge0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<25> (div_Mcompar_tquotient_13_cmp_ge0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<26> (div_Mcompar_tquotient_13_cmp_ge0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<27> (div_Mcompar_tquotient_13_cmp_ge0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<28> (div_Mcompar_tquotient_13_cmp_ge0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<29> (div_Mcompar_tquotient_13_cmp_ge0000_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<30> (div_Mcompar_tquotient_13_cmp_ge0000_cy<30>)
     MUXCY:CI->O         117   0.269   1.292  div_Mcompar_tquotient_13_cmp_ge0000_cy<31> (div_tquotient_13_cmp_ge0000)
     LUT4:I3->O            5   0.648   0.636  div_tquotient_0_mux00001_1 (div_tquotient_0_mux00001)
     LUT4:I3->O            1   0.648   0.000  div_Madd_quotient_not0000<13>11 (div_Madd_quotient_not0000<13>1)
     MUXCY:S->O            1   0.632   0.000  div_Madd_quotient_addsub0000_cy<13> (div_Madd_quotient_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<14> (div_Madd_quotient_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<15> (div_Madd_quotient_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<16> (div_Madd_quotient_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<17> (div_Madd_quotient_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<18> (div_Madd_quotient_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<19> (div_Madd_quotient_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<20> (div_Madd_quotient_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<21> (div_Madd_quotient_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<22> (div_Madd_quotient_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<23> (div_Madd_quotient_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<24> (div_Madd_quotient_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<25> (div_Madd_quotient_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<26> (div_Madd_quotient_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<27> (div_Madd_quotient_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<28> (div_Madd_quotient_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<29> (div_Madd_quotient_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  div_Madd_quotient_addsub0000_cy<30> (div_Madd_quotient_addsub0000_cy<30>)
     XORCY:CI->O           1   0.844   0.423  div_Madd_quotient_addsub0000_xor<31> (div_quotient_addsub0000<31>)
     LUT4:I3->O            1   0.648   0.000  div_Mmux_quotient_mux000150 (div_quotient_mux0001<31>)
     FDE:D                     0.252          div_quotient_31
    ----------------------------------------
    Total                     33.447ns (22.832ns logic, 10.615ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 2889498347252 / 553
-------------------------------------------------------------------------
Offset:              36.295ns (Levels of Logic = 190)
  Source:            Operand1<0> (PAD)
  Destination:       div_quotient_31 (FF)
  Destination Clock: Clk rising

  Data Path: Operand1<0> to div_quotient_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            92   0.849   1.424  Operand1_0_IBUF (Operand1_0_IBUF)
     LUT1:I0->O            1   0.648   0.000  div_Madd_cOperand1_addsub0000_cy<0>_rt (div_Madd_cOperand1_addsub0000_cy<0>_rt)
     MUXCY:S->O            1   0.632   0.000  div_Madd_cOperand1_addsub0000_cy<0> (div_Madd_cOperand1_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<1> (div_Madd_cOperand1_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<2> (div_Madd_cOperand1_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<3> (div_Madd_cOperand1_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<4> (div_Madd_cOperand1_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<5> (div_Madd_cOperand1_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<6> (div_Madd_cOperand1_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<7> (div_Madd_cOperand1_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<8> (div_Madd_cOperand1_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<9> (div_Madd_cOperand1_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<10> (div_Madd_cOperand1_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<11> (div_Madd_cOperand1_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<12> (div_Madd_cOperand1_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<13> (div_Madd_cOperand1_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<14> (div_Madd_cOperand1_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<15> (div_Madd_cOperand1_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<16> (div_Madd_cOperand1_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<17> (div_Madd_cOperand1_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<18> (div_Madd_cOperand1_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<19> (div_Madd_cOperand1_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<20> (div_Madd_cOperand1_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<21> (div_Madd_cOperand1_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<22> (div_Madd_cOperand1_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<23> (div_Madd_cOperand1_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<24> (div_Madd_cOperand1_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<25> (div_Madd_cOperand1_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<26> (div_Madd_cOperand1_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<27> (div_Madd_cOperand1_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<28> (div_Madd_cOperand1_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<29> (div_Madd_cOperand1_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  div_Madd_cOperand1_addsub0000_cy<30> (div_Madd_cOperand1_addsub0000_cy<30>)
     XORCY:CI->O           1   0.844   0.563  div_Madd_cOperand1_addsub0000_xor<31> (div_cOperand1_addsub0000<31>)
     LUT3:I0->O            3   0.648   0.000  div_Mmux_cOperand1_mux0001501 (div_Mmux_cOperand1_mux0002_6)
     MUXF5:I1->O           1   0.276   0.000  div_Mmux_cOperand1_mux0002_5_f5 (div_Mmux_cOperand1_mux0002_5_f5)
     MUXF6:I1->O           1   0.291   0.000  div_Mmux_cOperand1_mux0002_4_f6 (div_Mmux_cOperand1_mux0002_4_f6)
     MUXF7:I1->O           1   0.291   0.000  div_Mmux_cOperand1_mux0002_3_f7 (div_Mmux_cOperand1_mux0002_3_f7)
     MUXF8:I1->O           5   0.291   0.713  div_Mmux_cOperand1_mux0002_2_f8 (div_cOperand1_mux0002)
     LUT2:I1->O            1   0.643   0.000  div_Mcompar_tquotient_13_cmp_ge0003_lut<0> (div_Mcompar_tquotient_13_cmp_ge0003_lut<0>)
     MUXCY:S->O            1   0.632   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<0> (div_Mcompar_tquotient_13_cmp_ge0003_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<1> (div_Mcompar_tquotient_13_cmp_ge0003_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<2> (div_Mcompar_tquotient_13_cmp_ge0003_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<3> (div_Mcompar_tquotient_13_cmp_ge0003_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<4> (div_Mcompar_tquotient_13_cmp_ge0003_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<5> (div_Mcompar_tquotient_13_cmp_ge0003_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<6> (div_Mcompar_tquotient_13_cmp_ge0003_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<7> (div_Mcompar_tquotient_13_cmp_ge0003_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<8> (div_Mcompar_tquotient_13_cmp_ge0003_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<9> (div_Mcompar_tquotient_13_cmp_ge0003_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<10> (div_Mcompar_tquotient_13_cmp_ge0003_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<11> (div_Mcompar_tquotient_13_cmp_ge0003_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<12> (div_Mcompar_tquotient_13_cmp_ge0003_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<13> (div_Mcompar_tquotient_13_cmp_ge0003_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<14> (div_Mcompar_tquotient_13_cmp_ge0003_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<15> (div_Mcompar_tquotient_13_cmp_ge0003_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<16> (div_Mcompar_tquotient_13_cmp_ge0003_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<17> (div_Mcompar_tquotient_13_cmp_ge0003_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<18> (div_Mcompar_tquotient_13_cmp_ge0003_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<19> (div_Mcompar_tquotient_13_cmp_ge0003_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<20> (div_Mcompar_tquotient_13_cmp_ge0003_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<21> (div_Mcompar_tquotient_13_cmp_ge0003_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<22> (div_Mcompar_tquotient_13_cmp_ge0003_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<23> (div_Mcompar_tquotient_13_cmp_ge0003_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<24> (div_Mcompar_tquotient_13_cmp_ge0003_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<25> (div_Mcompar_tquotient_13_cmp_ge0003_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<26> (div_Mcompar_tquotient_13_cmp_ge0003_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<27> (div_Mcompar_tquotient_13_cmp_ge0003_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<28> (div_Mcompar_tquotient_13_cmp_ge0003_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<29> (div_Mcompar_tquotient_13_cmp_ge0003_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0003_cy<30> (div_Mcompar_tquotient_13_cmp_ge0003_cy<30>)
     MUXCY:CI->O         103   0.269   1.317  div_Mcompar_tquotient_13_cmp_ge0003_cy<31> (div_tquotient_13_cmp_ge0003)
     LUT3:I2->O            3   0.648   0.531  div_tremainder_0_mux00001 (div_tremainder_0_mux0000)
     MUXCY:DI->O           1   0.787   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<1> (div_Mcompar_tquotient_13_cmp_ge0002_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<2> (div_Mcompar_tquotient_13_cmp_ge0002_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<3> (div_Mcompar_tquotient_13_cmp_ge0002_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<4> (div_Mcompar_tquotient_13_cmp_ge0002_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<5> (div_Mcompar_tquotient_13_cmp_ge0002_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<6> (div_Mcompar_tquotient_13_cmp_ge0002_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<7> (div_Mcompar_tquotient_13_cmp_ge0002_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<8> (div_Mcompar_tquotient_13_cmp_ge0002_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<9> (div_Mcompar_tquotient_13_cmp_ge0002_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<10> (div_Mcompar_tquotient_13_cmp_ge0002_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<11> (div_Mcompar_tquotient_13_cmp_ge0002_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<12> (div_Mcompar_tquotient_13_cmp_ge0002_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<13> (div_Mcompar_tquotient_13_cmp_ge0002_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<14> (div_Mcompar_tquotient_13_cmp_ge0002_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<15> (div_Mcompar_tquotient_13_cmp_ge0002_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<16> (div_Mcompar_tquotient_13_cmp_ge0002_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<17> (div_Mcompar_tquotient_13_cmp_ge0002_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<18> (div_Mcompar_tquotient_13_cmp_ge0002_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<19> (div_Mcompar_tquotient_13_cmp_ge0002_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<20> (div_Mcompar_tquotient_13_cmp_ge0002_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<21> (div_Mcompar_tquotient_13_cmp_ge0002_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<22> (div_Mcompar_tquotient_13_cmp_ge0002_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<23> (div_Mcompar_tquotient_13_cmp_ge0002_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<24> (div_Mcompar_tquotient_13_cmp_ge0002_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<25> (div_Mcompar_tquotient_13_cmp_ge0002_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<26> (div_Mcompar_tquotient_13_cmp_ge0002_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<27> (div_Mcompar_tquotient_13_cmp_ge0002_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<28> (div_Mcompar_tquotient_13_cmp_ge0002_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<29> (div_Mcompar_tquotient_13_cmp_ge0002_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0002_cy<30> (div_Mcompar_tquotient_13_cmp_ge0002_cy<30>)
     MUXCY:CI->O         135   0.269   1.327  div_Mcompar_tquotient_13_cmp_ge0002_cy<31> (div_tquotient_13_cmp_ge0002)
     LUT3:I2->O            3   0.648   0.531  div_tremainder_0_mux00011 (div_tremainder_0_mux0001)
     MUXCY:DI->O           1   0.787   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<1> (div_Mcompar_tquotient_13_cmp_ge0001_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<2> (div_Mcompar_tquotient_13_cmp_ge0001_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<3> (div_Mcompar_tquotient_13_cmp_ge0001_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<4> (div_Mcompar_tquotient_13_cmp_ge0001_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<5> (div_Mcompar_tquotient_13_cmp_ge0001_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<6> (div_Mcompar_tquotient_13_cmp_ge0001_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<7> (div_Mcompar_tquotient_13_cmp_ge0001_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<8> (div_Mcompar_tquotient_13_cmp_ge0001_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<9> (div_Mcompar_tquotient_13_cmp_ge0001_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<10> (div_Mcompar_tquotient_13_cmp_ge0001_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<11> (div_Mcompar_tquotient_13_cmp_ge0001_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<12> (div_Mcompar_tquotient_13_cmp_ge0001_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<13> (div_Mcompar_tquotient_13_cmp_ge0001_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<14> (div_Mcompar_tquotient_13_cmp_ge0001_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<15> (div_Mcompar_tquotient_13_cmp_ge0001_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<16> (div_Mcompar_tquotient_13_cmp_ge0001_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<17> (div_Mcompar_tquotient_13_cmp_ge0001_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<18> (div_Mcompar_tquotient_13_cmp_ge0001_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<19> (div_Mcompar_tquotient_13_cmp_ge0001_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<20> (div_Mcompar_tquotient_13_cmp_ge0001_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<21> (div_Mcompar_tquotient_13_cmp_ge0001_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<22> (div_Mcompar_tquotient_13_cmp_ge0001_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<23> (div_Mcompar_tquotient_13_cmp_ge0001_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<24> (div_Mcompar_tquotient_13_cmp_ge0001_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<25> (div_Mcompar_tquotient_13_cmp_ge0001_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<26> (div_Mcompar_tquotient_13_cmp_ge0001_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<27> (div_Mcompar_tquotient_13_cmp_ge0001_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<28> (div_Mcompar_tquotient_13_cmp_ge0001_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<29> (div_Mcompar_tquotient_13_cmp_ge0001_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0001_cy<30> (div_Mcompar_tquotient_13_cmp_ge0001_cy<30>)
     MUXCY:CI->O         155   0.269   1.333  div_Mcompar_tquotient_13_cmp_ge0001_cy<31> (div_tquotient_13_cmp_ge0001)
     LUT3:I2->O            2   0.648   0.447  div_tremainder_0_mux00021 (div_tremainder_0_mux0002)
     MUXCY:DI->O           1   0.787   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<1> (div_Mcompar_tquotient_13_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<2> (div_Mcompar_tquotient_13_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<3> (div_Mcompar_tquotient_13_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<4> (div_Mcompar_tquotient_13_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<5> (div_Mcompar_tquotient_13_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<6> (div_Mcompar_tquotient_13_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<7> (div_Mcompar_tquotient_13_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<8> (div_Mcompar_tquotient_13_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<9> (div_Mcompar_tquotient_13_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<10> (div_Mcompar_tquotient_13_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<11> (div_Mcompar_tquotient_13_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<12> (div_Mcompar_tquotient_13_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<13> (div_Mcompar_tquotient_13_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<14> (div_Mcompar_tquotient_13_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<15> (div_Mcompar_tquotient_13_cmp_ge0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<16> (div_Mcompar_tquotient_13_cmp_ge0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<17> (div_Mcompar_tquotient_13_cmp_ge0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<18> (div_Mcompar_tquotient_13_cmp_ge0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<19> (div_Mcompar_tquotient_13_cmp_ge0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<20> (div_Mcompar_tquotient_13_cmp_ge0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<21> (div_Mcompar_tquotient_13_cmp_ge0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<22> (div_Mcompar_tquotient_13_cmp_ge0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<23> (div_Mcompar_tquotient_13_cmp_ge0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<24> (div_Mcompar_tquotient_13_cmp_ge0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<25> (div_Mcompar_tquotient_13_cmp_ge0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<26> (div_Mcompar_tquotient_13_cmp_ge0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<27> (div_Mcompar_tquotient_13_cmp_ge0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<28> (div_Mcompar_tquotient_13_cmp_ge0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<29> (div_Mcompar_tquotient_13_cmp_ge0000_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  div_Mcompar_tquotient_13_cmp_ge0000_cy<30> (div_Mcompar_tquotient_13_cmp_ge0000_cy<30>)
     MUXCY:CI->O         117   0.269   1.292  div_Mcompar_tquotient_13_cmp_ge0000_cy<31> (div_tquotient_13_cmp_ge0000)
     LUT4:I3->O            5   0.648   0.636  div_tquotient_0_mux00001_1 (div_tquotient_0_mux00001)
     LUT4:I3->O            1   0.648   0.000  div_Madd_quotient_not0000<13>11 (div_Madd_quotient_not0000<13>1)
     MUXCY:S->O            1   0.632   0.000  div_Madd_quotient_addsub0000_cy<13> (div_Madd_quotient_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<14> (div_Madd_quotient_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<15> (div_Madd_quotient_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<16> (div_Madd_quotient_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<17> (div_Madd_quotient_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<18> (div_Madd_quotient_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<19> (div_Madd_quotient_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<20> (div_Madd_quotient_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<21> (div_Madd_quotient_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<22> (div_Madd_quotient_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<23> (div_Madd_quotient_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<24> (div_Madd_quotient_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<25> (div_Madd_quotient_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<26> (div_Madd_quotient_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<27> (div_Madd_quotient_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<28> (div_Madd_quotient_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  div_Madd_quotient_addsub0000_cy<29> (div_Madd_quotient_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  div_Madd_quotient_addsub0000_cy<30> (div_Madd_quotient_addsub0000_cy<30>)
     XORCY:CI->O           1   0.844   0.423  div_Madd_quotient_addsub0000_xor<31> (div_quotient_addsub0000<31>)
     LUT4:I3->O            1   0.648   0.000  div_Mmux_quotient_mux000150 (div_quotient_mux0001<31>)
     FDE:D                     0.252          div_quotient_31
    ----------------------------------------
    Total                     36.295ns (25.758ns logic, 10.537ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 66 / 66
-------------------------------------------------------------------------
Offset:              6.111ns (Levels of Logic = 1)
  Source:            Result1_0 (FF)
  Destination:       Result1<0> (PAD)
  Source Clock:      Clk rising

  Data Path: Result1_0 to Result1<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             14   0.591   1.000  Result1_0 (Result1_0)
     OBUF:I->O                 4.520          Result1_0_OBUF (Result1<0>)
    ----------------------------------------
    Total                      6.111ns (5.111ns logic, 1.000ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================


Total REAL time to Xst completion: 131.00 secs
Total CPU time to Xst completion: 131.14 secs
 
--> 

Total memory usage is 337960 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :    1 (   0 filtered)

