-- generated by newgenasym Tue Nov 17 18:02:55 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ad822 is
    port (    
	\+in1\:    INOUT  STD_LOGIC;    
	\+in2\:    INOUT  STD_LOGIC;    
	\-in1\:    INOUT  STD_LOGIC;    
	\-in2\:    INOUT  STD_LOGIC;    
	OUT1:      INOUT  STD_LOGIC;    
	OUT2:      INOUT  STD_LOGIC;    
	\v+\:      INOUT  STD_LOGIC;    
	\v-\:      INOUT  STD_LOGIC);
end ad822;
