

================================================================
== Vivado HLS Report for 'load_data348161'
================================================================
* Date:           Sun Apr 28 16:05:47 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |                                   |                        |  Latency  |  Interval | Pipeline|
        |              Instance             |         Module         | min | max | min | max |   Type  |
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |grp_copy_input_fmem2buff_4_fu_371  |copy_input_fmem2buff_4  |  869|  869|  869|  869|   none  |
        |grp_copy_weight_fmem2buf_4_fu_385  |copy_weight_fmem2buf_4  |   25|  325|   25|  325|   none  |
        |grp_copy_beta_fmem2buffe_1_fu_431  |copy_beta_fmem2buffe_1  |    1|   26|    1|   26|   none  |
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|    16|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -|   256|    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     114|    -|
|FIFO             |        0|      -|      15|      48|    -|
|Instance         |        -|      -|     403|     802|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     470|    -|
|Register         |        -|      -|      99|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     517|    1434|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |grp_copy_beta_fmem2buffe_1_fu_431  |copy_beta_fmem2buffe_1  |        0|      0|   81|  188|
    |grp_copy_input_fmem2buff_4_fu_371  |copy_input_fmem2buff_4  |        0|      0|  170|  338|
    |grp_copy_weight_fmem2buf_4_fu_385  |copy_weight_fmem2buf_4  |        0|      0|  152|  276|
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |Total                              |                        |        0|      0|  403|  802|
    +-----------------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------+---------+---+----+------+-----+---------+
    |         Name         | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +----------------------+---------+---+----+------+-----+---------+
    |beta_cntl_V_fifo_U    |        0|  5|  16|     1|    1|        1|
    |input_cntl_V_fifo_U   |        0|  5|  16|     1|    1|        1|
    |weight_cntl_V_fifo_U  |        0|  5|  16|     1|    1|        1|
    +----------------------+---------+---+----+------+-----+---------+
    |Total                 |        0| 15|  48|     3|    3|        3|
    +----------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |m_0_i_i_i_i_i_fu_511_p2          |     +    |      0|  0|  16|           9|           5|
    |tmp_315_0_i_i_i_i_i_fu_567_p2    |     +    |      0|  0|  17|           2|          10|
    |tmp_306_0_i_i_i_i_i_fu_491_p2    |     -    |      0|  0|  17|          10|           9|
    |tmp_311_0_i_i_i_i_i_fu_537_p2    |     -    |      0|  0|  18|          11|          10|
    |tmp_43_i_i_i_demorga_fu_581_p2   |    and   |      0|  0|   2|           1|           1|
    |tmp_307_0_i_i_i_i_i_fu_497_p2    |   icmp   |      0|  0|  13|           9|           5|
    |tmp_312_0_i_i_i_i_i_fu_547_p2    |   icmp   |      0|  0|  13|          10|           2|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |mLoops_0_i_i_i_i_i_fu_503_p3     |  select  |      0|  0|   9|           1|           5|
    |nLoops_0_i_i_i_i_i_fu_553_p3     |  select  |      0|  0|   3|           1|           3|
    |tmp_320_fu_586_p2                |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 114|          57|          54|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  38|          7|    1|          7|
    |ap_done                   |   9|          2|    1|          2|
    |beta_buffer_0_write       |   9|          2|    1|          2|
    |beta_buffer_10_write      |   9|          2|    1|          2|
    |beta_buffer_11_write      |   9|          2|    1|          2|
    |beta_buffer_12_write      |   9|          2|    1|          2|
    |beta_buffer_13_write      |   9|          2|    1|          2|
    |beta_buffer_14_write      |   9|          2|    1|          2|
    |beta_buffer_15_write      |   9|          2|    1|          2|
    |beta_buffer_1_write       |   9|          2|    1|          2|
    |beta_buffer_2_write       |   9|          2|    1|          2|
    |beta_buffer_3_write       |   9|          2|    1|          2|
    |beta_buffer_4_write       |   9|          2|    1|          2|
    |beta_buffer_5_write       |   9|          2|    1|          2|
    |beta_buffer_6_write       |   9|          2|    1|          2|
    |beta_buffer_7_write       |   9|          2|    1|          2|
    |beta_buffer_8_write       |   9|          2|    1|          2|
    |beta_buffer_9_write       |   9|          2|    1|          2|
    |beta_cntl_V_write         |   9|          2|    1|          2|
    |input_buffer_V_write      |   9|          2|    1|          2|
    |input_cntl_V_write        |   9|          2|    1|          2|
    |m_axi_betas_ARVALID       |   9|          2|    1|          2|
    |m_axi_betas_RREADY        |   9|          2|    1|          2|
    |m_axi_inputs_ARVALID      |   9|          2|    1|          2|
    |m_axi_inputs_RREADY       |   9|          2|    1|          2|
    |m_axi_weights_ARVALID     |   9|          2|    1|          2|
    |m_axi_weights_RREADY      |   9|          2|    1|          2|
    |outputs_offset_c_blk_n    |   9|          2|    1|          2|
    |outputs_offset_out_blk_n  |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    |tmp_317_reg_347           |   9|          2|    9|         18|
    |tmp_318_reg_359           |   9|          2|   10|         20|
    |weight_buffer_0_write     |   9|          2|    1|          2|
    |weight_buffer_10_write    |   9|          2|    1|          2|
    |weight_buffer_11_write    |   9|          2|    1|          2|
    |weight_buffer_12_write    |   9|          2|    1|          2|
    |weight_buffer_13_write    |   9|          2|    1|          2|
    |weight_buffer_14_write    |   9|          2|    1|          2|
    |weight_buffer_15_write    |   9|          2|    1|          2|
    |weight_buffer_1_write     |   9|          2|    1|          2|
    |weight_buffer_2_write     |   9|          2|    1|          2|
    |weight_buffer_3_write     |   9|          2|    1|          2|
    |weight_buffer_4_write     |   9|          2|    1|          2|
    |weight_buffer_5_write     |   9|          2|    1|          2|
    |weight_buffer_6_write     |   9|          2|    1|          2|
    |weight_buffer_7_write     |   9|          2|    1|          2|
    |weight_buffer_8_write     |   9|          2|    1|          2|
    |weight_buffer_9_write     |   9|          2|    1|          2|
    |weight_cntl_V_write       |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 470|        103|   66|        137|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |   6|   0|    6|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |grp_copy_beta_fmem2buffe_1_fu_431_ap_start_reg  |   1|   0|    1|          0|
    |grp_copy_input_fmem2buff_4_fu_371_ap_start_reg  |   1|   0|    1|          0|
    |grp_copy_weight_fmem2buf_4_fu_385_ap_start_reg  |   1|   0|    1|          0|
    |mLoops_0_i_i_cast_ca_reg_679                    |   9|   0|   10|          1|
    |mLoops_0_i_i_i_i_i_reg_646                      |   9|   0|    9|          0|
    |m_0_i_i_i_i_i_reg_652                           |   9|   0|    9|          0|
    |nLoops_0_i_i_i_i_i_reg_673                      |   2|   0|    2|          0|
    |start_once_reg                                  |   1|   0|    1|          0|
    |tmp_160_cast4_i_i_i_reg_633                     |   9|   0|   32|         23|
    |tmp_160_cast_i_i_i_reg_638                      |   9|   0|   10|          1|
    |tmp_313_reg_657                                 |   1|   0|    1|          0|
    |tmp_315_0_i_i_i_i_i_reg_684                     |  10|   0|   10|          0|
    |tmp_317_reg_347                                 |   9|   0|    9|          0|
    |tmp_318_reg_359                                 |  10|   0|   10|          0|
    |tmp_319_reg_662                                 |  10|   0|   32|         22|
    |tmp_320_reg_689                                 |   1|   0|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |  99|   0|  146|         47|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |   load_data348161  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |   load_data348161  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |   load_data348161  | return value |
|start_full_n               |  in |    1| ap_ctrl_hs |   load_data348161  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |   load_data348161  | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |   load_data348161  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |   load_data348161  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |   load_data348161  | return value |
|start_out                  | out |    1| ap_ctrl_hs |   load_data348161  | return value |
|start_write                | out |    1| ap_ctrl_hs |   load_data348161  | return value |
|m_axi_inputs_AWVALID       | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWREADY       |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWADDR        | out |   32|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWID          | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWLEN         | out |   32|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWSIZE        | out |    3|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWBURST       | out |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWLOCK        | out |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWCACHE       | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWPROT        | out |    3|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWQOS         | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWREGION      | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWUSER        | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WVALID        | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WREADY        |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WDATA         | out |   16|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WSTRB         | out |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WLAST         | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WID           | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WUSER         | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARVALID       | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARREADY       |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARADDR        | out |   32|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARID          | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARLEN         | out |   32|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARSIZE        | out |    3|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARBURST       | out |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARLOCK        | out |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARCACHE       | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARPROT        | out |    3|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARQOS         | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARREGION      | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARUSER        | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RVALID        |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RREADY        | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RDATA         |  in |   16|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RLAST         |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RID           |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RUSER         |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RRESP         |  in |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_BVALID        |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_BREADY        | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_BRESP         |  in |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_BID           |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_BUSER         |  in |    1|    m_axi   |       inputs       |    pointer   |
|inputs_offset              |  in |   31|   ap_none  |    inputs_offset   |    scalar    |
|inputs_offset1             |  in |   18|   ap_none  |   inputs_offset1   |    scalar    |
|m_axi_weights_AWVALID      | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWREADY      |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWADDR       | out |   32|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWID         | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWLEN        | out |   32|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWSIZE       | out |    3|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWBURST      | out |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWLOCK       | out |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWCACHE      | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWPROT       | out |    3|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWQOS        | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWREGION     | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWUSER       | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WVALID       | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WREADY       |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WDATA        | out |   16|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WSTRB        | out |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WLAST        | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WID          | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WUSER        | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARVALID      | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARREADY      |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARADDR       | out |   32|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARID         | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARLEN        | out |   32|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARSIZE       | out |    3|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARBURST      | out |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARLOCK       | out |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARCACHE      | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARPROT       | out |    3|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARQOS        | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARREGION     | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARUSER       | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RVALID       |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RREADY       | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RDATA        |  in |   16|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RLAST        |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RID          |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RUSER        |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RRESP        |  in |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_BVALID       |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_BREADY       | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_BRESP        |  in |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_BID          |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_BUSER        |  in |    1|    m_axi   |       weights      |    pointer   |
|weights_offset             |  in |   31|   ap_none  |   weights_offset   |    scalar    |
|m_axi_betas_AWVALID        | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWREADY        |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWADDR         | out |   32|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWID           | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWLEN          | out |   32|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWSIZE         | out |    3|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWBURST        | out |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWLOCK         | out |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWCACHE        | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWPROT         | out |    3|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWQOS          | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWREGION       | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWUSER         | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WVALID         | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WREADY         |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WDATA          | out |   16|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WSTRB          | out |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WLAST          | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WID            | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WUSER          | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARVALID        | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARREADY        |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARADDR         | out |   32|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARID           | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARLEN          | out |   32|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARSIZE         | out |    3|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARBURST        | out |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARLOCK         | out |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARCACHE        | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARPROT         | out |    3|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARQOS          | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARREGION       | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARUSER         | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RVALID         |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RREADY         | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RDATA          |  in |   16|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RLAST          |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RID            |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RUSER          |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RRESP          |  in |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_BVALID         |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_BREADY         | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_BRESP          |  in |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_BID            |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_BUSER          |  in |    1|    m_axi   |        betas       |    pointer   |
|betas_offset               |  in |   31|   ap_none  |    betas_offset    |    scalar    |
|input_buffer_V_din         | out |   16|   ap_fifo  |   input_buffer_V   |    pointer   |
|input_buffer_V_full_n      |  in |    1|   ap_fifo  |   input_buffer_V   |    pointer   |
|input_buffer_V_write       | out |    1|   ap_fifo  |   input_buffer_V   |    pointer   |
|weight_buffer_0_din        | out |   16|   ap_fifo  |   weight_buffer_0  |    pointer   |
|weight_buffer_0_full_n     |  in |    1|   ap_fifo  |   weight_buffer_0  |    pointer   |
|weight_buffer_0_write      | out |    1|   ap_fifo  |   weight_buffer_0  |    pointer   |
|weight_buffer_1_din        | out |   16|   ap_fifo  |   weight_buffer_1  |    pointer   |
|weight_buffer_1_full_n     |  in |    1|   ap_fifo  |   weight_buffer_1  |    pointer   |
|weight_buffer_1_write      | out |    1|   ap_fifo  |   weight_buffer_1  |    pointer   |
|weight_buffer_2_din        | out |   16|   ap_fifo  |   weight_buffer_2  |    pointer   |
|weight_buffer_2_full_n     |  in |    1|   ap_fifo  |   weight_buffer_2  |    pointer   |
|weight_buffer_2_write      | out |    1|   ap_fifo  |   weight_buffer_2  |    pointer   |
|weight_buffer_3_din        | out |   16|   ap_fifo  |   weight_buffer_3  |    pointer   |
|weight_buffer_3_full_n     |  in |    1|   ap_fifo  |   weight_buffer_3  |    pointer   |
|weight_buffer_3_write      | out |    1|   ap_fifo  |   weight_buffer_3  |    pointer   |
|weight_buffer_4_din        | out |   16|   ap_fifo  |   weight_buffer_4  |    pointer   |
|weight_buffer_4_full_n     |  in |    1|   ap_fifo  |   weight_buffer_4  |    pointer   |
|weight_buffer_4_write      | out |    1|   ap_fifo  |   weight_buffer_4  |    pointer   |
|weight_buffer_5_din        | out |   16|   ap_fifo  |   weight_buffer_5  |    pointer   |
|weight_buffer_5_full_n     |  in |    1|   ap_fifo  |   weight_buffer_5  |    pointer   |
|weight_buffer_5_write      | out |    1|   ap_fifo  |   weight_buffer_5  |    pointer   |
|weight_buffer_6_din        | out |   16|   ap_fifo  |   weight_buffer_6  |    pointer   |
|weight_buffer_6_full_n     |  in |    1|   ap_fifo  |   weight_buffer_6  |    pointer   |
|weight_buffer_6_write      | out |    1|   ap_fifo  |   weight_buffer_6  |    pointer   |
|weight_buffer_7_din        | out |   16|   ap_fifo  |   weight_buffer_7  |    pointer   |
|weight_buffer_7_full_n     |  in |    1|   ap_fifo  |   weight_buffer_7  |    pointer   |
|weight_buffer_7_write      | out |    1|   ap_fifo  |   weight_buffer_7  |    pointer   |
|weight_buffer_8_din        | out |   16|   ap_fifo  |   weight_buffer_8  |    pointer   |
|weight_buffer_8_full_n     |  in |    1|   ap_fifo  |   weight_buffer_8  |    pointer   |
|weight_buffer_8_write      | out |    1|   ap_fifo  |   weight_buffer_8  |    pointer   |
|weight_buffer_9_din        | out |   16|   ap_fifo  |   weight_buffer_9  |    pointer   |
|weight_buffer_9_full_n     |  in |    1|   ap_fifo  |   weight_buffer_9  |    pointer   |
|weight_buffer_9_write      | out |    1|   ap_fifo  |   weight_buffer_9  |    pointer   |
|weight_buffer_10_din       | out |   16|   ap_fifo  |  weight_buffer_10  |    pointer   |
|weight_buffer_10_full_n    |  in |    1|   ap_fifo  |  weight_buffer_10  |    pointer   |
|weight_buffer_10_write     | out |    1|   ap_fifo  |  weight_buffer_10  |    pointer   |
|weight_buffer_11_din       | out |   16|   ap_fifo  |  weight_buffer_11  |    pointer   |
|weight_buffer_11_full_n    |  in |    1|   ap_fifo  |  weight_buffer_11  |    pointer   |
|weight_buffer_11_write     | out |    1|   ap_fifo  |  weight_buffer_11  |    pointer   |
|weight_buffer_12_din       | out |   16|   ap_fifo  |  weight_buffer_12  |    pointer   |
|weight_buffer_12_full_n    |  in |    1|   ap_fifo  |  weight_buffer_12  |    pointer   |
|weight_buffer_12_write     | out |    1|   ap_fifo  |  weight_buffer_12  |    pointer   |
|weight_buffer_13_din       | out |   16|   ap_fifo  |  weight_buffer_13  |    pointer   |
|weight_buffer_13_full_n    |  in |    1|   ap_fifo  |  weight_buffer_13  |    pointer   |
|weight_buffer_13_write     | out |    1|   ap_fifo  |  weight_buffer_13  |    pointer   |
|weight_buffer_14_din       | out |   16|   ap_fifo  |  weight_buffer_14  |    pointer   |
|weight_buffer_14_full_n    |  in |    1|   ap_fifo  |  weight_buffer_14  |    pointer   |
|weight_buffer_14_write     | out |    1|   ap_fifo  |  weight_buffer_14  |    pointer   |
|weight_buffer_15_din       | out |   16|   ap_fifo  |  weight_buffer_15  |    pointer   |
|weight_buffer_15_full_n    |  in |    1|   ap_fifo  |  weight_buffer_15  |    pointer   |
|weight_buffer_15_write     | out |    1|   ap_fifo  |  weight_buffer_15  |    pointer   |
|beta_buffer_0_din          | out |   16|   ap_fifo  |    beta_buffer_0   |    pointer   |
|beta_buffer_0_full_n       |  in |    1|   ap_fifo  |    beta_buffer_0   |    pointer   |
|beta_buffer_0_write        | out |    1|   ap_fifo  |    beta_buffer_0   |    pointer   |
|beta_buffer_1_din          | out |   16|   ap_fifo  |    beta_buffer_1   |    pointer   |
|beta_buffer_1_full_n       |  in |    1|   ap_fifo  |    beta_buffer_1   |    pointer   |
|beta_buffer_1_write        | out |    1|   ap_fifo  |    beta_buffer_1   |    pointer   |
|beta_buffer_2_din          | out |   16|   ap_fifo  |    beta_buffer_2   |    pointer   |
|beta_buffer_2_full_n       |  in |    1|   ap_fifo  |    beta_buffer_2   |    pointer   |
|beta_buffer_2_write        | out |    1|   ap_fifo  |    beta_buffer_2   |    pointer   |
|beta_buffer_3_din          | out |   16|   ap_fifo  |    beta_buffer_3   |    pointer   |
|beta_buffer_3_full_n       |  in |    1|   ap_fifo  |    beta_buffer_3   |    pointer   |
|beta_buffer_3_write        | out |    1|   ap_fifo  |    beta_buffer_3   |    pointer   |
|beta_buffer_4_din          | out |   16|   ap_fifo  |    beta_buffer_4   |    pointer   |
|beta_buffer_4_full_n       |  in |    1|   ap_fifo  |    beta_buffer_4   |    pointer   |
|beta_buffer_4_write        | out |    1|   ap_fifo  |    beta_buffer_4   |    pointer   |
|beta_buffer_5_din          | out |   16|   ap_fifo  |    beta_buffer_5   |    pointer   |
|beta_buffer_5_full_n       |  in |    1|   ap_fifo  |    beta_buffer_5   |    pointer   |
|beta_buffer_5_write        | out |    1|   ap_fifo  |    beta_buffer_5   |    pointer   |
|beta_buffer_6_din          | out |   16|   ap_fifo  |    beta_buffer_6   |    pointer   |
|beta_buffer_6_full_n       |  in |    1|   ap_fifo  |    beta_buffer_6   |    pointer   |
|beta_buffer_6_write        | out |    1|   ap_fifo  |    beta_buffer_6   |    pointer   |
|beta_buffer_7_din          | out |   16|   ap_fifo  |    beta_buffer_7   |    pointer   |
|beta_buffer_7_full_n       |  in |    1|   ap_fifo  |    beta_buffer_7   |    pointer   |
|beta_buffer_7_write        | out |    1|   ap_fifo  |    beta_buffer_7   |    pointer   |
|beta_buffer_8_din          | out |   16|   ap_fifo  |    beta_buffer_8   |    pointer   |
|beta_buffer_8_full_n       |  in |    1|   ap_fifo  |    beta_buffer_8   |    pointer   |
|beta_buffer_8_write        | out |    1|   ap_fifo  |    beta_buffer_8   |    pointer   |
|beta_buffer_9_din          | out |   16|   ap_fifo  |    beta_buffer_9   |    pointer   |
|beta_buffer_9_full_n       |  in |    1|   ap_fifo  |    beta_buffer_9   |    pointer   |
|beta_buffer_9_write        | out |    1|   ap_fifo  |    beta_buffer_9   |    pointer   |
|beta_buffer_10_din         | out |   16|   ap_fifo  |   beta_buffer_10   |    pointer   |
|beta_buffer_10_full_n      |  in |    1|   ap_fifo  |   beta_buffer_10   |    pointer   |
|beta_buffer_10_write       | out |    1|   ap_fifo  |   beta_buffer_10   |    pointer   |
|beta_buffer_11_din         | out |   16|   ap_fifo  |   beta_buffer_11   |    pointer   |
|beta_buffer_11_full_n      |  in |    1|   ap_fifo  |   beta_buffer_11   |    pointer   |
|beta_buffer_11_write       | out |    1|   ap_fifo  |   beta_buffer_11   |    pointer   |
|beta_buffer_12_din         | out |   16|   ap_fifo  |   beta_buffer_12   |    pointer   |
|beta_buffer_12_full_n      |  in |    1|   ap_fifo  |   beta_buffer_12   |    pointer   |
|beta_buffer_12_write       | out |    1|   ap_fifo  |   beta_buffer_12   |    pointer   |
|beta_buffer_13_din         | out |   16|   ap_fifo  |   beta_buffer_13   |    pointer   |
|beta_buffer_13_full_n      |  in |    1|   ap_fifo  |   beta_buffer_13   |    pointer   |
|beta_buffer_13_write       | out |    1|   ap_fifo  |   beta_buffer_13   |    pointer   |
|beta_buffer_14_din         | out |   16|   ap_fifo  |   beta_buffer_14   |    pointer   |
|beta_buffer_14_full_n      |  in |    1|   ap_fifo  |   beta_buffer_14   |    pointer   |
|beta_buffer_14_write       | out |    1|   ap_fifo  |   beta_buffer_14   |    pointer   |
|beta_buffer_15_din         | out |   16|   ap_fifo  |   beta_buffer_15   |    pointer   |
|beta_buffer_15_full_n      |  in |    1|   ap_fifo  |   beta_buffer_15   |    pointer   |
|beta_buffer_15_write       | out |    1|   ap_fifo  |   beta_buffer_15   |    pointer   |
|data_buffer_V_din          | out |    1|   ap_fifo  |    data_buffer_V   |    pointer   |
|data_buffer_V_full_n       |  in |    1|   ap_fifo  |    data_buffer_V   |    pointer   |
|data_buffer_V_write        | out |    1|   ap_fifo  |    data_buffer_V   |    pointer   |
|data_c_V_din               | out |   32|   ap_fifo  |      data_c_V      |    pointer   |
|data_c_V_full_n            |  in |    1|   ap_fifo  |      data_c_V      |    pointer   |
|data_c_V_write             | out |    1|   ap_fifo  |      data_c_V      |    pointer   |
|data_r_V_din               | out |   32|   ap_fifo  |      data_r_V      |    pointer   |
|data_r_V_full_n            |  in |    1|   ap_fifo  |      data_r_V      |    pointer   |
|data_r_V_write             | out |    1|   ap_fifo  |      data_r_V      |    pointer   |
|data_m_V_din               | out |   32|   ap_fifo  |      data_m_V      |    pointer   |
|data_m_V_full_n            |  in |    1|   ap_fifo  |      data_m_V      |    pointer   |
|data_m_V_write             | out |    1|   ap_fifo  |      data_m_V      |    pointer   |
|data_n_V_din               | out |   32|   ap_fifo  |      data_n_V      |    pointer   |
|data_n_V_full_n            |  in |    1|   ap_fifo  |      data_n_V      |    pointer   |
|data_n_V_write             | out |    1|   ap_fifo  |      data_n_V      |    pointer   |
|outputs_offset2            |  in |   17|   ap_none  |   outputs_offset2  |    scalar    |
|outputs_offset_c_din       | out |   17|   ap_fifo  |  outputs_offset_c  |    pointer   |
|outputs_offset_c_full_n    |  in |    1|   ap_fifo  |  outputs_offset_c  |    pointer   |
|outputs_offset_c_write     | out |    1|   ap_fifo  |  outputs_offset_c  |    pointer   |
|outputs_offset             |  in |   31|   ap_none  |   outputs_offset   |    scalar    |
|outputs_offset_out_din     | out |   31|   ap_fifo  | outputs_offset_out |    pointer   |
|outputs_offset_out_full_n  |  in |    1|   ap_fifo  | outputs_offset_out |    pointer   |
|outputs_offset_out_write   | out |    1|   ap_fifo  | outputs_offset_out |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (!tmp_314)
	2  / (tmp_314)
4 --> 
	4  / (!tmp_310_0_i_i_i_i_i)
	5  / (tmp_310_0_i_i_i_i_i)
5 --> 
	6  / true
6 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%outputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %outputs_offset)"   --->   Operation 7 'read' 'outputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%outputs_offset2_read = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %outputs_offset2)"   --->   Operation 8 'read' 'outputs_offset2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%betas_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %betas_offset)"   --->   Operation 9 'read' 'betas_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %weights_offset)"   --->   Operation 10 'read' 'weights_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%inputs_offset1_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %inputs_offset1)"   --->   Operation 11 'read' 'inputs_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%inputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %inputs_offset)"   --->   Operation 12 'read' 'inputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_cntl_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:278]   --->   Operation 13 'alloca' 'input_cntl_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weight_cntl_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:280]   --->   Operation 14 'alloca' 'weight_cntl_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%beta_cntl_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:282]   --->   Operation 15 'alloca' 'beta_cntl_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str13, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str13, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str13, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str13, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str13, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str13, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str13, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str13, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str53, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str53, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str53, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str53, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str53, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str53, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str53, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str53, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str54, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str54, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str54, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str54, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str54, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str54, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str54, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str54, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i31* %outputs_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i31P(i31* %outputs_offset_out, i31 %outputs_offset_read)"   --->   Operation 119 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str13, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str13, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str13, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str13, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str53, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str53, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str53, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str53, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str54, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str54, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str54, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str54, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 151 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 152 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 153 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 155 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 156 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 157 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 158 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 159 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 160 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 161 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 162 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 163 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 164 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 165 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 166 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 167 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 168 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 169 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 170 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 171 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 172 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 173 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 174 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 175 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 176 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 177 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 178 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 179 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 180 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 181 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 182 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 183 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 184 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 185 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 186 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 187 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 188 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 189 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 190 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 191 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 192 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 193 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 194 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 195 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 196 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 197 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 198 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 199 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 200 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 201 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 202 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 203 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 204 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 205 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 206 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 207 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 208 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str13, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 209 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str13, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 210 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str53, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 211 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str53, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 212 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str54, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 213 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str54, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 214 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 215 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i17P(i17* %outputs_offset_c, i17 %outputs_offset2_read)"   --->   Operation 216 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str13, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 217 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str53, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 218 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str54, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 219 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %weight_buffer_0, half* %weight_buffer_1, half* %weight_buffer_2, half* %weight_buffer_3, half* %weight_buffer_4, half* %weight_buffer_5, half* %weight_buffer_6, half* %weight_buffer_7, half* %weight_buffer_8, half* %weight_buffer_9, half* %weight_buffer_10, half* %weight_buffer_11, half* %weight_buffer_12, half* %weight_buffer_13, half* %weight_buffer_14, half* %weight_buffer_15, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 220 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 221 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str13, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 222 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str53, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 223 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str54, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 224 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @input_cntl_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i1* %input_cntl_V, i1* %input_cntl_V)"   --->   Operation 225 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %input_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 226 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @weight_cntl_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i1* %weight_cntl_V, i1* %weight_cntl_V)"   --->   Operation 227 'specchannel' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %weight_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 228 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @beta_cntl_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i1* %beta_cntl_V, i1* %beta_cntl_V)"   --->   Operation 229 'specchannel' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %beta_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 230 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.65ns)   --->   "br label %.preheader35.0.0.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:296]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_317 = phi i9 [ 0, %entry ], [ %m_0_i_i_i_i_i, %.preheader35.0.0.i.i.i.i.i.loopexit ]" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 232 'phi' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_160_cast4_i_i_i = zext i9 %tmp_317 to i32" [mobile_net_hls_v1/conv.hpp:296]   --->   Operation 233 'zext' 'tmp_160_cast4_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_160_cast_i_i_i = zext i9 %tmp_317 to i10" [mobile_net_hls_v1/conv.hpp:296]   --->   Operation 234 'zext' 'tmp_160_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_317, i32 8)" [mobile_net_hls_v1/conv.hpp:296]   --->   Operation 235 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 236 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.exit, label %.preheader34.preheader.0.0.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:296]   --->   Operation 237 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.77ns)   --->   "%tmp_306_0_i_i_i_i_i = sub i9 -256, %tmp_317" [mobile_net_hls_v1/conv.hpp:305]   --->   Operation 238 'sub' 'tmp_306_0_i_i_i_i_i' <Predicate = (!tmp)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.88ns)   --->   "%tmp_307_0_i_i_i_i_i = icmp ugt i9 %tmp_306_0_i_i_i_i_i, 16" [mobile_net_hls_v1/conv.hpp:305]   --->   Operation 239 'icmp' 'tmp_307_0_i_i_i_i_i' <Predicate = (!tmp)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.39ns)   --->   "%mLoops_0_i_i_i_i_i = select i1 %tmp_307_0_i_i_i_i_i, i9 16, i9 %tmp_306_0_i_i_i_i_i" [mobile_net_hls_v1/conv.hpp:305]   --->   Operation 240 'select' 'mLoops_0_i_i_i_i_i' <Predicate = (!tmp)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.77ns)   --->   "%m_0_i_i_i_i_i = add i9 %tmp_317, 16" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 241 'add' 'm_0_i_i_i_i_i' <Predicate = (!tmp)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_313 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %m_0_i_i_i_i_i, i32 8)" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 242 'bitselect' 'tmp_313' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.65ns)   --->   "br label %.preheader34.0.0.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:297]   --->   Operation 243 'br' <Predicate = (!tmp)> <Delay = 0.65>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 244 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_318 = phi i10 [ %tmp_315_0_i_i_i_i_i, %._crit_edge6.0.0.i.i.i.i.i ], [ 0, %.preheader34.preheader.0.0.i.i.i.i.i ]" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 245 'phi' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_319 = zext i10 %tmp_318 to i32" [mobile_net_hls_v1/conv.hpp:297]   --->   Operation 246 'zext' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_314 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_318, i32 9)" [mobile_net_hls_v1/conv.hpp:297]   --->   Operation 247 'bitselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 248 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "br i1 %tmp_314, label %.preheader35.0.0.i.i.i.i.i.loopexit, label %.preheader.0.0.i.i.i.i.i.preheader" [mobile_net_hls_v1/conv.hpp:297]   --->   Operation 249 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "br label %.preheader.0.0.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:300]   --->   Operation 250 'br' <Predicate = (!tmp_314)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "br label %.preheader35.0.0.i.i.i.i.i"   --->   Operation 251 'br' <Predicate = (tmp_314)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.39>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_310_0_i_i_i_i_i = call i1 @_ssdm_op_NbWriteReq.ap_fifo.i1P(i1* %data_buffer_V, i32 1)" [mobile_net_hls_v1/conv.hpp:300]   --->   Operation 252 'nbwritereq' 'tmp_310_0_i_i_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "br i1 %tmp_310_0_i_i_i_i_i, label %_ifconv.i.i.i, label %.preheader.0.0.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:300]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.78ns)   --->   "%tmp_311_0_i_i_i_i_i = sub i10 -512, %tmp_318" [mobile_net_hls_v1/conv.hpp:306]   --->   Operation 254 'sub' 'tmp_311_0_i_i_i_i_i' <Predicate = (tmp_310_0_i_i_i_i_i)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_315 = trunc i10 %tmp_311_0_i_i_i_i_i to i2" [mobile_net_hls_v1/conv.hpp:306]   --->   Operation 255 'trunc' 'tmp_315' <Predicate = (tmp_310_0_i_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.91ns)   --->   "%tmp_312_0_i_i_i_i_i = icmp ugt i10 %tmp_311_0_i_i_i_i_i, 2" [mobile_net_hls_v1/conv.hpp:306]   --->   Operation 256 'icmp' 'tmp_312_0_i_i_i_i_i' <Predicate = (tmp_310_0_i_i_i_i_i)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 257 [1/1] (0.17ns)   --->   "%nLoops_0_i_i_i_i_i = select i1 %tmp_312_0_i_i_i_i_i, i2 -2, i2 %tmp_315" [mobile_net_hls_v1/conv.hpp:306]   --->   Operation 257 'select' 'nLoops_0_i_i_i_i_i' <Predicate = (tmp_310_0_i_i_i_i_i)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 258 [2/2] (0.65ns)   --->   "call fastcc void @copy_input_fmem2buff.4(half* %inputs, i31 %inputs_offset_read, i18 %inputs_offset1_read, half* %input_buffer_V, i10 %tmp_318, i2 %nLoops_0_i_i_i_i_i, i1* %input_cntl_V)" [mobile_net_hls_v1/conv.hpp:308]   --->   Operation 258 'call' <Predicate = (tmp_310_0_i_i_i_i_i)> <Delay = 0.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 259 [2/2] (1.51ns)   --->   "call fastcc void @copy_weight_fmem2buf.4(half* %weights, i31 %weights_offset_read, half* %weight_buffer_0, half* %weight_buffer_1, half* %weight_buffer_2, half* %weight_buffer_3, half* %weight_buffer_4, half* %weight_buffer_5, half* %weight_buffer_6, half* %weight_buffer_7, half* %weight_buffer_8, half* %weight_buffer_9, half* %weight_buffer_10, half* %weight_buffer_11, half* %weight_buffer_12, half* %weight_buffer_13, half* %weight_buffer_14, half* %weight_buffer_15, i10 %tmp_318, i9 %tmp_317, i2 %nLoops_0_i_i_i_i_i, i9 %mLoops_0_i_i_i_i_i, i1* %weight_cntl_V)" [mobile_net_hls_v1/conv.hpp:311]   --->   Operation 259 'call' <Predicate = (tmp_310_0_i_i_i_i_i)> <Delay = 1.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%mLoops_0_i_i_cast_ca = zext i9 %mLoops_0_i_i_i_i_i to i10" [mobile_net_hls_v1/conv.hpp:314]   --->   Operation 260 'zext' 'mLoops_0_i_i_cast_ca' <Predicate = (tmp_310_0_i_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 261 [2/2] (1.00ns)   --->   "call fastcc void @copy_beta_fmem2buffe.1(half* %betas, i31 %betas_offset_read, half* %beta_buffer_0, half* %beta_buffer_1, half* %beta_buffer_2, half* %beta_buffer_3, half* %beta_buffer_4, half* %beta_buffer_5, half* %beta_buffer_6, half* %beta_buffer_7, half* %beta_buffer_8, half* %beta_buffer_9, half* %beta_buffer_10, half* %beta_buffer_11, half* %beta_buffer_12, half* %beta_buffer_13, half* %beta_buffer_14, half* %beta_buffer_15, i10 %tmp_318, i10 %tmp_160_cast_i_i_i, i10 %mLoops_0_i_i_cast_ca, i1* %beta_cntl_V)" [mobile_net_hls_v1/conv.hpp:314]   --->   Operation 261 'call' <Predicate = (tmp_310_0_i_i_i_i_i)> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 262 [1/1] (0.78ns)   --->   "%tmp_315_0_i_i_i_i_i = add i10 2, %tmp_318" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 262 'add' 'tmp_315_0_i_i_i_i_i' <Predicate = (tmp_310_0_i_i_i_i_i)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node tmp_320)   --->   "%tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_315_0_i_i_i_i_i, i32 9)" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 263 'bitselect' 'tmp_316' <Predicate = (tmp_310_0_i_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node tmp_320)   --->   "%tmp_43_i_i_i_demorga = and i1 %tmp_316, %tmp_313" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 264 'and' 'tmp_43_i_i_i_demorga' <Predicate = (tmp_310_0_i_i_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (0.28ns) (out node of the LUT)   --->   "%tmp_320 = xor i1 %tmp_43_i_i_i_demorga, true" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 265 'xor' 'tmp_320' <Predicate = (tmp_310_0_i_i_i_i_i)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 266 [1/2] (0.00ns)   --->   "call fastcc void @copy_input_fmem2buff.4(half* %inputs, i31 %inputs_offset_read, i18 %inputs_offset1_read, half* %input_buffer_V, i10 %tmp_318, i2 %nLoops_0_i_i_i_i_i, i1* %input_cntl_V)" [mobile_net_hls_v1/conv.hpp:308]   --->   Operation 266 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 267 [1/2] (0.00ns)   --->   "call fastcc void @copy_weight_fmem2buf.4(half* %weights, i31 %weights_offset_read, half* %weight_buffer_0, half* %weight_buffer_1, half* %weight_buffer_2, half* %weight_buffer_3, half* %weight_buffer_4, half* %weight_buffer_5, half* %weight_buffer_6, half* %weight_buffer_7, half* %weight_buffer_8, half* %weight_buffer_9, half* %weight_buffer_10, half* %weight_buffer_11, half* %weight_buffer_12, half* %weight_buffer_13, half* %weight_buffer_14, half* %weight_buffer_15, i10 %tmp_318, i9 %tmp_317, i2 %nLoops_0_i_i_i_i_i, i9 %mLoops_0_i_i_i_i_i, i1* %weight_cntl_V)" [mobile_net_hls_v1/conv.hpp:311]   --->   Operation 267 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 268 [1/2] (0.00ns)   --->   "call fastcc void @copy_beta_fmem2buffe.1(half* %betas, i31 %betas_offset_read, half* %beta_buffer_0, half* %beta_buffer_1, half* %beta_buffer_2, half* %beta_buffer_3, half* %beta_buffer_4, half* %beta_buffer_5, half* %beta_buffer_6, half* %beta_buffer_7, half* %beta_buffer_8, half* %beta_buffer_9, half* %beta_buffer_10, half* %beta_buffer_11, half* %beta_buffer_12, half* %beta_buffer_13, half* %beta_buffer_14, half* %beta_buffer_15, i10 %tmp_318, i10 %tmp_160_cast_i_i_i, i10 %mLoops_0_i_i_cast_ca, i1* %beta_cntl_V)" [mobile_net_hls_v1/conv.hpp:314]   --->   Operation 268 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.83>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_318_0_i_i_i_i_i = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %input_cntl_V, i32 1)" [mobile_net_hls_v1/conv.hpp:321]   --->   Operation 269 'nbreadreq' 'tmp_318_0_i_i_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "br i1 %tmp_318_0_i_i_i_i_i, label %0, label %._crit_edge6.0.0.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:321]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_319_0_i_i_i_i_i = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %weight_cntl_V, i32 1)" [mobile_net_hls_v1/conv.hpp:321]   --->   Operation 271 'nbreadreq' 'tmp_319_0_i_i_i_i_i' <Predicate = (tmp_318_0_i_i_i_i_i)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "br i1 %tmp_319_0_i_i_i_i_i, label %1, label %._crit_edge6.0.0.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:321]   --->   Operation 272 'br' <Predicate = (tmp_318_0_i_i_i_i_i)> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_320_0_i_i_i_i_i = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %beta_cntl_V, i32 1)" [mobile_net_hls_v1/conv.hpp:321]   --->   Operation 273 'nbreadreq' 'tmp_320_0_i_i_i_i_i' <Predicate = (tmp_318_0_i_i_i_i_i & tmp_319_0_i_i_i_i_i)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "br i1 %tmp_320_0_i_i_i_i_i, label %2, label %._crit_edge6.0.0.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:321]   --->   Operation 274 'br' <Predicate = (tmp_318_0_i_i_i_i_i & tmp_319_0_i_i_i_i_i)> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (1.83ns)   --->   "%empty_n_i_0_0_0_i_i_s = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %input_cntl_V)" [mobile_net_hls_v1/conv.hpp:323]   --->   Operation 275 'nbread' 'empty_n_i_0_0_0_i_i_s' <Predicate = (tmp_318_0_i_i_i_i_i & tmp_319_0_i_i_i_i_i & tmp_320_0_i_i_i_i_i)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_6 : Operation 276 [1/1] (1.83ns)   --->   "%empty_n_i11_0_0_0_i_s = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %weight_cntl_V)" [mobile_net_hls_v1/conv.hpp:324]   --->   Operation 276 'nbread' 'empty_n_i11_0_0_0_i_s' <Predicate = (tmp_318_0_i_i_i_i_i & tmp_319_0_i_i_i_i_i & tmp_320_0_i_i_i_i_i)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_6 : Operation 277 [1/1] (1.83ns)   --->   "%empty_n_i13_0_0_0_i_s = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %beta_cntl_V)" [mobile_net_hls_v1/conv.hpp:325]   --->   Operation 277 'nbread' 'empty_n_i13_0_0_0_i_s' <Predicate = (tmp_318_0_i_i_i_i_i & tmp_319_0_i_i_i_i_i & tmp_320_0_i_i_i_i_i)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_6 : Operation 278 [1/1] (1.83ns)   --->   "%full_n_i15_0_0_0_i_i = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %data_c_V, i32 0)" [mobile_net_hls_v1/conv.hpp:326]   --->   Operation 278 'nbwrite' 'full_n_i15_0_0_0_i_i' <Predicate = (tmp_318_0_i_i_i_i_i & tmp_319_0_i_i_i_i_i & tmp_320_0_i_i_i_i_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_6 : Operation 279 [1/1] (1.83ns)   --->   "%full_n_i17_0_0_0_i_i = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %data_r_V, i32 0)" [mobile_net_hls_v1/conv.hpp:327]   --->   Operation 279 'nbwrite' 'full_n_i17_0_0_0_i_i' <Predicate = (tmp_318_0_i_i_i_i_i & tmp_319_0_i_i_i_i_i & tmp_320_0_i_i_i_i_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_6 : Operation 280 [1/1] (1.83ns)   --->   "%full_n_i4_0_0_0_i_i_s = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %data_m_V, i32 %tmp_160_cast4_i_i_i)" [mobile_net_hls_v1/conv.hpp:328]   --->   Operation 280 'nbwrite' 'full_n_i4_0_0_0_i_i_s' <Predicate = (tmp_318_0_i_i_i_i_i & tmp_319_0_i_i_i_i_i & tmp_320_0_i_i_i_i_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_6 : Operation 281 [1/1] (1.83ns)   --->   "%full_n_i2_0_0_0_i_i_s = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %data_n_V, i32 %tmp_319)" [mobile_net_hls_v1/conv.hpp:329]   --->   Operation 281 'nbwrite' 'full_n_i2_0_0_0_i_i_s' <Predicate = (tmp_318_0_i_i_i_i_i & tmp_319_0_i_i_i_i_i & tmp_320_0_i_i_i_i_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_6 : Operation 282 [1/1] (1.83ns)   --->   "%full_n_i_0_0_0_i_i_i = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %data_buffer_V, i1 %tmp_320)" [mobile_net_hls_v1/conv.hpp:330]   --->   Operation 282 'nbwrite' 'full_n_i_0_0_0_i_i_i' <Predicate = (tmp_318_0_i_i_i_i_i & tmp_319_0_i_i_i_i_i & tmp_320_0_i_i_i_i_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "br label %._crit_edge6.0.0.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:331]   --->   Operation 283 'br' <Predicate = (tmp_318_0_i_i_i_i_i & tmp_319_0_i_i_i_i_i & tmp_320_0_i_i_i_i_i)> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "br label %.preheader34.0.0.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:297]   --->   Operation 284 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ betas]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ betas_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_c_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_n_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs_offset2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs_offset_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs_offset_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outputs_offset_read   (read             ) [ 0000000]
outputs_offset2_read  (read             ) [ 0000000]
betas_offset_read     (read             ) [ 0011111]
weights_offset_read   (read             ) [ 0011111]
inputs_offset1_read   (read             ) [ 0011111]
inputs_offset_read    (read             ) [ 0011111]
input_cntl_V          (alloca           ) [ 0111111]
weight_cntl_V         (alloca           ) [ 0111111]
beta_cntl_V           (alloca           ) [ 0111111]
StgValue_16           (specinterface    ) [ 0000000]
StgValue_17           (specinterface    ) [ 0000000]
StgValue_18           (specinterface    ) [ 0000000]
StgValue_19           (specinterface    ) [ 0000000]
StgValue_20           (specinterface    ) [ 0000000]
StgValue_21           (specinterface    ) [ 0000000]
StgValue_22           (specinterface    ) [ 0000000]
StgValue_23           (specinterface    ) [ 0000000]
StgValue_24           (specinterface    ) [ 0000000]
StgValue_25           (specinterface    ) [ 0000000]
StgValue_26           (specinterface    ) [ 0000000]
StgValue_27           (specinterface    ) [ 0000000]
StgValue_28           (specinterface    ) [ 0000000]
StgValue_29           (specinterface    ) [ 0000000]
StgValue_30           (specinterface    ) [ 0000000]
StgValue_31           (specinterface    ) [ 0000000]
StgValue_32           (specinterface    ) [ 0000000]
StgValue_33           (specinterface    ) [ 0000000]
StgValue_34           (specinterface    ) [ 0000000]
StgValue_35           (specinterface    ) [ 0000000]
StgValue_36           (specinterface    ) [ 0000000]
StgValue_37           (specinterface    ) [ 0000000]
StgValue_38           (specinterface    ) [ 0000000]
StgValue_39           (specinterface    ) [ 0000000]
StgValue_40           (specinterface    ) [ 0000000]
StgValue_41           (specinterface    ) [ 0000000]
StgValue_42           (specinterface    ) [ 0000000]
StgValue_43           (specinterface    ) [ 0000000]
StgValue_44           (specinterface    ) [ 0000000]
StgValue_45           (specinterface    ) [ 0000000]
StgValue_46           (specinterface    ) [ 0000000]
StgValue_47           (specinterface    ) [ 0000000]
StgValue_48           (specinterface    ) [ 0000000]
StgValue_49           (specinterface    ) [ 0000000]
StgValue_50           (specinterface    ) [ 0000000]
StgValue_51           (specinterface    ) [ 0000000]
StgValue_52           (specinterface    ) [ 0000000]
StgValue_53           (specinterface    ) [ 0000000]
StgValue_54           (specinterface    ) [ 0000000]
StgValue_55           (specinterface    ) [ 0000000]
StgValue_56           (specinterface    ) [ 0000000]
StgValue_57           (specinterface    ) [ 0000000]
StgValue_58           (specinterface    ) [ 0000000]
StgValue_59           (specinterface    ) [ 0000000]
StgValue_60           (specinterface    ) [ 0000000]
StgValue_61           (specinterface    ) [ 0000000]
StgValue_62           (specinterface    ) [ 0000000]
StgValue_63           (specinterface    ) [ 0000000]
StgValue_64           (specinterface    ) [ 0000000]
StgValue_65           (specinterface    ) [ 0000000]
StgValue_66           (specinterface    ) [ 0000000]
StgValue_67           (specinterface    ) [ 0000000]
StgValue_68           (specinterface    ) [ 0000000]
StgValue_69           (specinterface    ) [ 0000000]
StgValue_70           (specinterface    ) [ 0000000]
StgValue_71           (specinterface    ) [ 0000000]
StgValue_72           (specinterface    ) [ 0000000]
StgValue_73           (specinterface    ) [ 0000000]
StgValue_74           (specinterface    ) [ 0000000]
StgValue_75           (specinterface    ) [ 0000000]
StgValue_76           (specinterface    ) [ 0000000]
StgValue_77           (specinterface    ) [ 0000000]
StgValue_78           (specinterface    ) [ 0000000]
StgValue_79           (specinterface    ) [ 0000000]
StgValue_80           (specinterface    ) [ 0000000]
StgValue_81           (specinterface    ) [ 0000000]
StgValue_82           (specinterface    ) [ 0000000]
StgValue_83           (specinterface    ) [ 0000000]
StgValue_84           (specinterface    ) [ 0000000]
StgValue_85           (specinterface    ) [ 0000000]
StgValue_86           (specinterface    ) [ 0000000]
StgValue_87           (specinterface    ) [ 0000000]
StgValue_88           (specinterface    ) [ 0000000]
StgValue_89           (specinterface    ) [ 0000000]
StgValue_90           (specinterface    ) [ 0000000]
StgValue_91           (specinterface    ) [ 0000000]
StgValue_92           (specinterface    ) [ 0000000]
StgValue_93           (specinterface    ) [ 0000000]
StgValue_94           (specinterface    ) [ 0000000]
StgValue_95           (specinterface    ) [ 0000000]
StgValue_96           (specinterface    ) [ 0000000]
StgValue_97           (specinterface    ) [ 0000000]
StgValue_98           (specinterface    ) [ 0000000]
StgValue_99           (specinterface    ) [ 0000000]
StgValue_100          (specinterface    ) [ 0000000]
StgValue_101          (specinterface    ) [ 0000000]
StgValue_102          (specinterface    ) [ 0000000]
StgValue_103          (specinterface    ) [ 0000000]
StgValue_104          (specinterface    ) [ 0000000]
StgValue_105          (specinterface    ) [ 0000000]
StgValue_106          (specinterface    ) [ 0000000]
StgValue_107          (specinterface    ) [ 0000000]
StgValue_108          (specinterface    ) [ 0000000]
StgValue_109          (specinterface    ) [ 0000000]
StgValue_110          (specinterface    ) [ 0000000]
StgValue_111          (specinterface    ) [ 0000000]
StgValue_112          (specinterface    ) [ 0000000]
StgValue_113          (specinterface    ) [ 0000000]
StgValue_114          (specinterface    ) [ 0000000]
StgValue_115          (specinterface    ) [ 0000000]
StgValue_116          (specinterface    ) [ 0000000]
StgValue_117          (specinterface    ) [ 0000000]
StgValue_118          (specinterface    ) [ 0000000]
StgValue_119          (write            ) [ 0000000]
StgValue_120          (specinterface    ) [ 0000000]
StgValue_121          (specinterface    ) [ 0000000]
StgValue_122          (specinterface    ) [ 0000000]
StgValue_123          (specinterface    ) [ 0000000]
StgValue_124          (specinterface    ) [ 0000000]
StgValue_125          (specinterface    ) [ 0000000]
StgValue_126          (specinterface    ) [ 0000000]
StgValue_127          (specinterface    ) [ 0000000]
StgValue_128          (specinterface    ) [ 0000000]
StgValue_129          (specinterface    ) [ 0000000]
StgValue_130          (specinterface    ) [ 0000000]
StgValue_131          (specinterface    ) [ 0000000]
StgValue_132          (specinterface    ) [ 0000000]
StgValue_133          (specinterface    ) [ 0000000]
StgValue_134          (specinterface    ) [ 0000000]
StgValue_135          (specinterface    ) [ 0000000]
StgValue_136          (specinterface    ) [ 0000000]
StgValue_137          (specinterface    ) [ 0000000]
StgValue_138          (specinterface    ) [ 0000000]
StgValue_139          (specinterface    ) [ 0000000]
StgValue_140          (specinterface    ) [ 0000000]
StgValue_141          (specinterface    ) [ 0000000]
StgValue_142          (specinterface    ) [ 0000000]
StgValue_143          (specinterface    ) [ 0000000]
StgValue_144          (specinterface    ) [ 0000000]
StgValue_145          (specinterface    ) [ 0000000]
StgValue_146          (specinterface    ) [ 0000000]
StgValue_147          (specinterface    ) [ 0000000]
StgValue_148          (specinterface    ) [ 0000000]
StgValue_149          (specinterface    ) [ 0000000]
StgValue_150          (specinterface    ) [ 0000000]
StgValue_151          (specinterface    ) [ 0000000]
StgValue_152          (specinterface    ) [ 0000000]
StgValue_153          (specinterface    ) [ 0000000]
StgValue_154          (specinterface    ) [ 0000000]
StgValue_155          (specinterface    ) [ 0000000]
StgValue_156          (specinterface    ) [ 0000000]
StgValue_157          (specinterface    ) [ 0000000]
StgValue_158          (specinterface    ) [ 0000000]
StgValue_159          (specinterface    ) [ 0000000]
StgValue_160          (specinterface    ) [ 0000000]
StgValue_161          (specinterface    ) [ 0000000]
StgValue_162          (specinterface    ) [ 0000000]
StgValue_163          (specinterface    ) [ 0000000]
StgValue_164          (specinterface    ) [ 0000000]
StgValue_165          (specinterface    ) [ 0000000]
StgValue_166          (specinterface    ) [ 0000000]
StgValue_167          (specinterface    ) [ 0000000]
StgValue_168          (specinterface    ) [ 0000000]
StgValue_169          (specinterface    ) [ 0000000]
StgValue_170          (specinterface    ) [ 0000000]
StgValue_171          (specinterface    ) [ 0000000]
StgValue_172          (specinterface    ) [ 0000000]
StgValue_173          (specinterface    ) [ 0000000]
StgValue_174          (specinterface    ) [ 0000000]
StgValue_175          (specinterface    ) [ 0000000]
StgValue_176          (specinterface    ) [ 0000000]
StgValue_177          (specinterface    ) [ 0000000]
StgValue_178          (specinterface    ) [ 0000000]
StgValue_179          (specinterface    ) [ 0000000]
StgValue_180          (specinterface    ) [ 0000000]
StgValue_181          (specinterface    ) [ 0000000]
StgValue_182          (specinterface    ) [ 0000000]
StgValue_183          (specinterface    ) [ 0000000]
StgValue_184          (specinterface    ) [ 0000000]
StgValue_185          (specinterface    ) [ 0000000]
StgValue_186          (specinterface    ) [ 0000000]
StgValue_187          (specinterface    ) [ 0000000]
StgValue_188          (specinterface    ) [ 0000000]
StgValue_189          (specinterface    ) [ 0000000]
StgValue_190          (specinterface    ) [ 0000000]
StgValue_191          (specinterface    ) [ 0000000]
StgValue_192          (specinterface    ) [ 0000000]
StgValue_193          (specinterface    ) [ 0000000]
StgValue_194          (specinterface    ) [ 0000000]
StgValue_195          (specinterface    ) [ 0000000]
StgValue_196          (specinterface    ) [ 0000000]
StgValue_197          (specinterface    ) [ 0000000]
StgValue_198          (specinterface    ) [ 0000000]
StgValue_199          (specinterface    ) [ 0000000]
StgValue_200          (specinterface    ) [ 0000000]
StgValue_201          (specinterface    ) [ 0000000]
StgValue_202          (specinterface    ) [ 0000000]
StgValue_203          (specinterface    ) [ 0000000]
StgValue_204          (specinterface    ) [ 0000000]
StgValue_205          (specinterface    ) [ 0000000]
StgValue_206          (specinterface    ) [ 0000000]
StgValue_207          (specinterface    ) [ 0000000]
StgValue_208          (specinterface    ) [ 0000000]
StgValue_209          (specinterface    ) [ 0000000]
StgValue_210          (specinterface    ) [ 0000000]
StgValue_211          (specinterface    ) [ 0000000]
StgValue_212          (specinterface    ) [ 0000000]
StgValue_213          (specinterface    ) [ 0000000]
StgValue_214          (specinterface    ) [ 0000000]
StgValue_215          (specinterface    ) [ 0000000]
StgValue_216          (write            ) [ 0000000]
StgValue_217          (specinterface    ) [ 0000000]
StgValue_218          (specinterface    ) [ 0000000]
StgValue_219          (specinterface    ) [ 0000000]
StgValue_220          (specmemcore      ) [ 0000000]
StgValue_221          (specmemcore      ) [ 0000000]
StgValue_222          (specinterface    ) [ 0000000]
StgValue_223          (specinterface    ) [ 0000000]
StgValue_224          (specinterface    ) [ 0000000]
empty                 (specchannel      ) [ 0000000]
StgValue_226          (specinterface    ) [ 0000000]
empty_118             (specchannel      ) [ 0000000]
StgValue_228          (specinterface    ) [ 0000000]
empty_119             (specchannel      ) [ 0000000]
StgValue_230          (specinterface    ) [ 0000000]
StgValue_231          (br               ) [ 0111111]
tmp_317               (phi              ) [ 0010110]
tmp_160_cast4_i_i_i   (zext             ) [ 0001111]
tmp_160_cast_i_i_i    (zext             ) [ 0001111]
tmp                   (bitselect        ) [ 0011111]
StgValue_236          (speclooptripcount) [ 0000000]
StgValue_237          (br               ) [ 0000000]
tmp_306_0_i_i_i_i_i   (sub              ) [ 0000000]
tmp_307_0_i_i_i_i_i   (icmp             ) [ 0000000]
mLoops_0_i_i_i_i_i    (select           ) [ 0001111]
m_0_i_i_i_i_i         (add              ) [ 0111111]
tmp_313               (bitselect        ) [ 0001111]
StgValue_243          (br               ) [ 0011111]
StgValue_244          (ret              ) [ 0000000]
tmp_318               (phi              ) [ 0001110]
tmp_319               (zext             ) [ 0000111]
tmp_314               (bitselect        ) [ 0011111]
StgValue_248          (speclooptripcount) [ 0000000]
StgValue_249          (br               ) [ 0000000]
StgValue_250          (br               ) [ 0000000]
StgValue_251          (br               ) [ 0111111]
tmp_310_0_i_i_i_i_i   (nbwritereq       ) [ 0011111]
StgValue_253          (br               ) [ 0000000]
tmp_311_0_i_i_i_i_i   (sub              ) [ 0000000]
tmp_315               (trunc            ) [ 0000000]
tmp_312_0_i_i_i_i_i   (icmp             ) [ 0000000]
nLoops_0_i_i_i_i_i    (select           ) [ 0000010]
mLoops_0_i_i_cast_ca  (zext             ) [ 0000010]
tmp_315_0_i_i_i_i_i   (add              ) [ 0011011]
tmp_316               (bitselect        ) [ 0000000]
tmp_43_i_i_i_demorga  (and              ) [ 0000000]
tmp_320               (xor              ) [ 0000011]
StgValue_266          (call             ) [ 0000000]
StgValue_267          (call             ) [ 0000000]
StgValue_268          (call             ) [ 0000000]
tmp_318_0_i_i_i_i_i   (nbreadreq        ) [ 0011111]
StgValue_270          (br               ) [ 0000000]
tmp_319_0_i_i_i_i_i   (nbreadreq        ) [ 0011111]
StgValue_272          (br               ) [ 0000000]
tmp_320_0_i_i_i_i_i   (nbreadreq        ) [ 0011111]
StgValue_274          (br               ) [ 0000000]
empty_n_i_0_0_0_i_i_s (nbread           ) [ 0000000]
empty_n_i11_0_0_0_i_s (nbread           ) [ 0000000]
empty_n_i13_0_0_0_i_s (nbread           ) [ 0000000]
full_n_i15_0_0_0_i_i  (nbwrite          ) [ 0000000]
full_n_i17_0_0_0_i_i  (nbwrite          ) [ 0000000]
full_n_i4_0_0_0_i_i_s (nbwrite          ) [ 0000000]
full_n_i2_0_0_0_i_i_s (nbwrite          ) [ 0000000]
full_n_i_0_0_0_i_i_i  (nbwrite          ) [ 0000000]
StgValue_283          (br               ) [ 0000000]
StgValue_284          (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputs_offset1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="betas">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="betas_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_buffer_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_buffer_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_buffer_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_buffer_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_buffer_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weight_buffer_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weight_buffer_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weight_buffer_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weight_buffer_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weight_buffer_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weight_buffer_9">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weight_buffer_10">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weight_buffer_11">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weight_buffer_12">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weight_buffer_13">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weight_buffer_14">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="weight_buffer_15">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="beta_buffer_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="beta_buffer_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="beta_buffer_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="beta_buffer_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="beta_buffer_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="beta_buffer_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="beta_buffer_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="beta_buffer_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="beta_buffer_8">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="beta_buffer_9">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="beta_buffer_10">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="beta_buffer_11">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_11"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="beta_buffer_12">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_12"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="beta_buffer_13">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="beta_buffer_14">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_14"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="beta_buffer_15">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_15"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="data_buffer_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="data_c_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_c_V"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="data_r_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_r_V"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="data_m_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_m_V"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="data_n_V">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_n_V"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="outputs_offset2">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="outputs_offset_c">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset_c"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="outputs_offset">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="outputs_offset_out">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset_out"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i31P"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i17P"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_cntl_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_cntl_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_cntl_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_input_fmem2buff.4"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_weight_fmem2buf.4"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_beta_fmem2buffe.1"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="202" class="1004" name="input_cntl_V_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_cntl_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="weight_cntl_V_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_cntl_V/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="beta_cntl_V_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_cntl_V/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="outputs_offset_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="31" slack="0"/>
<pin id="216" dir="0" index="1" bw="31" slack="0"/>
<pin id="217" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="outputs_offset2_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="17" slack="0"/>
<pin id="222" dir="0" index="1" bw="17" slack="0"/>
<pin id="223" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset2_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="betas_offset_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="31" slack="0"/>
<pin id="228" dir="0" index="1" bw="31" slack="0"/>
<pin id="229" dir="1" index="2" bw="31" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas_offset_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="weights_offset_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="31" slack="0"/>
<pin id="234" dir="0" index="1" bw="31" slack="0"/>
<pin id="235" dir="1" index="2" bw="31" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_offset_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="inputs_offset1_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="18" slack="0"/>
<pin id="240" dir="0" index="1" bw="18" slack="0"/>
<pin id="241" dir="1" index="2" bw="18" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset1_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="inputs_offset_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="31" slack="0"/>
<pin id="246" dir="0" index="1" bw="31" slack="0"/>
<pin id="247" dir="1" index="2" bw="31" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="StgValue_119_write_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="31" slack="0"/>
<pin id="253" dir="0" index="2" bw="31" slack="0"/>
<pin id="254" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_119/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="StgValue_216_write_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="17" slack="0"/>
<pin id="261" dir="0" index="2" bw="17" slack="0"/>
<pin id="262" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_216/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_310_0_i_i_i_i_i_nbwritereq_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_310_0_i_i_i_i_i/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_318_0_i_i_i_i_i_nbreadreq_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="5"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_318_0_i_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_319_0_i_i_i_i_i_nbreadreq_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="5"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_319_0_i_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_320_0_i_i_i_i_i_nbreadreq_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="5"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_320_0_i_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="empty_n_i_0_0_0_i_i_s_nbread_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="2" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="5"/>
<pin id="298" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="empty_n_i_0_0_0_i_i_s/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="empty_n_i11_0_0_0_i_s_nbread_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="5"/>
<pin id="303" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="empty_n_i11_0_0_0_i_s/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="empty_n_i13_0_0_0_i_s_nbread_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="2" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="5"/>
<pin id="308" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="empty_n_i13_0_0_0_i_s/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="full_n_i15_0_0_0_i_i_nbwrite_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i15_0_0_0_i_i/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="full_n_i17_0_0_0_i_i_nbwrite_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i17_0_0_0_i_i/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="full_n_i4_0_0_0_i_i_s_nbwrite_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="9" slack="4"/>
<pin id="330" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i4_0_0_0_i_i_s/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="full_n_i2_0_0_0_i_i_s_nbwrite_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="0" index="2" bw="10" slack="3"/>
<pin id="337" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i2_0_0_0_i_i_s/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="full_n_i_0_0_0_i_i_i_nbwrite_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="2"/>
<pin id="344" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i_0_0_0_i_i_i/6 "/>
</bind>
</comp>

<comp id="347" class="1005" name="tmp_317_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="1"/>
<pin id="349" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_317 (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_317_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="9" slack="0"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_317/2 "/>
</bind>
</comp>

<comp id="359" class="1005" name="tmp_318_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="1"/>
<pin id="361" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_318 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_318_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="1"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="1" slack="1"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_318/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_copy_input_fmem2buff_4_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="0" slack="0"/>
<pin id="373" dir="0" index="1" bw="16" slack="0"/>
<pin id="374" dir="0" index="2" bw="31" slack="3"/>
<pin id="375" dir="0" index="3" bw="18" slack="3"/>
<pin id="376" dir="0" index="4" bw="16" slack="0"/>
<pin id="377" dir="0" index="5" bw="10" slack="1"/>
<pin id="378" dir="0" index="6" bw="2" slack="0"/>
<pin id="379" dir="0" index="7" bw="1" slack="3"/>
<pin id="380" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_258/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_copy_weight_fmem2buf_4_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="0" slack="0"/>
<pin id="387" dir="0" index="1" bw="16" slack="0"/>
<pin id="388" dir="0" index="2" bw="31" slack="3"/>
<pin id="389" dir="0" index="3" bw="16" slack="0"/>
<pin id="390" dir="0" index="4" bw="16" slack="0"/>
<pin id="391" dir="0" index="5" bw="16" slack="0"/>
<pin id="392" dir="0" index="6" bw="16" slack="0"/>
<pin id="393" dir="0" index="7" bw="16" slack="0"/>
<pin id="394" dir="0" index="8" bw="16" slack="0"/>
<pin id="395" dir="0" index="9" bw="16" slack="0"/>
<pin id="396" dir="0" index="10" bw="16" slack="0"/>
<pin id="397" dir="0" index="11" bw="16" slack="0"/>
<pin id="398" dir="0" index="12" bw="16" slack="0"/>
<pin id="399" dir="0" index="13" bw="16" slack="0"/>
<pin id="400" dir="0" index="14" bw="16" slack="0"/>
<pin id="401" dir="0" index="15" bw="16" slack="0"/>
<pin id="402" dir="0" index="16" bw="16" slack="0"/>
<pin id="403" dir="0" index="17" bw="16" slack="0"/>
<pin id="404" dir="0" index="18" bw="16" slack="0"/>
<pin id="405" dir="0" index="19" bw="10" slack="1"/>
<pin id="406" dir="0" index="20" bw="9" slack="2"/>
<pin id="407" dir="0" index="21" bw="2" slack="0"/>
<pin id="408" dir="0" index="22" bw="9" slack="2"/>
<pin id="409" dir="0" index="23" bw="1" slack="3"/>
<pin id="410" dir="1" index="24" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_259/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_copy_beta_fmem2buffe_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="0" slack="0"/>
<pin id="433" dir="0" index="1" bw="16" slack="0"/>
<pin id="434" dir="0" index="2" bw="31" slack="3"/>
<pin id="435" dir="0" index="3" bw="16" slack="0"/>
<pin id="436" dir="0" index="4" bw="16" slack="0"/>
<pin id="437" dir="0" index="5" bw="16" slack="0"/>
<pin id="438" dir="0" index="6" bw="16" slack="0"/>
<pin id="439" dir="0" index="7" bw="16" slack="0"/>
<pin id="440" dir="0" index="8" bw="16" slack="0"/>
<pin id="441" dir="0" index="9" bw="16" slack="0"/>
<pin id="442" dir="0" index="10" bw="16" slack="0"/>
<pin id="443" dir="0" index="11" bw="16" slack="0"/>
<pin id="444" dir="0" index="12" bw="16" slack="0"/>
<pin id="445" dir="0" index="13" bw="16" slack="0"/>
<pin id="446" dir="0" index="14" bw="16" slack="0"/>
<pin id="447" dir="0" index="15" bw="16" slack="0"/>
<pin id="448" dir="0" index="16" bw="16" slack="0"/>
<pin id="449" dir="0" index="17" bw="16" slack="0"/>
<pin id="450" dir="0" index="18" bw="16" slack="0"/>
<pin id="451" dir="0" index="19" bw="10" slack="1"/>
<pin id="452" dir="0" index="20" bw="9" slack="2"/>
<pin id="453" dir="0" index="21" bw="9" slack="0"/>
<pin id="454" dir="0" index="22" bw="1" slack="3"/>
<pin id="455" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_261/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_160_cast4_i_i_i_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="9" slack="0"/>
<pin id="477" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_160_cast4_i_i_i/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_160_cast_i_i_i_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="9" slack="0"/>
<pin id="481" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_160_cast_i_i_i/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="9" slack="0"/>
<pin id="486" dir="0" index="2" bw="5" slack="0"/>
<pin id="487" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_306_0_i_i_i_i_i_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="9" slack="0"/>
<pin id="493" dir="0" index="1" bw="9" slack="0"/>
<pin id="494" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_306_0_i_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_307_0_i_i_i_i_i_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="9" slack="0"/>
<pin id="499" dir="0" index="1" bw="9" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_307_0_i_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="mLoops_0_i_i_i_i_i_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="9" slack="0"/>
<pin id="506" dir="0" index="2" bw="9" slack="0"/>
<pin id="507" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mLoops_0_i_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="m_0_i_i_i_i_i_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="9" slack="0"/>
<pin id="513" dir="0" index="1" bw="6" slack="0"/>
<pin id="514" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_0_i_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_313_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="9" slack="0"/>
<pin id="520" dir="0" index="2" bw="5" slack="0"/>
<pin id="521" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_313/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_319_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="10" slack="0"/>
<pin id="527" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_319/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_314_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="10" slack="0"/>
<pin id="532" dir="0" index="2" bw="5" slack="0"/>
<pin id="533" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_314/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_311_0_i_i_i_i_i_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="10" slack="0"/>
<pin id="539" dir="0" index="1" bw="10" slack="1"/>
<pin id="540" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_311_0_i_i_i_i_i/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_315_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="10" slack="0"/>
<pin id="545" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_315/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_312_0_i_i_i_i_i_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="10" slack="0"/>
<pin id="549" dir="0" index="1" bw="10" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_312_0_i_i_i_i_i/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="nLoops_0_i_i_i_i_i_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="2" slack="0"/>
<pin id="556" dir="0" index="2" bw="2" slack="0"/>
<pin id="557" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nLoops_0_i_i_i_i_i/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="mLoops_0_i_i_cast_ca_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="9" slack="2"/>
<pin id="565" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mLoops_0_i_i_cast_ca/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_315_0_i_i_i_i_i_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="3" slack="0"/>
<pin id="569" dir="0" index="1" bw="10" slack="1"/>
<pin id="570" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_315_0_i_i_i_i_i/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_316_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="10" slack="0"/>
<pin id="576" dir="0" index="2" bw="5" slack="0"/>
<pin id="577" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_316/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_43_i_i_i_demorga_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="2"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_43_i_i_i_demorga/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_320_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_320/4 "/>
</bind>
</comp>

<comp id="592" class="1005" name="betas_offset_read_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="31" slack="3"/>
<pin id="594" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="betas_offset_read "/>
</bind>
</comp>

<comp id="597" class="1005" name="weights_offset_read_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="31" slack="3"/>
<pin id="599" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="weights_offset_read "/>
</bind>
</comp>

<comp id="602" class="1005" name="inputs_offset1_read_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="18" slack="3"/>
<pin id="604" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="inputs_offset1_read "/>
</bind>
</comp>

<comp id="607" class="1005" name="inputs_offset_read_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="31" slack="3"/>
<pin id="609" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="inputs_offset_read "/>
</bind>
</comp>

<comp id="612" class="1005" name="input_cntl_V_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="input_cntl_V "/>
</bind>
</comp>

<comp id="619" class="1005" name="weight_cntl_V_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="weight_cntl_V "/>
</bind>
</comp>

<comp id="626" class="1005" name="beta_cntl_V_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="beta_cntl_V "/>
</bind>
</comp>

<comp id="633" class="1005" name="tmp_160_cast4_i_i_i_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="4"/>
<pin id="635" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_160_cast4_i_i_i "/>
</bind>
</comp>

<comp id="638" class="1005" name="tmp_160_cast_i_i_i_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="2"/>
<pin id="640" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_160_cast_i_i_i "/>
</bind>
</comp>

<comp id="646" class="1005" name="mLoops_0_i_i_i_i_i_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="9" slack="2"/>
<pin id="648" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="mLoops_0_i_i_i_i_i "/>
</bind>
</comp>

<comp id="652" class="1005" name="m_0_i_i_i_i_i_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="9" slack="0"/>
<pin id="654" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="m_0_i_i_i_i_i "/>
</bind>
</comp>

<comp id="657" class="1005" name="tmp_313_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="2"/>
<pin id="659" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_313 "/>
</bind>
</comp>

<comp id="662" class="1005" name="tmp_319_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="3"/>
<pin id="664" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_319 "/>
</bind>
</comp>

<comp id="673" class="1005" name="nLoops_0_i_i_i_i_i_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="1"/>
<pin id="675" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="nLoops_0_i_i_i_i_i "/>
</bind>
</comp>

<comp id="679" class="1005" name="mLoops_0_i_i_cast_ca_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="10" slack="1"/>
<pin id="681" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mLoops_0_i_i_cast_ca "/>
</bind>
</comp>

<comp id="684" class="1005" name="tmp_315_0_i_i_i_i_i_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="10" slack="1"/>
<pin id="686" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_315_0_i_i_i_i_i "/>
</bind>
</comp>

<comp id="689" class="1005" name="tmp_320_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="2"/>
<pin id="691" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_320 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="205"><net_src comp="104" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="104" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="104" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="98" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="94" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="100" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="90" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="98" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="98" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="8" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="102" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="4" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="98" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="2" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="136" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="96" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="214" pin="2"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="138" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="92" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="220" pin="2"/><net_sink comp="258" pin=2"/></net>

<net id="271"><net_src comp="178" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="80" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="150" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="194" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="150" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="194" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="150" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="194" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="150" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="196" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="196" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="196" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="198" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="82" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="110" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="323"><net_src comp="198" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="84" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="110" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="331"><net_src comp="198" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="86" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="198" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="88" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="200" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="80" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="156" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="351" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="362"><net_src comp="170" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="370"><net_src comp="363" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="381"><net_src comp="186" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="382"><net_src comp="0" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="14" pin="0"/><net_sink comp="371" pin=4"/></net>

<net id="384"><net_src comp="359" pin="1"/><net_sink comp="371" pin=5"/></net>

<net id="411"><net_src comp="188" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="412"><net_src comp="6" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="413"><net_src comp="16" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="414"><net_src comp="18" pin="0"/><net_sink comp="385" pin=4"/></net>

<net id="415"><net_src comp="20" pin="0"/><net_sink comp="385" pin=5"/></net>

<net id="416"><net_src comp="22" pin="0"/><net_sink comp="385" pin=6"/></net>

<net id="417"><net_src comp="24" pin="0"/><net_sink comp="385" pin=7"/></net>

<net id="418"><net_src comp="26" pin="0"/><net_sink comp="385" pin=8"/></net>

<net id="419"><net_src comp="28" pin="0"/><net_sink comp="385" pin=9"/></net>

<net id="420"><net_src comp="30" pin="0"/><net_sink comp="385" pin=10"/></net>

<net id="421"><net_src comp="32" pin="0"/><net_sink comp="385" pin=11"/></net>

<net id="422"><net_src comp="34" pin="0"/><net_sink comp="385" pin=12"/></net>

<net id="423"><net_src comp="36" pin="0"/><net_sink comp="385" pin=13"/></net>

<net id="424"><net_src comp="38" pin="0"/><net_sink comp="385" pin=14"/></net>

<net id="425"><net_src comp="40" pin="0"/><net_sink comp="385" pin=15"/></net>

<net id="426"><net_src comp="42" pin="0"/><net_sink comp="385" pin=16"/></net>

<net id="427"><net_src comp="44" pin="0"/><net_sink comp="385" pin=17"/></net>

<net id="428"><net_src comp="46" pin="0"/><net_sink comp="385" pin=18"/></net>

<net id="429"><net_src comp="359" pin="1"/><net_sink comp="385" pin=19"/></net>

<net id="430"><net_src comp="347" pin="1"/><net_sink comp="385" pin=20"/></net>

<net id="456"><net_src comp="190" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="457"><net_src comp="10" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="458"><net_src comp="48" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="459"><net_src comp="50" pin="0"/><net_sink comp="431" pin=4"/></net>

<net id="460"><net_src comp="52" pin="0"/><net_sink comp="431" pin=5"/></net>

<net id="461"><net_src comp="54" pin="0"/><net_sink comp="431" pin=6"/></net>

<net id="462"><net_src comp="56" pin="0"/><net_sink comp="431" pin=7"/></net>

<net id="463"><net_src comp="58" pin="0"/><net_sink comp="431" pin=8"/></net>

<net id="464"><net_src comp="60" pin="0"/><net_sink comp="431" pin=9"/></net>

<net id="465"><net_src comp="62" pin="0"/><net_sink comp="431" pin=10"/></net>

<net id="466"><net_src comp="64" pin="0"/><net_sink comp="431" pin=11"/></net>

<net id="467"><net_src comp="66" pin="0"/><net_sink comp="431" pin=12"/></net>

<net id="468"><net_src comp="68" pin="0"/><net_sink comp="431" pin=13"/></net>

<net id="469"><net_src comp="70" pin="0"/><net_sink comp="431" pin=14"/></net>

<net id="470"><net_src comp="72" pin="0"/><net_sink comp="431" pin=15"/></net>

<net id="471"><net_src comp="74" pin="0"/><net_sink comp="431" pin=16"/></net>

<net id="472"><net_src comp="76" pin="0"/><net_sink comp="431" pin=17"/></net>

<net id="473"><net_src comp="78" pin="0"/><net_sink comp="431" pin=18"/></net>

<net id="474"><net_src comp="359" pin="1"/><net_sink comp="431" pin=19"/></net>

<net id="478"><net_src comp="351" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="351" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="158" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="351" pin="4"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="160" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="166" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="351" pin="4"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="168" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="168" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="491" pin="2"/><net_sink comp="503" pin=2"/></net>

<net id="515"><net_src comp="351" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="168" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="158" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="511" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="160" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="528"><net_src comp="363" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="172" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="363" pin="4"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="174" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="541"><net_src comp="180" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="359" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="537" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="182" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="184" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="543" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="561"><net_src comp="553" pin="3"/><net_sink comp="371" pin=6"/></net>

<net id="562"><net_src comp="553" pin="3"/><net_sink comp="385" pin=21"/></net>

<net id="566"><net_src comp="563" pin="1"/><net_sink comp="431" pin=21"/></net>

<net id="571"><net_src comp="182" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="359" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="578"><net_src comp="172" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="567" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="174" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="585"><net_src comp="573" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="581" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="192" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="226" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="600"><net_src comp="232" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="605"><net_src comp="238" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="371" pin=3"/></net>

<net id="610"><net_src comp="244" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="615"><net_src comp="202" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="371" pin=7"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="618"><net_src comp="612" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="622"><net_src comp="206" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="385" pin=23"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="625"><net_src comp="619" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="629"><net_src comp="210" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="431" pin=22"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="632"><net_src comp="626" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="636"><net_src comp="475" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="641"><net_src comp="479" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="431" pin=20"/></net>

<net id="649"><net_src comp="503" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="385" pin=22"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="655"><net_src comp="511" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="660"><net_src comp="517" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="665"><net_src comp="525" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="676"><net_src comp="553" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="371" pin=6"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="385" pin=21"/></net>

<net id="682"><net_src comp="563" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="431" pin=21"/></net>

<net id="687"><net_src comp="567" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="692"><net_src comp="586" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="340" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inputs | {}
	Port: weights | {}
	Port: betas | {}
	Port: input_buffer_V | {4 5 }
	Port: weight_buffer_0 | {4 5 }
	Port: weight_buffer_1 | {4 5 }
	Port: weight_buffer_2 | {4 5 }
	Port: weight_buffer_3 | {4 5 }
	Port: weight_buffer_4 | {4 5 }
	Port: weight_buffer_5 | {4 5 }
	Port: weight_buffer_6 | {4 5 }
	Port: weight_buffer_7 | {4 5 }
	Port: weight_buffer_8 | {4 5 }
	Port: weight_buffer_9 | {4 5 }
	Port: weight_buffer_10 | {4 5 }
	Port: weight_buffer_11 | {4 5 }
	Port: weight_buffer_12 | {4 5 }
	Port: weight_buffer_13 | {4 5 }
	Port: weight_buffer_14 | {4 5 }
	Port: weight_buffer_15 | {4 5 }
	Port: beta_buffer_0 | {4 5 }
	Port: beta_buffer_1 | {4 5 }
	Port: beta_buffer_2 | {4 5 }
	Port: beta_buffer_3 | {4 5 }
	Port: beta_buffer_4 | {4 5 }
	Port: beta_buffer_5 | {4 5 }
	Port: beta_buffer_6 | {4 5 }
	Port: beta_buffer_7 | {4 5 }
	Port: beta_buffer_8 | {4 5 }
	Port: beta_buffer_9 | {4 5 }
	Port: beta_buffer_10 | {4 5 }
	Port: beta_buffer_11 | {4 5 }
	Port: beta_buffer_12 | {4 5 }
	Port: beta_buffer_13 | {4 5 }
	Port: beta_buffer_14 | {4 5 }
	Port: beta_buffer_15 | {4 5 }
	Port: data_buffer_V | {4 6 }
	Port: data_c_V | {6 }
	Port: data_r_V | {6 }
	Port: data_m_V | {6 }
	Port: data_n_V | {6 }
	Port: outputs_offset_c | {1 }
	Port: outputs_offset_out | {1 }
 - Input state : 
	Port: load_data348161 : inputs | {4 5 }
	Port: load_data348161 : inputs_offset | {1 }
	Port: load_data348161 : inputs_offset1 | {1 }
	Port: load_data348161 : weights | {4 5 }
	Port: load_data348161 : weights_offset | {1 }
	Port: load_data348161 : betas | {4 5 }
	Port: load_data348161 : betas_offset | {1 }
	Port: load_data348161 : outputs_offset2 | {1 }
	Port: load_data348161 : outputs_offset | {1 }
  - Chain level:
	State 1
		empty : 1
		StgValue_226 : 1
		empty_118 : 1
		StgValue_228 : 1
		empty_119 : 1
		StgValue_230 : 1
	State 2
		tmp_160_cast4_i_i_i : 1
		tmp_160_cast_i_i_i : 1
		tmp : 1
		StgValue_237 : 2
		tmp_306_0_i_i_i_i_i : 1
		tmp_307_0_i_i_i_i_i : 2
		mLoops_0_i_i_i_i_i : 3
		m_0_i_i_i_i_i : 1
		tmp_313 : 2
	State 3
		tmp_319 : 1
		tmp_314 : 1
		StgValue_249 : 2
	State 4
		tmp_315 : 1
		tmp_312_0_i_i_i_i_i : 1
		nLoops_0_i_i_i_i_i : 2
		StgValue_258 : 3
		StgValue_259 : 3
		StgValue_261 : 1
		tmp_316 : 1
		tmp_43_i_i_i_demorga : 2
		tmp_320 : 2
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|          |   grp_copy_input_fmem2buff_4_fu_371   |    0    |   200   |   182   |
|   call   |   grp_copy_weight_fmem2buf_4_fu_385   |    0    |   180   |   155   |
|          |   grp_copy_beta_fmem2buffe_1_fu_431   |  0.656  |    86   |    86   |
|----------|---------------------------------------|---------|---------|---------|
|    sub   |       tmp_306_0_i_i_i_i_i_fu_491      |    0    |    0    |    16   |
|          |       tmp_311_0_i_i_i_i_i_fu_537      |    0    |    0    |    17   |
|----------|---------------------------------------|---------|---------|---------|
|    add   |          m_0_i_i_i_i_i_fu_511         |    0    |    0    |    16   |
|          |       tmp_315_0_i_i_i_i_i_fu_567      |    0    |    0    |    17   |
|----------|---------------------------------------|---------|---------|---------|
|   icmp   |       tmp_307_0_i_i_i_i_i_fu_497      |    0    |    0    |    13   |
|          |       tmp_312_0_i_i_i_i_i_fu_547      |    0    |    0    |    13   |
|----------|---------------------------------------|---------|---------|---------|
|  select  |       mLoops_0_i_i_i_i_i_fu_503       |    0    |    0    |    9    |
|          |       nLoops_0_i_i_i_i_i_fu_553       |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|    and   |      tmp_43_i_i_i_demorga_fu_581      |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|    xor   |             tmp_320_fu_586            |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|          |    outputs_offset_read_read_fu_214    |    0    |    0    |    0    |
|          |    outputs_offset2_read_read_fu_220   |    0    |    0    |    0    |
|   read   |     betas_offset_read_read_fu_226     |    0    |    0    |    0    |
|          |    weights_offset_read_read_fu_232    |    0    |    0    |    0    |
|          |    inputs_offset1_read_read_fu_238    |    0    |    0    |    0    |
|          |     inputs_offset_read_read_fu_244    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   write  |       StgValue_119_write_fu_250       |    0    |    0    |    0    |
|          |       StgValue_216_write_fu_258       |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|nbwritereq| tmp_310_0_i_i_i_i_i_nbwritereq_fu_266 |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |  tmp_318_0_i_i_i_i_i_nbreadreq_fu_274 |    0    |    0    |    0    |
| nbreadreq|  tmp_319_0_i_i_i_i_i_nbreadreq_fu_281 |    0    |    0    |    0    |
|          |  tmp_320_0_i_i_i_i_i_nbreadreq_fu_288 |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |  empty_n_i_0_0_0_i_i_s_nbread_fu_295  |    0    |    0    |    0    |
|  nbread  |  empty_n_i11_0_0_0_i_s_nbread_fu_300  |    0    |    0    |    0    |
|          |  empty_n_i13_0_0_0_i_s_nbread_fu_305  |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |  full_n_i15_0_0_0_i_i_nbwrite_fu_310  |    0    |    0    |    0    |
|          |  full_n_i17_0_0_0_i_i_nbwrite_fu_318  |    0    |    0    |    0    |
|  nbwrite |  full_n_i4_0_0_0_i_i_s_nbwrite_fu_326 |    0    |    0    |    0    |
|          |  full_n_i2_0_0_0_i_i_s_nbwrite_fu_333 |    0    |    0    |    0    |
|          |  full_n_i_0_0_0_i_i_i_nbwrite_fu_340  |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |       tmp_160_cast4_i_i_i_fu_475      |    0    |    0    |    0    |
|   zext   |       tmp_160_cast_i_i_i_fu_479       |    0    |    0    |    0    |
|          |             tmp_319_fu_525            |    0    |    0    |    0    |
|          |      mLoops_0_i_i_cast_ca_fu_563      |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |               tmp_fu_483              |    0    |    0    |    0    |
| bitselect|             tmp_313_fu_517            |    0    |    0    |    0    |
|          |             tmp_314_fu_529            |    0    |    0    |    0    |
|          |             tmp_316_fu_573            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   trunc  |             tmp_315_fu_543            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |  0.656  |   466   |   530   |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     beta_cntl_V_reg_626    |    1   |
|  betas_offset_read_reg_592 |   31   |
|    input_cntl_V_reg_612    |    1   |
| inputs_offset1_read_reg_602|   18   |
| inputs_offset_read_reg_607 |   31   |
|mLoops_0_i_i_cast_ca_reg_679|   10   |
| mLoops_0_i_i_i_i_i_reg_646 |    9   |
|    m_0_i_i_i_i_i_reg_652   |    9   |
| nLoops_0_i_i_i_i_i_reg_673 |    2   |
| tmp_160_cast4_i_i_i_reg_633|   32   |
| tmp_160_cast_i_i_i_reg_638 |   10   |
|       tmp_313_reg_657      |    1   |
| tmp_315_0_i_i_i_i_i_reg_684|   10   |
|       tmp_317_reg_347      |    9   |
|       tmp_318_reg_359      |   10   |
|       tmp_319_reg_662      |   32   |
|       tmp_320_reg_689      |    1   |
|    weight_cntl_V_reg_619   |    1   |
| weights_offset_read_reg_597|   31   |
+----------------------------+--------+
|            Total           |   249  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|          tmp_317_reg_347          |  p0  |   2  |   9  |   18   ||    9    |
|          tmp_318_reg_359          |  p0  |   2  |  10  |   20   ||    9    |
| grp_copy_input_fmem2buff_4_fu_371 |  p6  |   2  |   2  |    4   ||    9    |
| grp_copy_weight_fmem2buf_4_fu_385 |  p21 |   2  |   2  |    4   ||    9    |
| grp_copy_beta_fmem2buffe_1_fu_431 |  p21 |   2  |   9  |   18   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   64   ||   3.28  ||    45   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   466  |   530  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   45   |
|  Register |    -   |   249  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   715  |   575  |
+-----------+--------+--------+--------+
