{
  "module_name": "stm32mp13-resets.h",
  "hash_id": "3a15af0cdeb4e831fda15ca82be550d66dfae12d8b448a181b7c0b617f852a2a",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/stm32mp13-resets.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_STM32MP13_RESET_H_\n#define _DT_BINDINGS_STM32MP13_RESET_H_\n\n#define TIM2_R\t\t13568\n#define TIM3_R\t\t13569\n#define TIM4_R\t\t13570\n#define TIM5_R\t\t13571\n#define TIM6_R\t\t13572\n#define TIM7_R\t\t13573\n#define LPTIM1_R\t13577\n#define SPI2_R\t\t13579\n#define SPI3_R\t\t13580\n#define USART3_R\t13583\n#define UART4_R\t\t13584\n#define UART5_R\t\t13585\n#define UART7_R\t\t13586\n#define UART8_R\t\t13587\n#define I2C1_R\t\t13589\n#define I2C2_R\t\t13590\n#define SPDIF_R\t\t13594\n#define TIM1_R\t\t13632\n#define TIM8_R\t\t13633\n#define SPI1_R\t\t13640\n#define USART6_R\t13645\n#define SAI1_R\t\t13648\n#define SAI2_R\t\t13649\n#define DFSDM_R\t\t13652\n#define FDCAN_R\t\t13656\n#define LPTIM2_R\t13696\n#define LPTIM3_R\t13697\n#define LPTIM4_R\t13698\n#define LPTIM5_R\t13699\n#define SYSCFG_R\t13707\n#define VREF_R\t\t13709\n#define DTS_R\t\t13712\n#define PMBCTRL_R\t13713\n#define LTDC_R\t\t13760\n#define DCMIPP_R\t13761\n#define DDRPERFM_R\t13768\n#define USBPHY_R\t13776\n#define STGEN_R\t\t13844\n#define USART1_R\t13888\n#define USART2_R\t13889\n#define SPI4_R\t\t13890\n#define SPI5_R\t\t13891\n#define I2C3_R\t\t13892\n#define I2C4_R\t\t13893\n#define I2C5_R\t\t13894\n#define TIM12_R\t\t13895\n#define TIM13_R\t\t13896\n#define TIM14_R\t\t13897\n#define TIM15_R\t\t13898\n#define TIM16_R\t\t13899\n#define TIM17_R\t\t13900\n#define DMA1_R\t\t13952\n#define DMA2_R\t\t13953\n#define DMAMUX1_R\t13954\n#define DMA3_R\t\t13955\n#define DMAMUX2_R\t13956\n#define ADC1_R\t\t13957\n#define ADC2_R\t\t13958\n#define USBO_R\t\t13960\n#define GPIOA_R\t\t14080\n#define GPIOB_R\t\t14081\n#define GPIOC_R\t\t14082\n#define GPIOD_R\t\t14083\n#define GPIOE_R\t\t14084\n#define GPIOF_R\t\t14085\n#define GPIOG_R\t\t14086\n#define GPIOH_R\t\t14087\n#define GPIOI_R\t\t14088\n#define TSC_R\t\t14095\n#define PKA_R\t\t14146\n#define SAES_R\t\t14147\n#define CRYP1_R\t\t14148\n#define HASH1_R\t\t14149\n#define RNG1_R\t\t14150\n#define AXIMC_R\t\t14160\n#define MDMA_R\t\t14208\n#define MCE_R\t\t14209\n#define ETH1MAC_R\t14218\n#define FMC_R\t\t14220\n#define QSPI_R\t\t14222\n#define SDMMC1_R\t14224\n#define SDMMC2_R\t14225\n#define CRC1_R\t\t14228\n#define USBH_R\t\t14232\n#define ETH2MAC_R\t14238\n\n \n#define RST_SCMI_LTDC\t\t0\n#define RST_SCMI_MDMA\t\t1\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}