{"Source Block": ["hdl/library/util_wfifo/util_wfifo.v@131:150@HdlStmProcess", "  wire                            dma_wready_s;\n  wire    [DMA_DATA_WIDTH-1:0]    dma_wdata_s;\n\n  // adc overflow\n\n  always @(posedge adc_clk) begin\n    if (adc_rst == 1'b1) begin\n      adc_wovf_m <= 2'd0;\n      adc_wovf <= 1'b0;\n    end else begin\n      adc_wovf_m[0] <= dma_wovf | fifo_wovf;\n      adc_wovf_m[1] <= adc_wovf_m[0];\n      adc_wovf <= adc_wovf_m[1];\n    end\n  end\n\n  // write\n\n  assign fifo_wr = adc_wr;\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[136, "  always @(posedge adc_clk) begin\n"], [137, "    if (adc_rst == 1'b1) begin\n"], [138, "      adc_wovf_m <= 2'd0;\n"], [139, "      adc_wovf <= 1'b0;\n"], [141, "      adc_wovf_m[0] <= dma_wovf | fifo_wovf;\n"], [142, "      adc_wovf_m[1] <= adc_wovf_m[0];\n"], [143, "      adc_wovf <= adc_wovf_m[1];\n"]], "Add": [[139, "  always @(posedge din_clk) begin\n"], [139, "    if (din_rst == 1'b1) begin\n"], [139, "      din_enable <= 8'd0;\n"], [139, "      din_dcnt <= 3'd0;\n"], [139, "      din_wr <= 1'd0;\n"], [139, "      din_waddr <= 5'd0;\n"], [139, "      din_waddr_rel_t <= 1'd0;\n"], [139, "      din_waddr_rel <= 5'd0;\n"], [139, "      din_ovf_m <= 'd0;\n"], [139, "      din_ovf <= 'd0;\n"], [143, "      din_enable <= din_enable_s;\n"], [143, "      if (din_valid_s[0] == 1'b1) begin\n"], [143, "        din_dcnt <= din_dcnt + 1'b1;\n"], [143, "      end\n"], [143, "      case (M_MEM_RATIO)\n"], [143, "        8: din_wr <= din_valid_s[0] & din_dcnt[0] & din_dcnt[1] & din_dcnt[2];\n"], [143, "        4: din_wr <= din_valid_s[0] & din_dcnt[0] & din_dcnt[1];\n"], [143, "        2: din_wr <= din_valid_s[0] & din_dcnt[0];\n"], [143, "        default: din_wr <= din_valid_s[0];\n"], [143, "      endcase\n"], [143, "      if (din_wr == 1'b1) begin\n"], [143, "        din_waddr <= din_waddr + 1'b1;\n"], [143, "      end\n"], [143, "      if ((din_wr == 1'b1) && (din_waddr[2:0] == 3'd0)) begin\n"], [143, "        din_waddr_rel_t <= ~din_waddr_rel_t;\n"], [143, "        din_waddr_rel <= din_waddr;\n"], [143, "      end\n"], [143, "      din_ovf_m <= {din_ovf_m[1:0], dout_ovf_int};\n"], [143, "      din_ovf <= din_ovf_m[2];\n"]]}}