INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab06/lab06.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab06/lab06.srcs/sources_1/new/SrcPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SrcPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab06/lab06.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab06/lab06.srcs/sources_1/new/SrcBMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SrcBMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab06/lab06.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab06/lab06.srcs/sources_1/new/RegRD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegRD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab06/lab06.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab06/lab06.srcs/sources_1/new/RegData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab06/lab06.srcs/sources_1/new/RegALUOUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegALUOUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab06/lab06.srcs/sources_1/new/PCUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab06/lab06.srcs/sources_1/new/Instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab06/lab06.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab06/lab06.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/lab06/lab06.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
