
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Sat Apr 20 00:00:02 2024
| Design       : voice_loop_test
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                  
*************************************************************************************************************************************************
                                                                              Clock   Non-clock                                                  
 Clock                       Period       Waveform       Type                 Loads       Loads  Sources                                         
-------------------------------------------------------------------------------------------------------------------------------------------------
 voice_loop_test|sys_clk     1000.000     {0 500}        Declared                 0           0  {sys_clk}                                       
 PLL|u_pll/u_pll_e3/CLKOUT0  1000.000     {0 500}        Declared               414           6  {u_pll/u_pll_e3/goppll/CLKOUT0}                 
 voice_loop_test|es1_dsclk   1000.000     {0 500}        Declared                18           2  {es1_dsclk}                                     
 voice_loop_test|es0_dsclk   1000.000     {0 500}        Declared                56           2  {es0_dsclk}                                     
 DebugCore_JCLK              50.000       {0 25}         Declared               180           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE           100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
=================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               voice_loop_test|sys_clk                   
 Inferred_clock_group_1        asynchronous               PLL|u_pll/u_pll_e3/CLKOUT0                
 Inferred_clock_group_2        asynchronous               voice_loop_test|es1_dsclk                 
 Inferred_clock_group_3        asynchronous               voice_loop_test|es0_dsclk                 
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                              1.000 MHz     320.410 MHz       1000.000          3.121        996.879
 voice_loop_test|es1_dsclk
                              1.000 MHz     398.406 MHz       1000.000          2.510        498.745
 voice_loop_test|es0_dsclk
                              1.000 MHz     392.003 MHz       1000.000          2.551        997.449
 DebugCore_JCLK              20.000 MHz     132.170 MHz         50.000          7.566         42.434
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                   996.879       0.000              0            915
 voice_loop_test|es1_dsclk
                        voice_loop_test|es1_dsclk
                                                   498.745       0.000              0             48
 voice_loop_test|es0_dsclk
                        voice_loop_test|es0_dsclk
                                                   997.449       0.000              0            152
 DebugCore_JCLK         DebugCore_JCLK              23.554       0.000              0            640
 DebugCore_CAPTURE      DebugCore_JCLK              22.189       0.000              0            116
 DebugCore_JCLK         DebugCore_CAPTURE           45.712       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                     0.341       0.000              0            915
 voice_loop_test|es1_dsclk
                        voice_loop_test|es1_dsclk
                                                     0.393       0.000              0             48
 voice_loop_test|es0_dsclk
                        voice_loop_test|es0_dsclk
                                                     0.354       0.000              0            152
 DebugCore_JCLK         DebugCore_JCLK               0.316       0.000              0            640
 DebugCore_CAPTURE      DebugCore_JCLK              22.340       0.000              0            116
 DebugCore_JCLK         DebugCore_CAPTURE            2.591       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                   997.634       0.000              0            298
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                     0.628       0.000              0            298
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0                        499.102       0.000              0            414
 voice_loop_test|es1_dsclk                         499.580       0.000              0             18
 voice_loop_test|es0_dsclk                         499.380       0.000              0             56
 DebugCore_JCLK                                     24.102       0.000              0            180
 DebugCore_CAPTURE                                  49.580       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                   997.782       0.000              0            915
 voice_loop_test|es1_dsclk
                        voice_loop_test|es1_dsclk
                                                   499.116       0.000              0             48
 voice_loop_test|es0_dsclk
                        voice_loop_test|es0_dsclk
                                                   998.147       0.000              0            152
 DebugCore_JCLK         DebugCore_JCLK              23.970       0.000              0            640
 DebugCore_CAPTURE      DebugCore_JCLK              22.757       0.000              0            116
 DebugCore_JCLK         DebugCore_CAPTURE           47.139       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                     0.264       0.000              0            915
 voice_loop_test|es1_dsclk
                        voice_loop_test|es1_dsclk
                                                     0.308       0.000              0             48
 voice_loop_test|es0_dsclk
                        voice_loop_test|es0_dsclk
                                                     0.272       0.000              0            152
 DebugCore_JCLK         DebugCore_JCLK               0.255       0.000              0            640
 DebugCore_CAPTURE      DebugCore_JCLK              23.576       0.000              0            116
 DebugCore_JCLK         DebugCore_CAPTURE            1.773       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                   998.245       0.000              0            298
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                     0.463       0.000              0            298
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0                        499.282       0.000              0            414
 voice_loop_test|es1_dsclk                         499.664       0.000              0             18
 voice_loop_test|es0_dsclk                         499.504       0.000              0             56
 DebugCore_JCLK                                     24.282       0.000              0            180
 DebugCore_CAPTURE                                  49.664       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/L4
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMA_114_92/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_92/Q3                    tco                   0.288       2.951 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.407       3.358         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [8]
 CLMS_118_97/Y2                    td                    0.487       3.845 r       u_CORES/u_debug_core_0/u_Storage_Condition/N443_10/gateop_perm/Z
                                   net (fanout=1)        0.306       4.151         u_CORES/u_debug_core_0/u_Storage_Condition/_N2904
 CLMS_118_89/Y1                    td                    0.304       4.455 r       u_CORES/u_debug_core_0/u_Storage_Condition/N443_12/gateop_perm/Z
                                   net (fanout=1)        0.411       4.866         u_CORES/u_debug_core_0/u_Storage_Condition/_N2906
 CLMA_122_84/Y3                    td                    0.210       5.076 r       u_CORES/u_debug_core_0/u_Storage_Condition/N401/gateop_perm/Z
                                   net (fanout=1)        0.402       5.478         u_CORES/u_debug_core_0/u_Storage_Condition/N401
 CLMS_118_85/B4                                                            r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.478         Logic Levels: 3  
                                                                                   Logic: 1.289ns(45.790%), Route: 1.526ns(54.210%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531    1002.590         ntclkbufg_0      
 CLMS_118_85/CLK                                                           r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.037    1002.627                          
 clock uncertainty                                      -0.150    1002.477                          

 Setup time                                             -0.120    1002.357                          

 Data required time                                               1002.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.357                          
 Data arrival time                                                   5.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.879                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_A2Q21/CLK
Endpoint    : rstn_1ms[0]/opit_0_L5Q_perm/L4
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMA_194_108/CLK                                                          r       rstn_1ms[8]/opit_0_A2Q21/CLK

 CLMA_194_108/Q3                   tco                   0.288       2.951 r       rstn_1ms[8]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.402       3.353         rstn_1ms[8]      
 CLMA_194_113/Y0                   td                    0.487       3.840 r       N90_7/gateop_perm/Z
                                   net (fanout=1)        0.401       4.241         _N1179           
 CLMS_190_117/Y0                   td                    0.320       4.561 r       N90_19/gateop_perm/Z
                                   net (fanout=26)       0.310       4.871         rstn_out         
 CLMS_190_109/Y1                   td                    0.212       5.083 r       ES7243E_reg_config/N14/gateop_perm/Z
                                   net (fanout=1)        0.250       5.333         ES7243E_reg_config/N14_rnmt
 CLMS_190_109/A4                                                           r       rstn_1ms[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.333         Logic Levels: 3  
                                                                                   Logic: 1.307ns(48.951%), Route: 1.363ns(51.049%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531    1002.590         ntclkbufg_0      
 CLMS_190_109/CLK                                                          r       rstn_1ms[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.037    1002.627                          
 clock uncertainty                                      -0.150    1002.477                          

 Setup time                                             -0.121    1002.356                          

 Data required time                                               1002.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.356                          
 Data arrival time                                                   5.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMA_122_92/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.289       2.952 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.453       3.405         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [13]
 CLMS_122_85/Y1                    td                    0.460       3.865 r       u_CORES/u_debug_core_0/u_Storage_Condition/N470_3/gateop_perm/Z
                                   net (fanout=2)        0.121       3.986         u_CORES/u_debug_core_0/u_Storage_Condition/N470
 CLMS_122_85/CECO                  td                    0.184       4.170 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       4.170         ntR103           
 CLMS_122_89/CECO                  td                    0.184       4.354 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.354         ntR102           
 CLMS_122_93/CECO                  td                    0.184       4.538 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.538         ntR101           
 CLMS_122_97/CECO                  td                    0.184       4.722 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       4.722         ntR100           
 CLMS_122_101/CECI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.722         Logic Levels: 5  
                                                                                   Logic: 1.485ns(72.122%), Route: 0.574ns(27.878%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531    1002.590         ntclkbufg_0      
 CLMS_122_101/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.044    1002.634                          
 clock uncertainty                                      -0.150    1002.484                          

 Setup time                                             -0.729    1001.755                          

 Data required time                                               1001.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.755                          
 Data arrival time                                                   4.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.033                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm/L4
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.073

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531       2.590         ntclkbufg_0      
 CLMS_166_93/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][3]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_93/Q0                    tco                   0.222       2.812 f       u_CORES/u_debug_core_0/data_pipe[0][3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084       2.896         u_CORES/u_debug_core_0/data_pipe[0] [3]
 CLMS_166_93/B4                                                            f       u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.896         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMS_166_93/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.073       2.590                          
 clock uncertainty                                       0.000       2.590                          

 Hold time                                              -0.035       2.555                          

 Data required time                                                  2.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.555                          
 Data arrival time                                                   2.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/L4
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.073

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531       2.590         ntclkbufg_0      
 CLMS_162_85/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_85/Q0                    tco                   0.222       2.812 f       u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084       2.896         u_CORES/u_debug_core_0/data_pipe[0] [4]
 CLMS_162_85/B4                                                            f       u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.896         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMS_162_85/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.073       2.590                          
 clock uncertainty                                       0.000       2.590                          

 Hold time                                              -0.035       2.555                          

 Data required time                                                  2.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.555                          
 Data arrival time                                                   2.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm/L4
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.073

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531       2.590         ntclkbufg_0      
 CLMA_170_96/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm/CLK

 CLMA_170_96/Q0                    tco                   0.222       2.812 f       u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084       2.896         u_CORES/u_debug_core_0/data_pipe[2] [3]
 CLMA_170_96/B4                                                            f       u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.896         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMA_170_96/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.073       2.590                          
 clock uncertainty                                       0.000       2.590                          

 Hold time                                              -0.035       2.555                          

 Data required time                                                  2.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.555                          
 Data arrival time                                                   2.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/L2
Path Group  : voice_loop_test|es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.787
  Launch Clock Delay      :  6.213
  Clock Pessimism Removal :  0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.254       1.325 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        3.177       4.628         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000       4.628 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.585       6.213         ntclkbufg_3      
 CLMA_154_120/CLK                                                          r       ES8156_i2s_tx/ws_d[0]/opit_0_inv/CLK

 CLMA_154_120/Q1                   tco                   0.291       6.504 r       ES8156_i2s_tx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=17)       0.533       7.037         ES8156_i2s_tx/ws_d [0]
 CLMA_162_112/A2                                                           r       ES8156_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   7.037         Logic Levels: 0  
                                                                                   Logic: 0.291ns(35.316%), Route: 0.533ns(64.684%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142     501.213 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.213         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     501.295 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        2.940     504.235         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     504.235 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.552     505.787         ntclkbufg_3      
 CLMA_162_112/CLK                                                          f       ES8156_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.393     506.180                          
 clock uncertainty                                      -0.050     506.130                          

 Setup time                                             -0.348     505.782                          

 Data required time                                                505.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.782                          
 Data arrival time                                                   7.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.745                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/L3
Path Group  : voice_loop_test|es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.787
  Launch Clock Delay      :  6.213
  Clock Pessimism Removal :  0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.254       1.325 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        3.177       4.628         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000       4.628 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.585       6.213         ntclkbufg_3      
 CLMA_154_120/CLK                                                          r       ES8156_i2s_tx/ws_d[0]/opit_0_inv/CLK

 CLMA_154_120/Q1                   tco                   0.291       6.504 r       ES8156_i2s_tx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=17)       0.533       7.037         ES8156_i2s_tx/ws_d [0]
 CLMA_162_112/B3                                                           r       ES8156_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   7.037         Logic Levels: 0  
                                                                                   Logic: 0.291ns(35.316%), Route: 0.533ns(64.684%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142     501.213 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.213         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     501.295 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        2.940     504.235         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     504.235 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.552     505.787         ntclkbufg_3      
 CLMA_162_112/CLK                                                          f       ES8156_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.393     506.180                          
 clock uncertainty                                      -0.050     506.130                          

 Setup time                                             -0.337     505.793                          

 Data required time                                                505.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.793                          
 Data arrival time                                                   7.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.756                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[13]/opit_0_inv_L5Q_perm/L1
Path Group  : voice_loop_test|es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.787
  Launch Clock Delay      :  6.213
  Clock Pessimism Removal :  0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.254       1.325 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        3.177       4.628         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000       4.628 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.585       6.213         ntclkbufg_3      
 CLMA_154_120/CLK                                                          r       ES8156_i2s_tx/ws_d[0]/opit_0_inv/CLK

 CLMA_154_120/Q1                   tco                   0.291       6.504 r       ES8156_i2s_tx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=17)       0.625       7.129         ES8156_i2s_tx/ws_d [0]
 CLMA_166_120/B1                                                           r       ES8156_i2s_tx/sr[13]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.129         Logic Levels: 0  
                                                                                   Logic: 0.291ns(31.769%), Route: 0.625ns(68.231%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142     501.213 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.213         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     501.295 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        2.940     504.235         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     504.235 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.552     505.787         ntclkbufg_3      
 CLMA_166_120/CLK                                                          f       ES8156_i2s_tx/sr[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.393     506.180                          
 clock uncertainty                                      -0.050     506.130                          

 Setup time                                             -0.173     505.957                          

 Data required time                                                505.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.957                          
 Data arrival time                                                   7.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.828                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[7]/opit_0_inv_L5Q_perm/L1
Path Group  : voice_loop_test|es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.398
  Launch Clock Delay      :  5.787
  Clock Pessimism Removal :  -0.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142     501.213 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.213         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     501.295 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        2.940     504.235         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     504.235 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.552     505.787         ntclkbufg_3      
 CLMA_158_116/CLK                                                          f       ES8156_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_158_116/Q1                   tco                   0.224     506.011 f       ES8156_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084     506.095         ES8156_i2s_tx/sr [6]
 CLMA_158_116/D1                                                           f       ES8156_i2s_tx/sr[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                 506.095         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.367     501.438 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.438         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127     501.565 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        3.223     504.788         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     504.788 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.610     506.398         ntclkbufg_3      
 CLMA_158_116/CLK                                                          f       ES8156_i2s_tx/sr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.611     505.787                          
 clock uncertainty                                       0.000     505.787                          

 Hold time                                              -0.085     505.702                          

 Data required time                                                505.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.702                          
 Data arrival time                                                 506.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.393                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[11]/opit_0_inv_L5Q_perm/L1
Path Group  : voice_loop_test|es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.398
  Launch Clock Delay      :  5.787
  Clock Pessimism Removal :  -0.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142     501.213 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.213         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     501.295 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        2.940     504.235         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     504.235 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.552     505.787         ntclkbufg_3      
 CLMA_162_116/CLK                                                          f       ES8156_i2s_tx/sr[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_116/Q2                   tco                   0.224     506.011 f       ES8156_i2s_tx/sr[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084     506.095         ES8156_i2s_tx/sr [10]
 CLMA_162_116/B1                                                           f       ES8156_i2s_tx/sr[11]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                 506.095         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.367     501.438 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.438         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127     501.565 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        3.223     504.788         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     504.788 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.610     506.398         ntclkbufg_3      
 CLMA_162_116/CLK                                                          f       ES8156_i2s_tx/sr[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.611     505.787                          
 clock uncertainty                                       0.000     505.787                          

 Hold time                                              -0.085     505.702                          

 Data required time                                                505.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.702                          
 Data arrival time                                                 506.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.393                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/L4
Path Group  : voice_loop_test|es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.398
  Launch Clock Delay      :  5.787
  Clock Pessimism Removal :  -0.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142     501.213 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.213         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     501.295 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        2.940     504.235         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     504.235 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.552     505.787         ntclkbufg_3      
 CLMA_154_116/CLK                                                          f       ES8156_i2s_tx/sr[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_116/Q0                   tco                   0.222     506.009 f       ES8156_i2s_tx/sr[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.191     506.200         ES8156_i2s_tx/sr [2]
 CLMA_154_116/B4                                                           f       ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                 506.200         Logic Levels: 0  
                                                                                   Logic: 0.222ns(53.753%), Route: 0.191ns(46.247%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.367     501.438 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.438         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127     501.565 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        3.223     504.788         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     504.788 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.610     506.398         ntclkbufg_3      
 CLMA_154_116/CLK                                                          f       ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.611     505.787                          
 clock uncertainty                                       0.000     505.787                          

 Hold time                                              -0.014     505.773                          

 Data required time                                                505.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.773                          
 Data arrival time                                                 506.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.427                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES7243_i2s_rx/sr[11]/opit_0_inv_L5Q_perm/CE
Path Group  : voice_loop_test|es0_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585       5.523         ntclkbufg_2      
 CLMS_158_113/CLK                                                          r       ES7243_i2s_rx/ws_d[0]/opit_0_inv/CLK

 CLMS_158_113/Q1                   tco                   0.291       5.814 r       ES7243_i2s_rx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=23)       0.490       6.304         ES7243_i2s_rx/ws_d [0]
 CLMA_170_112/Y0                   td                    0.341       6.645 f       ES7243_i2s_rx/N53/gateop_perm/Z
                                   net (fanout=12)       0.408       7.053         ES7243_i2s_rx/N53
 CLMS_162_113/CECO                 td                    0.170       7.223 f       ES7243_i2s_rx/sr[10]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       7.223         ntR86            
 CLMS_162_117/CECI                                                         f       ES7243_i2s_rx/sr[11]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.223         Logic Levels: 2  
                                                                                   Logic: 0.802ns(47.176%), Route: 0.898ns(52.824%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                      1000.000    1000.000 r                        
 Y11                                                     0.000    1000.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078    1000.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047    1001.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048    1001.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1003.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.531    1005.190         ntclkbufg_2      
 CLMS_162_117/CLK                                                          r       ES7243_i2s_rx/sr[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.279    1005.469                          
 clock uncertainty                                      -0.050    1005.419                          

 Setup time                                             -0.747    1004.672                          

 Data required time                                               1004.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.672                          
 Data arrival time                                                   7.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.449                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES7243_i2s_rx/sr[12]/opit_0_inv_L5Q_perm/CE
Path Group  : voice_loop_test|es0_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585       5.523         ntclkbufg_2      
 CLMS_158_113/CLK                                                          r       ES7243_i2s_rx/ws_d[0]/opit_0_inv/CLK

 CLMS_158_113/Q1                   tco                   0.291       5.814 r       ES7243_i2s_rx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=23)       0.490       6.304         ES7243_i2s_rx/ws_d [0]
 CLMA_170_112/Y0                   td                    0.341       6.645 f       ES7243_i2s_rx/N53/gateop_perm/Z
                                   net (fanout=12)       0.408       7.053         ES7243_i2s_rx/N53
 CLMS_162_113/CECO                 td                    0.170       7.223 f       ES7243_i2s_rx/sr[10]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       7.223         ntR86            
 CLMS_162_117/CECI                                                         f       ES7243_i2s_rx/sr[12]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.223         Logic Levels: 2  
                                                                                   Logic: 0.802ns(47.176%), Route: 0.898ns(52.824%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                      1000.000    1000.000 r                        
 Y11                                                     0.000    1000.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078    1000.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047    1001.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048    1001.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1003.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.531    1005.190         ntclkbufg_2      
 CLMS_162_117/CLK                                                          r       ES7243_i2s_rx/sr[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.279    1005.469                          
 clock uncertainty                                      -0.050    1005.419                          

 Setup time                                             -0.747    1004.672                          

 Data required time                                               1004.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.672                          
 Data arrival time                                                   7.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.449                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES7243_i2s_rx/sr[13]/opit_0_inv_L5Q_perm/CE
Path Group  : voice_loop_test|es0_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585       5.523         ntclkbufg_2      
 CLMS_158_113/CLK                                                          r       ES7243_i2s_rx/ws_d[0]/opit_0_inv/CLK

 CLMS_158_113/Q1                   tco                   0.291       5.814 r       ES7243_i2s_rx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=23)       0.490       6.304         ES7243_i2s_rx/ws_d [0]
 CLMA_170_112/Y0                   td                    0.341       6.645 f       ES7243_i2s_rx/N53/gateop_perm/Z
                                   net (fanout=12)       0.408       7.053         ES7243_i2s_rx/N53
 CLMS_162_113/CECO                 td                    0.170       7.223 f       ES7243_i2s_rx/sr[10]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       7.223         ntR86            
 CLMS_162_117/CECI                                                         f       ES7243_i2s_rx/sr[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.223         Logic Levels: 2  
                                                                                   Logic: 0.802ns(47.176%), Route: 0.898ns(52.824%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                      1000.000    1000.000 r                        
 Y11                                                     0.000    1000.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078    1000.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047    1001.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048    1001.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1003.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.531    1005.190         ntclkbufg_2      
 CLMS_162_117/CLK                                                          r       ES7243_i2s_rx/sr[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.279    1005.469                          
 clock uncertainty                                      -0.050    1005.419                          

 Setup time                                             -0.747    1004.672                          

 Data required time                                               1004.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.672                          
 Data arrival time                                                   7.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.449                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/sr[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES7243_i2s_rx/data[15]/opit_0_inv/D
Path Group  : voice_loop_test|es0_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047       1.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048       1.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.531       5.190         ntclkbufg_2      
 CLMA_166_116/CLK                                                          r       ES7243_i2s_rx/sr[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_166_116/Q0                   tco                   0.222       5.412 f       ES7243_i2s_rx/sr[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.214       5.626         ES7243_i2s_rx/sr [15]
 CLMA_166_112/AD                                                           f       ES7243_i2s_rx/data[15]/opit_0_inv/D

 Data arrival time                                                   5.626         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.917%), Route: 0.214ns(49.083%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585       5.523         ntclkbufg_2      
 CLMA_166_112/CLK                                                          r       ES7243_i2s_rx/data[15]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                               0.053       5.272                          

 Data required time                                                  5.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.272                          
 Data arrival time                                                   5.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[15]/opit_0_inv/CLK
Endpoint    : i2s_loop/ldata[15]/opit_0/D
Path Group  : voice_loop_test|es0_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047       1.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048       1.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.531       5.190         ntclkbufg_2      
 CLMA_166_112/CLK                                                          r       ES7243_i2s_rx/data[15]/opit_0_inv/CLK

 CLMA_166_112/Y0                   tco                   0.293       5.483 r       ES7243_i2s_rx/data[15]/opit_0_inv/Q
                                   net (fanout=1)        0.100       5.583         rx_data[15]      
 CLMS_166_113/M0                                                           r       i2s_loop/ldata[15]/opit_0/D

 Data arrival time                                                   5.583         Logic Levels: 0  
                                                                                   Logic: 0.293ns(74.555%), Route: 0.100ns(25.445%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585       5.523         ntclkbufg_2      
 CLMS_166_113/CLK                                                          r       i2s_loop/ldata[15]/opit_0/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.014       5.205                          

 Data required time                                                  5.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.205                          
 Data arrival time                                                   5.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.378                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/sr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES7243_i2s_rx/sr[5]/opit_0_inv_L5Q_perm/L0
Path Group  : voice_loop_test|es0_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047       1.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048       1.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.531       5.190         ntclkbufg_2      
 CLMA_154_117/CLK                                                          r       ES7243_i2s_rx/sr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_117/Q2                   tco                   0.224       5.414 f       ES7243_i2s_rx/sr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.499         ES7243_i2s_rx/sr [4]
 CLMA_154_117/D0                                                           f       ES7243_i2s_rx/sr[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.499         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585       5.523         ntclkbufg_2      
 CLMA_154_117/CLK                                                          r       ES7243_i2s_rx/sr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                              -0.079       5.111                          

 Data required time                                                  5.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.111                          
 Data arrival time                                                   5.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.388                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.585       5.326         ntclkbufg_1      
 CLMA_154_33/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/CLK

 CLMA_154_33/Q0                    tco                   0.289       5.615 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/Q
                                   net (fanout=9)        1.011       6.626         u_CORES/u_jtag_hub/data_ctrl
 CLMA_138_77/C4                                                            r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.626         Logic Levels: 0  
                                                                                   Logic: 0.289ns(22.231%), Route: 1.011ns(77.769%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.552      30.012         ntclkbufg_1      
 CLMA_138_77/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.313                          
 clock uncertainty                                      -0.050      30.263                          

 Setup time                                             -0.083      30.180                          

 Data required time                                                 30.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.180                          
 Data arrival time                                                   6.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.585       5.326         ntclkbufg_1      
 CLMA_154_33/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/CLK

 CLMA_154_33/Q0                    tco                   0.287       5.613 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/Q
                                   net (fanout=9)        1.007       6.620         u_CORES/u_jtag_hub/data_ctrl
 CLMA_138_77/D4                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.620         Logic Levels: 0  
                                                                                   Logic: 0.287ns(22.179%), Route: 1.007ns(77.821%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.552      30.012         ntclkbufg_1      
 CLMA_138_77/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.313                          
 clock uncertainty                                      -0.050      30.263                          

 Setup time                                             -0.075      30.188                          

 Data required time                                                 30.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.188                          
 Data arrival time                                                   6.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.568                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.585       5.326         ntclkbufg_1      
 CLMA_154_33/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/CLK

 CLMA_154_33/Q0                    tco                   0.287       5.613 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/Q
                                   net (fanout=9)        1.003       6.616         u_CORES/u_jtag_hub/data_ctrl
 CLMA_138_77/A4                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.616         Logic Levels: 0  
                                                                                   Logic: 0.287ns(22.248%), Route: 1.003ns(77.752%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.552      30.012         ntclkbufg_1      
 CLMA_138_77/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.313                          
 clock uncertainty                                      -0.050      30.263                          

 Setup time                                             -0.076      30.187                          

 Data required time                                                 30.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.187                          
 Data arrival time                                                   6.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.571                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.531       4.833         ntclkbufg_1      
 CLMS_146_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK

 CLMS_146_85/Q1                    tco                   0.224       5.057 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/Q
                                   net (fanout=2)        0.087       5.144         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [3]
 CLMA_146_84/C4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.144         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.585       5.326         ntclkbufg_1      
 CLMA_146_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.464       4.862                          
 clock uncertainty                                       0.000       4.862                          

 Hold time                                              -0.034       4.828                          

 Data required time                                                  4.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.828                          
 Data arrival time                                                   5.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.531       4.833         ntclkbufg_1      
 CLMA_154_81/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_81/Q1                    tco                   0.224       5.057 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.085       5.142         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [9]
 CLMA_154_81/C4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.142         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.585       5.326         ntclkbufg_1      
 CLMA_154_81/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       4.833                          
 clock uncertainty                                       0.000       4.833                          

 Hold time                                              -0.034       4.799                          

 Data required time                                                  4.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.799                          
 Data arrival time                                                   5.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.531       4.833         ntclkbufg_1      
 CLMA_154_81/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_81/Q0                    tco                   0.222       5.055 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.141         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [10]
 CLMA_154_81/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.141         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.585       5.326         ntclkbufg_1      
 CLMA_154_81/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       4.833                          
 clock uncertainty                                       0.000       4.833                          

 Hold time                                              -0.035       4.798                          

 Data required time                                                  4.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.798                          
 Data arrival time                                                   5.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  2.967
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.967      27.967         u_CORES/capt_o   
 CLMA_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_138_85/Q2                    tco                   0.290      28.257 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=8)        0.563      28.820         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMA_138_89/Y2                    td                    0.322      29.142 r       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.410      29.552         u_CORES/u_debug_core_0/_N2496
 CLMS_134_89/Y0                    td                    0.320      29.872 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.129      30.001         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_134_89/Y2                    td                    0.478      30.479 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.121      30.600         u_CORES/u_debug_core_0/u_rd_addr_gen/_N112
 CLMS_134_89/Y3                    td                    0.287      30.887 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.120      31.007         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2771
 CLMS_134_89/Y1                    td                    0.290      31.297 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.568      31.865         u_CORES/u_debug_core_0/u_rd_addr_gen/_N118
 CLMA_138_105/Y0                   td                    0.210      32.075 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.396      32.471         u_CORES/u_debug_core_0/u_rd_addr_gen/_N443
 CLMA_138_100/C4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.471         Logic Levels: 6  
                                                                                   Logic: 2.197ns(48.779%), Route: 2.307ns(51.221%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      53.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.531      54.833         ntclkbufg_1      
 CLMA_138_100/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.123      54.660                          

 Data required time                                                 54.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.660                          
 Data arrival time                                                  32.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  2.967
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.967      27.967         u_CORES/capt_o   
 CLMA_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_138_85/Q2                    tco                   0.290      28.257 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=8)        0.563      28.820         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMA_138_89/Y2                    td                    0.322      29.142 r       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.410      29.552         u_CORES/u_debug_core_0/_N2496
 CLMS_134_89/Y0                    td                    0.320      29.872 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.129      30.001         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_134_89/Y2                    td                    0.478      30.479 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.121      30.600         u_CORES/u_debug_core_0/u_rd_addr_gen/_N112
 CLMS_134_89/Y3                    td                    0.287      30.887 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.120      31.007         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2771
 CLMS_134_89/Y1                    td                    0.288      31.295 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.406      31.701         u_CORES/u_debug_core_0/u_rd_addr_gen/_N118
 CLMA_138_85/Y1                    td                    0.212      31.913 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.416      32.329         u_CORES/u_debug_core_0/u_rd_addr_gen/_N441
 CLMA_138_88/A1                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  32.329         Logic Levels: 6  
                                                                                   Logic: 2.197ns(50.367%), Route: 2.165ns(49.633%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      53.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.531      54.833         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.231      54.552                          

 Data required time                                                 54.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.552                          
 Data arrival time                                                  32.329                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.223                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  2.967
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.967      27.967         u_CORES/capt_o   
 CLMA_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_138_85/Q2                    tco                   0.290      28.257 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=8)        0.563      28.820         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMA_138_89/Y2                    td                    0.322      29.142 r       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.410      29.552         u_CORES/u_debug_core_0/_N2496
 CLMS_134_89/Y0                    td                    0.320      29.872 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.129      30.001         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_134_89/Y2                    td                    0.478      30.479 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.121      30.600         u_CORES/u_debug_core_0/u_rd_addr_gen/_N112
 CLMS_134_89/Y3                    td                    0.287      30.887 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.120      31.007         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2771
 CLMS_134_89/Y1                    td                    0.288      31.295 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.606      31.901         u_CORES/u_debug_core_0/u_rd_addr_gen/_N118
 CLMA_138_101/D0                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  31.901         Logic Levels: 5  
                                                                                   Logic: 1.985ns(50.458%), Route: 1.949ns(49.542%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      53.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.531      54.833         ntclkbufg_1      
 CLMA_138_101/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.197      54.586                          

 Data required time                                                 54.586                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.586                          
 Data arrival time                                                  31.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.685                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.954  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  2.372
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.372      27.372         u_CORES/capt_o   
 CLMA_138_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK

 CLMA_138_80/Q0                    tco                   0.222      27.594 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/Q
                                   net (fanout=4)        0.087      27.681         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4]
 CLMA_138_81/B4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.681         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.585       5.326         ntclkbufg_1      
 CLMA_138_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.035       5.341                          

 Data required time                                                  5.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.341                          
 Data arrival time                                                  27.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.954  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  2.372
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.372      27.372         u_CORES/capt_o   
 CLMA_138_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_138_80/Q2                    tco                   0.224      27.596 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.088      27.684         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_138_81/B1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.684         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.585       5.326         ntclkbufg_1      
 CLMA_138_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.106       5.270                          

 Data required time                                                  5.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.270                          
 Data arrival time                                                  27.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.414                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.954  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  2.372
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.372      27.372         u_CORES/capt_o   
 CLMA_138_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_138_80/Y0                    tco                   0.284      27.656 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.086      27.742         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMA_138_81/A0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.742         Logic Levels: 0  
                                                                                   Logic: 0.284ns(76.757%), Route: 0.086ns(23.243%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.585       5.326         ntclkbufg_1      
 CLMA_138_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.094       5.282                          

 Data required time                                                  5.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.282                          
 Data arrival time                                                  27.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.460                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.906  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.533
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      78.829 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.610      80.439         ntclkbufg_1      
 CLMA_146_76/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_76/Q1                    tco                   0.289      80.728 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.426      81.154         u_CORES/conf_sel [0]
 CLMA_138_85/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.154         Logic Levels: 0  
                                                                                   Logic: 0.289ns(40.420%), Route: 0.426ns(59.580%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.533     127.533         u_CORES/capt_o   
 CLMA_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.533                          
 clock uncertainty                                      -0.050     127.483                          

 Setup time                                             -0.617     126.866                          

 Data required time                                                126.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.866                          
 Data arrival time                                                  81.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.712                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.906  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.533
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      78.829 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.610      80.439         ntclkbufg_1      
 CLMA_146_76/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_76/Q1                    tco                   0.289      80.728 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.426      81.154         u_CORES/conf_sel [0]
 CLMA_138_85/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.154         Logic Levels: 0  
                                                                                   Logic: 0.289ns(40.420%), Route: 0.426ns(59.580%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.533     127.533         u_CORES/capt_o   
 CLMA_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.533                          
 clock uncertainty                                      -0.050     127.483                          

 Setup time                                             -0.617     126.866                          

 Data required time                                                126.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.866                          
 Data arrival time                                                  81.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.712                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.906  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.533
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      78.829 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.610      80.439         ntclkbufg_1      
 CLMA_146_76/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_76/Q1                    tco                   0.289      80.728 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.426      81.154         u_CORES/conf_sel [0]
 CLMA_138_85/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.154         Logic Levels: 0  
                                                                                   Logic: 0.289ns(40.420%), Route: 0.426ns(59.580%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.533     127.533         u_CORES/capt_o   
 CLMA_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.533                          
 clock uncertainty                                      -0.050     127.483                          

 Setup time                                             -0.617     126.866                          

 Data required time                                                126.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.866                          
 Data arrival time                                                  81.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.712                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.967
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.552     130.012         ntclkbufg_1      
 CLMA_138_77/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_77/Q1                    tco                   0.250     130.262 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.332     130.594         u_CORES/id_o [3] 
 CLMA_138_85/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 130.594         Logic Levels: 0  
                                                                                   Logic: 0.250ns(42.955%), Route: 0.332ns(57.045%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.967     127.967         u_CORES/capt_o   
 CLMA_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.967                          
 clock uncertainty                                       0.050     128.017                          

 Hold time                                              -0.014     128.003                          

 Data required time                                                128.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.003                          
 Data arrival time                                                 130.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.591                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.967
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.552     130.012         ntclkbufg_1      
 CLMA_138_77/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_77/Q3                    tco                   0.250     130.262 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.336     130.598         u_CORES/id_o [1] 
 CLMA_138_85/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 130.598         Logic Levels: 0  
                                                                                   Logic: 0.250ns(42.662%), Route: 0.336ns(57.338%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.967     127.967         u_CORES/capt_o   
 CLMA_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.967                          
 clock uncertainty                                       0.050     128.017                          

 Hold time                                              -0.014     128.003                          

 Data required time                                                128.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.003                          
 Data arrival time                                                 130.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.595                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.967
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      1.552     130.012         ntclkbufg_1      
 CLMA_146_76/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_76/Q0                    tco                   0.222     130.234 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.483     130.717         u_CORES/id_o [0] 
 CLMA_138_85/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 130.717         Logic Levels: 0  
                                                                                   Logic: 0.222ns(31.489%), Route: 0.483ns(68.511%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.967     127.967         u_CORES/capt_o   
 CLMA_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.967                          
 clock uncertainty                                       0.050     128.017                          

 Hold time                                               0.053     128.070                          

 Data required time                                                128.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.070                          
 Data arrival time                                                 130.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.647                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][14]/opit_0_inv_L5Q_perm/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMA_146_112/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_146_112/Q1                   tco                   0.289       2.952 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=177)      1.256       4.208         u_CORES/u_debug_core_0/resetn
 CLMA_162_72/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.208         Logic Levels: 0  
                                                                                   Logic: 0.289ns(18.706%), Route: 1.256ns(81.294%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531    1002.590         ntclkbufg_0      
 CLMA_162_72/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.019    1002.609                          
 clock uncertainty                                      -0.150    1002.459                          

 Recovery time                                          -0.617    1001.842                          

 Data required time                                               1001.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.842                          
 Data arrival time                                                   4.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.634                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMA_146_112/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_146_112/Q1                   tco                   0.289       2.952 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=177)      1.256       4.208         u_CORES/u_debug_core_0/resetn
 CLMA_162_72/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.208         Logic Levels: 0  
                                                                                   Logic: 0.289ns(18.706%), Route: 1.256ns(81.294%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531    1002.590         ntclkbufg_0      
 CLMA_162_72/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.019    1002.609                          
 clock uncertainty                                      -0.150    1002.459                          

 Recovery time                                          -0.617    1001.842                          

 Data required time                                               1001.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.842                          
 Data arrival time                                                   4.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.634                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMA_146_112/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_146_112/Q1                   tco                   0.291       2.954 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=177)      1.266       4.220         u_CORES/u_debug_core_0/resetn
 CLMA_162_72/RSCO                  td                    0.147       4.367 f       u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.367         ntR48            
 CLMA_162_76/RSCO                  td                    0.147       4.514 f       u_CORES/u_debug_core_0/data_pipe[4][14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.514         ntR47            
 CLMA_162_80/RSCO                  td                    0.147       4.661 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.661         ntR46            
 CLMA_162_84/RSCO                  td                    0.147       4.808 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.808         ntR45            
 CLMA_162_88/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.808         Logic Levels: 4  
                                                                                   Logic: 0.879ns(40.979%), Route: 1.266ns(59.021%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531    1002.590         ntclkbufg_0      
 CLMA_162_88/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.019    1002.609                          
 clock uncertainty                                      -0.150    1002.459                          

 Recovery time                                           0.000    1002.459                          

 Data required time                                               1002.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.459                          
 Data arrival time                                                   4.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531       2.590         ntclkbufg_0      
 CLMA_146_112/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_146_112/Q1                   tco                   0.224       2.814 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=177)      0.353       3.167         u_CORES/u_debug_core_0/resetn
 CLMS_146_129/RSCO                 td                    0.105       3.272 r       u_CORES/u_debug_core_0/data_pipe[4][6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       3.272         ntR57            
 CLMS_146_133/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.272         Logic Levels: 1  
                                                                                   Logic: 0.329ns(48.240%), Route: 0.353ns(51.760%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMS_146_133/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.019       2.644                          
 clock uncertainty                                       0.000       2.644                          

 Removal time                                            0.000       2.644                          

 Data required time                                                  2.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.644                          
 Data arrival time                                                   3.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.628                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531       2.590         ntclkbufg_0      
 CLMA_146_112/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_146_112/Q1                   tco                   0.224       2.814 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=177)      0.355       3.169         u_CORES/u_debug_core_0/resetn
 CLMA_138_113/RSCO                 td                    0.105       3.274 r       u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.274         ntR51            
 CLMA_138_117/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.274         Logic Levels: 1  
                                                                                   Logic: 0.329ns(48.099%), Route: 0.355ns(51.901%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMA_138_117/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.037       2.626                          
 clock uncertainty                                       0.000       2.626                          

 Removal time                                            0.000       2.626                          

 Data required time                                                  2.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.626                          
 Data arrival time                                                   3.274                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.648                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][8]/opit_0_inv_L5Q_perm/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531       2.590         ntclkbufg_0      
 CLMA_146_112/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_146_112/Q1                   tco                   0.224       2.814 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=177)      0.355       3.169         u_CORES/u_debug_core_0/resetn
 CLMA_138_113/RSCO                 td                    0.105       3.274 r       u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.274         ntR51            
 CLMA_138_117/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[2][8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.274         Logic Levels: 1  
                                                                                   Logic: 0.329ns(48.099%), Route: 0.355ns(51.901%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMA_138_117/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.037       2.626                          
 clock uncertainty                                       0.000       2.626                          

 Removal time                                            0.000       2.626                          

 Data required time                                                  2.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.626                          
 Data arrival time                                                   3.274                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.648                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : es1_sdout (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                         0.000       0.000 f                        
 W6                                                      0.000       0.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.367       1.438 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.438         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127       1.565 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        3.223       4.788         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000       4.788 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.610       6.398         ntclkbufg_3      
 CLMA_162_112/CLK                                                          f       ES8156_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_112/Q1                   tco                   0.289       6.687 f       ES8156_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.738       9.425         nt_es1_sdout     
 IOL_35_5/DO                       td                    0.139       9.564 f       es1_sdout_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.564         es1_sdout_obuf/ntO
 IOBS_TB_32_0/PAD                  td                    3.853      13.417 f       es1_sdout_obuf/opit_0/O
                                   net (fanout=1)        0.093      13.510         es1_sdout        
 AB5                                                                       f       es1_sdout (port) 

 Data arrival time                                                  13.510         Logic Levels: 2  
                                                                                   Logic: 4.281ns(60.194%), Route: 2.831ns(39.806%)
====================================================================================================

====================================================================================================

Startpoint  : lin_test (port)
Endpoint    : lin_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 Y13                                                     0.000       0.000 f       lin_test (port)  
                                   net (fanout=1)        0.081       0.081         lin_test         
 IOBD_165_0/DIN                    td                    1.367       1.448 f       lin_test_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.448         lin_test_ibuf/ntD
 IOL_167_6/RX_DATA_DD              td                    0.127       1.575 f       lin_test_ibuf/opit_1/OUT
                                   net (fanout=1)        1.722       3.297         nt_lin_test      
 CLMA_98_88/Y0                     td                    0.196       3.493 f       N0_1/gateop_perm/Z
                                   net (fanout=1)        3.173       6.666         nt_lin_led       
 IOL_19_374/DO                     td                    0.139       6.805 f       lin_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.805         lin_led_obuf/ntO 
 IOBD_16_376/PAD                   td                    3.853      10.658 f       lin_led_obuf/opit_0/O
                                   net (fanout=1)        0.109      10.767         lin_led          
 B2                                                                        f       lin_led (port)   

 Data arrival time                                                  10.767         Logic Levels: 5  
                                                                                   Logic: 5.682ns(52.772%), Route: 5.085ns(47.228%)
====================================================================================================

====================================================================================================

Startpoint  : lout_test (port)
Endpoint    : lout_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V7                                                      0.000       0.000 f       lout_test (port) 
                                   net (fanout=1)        0.074       0.074         lout_test        
 IOBD_45_0/DIN                     td                    1.367       1.441 f       lout_test_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.441         lout_test_ibuf/ntD
 IOL_47_6/RX_DATA_DD               td                    0.127       1.568 f       lout_test_ibuf/opit_1/OUT
                                   net (fanout=1)        1.462       3.030         nt_lout_test     
 CLMA_18_76/Y0                     td                    0.196       3.226 f       N1_1/gateop_perm/Z
                                   net (fanout=1)        2.718       5.944         nt_lout_led      
 IOL_19_373/DO                     td                    0.139       6.083 f       lout_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.083         lout_led_obuf/ntO
 IOBS_TB_17_376/PAD                td                    3.853       9.936 f       lout_led_obuf/opit_0/O
                                   net (fanout=1)        0.107      10.043         lout_led         
 A2                                                                        f       lout_led (port)  

 Data arrival time                                                  10.043         Logic Levels: 5  
                                                                                   Logic: 5.682ns(56.577%), Route: 4.361ns(43.423%)
====================================================================================================

====================================================================================================

Startpoint  : es7243_sda (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB10                                                    0.000       0.000 r       es7243_sda (port)
                                   net (fanout=1)        0.063       0.063         nt_es7243_sda    
 IOBR_TB_148_0/DIN                 td                    1.047       1.110 r       ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_0/O
                                   net (fanout=1)        0.000       1.110         ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/ntI
 IOL_151_5/RX_DATA_DD              td                    0.082       1.192 r       ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_1/OUT
                                   net (fanout=2)        0.703       1.895         _N0              
 CLMA_146_52/M2                                                            r       u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/D

 Data arrival time                                                   1.895         Logic Levels: 2  
                                                                                   Logic: 1.129ns(59.578%), Route: 0.766ns(40.422%)
====================================================================================================

====================================================================================================

Startpoint  : es7243_sda (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB10                                                    0.000       0.000 r       es7243_sda (port)
                                   net (fanout=1)        0.063       0.063         nt_es7243_sda    
 IOBR_TB_148_0/DIN                 td                    1.047       1.110 r       ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_0/O
                                   net (fanout=1)        0.000       1.110         ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/ntI
 IOL_151_5/RX_DATA_DD              td                    0.082       1.192 r       ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_1/OUT
                                   net (fanout=2)        1.002       2.194         _N0              
 CLMS_150_81/CD                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/D

 Data arrival time                                                   2.194         Logic Levels: 2  
                                                                                   Logic: 1.129ns(51.459%), Route: 1.065ns(48.541%)
====================================================================================================

====================================================================================================

Startpoint  : es0_dsclk (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047       1.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         es0_dsclk_ibuf/ntD
 IOL_159_6/RX_DATA_DD              td                    0.082       1.207 r       es0_dsclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.109       2.316         nt_es0_dsclk     
 CLMA_146_104/M3                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/D

 Data arrival time                                                   2.316         Logic Levels: 2  
                                                                                   Logic: 1.129ns(48.748%), Route: 1.187ns(51.252%)
====================================================================================================

{PLL|u_pll/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           Low Pulse Width   DRM_142_4/CLKA[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_142_4/CLKA[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_178_128/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA[0]
====================================================================================================

{voice_loop_test|es1_dsclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.580     500.000         0.420           High Pulse Width  CLMA_154_113/CLK        ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/CLK
 499.580     500.000         0.420           Low Pulse Width   CLMA_154_113/CLK        ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/CLK
 499.580     500.000         0.420           High Pulse Width  CLMA_154_116/CLK        ES8156_i2s_tx/sr[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{voice_loop_test|es0_dsclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width  CLMS_166_117/CLK        ES7243_i2s_rx/cnt[1]/opit_0_inv_L5Q_perm/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_166_117/CLK        ES7243_i2s_rx/cnt[1]/opit_0_inv_L5Q_perm/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_150_117/CLK        ES7243_i2s_rx/data[2]/opit_0_inv/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_142_4/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_142_4/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_178_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.580      50.000          0.420           High Pulse Width  CLMA_138_85/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_138_85/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_138_85/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.026

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 CLMA_122_92/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_122_92/Q0                    tco                   0.221       1.760 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.278       2.038         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [13]
 CLMS_122_85/Y1                    td                    0.355       2.393 r       u_CORES/u_debug_core_0/u_Storage_Condition/N470_3/gateop_perm/Z
                                   net (fanout=2)        0.072       2.465         u_CORES/u_debug_core_0/u_Storage_Condition/N470
 CLMS_122_85/CECO                  td                    0.141       2.606 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       2.606         ntR103           
 CLMS_122_89/CECO                  td                    0.141       2.747 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       2.747         ntR102           
 CLMS_122_93/CECO                  td                    0.141       2.888 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       2.888         ntR101           
 CLMS_122_97/CECO                  td                    0.141       3.029 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       3.029         ntR100           
 CLMS_122_101/CECI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   3.029         Logic Levels: 5  
                                                                                   Logic: 1.140ns(76.510%), Route: 0.350ns(23.490%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895    1001.498         ntclkbufg_0      
 CLMS_122_101/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.026    1001.524                          
 clock uncertainty                                      -0.150    1001.374                          

 Setup time                                             -0.563    1000.811                          

 Data required time                                               1000.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.811                          
 Data arrival time                                                   3.029                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.782                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/L4
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 CLMA_114_92/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_92/Q3                    tco                   0.220       1.759 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.259       2.018         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [8]
 CLMS_118_97/Y2                    td                    0.381       2.399 f       u_CORES/u_debug_core_0/u_Storage_Condition/N443_10/gateop_perm/Z
                                   net (fanout=1)        0.184       2.583         u_CORES/u_debug_core_0/u_Storage_Condition/_N2904
 CLMS_118_89/Y1                    td                    0.244       2.827 f       u_CORES/u_debug_core_0/u_Storage_Condition/N443_12/gateop_perm/Z
                                   net (fanout=1)        0.264       3.091         u_CORES/u_debug_core_0/u_Storage_Condition/_N2906
 CLMA_122_84/Y3                    td                    0.162       3.253 r       u_CORES/u_debug_core_0/u_Storage_Condition/N401/gateop_perm/Z
                                   net (fanout=1)        0.239       3.492         u_CORES/u_debug_core_0/u_Storage_Condition/N401
 CLMS_118_85/B4                                                            r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.492         Logic Levels: 3  
                                                                                   Logic: 1.007ns(51.562%), Route: 0.946ns(48.438%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895    1001.498         ntclkbufg_0      
 CLMS_118_85/CLK                                                           r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Setup time                                             -0.092    1001.278                          

 Data required time                                               1001.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.278                          
 Data arrival time                                                   3.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.786                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_A2Q21/CLK
Endpoint    : rstn_1ms[0]/opit_0_L5Q_perm/L4
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 CLMA_194_108/CLK                                                          r       rstn_1ms[8]/opit_0_A2Q21/CLK

 CLMA_194_108/Q3                   tco                   0.220       1.759 f       rstn_1ms[8]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.256       2.015         rstn_1ms[8]      
 CLMA_194_113/Y0                   td                    0.380       2.395 f       N90_7/gateop_perm/Z
                                   net (fanout=1)        0.246       2.641         _N1179           
 CLMS_190_117/Y0                   td                    0.264       2.905 f       N90_19/gateop_perm/Z
                                   net (fanout=26)       0.186       3.091         rstn_out         
 CLMS_190_109/Y1                   td                    0.162       3.253 r       ES7243E_reg_config/N14/gateop_perm/Z
                                   net (fanout=1)        0.145       3.398         ES7243E_reg_config/N14_rnmt
 CLMS_190_109/A4                                                           r       rstn_1ms[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.398         Logic Levels: 3  
                                                                                   Logic: 1.026ns(55.191%), Route: 0.833ns(44.809%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895    1001.498         ntclkbufg_0      
 CLMS_190_109/CLK                                                          r       rstn_1ms[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Setup time                                             -0.093    1001.277                          

 Data required time                                               1001.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.277                          
 Data arrival time                                                   3.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.879                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][2]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/DA0[1]
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895       1.498         ntclkbufg_0      
 CLMA_174_132/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][2]/opit_0/CLK

 CLMA_174_132/Q0                   tco                   0.182       1.680 r       u_CORES/u_debug_core_0/DATA_ff[0][2]/opit_0/Q
                                   net (fanout=1)        0.203       1.883         u_CORES/u_debug_core_0/DATA_ff[0] [2]
 DRM_178_128/DA0[1]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/DA0[1]

 Data arrival time                                                   1.883         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.273%), Route: 0.203ns(52.727%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 DRM_178_128/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA[0]
 clock pessimism                                        -0.022       1.517                          
 clock uncertainty                                       0.000       1.517                          

 Hold time                                               0.102       1.619                          

 Data required time                                                  1.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.619                          
 Data arrival time                                                   1.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/L4
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.040

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895       1.498         ntclkbufg_0      
 CLMS_162_85/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_85/Q0                    tco                   0.179       1.677 f       u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       1.735         u_CORES/u_debug_core_0/data_pipe[0] [4]
 CLMS_162_85/B4                                                            f       u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.735         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 CLMS_162_85/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.040       1.499                          
 clock uncertainty                                       0.000       1.499                          

 Hold time                                              -0.029       1.470                          

 Data required time                                                  1.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.470                          
 Data arrival time                                                   1.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/L4
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.040

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895       1.498         ntclkbufg_0      
 CLMA_150_128/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L5Q_perm/CLK

 CLMA_150_128/Q1                   tco                   0.180       1.678 f       u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       1.736         u_CORES/u_debug_core_0/data_pipe[1] [5]
 CLMA_150_128/C4                                                           f       u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.736         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 CLMA_150_128/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.040       1.499                          
 clock uncertainty                                       0.000       1.499                          

 Hold time                                              -0.028       1.471                          

 Data required time                                                  1.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.471                          
 Data arrival time                                                   1.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/L2
Path Group  : voice_loop_test|es1_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.795
  Launch Clock Delay      :  3.873
  Clock Pessimism Removal :  0.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.861       0.932 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        1.920       2.948         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000       2.948 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.925       3.873         ntclkbufg_3      
 CLMA_154_120/CLK                                                          r       ES8156_i2s_tx/ws_d[0]/opit_0_inv/CLK

 CLMA_154_120/Q1                   tco                   0.223       4.096 f       ES8156_i2s_tx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=17)       0.318       4.414         ES8156_i2s_tx/ws_d [0]
 CLMA_162_112/A2                                                           f       ES8156_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   4.414         Logic Levels: 0  
                                                                                   Logic: 0.223ns(41.220%), Route: 0.318ns(58.780%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784     500.855 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.855         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     500.921 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        1.956     502.877         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     502.877 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.918     503.795         ntclkbufg_3      
 CLMA_162_112/CLK                                                          f       ES8156_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.071     503.866                          
 clock uncertainty                                      -0.050     503.816                          

 Setup time                                             -0.286     503.530                          

 Data required time                                                503.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.530                          
 Data arrival time                                                   4.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       499.116                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/L3
Path Group  : voice_loop_test|es1_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.795
  Launch Clock Delay      :  3.873
  Clock Pessimism Removal :  0.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.861       0.932 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        1.920       2.948         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000       2.948 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.925       3.873         ntclkbufg_3      
 CLMA_154_120/CLK                                                          r       ES8156_i2s_tx/ws_d[0]/opit_0_inv/CLK

 CLMA_154_120/Q1                   tco                   0.224       4.097 r       ES8156_i2s_tx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=17)       0.331       4.428         ES8156_i2s_tx/ws_d [0]
 CLMA_162_112/B3                                                           r       ES8156_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.428         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.360%), Route: 0.331ns(59.640%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784     500.855 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.855         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     500.921 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        1.956     502.877         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     502.877 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.918     503.795         ntclkbufg_3      
 CLMA_162_112/CLK                                                          f       ES8156_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.071     503.866                          
 clock uncertainty                                      -0.050     503.816                          

 Setup time                                             -0.259     503.557                          

 Data required time                                                503.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.557                          
 Data arrival time                                                   4.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       499.129                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/L1
Path Group  : voice_loop_test|es1_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.795
  Launch Clock Delay      :  3.873
  Clock Pessimism Removal :  0.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.861       0.932 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        1.920       2.948         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000       2.948 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.925       3.873         ntclkbufg_3      
 CLMA_154_120/CLK                                                          r       ES8156_i2s_tx/ws_d[0]/opit_0_inv/CLK

 CLMA_154_120/Q1                   tco                   0.223       4.096 f       ES8156_i2s_tx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=17)       0.378       4.474         ES8156_i2s_tx/ws_d [0]
 CLMA_162_116/A1                                                           f       ES8156_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.474         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.105%), Route: 0.378ns(62.895%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784     500.855 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.855         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     500.921 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        1.956     502.877         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     502.877 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.918     503.795         ntclkbufg_3      
 CLMA_162_116/CLK                                                          f       ES8156_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.071     503.866                          
 clock uncertainty                                      -0.050     503.816                          

 Setup time                                             -0.171     503.645                          

 Data required time                                                503.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.645                          
 Data arrival time                                                   4.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       499.171                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[7]/opit_0_inv_L5Q_perm/L1
Path Group  : voice_loop_test|es1_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.130
  Launch Clock Delay      :  3.795
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784     500.855 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.855         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     500.921 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        1.956     502.877         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     502.877 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.918     503.795         ntclkbufg_3      
 CLMA_158_116/CLK                                                          f       ES8156_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_158_116/Q1                   tco                   0.180     503.975 f       ES8156_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058     504.033         ES8156_i2s_tx/sr [6]
 CLMA_158_116/D1                                                           f       ES8156_i2s_tx/sr[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                 504.033         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.918     500.989 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.989         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097     501.086 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        2.094     503.180         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     503.180 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.950     504.130         ntclkbufg_3      
 CLMA_158_116/CLK                                                          f       ES8156_i2s_tx/sr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.335     503.795                          
 clock uncertainty                                       0.000     503.795                          

 Hold time                                              -0.070     503.725                          

 Data required time                                                503.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.725                          
 Data arrival time                                                 504.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[11]/opit_0_inv_L5Q_perm/L1
Path Group  : voice_loop_test|es1_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.130
  Launch Clock Delay      :  3.795
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784     500.855 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.855         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     500.921 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        1.956     502.877         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     502.877 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.918     503.795         ntclkbufg_3      
 CLMA_162_116/CLK                                                          f       ES8156_i2s_tx/sr[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_116/Q2                   tco                   0.180     503.975 f       ES8156_i2s_tx/sr[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058     504.033         ES8156_i2s_tx/sr [10]
 CLMA_162_116/B1                                                           f       ES8156_i2s_tx/sr[11]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                 504.033         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.918     500.989 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.989         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097     501.086 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        2.094     503.180         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     503.180 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.950     504.130         ntclkbufg_3      
 CLMA_162_116/CLK                                                          f       ES8156_i2s_tx/sr[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.335     503.795                          
 clock uncertainty                                       0.000     503.795                          

 Hold time                                              -0.070     503.725                          

 Data required time                                                503.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.725                          
 Data arrival time                                                 504.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/L4
Path Group  : voice_loop_test|es1_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.130
  Launch Clock Delay      :  3.795
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784     500.855 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.855         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     500.921 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        1.956     502.877         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     502.877 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.918     503.795         ntclkbufg_3      
 CLMA_154_116/CLK                                                          f       ES8156_i2s_tx/sr[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_116/Q0                   tco                   0.179     503.974 f       ES8156_i2s_tx/sr[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.135     504.109         ES8156_i2s_tx/sr [2]
 CLMA_154_116/B4                                                           f       ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                 504.109         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.006%), Route: 0.135ns(42.994%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.918     500.989 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.989         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097     501.086 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        2.094     503.180         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     503.180 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.950     504.130         ntclkbufg_3      
 CLMA_154_116/CLK                                                          f       ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.335     503.795                          
 clock uncertainty                                       0.000     503.795                          

 Hold time                                              -0.011     503.784                          

 Data required time                                                503.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.784                          
 Data arrival time                                                 504.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES7243_i2s_rx/sr[11]/opit_0_inv_L5Q_perm/CE
Path Group  : voice_loop_test|es0_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925       3.377         ntclkbufg_2      
 CLMS_158_113/CLK                                                          r       ES7243_i2s_rx/ws_d[0]/opit_0_inv/CLK

 CLMS_158_113/Q1                   tco                   0.223       3.600 f       ES7243_i2s_rx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=23)       0.303       3.903         ES7243_i2s_rx/ws_d [0]
 CLMA_170_112/Y0                   td                    0.264       4.167 f       ES7243_i2s_rx/N53/gateop_perm/Z
                                   net (fanout=12)       0.275       4.442         ES7243_i2s_rx/N53
 CLMS_162_113/CECO                 td                    0.132       4.574 f       ES7243_i2s_rx/sr[10]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       4.574         ntR86            
 CLMS_162_117/CECI                                                         f       ES7243_i2s_rx/sr[11]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   4.574         Logic Levels: 2  
                                                                                   Logic: 0.619ns(51.713%), Route: 0.578ns(48.287%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                      1000.000    1000.000 r                        
 Y11                                                     0.000    1000.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078    1000.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735    1000.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038    1000.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1002.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.895    1003.174         ntclkbufg_2      
 CLMS_162_117/CLK                                                          r       ES7243_i2s_rx/sr[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.173    1003.347                          
 clock uncertainty                                      -0.050    1003.297                          

 Setup time                                             -0.576    1002.721                          

 Data required time                                               1002.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.721                          
 Data arrival time                                                   4.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.147                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES7243_i2s_rx/sr[12]/opit_0_inv_L5Q_perm/CE
Path Group  : voice_loop_test|es0_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925       3.377         ntclkbufg_2      
 CLMS_158_113/CLK                                                          r       ES7243_i2s_rx/ws_d[0]/opit_0_inv/CLK

 CLMS_158_113/Q1                   tco                   0.223       3.600 f       ES7243_i2s_rx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=23)       0.303       3.903         ES7243_i2s_rx/ws_d [0]
 CLMA_170_112/Y0                   td                    0.264       4.167 f       ES7243_i2s_rx/N53/gateop_perm/Z
                                   net (fanout=12)       0.275       4.442         ES7243_i2s_rx/N53
 CLMS_162_113/CECO                 td                    0.132       4.574 f       ES7243_i2s_rx/sr[10]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       4.574         ntR86            
 CLMS_162_117/CECI                                                         f       ES7243_i2s_rx/sr[12]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   4.574         Logic Levels: 2  
                                                                                   Logic: 0.619ns(51.713%), Route: 0.578ns(48.287%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                      1000.000    1000.000 r                        
 Y11                                                     0.000    1000.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078    1000.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735    1000.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038    1000.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1002.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.895    1003.174         ntclkbufg_2      
 CLMS_162_117/CLK                                                          r       ES7243_i2s_rx/sr[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.173    1003.347                          
 clock uncertainty                                      -0.050    1003.297                          

 Setup time                                             -0.576    1002.721                          

 Data required time                                               1002.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.721                          
 Data arrival time                                                   4.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.147                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES7243_i2s_rx/sr[13]/opit_0_inv_L5Q_perm/CE
Path Group  : voice_loop_test|es0_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925       3.377         ntclkbufg_2      
 CLMS_158_113/CLK                                                          r       ES7243_i2s_rx/ws_d[0]/opit_0_inv/CLK

 CLMS_158_113/Q1                   tco                   0.223       3.600 f       ES7243_i2s_rx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=23)       0.303       3.903         ES7243_i2s_rx/ws_d [0]
 CLMA_170_112/Y0                   td                    0.264       4.167 f       ES7243_i2s_rx/N53/gateop_perm/Z
                                   net (fanout=12)       0.275       4.442         ES7243_i2s_rx/N53
 CLMS_162_113/CECO                 td                    0.132       4.574 f       ES7243_i2s_rx/sr[10]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       4.574         ntR86            
 CLMS_162_117/CECI                                                         f       ES7243_i2s_rx/sr[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   4.574         Logic Levels: 2  
                                                                                   Logic: 0.619ns(51.713%), Route: 0.578ns(48.287%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                      1000.000    1000.000 r                        
 Y11                                                     0.000    1000.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078    1000.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735    1000.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038    1000.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1002.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.895    1003.174         ntclkbufg_2      
 CLMS_162_117/CLK                                                          r       ES7243_i2s_rx/sr[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.173    1003.347                          
 clock uncertainty                                      -0.050    1003.297                          

 Setup time                                             -0.576    1002.721                          

 Data required time                                               1002.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.721                          
 Data arrival time                                                   4.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.147                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/sr[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES7243_i2s_rx/data[15]/opit_0_inv/D
Path Group  : voice_loop_test|es0_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735       0.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038       0.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.895       3.174         ntclkbufg_2      
 CLMA_166_116/CLK                                                          r       ES7243_i2s_rx/sr[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_166_116/Q0                   tco                   0.182       3.356 r       ES7243_i2s_rx/sr[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.139       3.495         ES7243_i2s_rx/sr [15]
 CLMA_166_112/AD                                                           r       ES7243_i2s_rx/data[15]/opit_0_inv/D

 Data arrival time                                                   3.495         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925       3.377         ntclkbufg_2      
 CLMA_166_112/CLK                                                          r       ES7243_i2s_rx/data[15]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.189                          
 clock uncertainty                                       0.000       3.189                          

 Hold time                                               0.034       3.223                          

 Data required time                                                  3.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.223                          
 Data arrival time                                                   3.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[15]/opit_0_inv/CLK
Endpoint    : i2s_loop/ldata[15]/opit_0/D
Path Group  : voice_loop_test|es0_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735       0.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038       0.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.895       3.174         ntclkbufg_2      
 CLMA_166_112/CLK                                                          r       ES7243_i2s_rx/data[15]/opit_0_inv/CLK

 CLMA_166_112/Y0                   tco                   0.236       3.410 r       ES7243_i2s_rx/data[15]/opit_0_inv/Q
                                   net (fanout=1)        0.063       3.473         rx_data[15]      
 CLMS_166_113/M0                                                           r       i2s_loop/ldata[15]/opit_0/D

 Data arrival time                                                   3.473         Logic Levels: 0  
                                                                                   Logic: 0.236ns(78.930%), Route: 0.063ns(21.070%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925       3.377         ntclkbufg_2      
 CLMS_166_113/CLK                                                          r       i2s_loop/ldata[15]/opit_0/CLK
 clock pessimism                                        -0.188       3.189                          
 clock uncertainty                                       0.000       3.189                          

 Hold time                                              -0.011       3.178                          

 Data required time                                                  3.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.178                          
 Data arrival time                                                   3.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.295                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/sr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES7243_i2s_rx/sr[5]/opit_0_inv_L5Q_perm/L0
Path Group  : voice_loop_test|es0_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735       0.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038       0.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.895       3.174         ntclkbufg_2      
 CLMA_154_117/CLK                                                          r       ES7243_i2s_rx/sr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_117/Q2                   tco                   0.180       3.354 f       ES7243_i2s_rx/sr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.413         ES7243_i2s_rx/sr [4]
 CLMA_154_117/D0                                                           f       ES7243_i2s_rx/sr[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.413         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925       3.377         ntclkbufg_2      
 CLMA_154_117/CLK                                                          r       ES7243_i2s_rx/sr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                              -0.065       3.110                          

 Data required time                                                  3.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.110                          
 Data arrival time                                                   3.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.303                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.925       3.205         ntclkbufg_1      
 CLMA_154_33/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/CLK

 CLMA_154_33/Q0                    tco                   0.221       3.426 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/Q
                                   net (fanout=9)        0.705       4.131         u_CORES/u_jtag_hub/data_ctrl
 CLMA_138_77/D4                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.131         Logic Levels: 0  
                                                                                   Logic: 0.221ns(23.866%), Route: 0.705ns(76.134%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      27.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.918      28.275         ntclkbufg_1      
 CLMA_138_77/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.208                          
 clock uncertainty                                      -0.050      28.158                          

 Setup time                                             -0.057      28.101                          

 Data required time                                                 28.101                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.101                          
 Data arrival time                                                   4.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.970                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.925       3.205         ntclkbufg_1      
 CLMA_154_33/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/CLK

 CLMA_154_33/Q0                    tco                   0.221       3.426 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/Q
                                   net (fanout=9)        0.701       4.127         u_CORES/u_jtag_hub/data_ctrl
 CLMA_138_77/A4                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.127         Logic Levels: 0  
                                                                                   Logic: 0.221ns(23.970%), Route: 0.701ns(76.030%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      27.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.918      28.275         ntclkbufg_1      
 CLMA_138_77/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.208                          
 clock uncertainty                                      -0.050      28.158                          

 Setup time                                             -0.058      28.100                          

 Data required time                                                 28.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.100                          
 Data arrival time                                                   4.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.973                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.925       3.205         ntclkbufg_1      
 CLMA_154_33/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/CLK

 CLMA_154_33/Q0                    tco                   0.221       3.426 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/Q
                                   net (fanout=9)        0.687       4.113         u_CORES/u_jtag_hub/data_ctrl
 CLMA_138_77/C4                                                            f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.113         Logic Levels: 0  
                                                                                   Logic: 0.221ns(24.339%), Route: 0.687ns(75.661%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      27.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.918      28.275         ntclkbufg_1      
 CLMA_138_77/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.208                          
 clock uncertainty                                      -0.050      28.158                          

 Setup time                                             -0.057      28.101                          

 Data required time                                                 28.101                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.101                          
 Data arrival time                                                   4.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.965
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.895       2.965         ntclkbufg_1      
 CLMS_146_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK

 CLMS_146_85/Q1                    tco                   0.180       3.145 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/Q
                                   net (fanout=2)        0.062       3.207         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [3]
 CLMA_146_84/C4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.207         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.380%), Route: 0.062ns(25.620%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.925       3.205         ntclkbufg_1      
 CLMA_146_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.980                          
 clock uncertainty                                       0.000       2.980                          

 Hold time                                              -0.028       2.952                          

 Data required time                                                  2.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.952                          
 Data arrival time                                                   3.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.965
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.895       2.965         ntclkbufg_1      
 CLMA_154_81/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_81/Q1                    tco                   0.180       3.145 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.204         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [9]
 CLMA_154_81/C4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.204         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.925       3.205         ntclkbufg_1      
 CLMA_154_81/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.966                          
 clock uncertainty                                       0.000       2.966                          

 Hold time                                              -0.028       2.938                          

 Data required time                                                  2.938                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.938                          
 Data arrival time                                                   3.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.965
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.895       2.965         ntclkbufg_1      
 CLMA_154_81/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_81/Q0                    tco                   0.179       3.144 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.203         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [10]
 CLMA_154_81/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.203         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.925       3.205         ntclkbufg_1      
 CLMA_154_81/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.966                          
 clock uncertainty                                       0.000       2.966                          

 Hold time                                              -0.029       2.937                          

 Data required time                                                  2.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.937                          
 Data arrival time                                                   3.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.965
  Launch Clock Delay      :  1.872
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.872      26.872         u_CORES/capt_o   
 CLMA_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_138_85/Q2                    tco                   0.223      27.095 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=8)        0.361      27.456         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMA_138_89/Y2                    td                    0.264      27.720 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.252      27.972         u_CORES/u_debug_core_0/_N2496
 CLMS_134_89/Y0                    td                    0.264      28.236 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.075      28.311         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_134_89/Y2                    td                    0.379      28.690 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.070      28.760         u_CORES/u_debug_core_0/u_rd_addr_gen/_N112
 CLMS_134_89/Y3                    td                    0.221      28.981 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.072      29.053         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2771
 CLMS_134_89/Y1                    td                    0.224      29.277 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.391      29.668         u_CORES/u_debug_core_0/u_rd_addr_gen/_N118
 CLMA_138_105/Y0                   td                    0.162      29.830 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.234      30.064         u_CORES/u_debug_core_0/u_rd_addr_gen/_N443
 CLMA_138_100/C4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.064         Logic Levels: 6  
                                                                                   Logic: 1.737ns(54.417%), Route: 1.455ns(45.583%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      52.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.895      52.965         ntclkbufg_1      
 CLMA_138_100/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.965                          
 clock uncertainty                                      -0.050      52.915                          

 Setup time                                             -0.094      52.821                          

 Data required time                                                 52.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.821                          
 Data arrival time                                                  30.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.757                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.965
  Launch Clock Delay      :  1.872
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.872      26.872         u_CORES/capt_o   
 CLMA_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_138_85/Q2                    tco                   0.223      27.095 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=8)        0.361      27.456         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMA_138_89/Y2                    td                    0.264      27.720 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.252      27.972         u_CORES/u_debug_core_0/_N2496
 CLMS_134_89/Y0                    td                    0.264      28.236 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.075      28.311         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_134_89/Y2                    td                    0.379      28.690 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.070      28.760         u_CORES/u_debug_core_0/u_rd_addr_gen/_N112
 CLMS_134_89/Y3                    td                    0.221      28.981 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.072      29.053         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2771
 CLMS_134_89/Y1                    td                    0.224      29.277 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.260      29.537         u_CORES/u_debug_core_0/u_rd_addr_gen/_N118
 CLMA_138_85/Y1                    td                    0.151      29.688 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.268      29.956         u_CORES/u_debug_core_0/u_rd_addr_gen/_N441
 CLMA_138_88/A1                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  29.956         Logic Levels: 6  
                                                                                   Logic: 1.726ns(55.966%), Route: 1.358ns(44.034%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      52.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.895      52.965         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.965                          
 clock uncertainty                                      -0.050      52.915                          

 Setup time                                             -0.191      52.724                          

 Data required time                                                 52.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.724                          
 Data arrival time                                                  29.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.768                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.965
  Launch Clock Delay      :  1.872
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.872      26.872         u_CORES/capt_o   
 CLMA_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_138_85/Q2                    tco                   0.223      27.095 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=8)        0.361      27.456         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMA_138_89/Y2                    td                    0.264      27.720 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.252      27.972         u_CORES/u_debug_core_0/_N2496
 CLMS_134_89/Y0                    td                    0.264      28.236 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.075      28.311         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_134_89/Y2                    td                    0.379      28.690 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.070      28.760         u_CORES/u_debug_core_0/u_rd_addr_gen/_N112
 CLMS_134_89/Y3                    td                    0.221      28.981 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.072      29.053         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2771
 CLMS_134_89/Y1                    td                    0.224      29.277 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.380      29.657         u_CORES/u_debug_core_0/u_rd_addr_gen/_N118
 CLMA_138_101/D0                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  29.657         Logic Levels: 5  
                                                                                   Logic: 1.575ns(56.553%), Route: 1.210ns(43.447%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      52.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.895      52.965         ntclkbufg_1      
 CLMA_138_101/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.965                          
 clock uncertainty                                      -0.050      52.915                          

 Setup time                                             -0.148      52.767                          

 Data required time                                                 52.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.767                          
 Data arrival time                                                  29.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.110                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.643  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  1.562
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.562      26.562         u_CORES/capt_o   
 CLMA_138_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK

 CLMA_138_80/Q0                    tco                   0.179      26.741 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/Q
                                   net (fanout=4)        0.061      26.802         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4]
 CLMA_138_81/B4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.802         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.925       3.205         ntclkbufg_1      
 CLMA_138_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.205                          
 clock uncertainty                                       0.050       3.255                          

 Hold time                                              -0.029       3.226                          

 Data required time                                                  3.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.226                          
 Data arrival time                                                  26.802                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.576                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.643  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  1.562
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.562      26.562         u_CORES/capt_o   
 CLMA_138_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_138_80/Q2                    tco                   0.180      26.742 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.061      26.803         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_138_81/B1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  26.803         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.925       3.205         ntclkbufg_1      
 CLMA_138_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.205                          
 clock uncertainty                                       0.050       3.255                          

 Hold time                                              -0.087       3.168                          

 Data required time                                                  3.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.168                          
 Data arrival time                                                  26.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.635                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.643  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  1.562
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.562      26.562         u_CORES/capt_o   
 CLMA_138_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_138_80/Y0                    tco                   0.228      26.790 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.059      26.849         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMA_138_81/A0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.849         Logic Levels: 0  
                                                                                   Logic: 0.228ns(79.443%), Route: 0.059ns(20.557%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.925       3.205         ntclkbufg_1      
 CLMA_138_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.205                          
 clock uncertainty                                       0.050       3.255                          

 Hold time                                              -0.078       3.177                          

 Data required time                                                  3.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.177                          
 Data arrival time                                                  26.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.672                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.823  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.671
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      77.544 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.950      78.494         ntclkbufg_1      
 CLMA_146_76/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_76/Q1                    tco                   0.223      78.717 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.289      79.006         u_CORES/conf_sel [0]
 CLMA_138_85/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.006         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.555%), Route: 0.289ns(56.445%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.671     126.671         u_CORES/capt_o   
 CLMA_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.671                          
 clock uncertainty                                      -0.050     126.621                          

 Setup time                                             -0.476     126.145                          

 Data required time                                                126.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.145                          
 Data arrival time                                                  79.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.823  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.671
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      77.544 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.950      78.494         ntclkbufg_1      
 CLMA_146_76/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_76/Q1                    tco                   0.223      78.717 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.289      79.006         u_CORES/conf_sel [0]
 CLMA_138_85/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.006         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.555%), Route: 0.289ns(56.445%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.671     126.671         u_CORES/capt_o   
 CLMA_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.671                          
 clock uncertainty                                      -0.050     126.621                          

 Setup time                                             -0.476     126.145                          

 Data required time                                                126.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.145                          
 Data arrival time                                                  79.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.823  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.671
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      77.544 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.950      78.494         ntclkbufg_1      
 CLMA_146_76/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_76/Q1                    tco                   0.223      78.717 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.289      79.006         u_CORES/conf_sel [0]
 CLMA_138_85/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.006         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.555%), Route: 0.289ns(56.445%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.671     126.671         u_CORES/capt_o   
 CLMA_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.671                          
 clock uncertainty                                      -0.050     126.621                          

 Setup time                                             -0.476     126.145                          

 Data required time                                                126.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.145                          
 Data arrival time                                                  79.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.403  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.872
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     127.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.918     128.275         ntclkbufg_1      
 CLMA_138_77/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_77/Q1                    tco                   0.201     128.476 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.208     128.684         u_CORES/id_o [3] 
 CLMA_138_85/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 128.684         Logic Levels: 0  
                                                                                   Logic: 0.201ns(49.144%), Route: 0.208ns(50.856%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.872     126.872         u_CORES/capt_o   
 CLMA_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.872                          
 clock uncertainty                                       0.050     126.922                          

 Hold time                                              -0.011     126.911                          

 Data required time                                                126.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.911                          
 Data arrival time                                                 128.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.403  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.872
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     127.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.918     128.275         ntclkbufg_1      
 CLMA_138_77/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_77/Q3                    tco                   0.201     128.476 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.211     128.687         u_CORES/id_o [1] 
 CLMA_138_85/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 128.687         Logic Levels: 0  
                                                                                   Logic: 0.201ns(48.786%), Route: 0.211ns(51.214%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.872     126.872         u_CORES/capt_o   
 CLMA_138_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.872                          
 clock uncertainty                                       0.050     126.922                          

 Hold time                                              -0.011     126.911                          

 Data required time                                                126.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.911                          
 Data arrival time                                                 128.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.776                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.525  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.750
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     127.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=180)      0.918     128.275         ntclkbufg_1      
 CLMA_138_77/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_77/Q0                    tco                   0.200     128.475 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.139     128.614         u_CORES/id_o [4] 
 CLMA_138_80/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 128.614         Logic Levels: 0  
                                                                                   Logic: 0.200ns(58.997%), Route: 0.139ns(41.003%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.750     126.750         u_CORES/capt_o   
 CLMA_138_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.750                          
 clock uncertainty                                       0.050     126.800                          

 Hold time                                              -0.011     126.789                          

 Data required time                                                126.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.789                          
 Data arrival time                                                 128.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.825                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][14]/opit_0_inv_L5Q_perm/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.011

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 CLMA_146_112/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_146_112/Q1                   tco                   0.223       1.762 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=177)      0.876       2.638         u_CORES/u_debug_core_0/resetn
 CLMA_162_72/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.638         Logic Levels: 0  
                                                                                   Logic: 0.223ns(20.291%), Route: 0.876ns(79.709%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895    1001.498         ntclkbufg_0      
 CLMA_162_72/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.011    1001.509                          
 clock uncertainty                                      -0.150    1001.359                          

 Recovery time                                          -0.476    1000.883                          

 Data required time                                               1000.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.883                          
 Data arrival time                                                   2.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.011

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 CLMA_146_112/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_146_112/Q1                   tco                   0.223       1.762 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=177)      0.876       2.638         u_CORES/u_debug_core_0/resetn
 CLMA_162_72/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.638         Logic Levels: 0  
                                                                                   Logic: 0.223ns(20.291%), Route: 0.876ns(79.709%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895    1001.498         ntclkbufg_0      
 CLMA_162_72/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.011    1001.509                          
 clock uncertainty                                      -0.150    1001.359                          

 Recovery time                                          -0.476    1000.883                          

 Data required time                                               1000.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.883                          
 Data arrival time                                                   2.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][22]/opit_0_inv_L5Q_perm/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 CLMA_146_112/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_146_112/Q1                   tco                   0.223       1.762 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=177)      0.833       2.595         u_CORES/u_debug_core_0/resetn
 CLMA_138_69/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[1][22]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.595         Logic Levels: 0  
                                                                                   Logic: 0.223ns(21.117%), Route: 0.833ns(78.883%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895    1001.498         ntclkbufg_0      
 CLMA_138_69/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][22]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Recovery time                                          -0.476    1000.894                          

 Data required time                                               1000.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.894                          
 Data arrival time                                                   2.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.011

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895       1.498         ntclkbufg_0      
 CLMA_146_112/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_146_112/Q1                   tco                   0.184       1.682 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=177)      0.217       1.899         u_CORES/u_debug_core_0/resetn
 CLMS_146_129/RSCO                 td                    0.092       1.991 f       u_CORES/u_debug_core_0/data_pipe[4][6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       1.991         ntR57            
 CLMS_146_133/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.991         Logic Levels: 1  
                                                                                   Logic: 0.276ns(55.984%), Route: 0.217ns(44.016%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 CLMS_146_133/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.011       1.528                          
 clock uncertainty                                       0.000       1.528                          

 Removal time                                            0.000       1.528                          

 Data required time                                                  1.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.528                          
 Data arrival time                                                   1.991                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.463                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895       1.498         ntclkbufg_0      
 CLMA_146_112/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_146_112/Q1                   tco                   0.184       1.682 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=177)      0.237       1.919         u_CORES/u_debug_core_0/resetn
 CLMA_138_113/RSCO                 td                    0.092       2.011 f       u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.011         ntR51            
 CLMA_138_117/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.011         Logic Levels: 1  
                                                                                   Logic: 0.276ns(53.801%), Route: 0.237ns(46.199%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 CLMA_138_117/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.022       1.517                          
 clock uncertainty                                       0.000       1.517                          

 Removal time                                            0.000       1.517                          

 Data required time                                                  1.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.517                          
 Data arrival time                                                   2.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.494                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][8]/opit_0_inv_L5Q_perm/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895       1.498         ntclkbufg_0      
 CLMA_146_112/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_146_112/Q1                   tco                   0.184       1.682 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=177)      0.237       1.919         u_CORES/u_debug_core_0/resetn
 CLMA_138_113/RSCO                 td                    0.092       2.011 f       u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.011         ntR51            
 CLMA_138_117/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[2][8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.011         Logic Levels: 1  
                                                                                   Logic: 0.276ns(53.801%), Route: 0.237ns(46.199%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 CLMA_138_117/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.022       1.517                          
 clock uncertainty                                       0.000       1.517                          

 Removal time                                            0.000       1.517                          

 Data required time                                                  1.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.517                          
 Data arrival time                                                   2.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.494                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : es1_sdout (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                         0.000       0.000 f                        
 W6                                                      0.000       0.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.918       0.989 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.989         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097       1.086 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        2.094       3.180         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000       3.180 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.950       4.130         ntclkbufg_3      
 CLMA_162_112/CLK                                                          f       ES8156_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_112/Q1                   tco                   0.223       4.353 f       ES8156_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.905       6.258         nt_es1_sdout     
 IOL_35_5/DO                       td                    0.106       6.364 f       es1_sdout_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.364         es1_sdout_obuf/ntO
 IOBS_TB_32_0/PAD                  td                    3.238       9.602 f       es1_sdout_obuf/opit_0/O
                                   net (fanout=1)        0.093       9.695         es1_sdout        
 AB5                                                                       f       es1_sdout (port) 

 Data arrival time                                                   9.695         Logic Levels: 2  
                                                                                   Logic: 3.567ns(64.097%), Route: 1.998ns(35.903%)
====================================================================================================

====================================================================================================

Startpoint  : lin_test (port)
Endpoint    : lin_led (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 Y13                                                     0.000       0.000 f       lin_test (port)  
                                   net (fanout=1)        0.081       0.081         lin_test         
 IOBD_165_0/DIN                    td                    0.918       0.999 f       lin_test_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         lin_test_ibuf/ntD
 IOL_167_6/RX_DATA_DD              td                    0.097       1.096 f       lin_test_ibuf/opit_1/OUT
                                   net (fanout=1)        1.195       2.291         nt_lin_test      
 CLMA_98_88/Y0                     td                    0.150       2.441 f       N0_1/gateop_perm/Z
                                   net (fanout=1)        2.187       4.628         nt_lin_led       
 IOL_19_374/DO                     td                    0.106       4.734 f       lin_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       4.734         lin_led_obuf/ntO 
 IOBD_16_376/PAD                   td                    3.238       7.972 f       lin_led_obuf/opit_0/O
                                   net (fanout=1)        0.109       8.081         lin_led          
 B2                                                                        f       lin_led (port)   

 Data arrival time                                                   8.081         Logic Levels: 5  
                                                                                   Logic: 4.509ns(55.798%), Route: 3.572ns(44.202%)
====================================================================================================

====================================================================================================

Startpoint  : lout_test (port)
Endpoint    : lout_led (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V7                                                      0.000       0.000 f       lout_test (port) 
                                   net (fanout=1)        0.074       0.074         lout_test        
 IOBD_45_0/DIN                     td                    0.918       0.992 f       lout_test_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.992         lout_test_ibuf/ntD
 IOL_47_6/RX_DATA_DD               td                    0.097       1.089 f       lout_test_ibuf/opit_1/OUT
                                   net (fanout=1)        0.999       2.088         nt_lout_test     
 CLMA_18_76/Y0                     td                    0.150       2.238 f       N1_1/gateop_perm/Z
                                   net (fanout=1)        1.876       4.114         nt_lout_led      
 IOL_19_373/DO                     td                    0.106       4.220 f       lout_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       4.220         lout_led_obuf/ntO
 IOBS_TB_17_376/PAD                td                    3.238       7.458 f       lout_led_obuf/opit_0/O
                                   net (fanout=1)        0.107       7.565         lout_led         
 A2                                                                        f       lout_led (port)  

 Data arrival time                                                   7.565         Logic Levels: 5  
                                                                                   Logic: 4.509ns(59.603%), Route: 3.056ns(40.397%)
====================================================================================================

====================================================================================================

Startpoint  : es7243_sda (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB10                                                    0.000       0.000 r       es7243_sda (port)
                                   net (fanout=1)        0.063       0.063         nt_es7243_sda    
 IOBR_TB_148_0/DIN                 td                    0.735       0.798 r       ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_0/O
                                   net (fanout=1)        0.000       0.798         ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/ntI
 IOL_151_5/RX_DATA_DD              td                    0.066       0.864 r       ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_1/OUT
                                   net (fanout=2)        0.427       1.291         _N0              
 CLMA_146_52/M2                                                            r       u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/D

 Data arrival time                                                   1.291         Logic Levels: 2  
                                                                                   Logic: 0.801ns(62.045%), Route: 0.490ns(37.955%)
====================================================================================================

====================================================================================================

Startpoint  : es7243_sda (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB10                                                    0.000       0.000 r       es7243_sda (port)
                                   net (fanout=1)        0.063       0.063         nt_es7243_sda    
 IOBR_TB_148_0/DIN                 td                    0.735       0.798 r       ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_0/O
                                   net (fanout=1)        0.000       0.798         ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/ntI
 IOL_151_5/RX_DATA_DD              td                    0.066       0.864 r       ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_1/OUT
                                   net (fanout=2)        0.624       1.488         _N0              
 CLMS_150_81/CD                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/D

 Data arrival time                                                   1.488         Logic Levels: 2  
                                                                                   Logic: 0.801ns(53.831%), Route: 0.687ns(46.169%)
====================================================================================================

====================================================================================================

Startpoint  : es0_dsclk (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735       0.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         es0_dsclk_ibuf/ntD
 IOL_159_6/RX_DATA_DD              td                    0.066       0.879 r       es0_dsclk_ibuf/opit_1/OUT
                                   net (fanout=2)        0.712       1.591         nt_es0_dsclk     
 CLMA_146_104/M3                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/D

 Data arrival time                                                   1.591         Logic Levels: 2  
                                                                                   Logic: 0.801ns(50.346%), Route: 0.790ns(49.654%)
====================================================================================================

{PLL|u_pll/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           Low Pulse Width   DRM_142_4/CLKA[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_142_4/CLKA[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_178_128/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA[0]
====================================================================================================

{voice_loop_test|es1_dsclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.664     500.000         0.336           High Pulse Width  CLMA_154_113/CLK        ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/CLK
 499.664     500.000         0.336           Low Pulse Width   CLMA_154_113/CLK        ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/CLK
 499.664     500.000         0.336           High Pulse Width  CLMA_154_116/CLK        ES8156_i2s_tx/sr[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{voice_loop_test|es0_dsclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.504     500.000         0.496           High Pulse Width  CLMS_166_117/CLK        ES7243_i2s_rx/cnt[1]/opit_0_inv_L5Q_perm/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_166_117/CLK        ES7243_i2s_rx/cnt[1]/opit_0_inv_L5Q_perm/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_150_117/CLK        ES7243_i2s_rx/data[2]/opit_0_inv/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_142_4/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_142_4/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_178_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.664      50.000          0.336           High Pulse Width  CLMA_138_85/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           Low Pulse Width   CLMA_138_85/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           High Pulse Width  CLMA_138_85/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------+
| Type       | File Name                                                                      
+----------------------------------------------------------------------------------------------+
| Input      | C:/Users/a2711/Desktop/voice_loop_50/place_route/voice_loop_test_pnr.adf       
| Output     | C:/Users/a2711/Desktop/voice_loop_50/report_timing/voice_loop_test_rtp.adf     
|            | C:/Users/a2711/Desktop/voice_loop_50/report_timing/voice_loop_test.rtr         
|            | C:/Users/a2711/Desktop/voice_loop_50/report_timing/rtr.db                      
+----------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 958 MB
Total CPU time to report_timing completion : 0h:0m:9s
Process Total CPU time to report_timing completion : 0h:0m:9s
Total real time to report_timing completion : 0h:0m:10s
