<stg><name>array_copy</name>


<trans_list>

<trans id="39" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha

]]></Node>
<StgValue><ssdm name="alpha_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="28" op_0_bw="64">
<![CDATA[
entry:9 %ys_u5_27fixp = alloca i64 1

]]></Node>
<StgValue><ssdm name="ys_u5_27fixp"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %vla_u3_29fixp1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="vla_u3_29fixp1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:11 %call_ln0 = call void @array_copy_Pipeline_VITIS_LOOP_35_1, i32 %alpha_read, i32 %vla_u3_29fixp1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:11 %call_ln0 = call void @array_copy_Pipeline_VITIS_LOOP_35_1, i32 %alpha_read, i32 %vla_u3_29fixp1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %y_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="28" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:12 %call_ln0 = call void @array_copy_Pipeline_VITIS_LOOP_49_2, i32 %vla_u3_29fixp1, i28 %ys_u5_27fixp

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13 %p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %y_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="20" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="28" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:12 %call_ln0 = call void @array_copy_Pipeline_VITIS_LOOP_49_2, i32 %vla_u3_29fixp1, i28 %ys_u5_27fixp

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="21" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="62">
<![CDATA[
entry:14 %p_cast_cast = sext i62 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:15 %gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:16 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="24" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="28" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:17 %call_ln0 = call void @array_copy_Pipeline_VITIS_LOOP_54_3, i32 %gmem, i62 %p_cast, i28 %ys_u5_27fixp

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="25" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="28" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:17 %call_ln0 = call void @array_copy_Pipeline_VITIS_LOOP_54_3, i32 %gmem, i62 %p_cast, i28 %ys_u5_27fixp

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="26" st_id="7" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:18 %empty_20 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="27" st_id="8" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:18 %empty_20 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="28" st_id="9" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:18 %empty_20 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="29" st_id="10" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:18 %empty_20 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="30" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="31" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 16, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="11" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:18 %empty_20 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="38" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0">
<![CDATA[
entry:19 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="49" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="50" name="y" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="51" name="alpha" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="alpha"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="53" from="_ssdm_op_Read.ap_auto.float" to="alpha_read" fromId="52" toId="12">
</dataflow>
<dataflow id="54" from="alpha" to="alpha_read" fromId="51" toId="12">
</dataflow>
<dataflow id="56" from="StgValue_55" to="ys_u5_27fixp" fromId="55" toId="13">
</dataflow>
<dataflow id="57" from="StgValue_55" to="vla_u3_29fixp1" fromId="55" toId="14">
</dataflow>
<dataflow id="59" from="array_copy_Pipeline_VITIS_LOOP_35_1" to="call_ln0" fromId="58" toId="15">
</dataflow>
<dataflow id="60" from="alpha_read" to="call_ln0" fromId="12" toId="15">
</dataflow>
<dataflow id="61" from="vla_u3_29fixp1" to="call_ln0" fromId="14" toId="15">
</dataflow>
<dataflow id="62" from="array_copy_Pipeline_VITIS_LOOP_35_1" to="call_ln0" fromId="58" toId="16">
</dataflow>
<dataflow id="63" from="alpha_read" to="call_ln0" fromId="12" toId="16">
</dataflow>
<dataflow id="64" from="vla_u3_29fixp1" to="call_ln0" fromId="14" toId="16">
</dataflow>
<dataflow id="66" from="_ssdm_op_Read.s_axilite.i64" to="y_read" fromId="65" toId="17">
</dataflow>
<dataflow id="67" from="y" to="y_read" fromId="50" toId="17">
</dataflow>
<dataflow id="69" from="array_copy_Pipeline_VITIS_LOOP_49_2" to="call_ln0" fromId="68" toId="18">
</dataflow>
<dataflow id="70" from="vla_u3_29fixp1" to="call_ln0" fromId="14" toId="18">
</dataflow>
<dataflow id="71" from="ys_u5_27fixp" to="call_ln0" fromId="13" toId="18">
</dataflow>
<dataflow id="73" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="p_cast" fromId="72" toId="19">
</dataflow>
<dataflow id="74" from="y_read" to="p_cast" fromId="17" toId="19">
</dataflow>
<dataflow id="76" from="StgValue_75" to="p_cast" fromId="75" toId="19">
</dataflow>
<dataflow id="78" from="StgValue_77" to="p_cast" fromId="77" toId="19">
</dataflow>
<dataflow id="79" from="array_copy_Pipeline_VITIS_LOOP_49_2" to="call_ln0" fromId="68" toId="20">
</dataflow>
<dataflow id="80" from="vla_u3_29fixp1" to="call_ln0" fromId="14" toId="20">
</dataflow>
<dataflow id="81" from="ys_u5_27fixp" to="call_ln0" fromId="13" toId="20">
</dataflow>
<dataflow id="82" from="p_cast" to="p_cast_cast" fromId="19" toId="21">
</dataflow>
<dataflow id="83" from="gmem" to="gmem_addr" fromId="49" toId="22">
</dataflow>
<dataflow id="84" from="p_cast_cast" to="gmem_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="86" from="_ssdm_op_WriteReq.m_axi.p1i32" to="empty" fromId="85" toId="23">
</dataflow>
<dataflow id="87" from="gmem_addr" to="empty" fromId="22" toId="23">
</dataflow>
<dataflow id="89" from="StgValue_88" to="empty" fromId="88" toId="23">
</dataflow>
<dataflow id="91" from="array_copy_Pipeline_VITIS_LOOP_54_3" to="call_ln0" fromId="90" toId="24">
</dataflow>
<dataflow id="92" from="gmem" to="call_ln0" fromId="49" toId="24">
</dataflow>
<dataflow id="93" from="p_cast" to="call_ln0" fromId="19" toId="24">
</dataflow>
<dataflow id="94" from="ys_u5_27fixp" to="call_ln0" fromId="13" toId="24">
</dataflow>
<dataflow id="95" from="array_copy_Pipeline_VITIS_LOOP_54_3" to="call_ln0" fromId="90" toId="25">
</dataflow>
<dataflow id="96" from="gmem" to="call_ln0" fromId="49" toId="25">
</dataflow>
<dataflow id="97" from="p_cast" to="call_ln0" fromId="19" toId="25">
</dataflow>
<dataflow id="98" from="ys_u5_27fixp" to="call_ln0" fromId="13" toId="25">
</dataflow>
<dataflow id="100" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_20" fromId="99" toId="26">
</dataflow>
<dataflow id="101" from="gmem_addr" to="empty_20" fromId="22" toId="26">
</dataflow>
<dataflow id="102" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_20" fromId="99" toId="27">
</dataflow>
<dataflow id="103" from="gmem_addr" to="empty_20" fromId="22" toId="27">
</dataflow>
<dataflow id="104" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_20" fromId="99" toId="28">
</dataflow>
<dataflow id="105" from="gmem_addr" to="empty_20" fromId="22" toId="28">
</dataflow>
<dataflow id="106" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_20" fromId="99" toId="29">
</dataflow>
<dataflow id="107" from="gmem_addr" to="empty_20" fromId="22" toId="29">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="108" toId="30">
</dataflow>
<dataflow id="111" from="empty_8" to="spectopmodule_ln0" fromId="110" toId="30">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="112" toId="31">
</dataflow>
<dataflow id="114" from="gmem" to="specinterface_ln0" fromId="49" toId="31">
</dataflow>
<dataflow id="116" from="empty" to="specinterface_ln0" fromId="115" toId="31">
</dataflow>
<dataflow id="118" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="31">
</dataflow>
<dataflow id="119" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="31">
</dataflow>
<dataflow id="121" from="empty_0" to="specinterface_ln0" fromId="120" toId="31">
</dataflow>
<dataflow id="122" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="31">
</dataflow>
<dataflow id="123" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="31">
</dataflow>
<dataflow id="125" from="empty_1" to="specinterface_ln0" fromId="124" toId="31">
</dataflow>
<dataflow id="127" from="empty_2" to="specinterface_ln0" fromId="126" toId="31">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="120" toId="31">
</dataflow>
<dataflow id="129" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="31">
</dataflow>
<dataflow id="130" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="31">
</dataflow>
<dataflow id="131" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="31">
</dataflow>
<dataflow id="132" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="31">
</dataflow>
<dataflow id="133" from="empty_0" to="specinterface_ln0" fromId="120" toId="31">
</dataflow>
<dataflow id="134" from="empty_0" to="specinterface_ln0" fromId="120" toId="31">
</dataflow>
<dataflow id="136" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="31">
</dataflow>
<dataflow id="137" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="31">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="138" toId="32">
</dataflow>
<dataflow id="140" from="gmem" to="specbitsmap_ln0" fromId="49" toId="32">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="112" toId="33">
</dataflow>
<dataflow id="142" from="y" to="specinterface_ln0" fromId="50" toId="33">
</dataflow>
<dataflow id="144" from="empty_3" to="specinterface_ln0" fromId="143" toId="33">
</dataflow>
<dataflow id="145" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="33">
</dataflow>
<dataflow id="146" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="33">
</dataflow>
<dataflow id="147" from="empty_0" to="specinterface_ln0" fromId="120" toId="33">
</dataflow>
<dataflow id="148" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="33">
</dataflow>
<dataflow id="149" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="33">
</dataflow>
<dataflow id="151" from="empty_4" to="specinterface_ln0" fromId="150" toId="33">
</dataflow>
<dataflow id="153" from="empty_5" to="specinterface_ln0" fromId="152" toId="33">
</dataflow>
<dataflow id="154" from="empty_0" to="specinterface_ln0" fromId="120" toId="33">
</dataflow>
<dataflow id="155" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="33">
</dataflow>
<dataflow id="156" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="33">
</dataflow>
<dataflow id="157" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="33">
</dataflow>
<dataflow id="158" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="33">
</dataflow>
<dataflow id="159" from="empty_0" to="specinterface_ln0" fromId="120" toId="33">
</dataflow>
<dataflow id="161" from="empty_6" to="specinterface_ln0" fromId="160" toId="33">
</dataflow>
<dataflow id="162" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="33">
</dataflow>
<dataflow id="163" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="33">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="112" toId="34">
</dataflow>
<dataflow id="165" from="y" to="specinterface_ln0" fromId="50" toId="34">
</dataflow>
<dataflow id="167" from="empty_7" to="specinterface_ln0" fromId="166" toId="34">
</dataflow>
<dataflow id="168" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="34">
</dataflow>
<dataflow id="169" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="34">
</dataflow>
<dataflow id="170" from="empty_0" to="specinterface_ln0" fromId="120" toId="34">
</dataflow>
<dataflow id="171" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="34">
</dataflow>
<dataflow id="172" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="34">
</dataflow>
<dataflow id="173" from="empty_0" to="specinterface_ln0" fromId="120" toId="34">
</dataflow>
<dataflow id="174" from="empty_0" to="specinterface_ln0" fromId="120" toId="34">
</dataflow>
<dataflow id="175" from="empty_0" to="specinterface_ln0" fromId="120" toId="34">
</dataflow>
<dataflow id="176" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="34">
</dataflow>
<dataflow id="177" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="34">
</dataflow>
<dataflow id="178" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="34">
</dataflow>
<dataflow id="179" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="34">
</dataflow>
<dataflow id="180" from="empty_0" to="specinterface_ln0" fromId="120" toId="34">
</dataflow>
<dataflow id="181" from="empty_6" to="specinterface_ln0" fromId="160" toId="34">
</dataflow>
<dataflow id="182" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="34">
</dataflow>
<dataflow id="183" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="34">
</dataflow>
<dataflow id="184" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="138" toId="35">
</dataflow>
<dataflow id="185" from="alpha" to="specbitsmap_ln0" fromId="51" toId="35">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="112" toId="36">
</dataflow>
<dataflow id="187" from="alpha" to="specinterface_ln0" fromId="51" toId="36">
</dataflow>
<dataflow id="188" from="empty_7" to="specinterface_ln0" fromId="166" toId="36">
</dataflow>
<dataflow id="189" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="36">
</dataflow>
<dataflow id="190" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="36">
</dataflow>
<dataflow id="191" from="empty_0" to="specinterface_ln0" fromId="120" toId="36">
</dataflow>
<dataflow id="192" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="36">
</dataflow>
<dataflow id="193" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="36">
</dataflow>
<dataflow id="194" from="empty_0" to="specinterface_ln0" fromId="120" toId="36">
</dataflow>
<dataflow id="195" from="empty_0" to="specinterface_ln0" fromId="120" toId="36">
</dataflow>
<dataflow id="196" from="empty_0" to="specinterface_ln0" fromId="120" toId="36">
</dataflow>
<dataflow id="197" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="36">
</dataflow>
<dataflow id="198" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="36">
</dataflow>
<dataflow id="199" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="36">
</dataflow>
<dataflow id="200" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="36">
</dataflow>
<dataflow id="201" from="empty_0" to="specinterface_ln0" fromId="120" toId="36">
</dataflow>
<dataflow id="202" from="empty_0" to="specinterface_ln0" fromId="120" toId="36">
</dataflow>
<dataflow id="203" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="36">
</dataflow>
<dataflow id="204" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="36">
</dataflow>
<dataflow id="205" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_20" fromId="99" toId="37">
</dataflow>
<dataflow id="206" from="gmem_addr" to="empty_20" fromId="22" toId="37">
</dataflow>
</dataflows>


</stg>
