# [doc = "Register `PCLKSEL` reader"] pub type R = crate :: R < PclkselSpec > ; # [doc = "Register `PCLKSEL` writer"] pub type W = crate :: W < PclkselSpec > ; # [doc = "Field `PCLKDIV` reader - Selects the divide value for the clock used for all APB peripherals. 0 = The divider is turned off., no clock will be provided to APB peripherals.. 1 = The input clock is divided by 1 to produce the APB peripheral clock. 2 = The input clock is divided by 2 to produce the APB peripheral clock. 3 = The input clock is divided by 3 to produce the APB peripheral clock. ... 31 = The input clock is divided by 31 to produce the APB peripheral clock."] pub type PclkdivR = crate :: FieldReader ; # [doc = "Field `PCLKDIV` writer - Selects the divide value for the clock used for all APB peripherals. 0 = The divider is turned off., no clock will be provided to APB peripherals.. 1 = The input clock is divided by 1 to produce the APB peripheral clock. 2 = The input clock is divided by 2 to produce the APB peripheral clock. 3 = The input clock is divided by 3 to produce the APB peripheral clock. ... 31 = The input clock is divided by 31 to produce the APB peripheral clock."] pub type PclkdivW < 'a , REG > = crate :: FieldWriter < 'a , REG , 5 > ; impl R { # [doc = "Bits 0:4 - Selects the divide value for the clock used for all APB peripherals. 0 = The divider is turned off., no clock will be provided to APB peripherals.. 1 = The input clock is divided by 1 to produce the APB peripheral clock. 2 = The input clock is divided by 2 to produce the APB peripheral clock. 3 = The input clock is divided by 3 to produce the APB peripheral clock. ... 31 = The input clock is divided by 31 to produce the APB peripheral clock."] # [inline (always)] pub fn pclkdiv (& self) -> PclkdivR { PclkdivR :: new ((self . bits & 0x1f) as u8) } } impl W { # [doc = "Bits 0:4 - Selects the divide value for the clock used for all APB peripherals. 0 = The divider is turned off., no clock will be provided to APB peripherals.. 1 = The input clock is divided by 1 to produce the APB peripheral clock. 2 = The input clock is divided by 2 to produce the APB peripheral clock. 3 = The input clock is divided by 3 to produce the APB peripheral clock. ... 31 = The input clock is divided by 31 to produce the APB peripheral clock."] # [inline (always)] pub fn pclkdiv (& mut self) -> PclkdivW < '_ , PclkselSpec > { PclkdivW :: new (self , 0) } } # [doc = "Peripheral Clock Selection register\n\nYou can [`read`](crate::Reg::read) this register and get [`pclksel::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`pclksel::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct PclkselSpec ; impl crate :: RegisterSpec for PclkselSpec { type Ux = u32 ; } # [doc = "`read()` method returns [`pclksel::R`](R) reader structure"] impl crate :: Readable for PclkselSpec { } # [doc = "`write(|w| ..)` method takes [`pclksel::W`](W) writer structure"] impl crate :: Writable for PclkselSpec { type Safety = crate :: Unsafe ; } # [doc = "`reset()` method sets PCLKSEL to value 0x10"] impl crate :: Resettable for PclkselSpec { const RESET_VALUE : u32 = 0x10 ; }