# vsim top_optimized -coverage -l sim.log -L D:/QuestaSim10_4e/uvm-1.2/win64/uvm_dpi "+UVM_TESTNAME=case0" 
# Start time: 09:50:13 on Jan 09,2018
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.fifo_pkg(fast)
# Loading work.fifo_tb_sv_unit(fast)
# Loading work.FIFO_TB(fast)
# Loading work.arb_if_sv_unit(fast)
# Loading work.arb_if(fast__1)
# Loading work.FIFO1(fast)
# Loading work.RRST_SYNC(fast)
# Loading work.WRST_SYNC(fast)
# Loading work.FIFO_MEM(fast)
# Loading work.SYNC_R2W(fast)
# Loading work.SYNC_W2R(fast)
# Loading work.WPTR_FULL(fast)
# Loading work.RPTR_EMPTY(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.arb_if(fast)
# Loading D:/QuestaSim10_4e/uvm-1.1d\win64\uvm_dpi.dll
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# run case0
# UVM_INFO @ 0: reporter [RNTST] Running test case0...
# UVM_INFO tb/drv.svh(48) @ 0: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/drv.svh(48) @ 0: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/drv.svh(53) @ 0: uvm_test_top.env0.i_agt.drv0 [drv] read fifo
# UVM_INFO tb/drv.svh(53) @ 0: uvm_test_top.env0.i_agt.drv0 [drv] read fifo
# UVM_INFO tb/drv.svh(48) @ 0: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/drv.svh(48) @ 0: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/drv.svh(48) @ 0: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/drv.svh(53) @ 0: uvm_test_top.env0.i_agt.drv0 [drv] read fifo
# UVM_INFO tb/drv.svh(48) @ 0: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/drv.svh(53) @ 0: uvm_test_top.env0.i_agt.drv0 [drv] read fifo
# UVM_INFO tb/mon.svh(39) @ 10: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 10: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 10: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 10: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 20: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 20: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 20: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 20: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 20: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 20: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 30: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 30: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 30: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 30: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 40: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 40: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 40: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 40: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 40: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 40: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 50: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 50: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 50: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 50: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 60: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 60: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 60: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 60: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 60: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 60: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 70: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 70: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 70: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 70: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 80: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 80: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 80: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 80: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 80: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 80: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 90: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 90: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 90: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 90: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 100: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 100: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 100: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 100: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 100: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 100: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   63
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [drv]    10
# [mon]    20
# [rm]    20
# [sb]    10
# ** Note: $finish    : D:/QuestaSim10_4e/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 100 ns  Iteration: 105  Instance: /FIFO_TB
# 1
# Break in Task uvm_pkg/uvm_root::run_test at D:/QuestaSim10_4e/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do sim.do
# End time: 09:54:37 on Jan 09,2018, Elapsed time: 0:04:24
# Errors: 0, Warnings: 0
# D:/QuestaSim10_4e/uvm-1.2/win64
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 09:54:37 on Jan 09,2018
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module WRST_SYNC
# -- Compiling module RRST_SYNC
# -- Compiling module SYNC_R2W
# -- Compiling module SYNC_W2R
# -- Compiling module WPTR_FULL
# -- Compiling module RPTR_EMPTY
# -- Compiling module FIFO_MEM
# -- Compiling module FIFO1
# 
# Top level modules:
# 	FIFO1
# End time: 09:54:37 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 09:54:37 on Jan 09,2018
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package fifo_pkg
# ** Note: (vlog-2286) Using implicit +incdir+D:/QuestaSim10_4e/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface arb_if
# -- Compiling package arb_if_sv_unit
# -- Compiling interface arb_if
# -- Compiling package fifo_tb_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package fifo_pkg
# -- Compiling module FIFO_TB
# 
# Top level modules:
# 	FIFO_TB
# End time: 09:54:38 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 09:54:38 on Jan 09,2018
# vopt -reportprogress 300 FIFO_TB "+acc" "+cover=bcesf" -o top_optimized 
# 
# Top level modules:
# 	FIFO_TB
# 
# Analyzing design...
# -- Loading module FIFO_TB
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface arb_if
# -- Loading module FIFO1
# -- Loading module RRST_SYNC
# -- Loading module WRST_SYNC
# -- Loading module FIFO_MEM
# -- Loading module SYNC_R2W
# -- Loading module SYNC_W2R
# -- Loading module WPTR_FULL
# -- Loading module RPTR_EMPTY
# Optimizing 16 design-units (inlining 0/9 module instances, 0/0 UDP instances):
# -- Optimizing interface arb_if(fast__1)
# -- Optimizing module WPTR_FULL(fast)
# -- Optimizing module FIFO1(fast)
# -- Optimizing module RPTR_EMPTY(fast)
# -- Optimizing module FIFO_TB(fast)
# -- Optimizing module FIFO_MEM(fast)
# -- Optimizing module SYNC_R2W(fast)
# -- Optimizing module SYNC_W2R(fast)
# -- Optimizing module WRST_SYNC(fast)
# -- Optimizing module RRST_SYNC(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package fifo_pkg(fast)
# ** Warning: case0.sv(24): (vopt-2708) Condition Coverage ignoring this statement: 
# 
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing interface arb_if(fast)
# -- Optimizing package arb_if_sv_unit(fast)
# -- Optimizing package fifo_tb_sv_unit(fast)
# Optimized design name is top_optimized
# End time: 09:54:40 on Jan 09,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# vsim top_optimized -coverage -l sim.log -L D:/QuestaSim10_4e/uvm-1.2/win64/uvm_dpi "+UVM_TESTNAME=case0" 
# Start time: 09:54:40 on Jan 09,2018
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.fifo_pkg(fast)
# Loading work.fifo_tb_sv_unit(fast)
# Loading work.FIFO_TB(fast)
# Loading work.arb_if_sv_unit(fast)
# Loading work.arb_if(fast__1)
# Loading work.FIFO1(fast)
# Loading work.RRST_SYNC(fast)
# Loading work.WRST_SYNC(fast)
# Loading work.FIFO_MEM(fast)
# Loading work.SYNC_R2W(fast)
# Loading work.SYNC_W2R(fast)
# Loading work.WPTR_FULL(fast)
# Loading work.RPTR_EMPTY(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.arb_if(fast)
# ** Error (suppressible): (vsim-8440) tb/drv.svh(63): Clocking block input vif.wcb.wdata is not legal for the left hand side
# 
# of this or another expression.
#    Time: 0 ns  Iteration: 0  Region: /fifo_pkg::drv File: fifo_pkg.svh
# ** Error (suppressible): (vsim-8440) tb/drv.svh(62): Clocking block input vif.wcb.winc is not legal for the left hand side
# 
# of this or another expression.
#    Time: 0 ns  Iteration: 0  Region: /fifo_pkg::drv File: fifo_pkg.svh
# Loading D:/QuestaSim10_4e/uvm-1.1d\win64\uvm_dpi.dll
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.do PAUSED at line 31
cd C:/Users/zhxiaoq9/Desktop/asyn_fifo
do sim.do
# End time: 09:55:19 on Jan 09,2018, Elapsed time: 0:00:39
# Errors: 2, Warnings: 0
# D:/QuestaSim10_4e/uvm-1.2/win64
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 09:55:19 on Jan 09,2018
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module WRST_SYNC
# -- Compiling module RRST_SYNC
# -- Compiling module SYNC_R2W
# -- Compiling module SYNC_W2R
# -- Compiling module WPTR_FULL
# -- Compiling module RPTR_EMPTY
# -- Compiling module FIFO_MEM
# -- Compiling module FIFO1
# 
# Top level modules:
# 	FIFO1
# End time: 09:55:19 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 09:55:19 on Jan 09,2018
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package fifo_pkg
# ** Note: (vlog-2286) Using implicit +incdir+D:/QuestaSim10_4e/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface arb_if
# -- Compiling package arb_if_sv_unit
# -- Compiling interface arb_if
# -- Compiling package fifo_tb_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package fifo_pkg
# -- Compiling module FIFO_TB
# 
# Top level modules:
# 	FIFO_TB
# End time: 09:55:20 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 09:55:20 on Jan 09,2018
# vopt -reportprogress 300 FIFO_TB "+acc" "+cover=bcesf" -o top_optimized 
# 
# Top level modules:
# 	FIFO_TB
# 
# Analyzing design...
# -- Loading module FIFO_TB
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface arb_if
# -- Loading module FIFO1
# -- Loading module RRST_SYNC
# -- Loading module WRST_SYNC
# -- Loading module FIFO_MEM
# -- Loading module SYNC_R2W
# -- Loading module SYNC_W2R
# -- Loading module WPTR_FULL
# -- Loading module RPTR_EMPTY
# Optimizing 16 design-units (inlining 0/9 module instances, 0/0 UDP instances):
# -- Optimizing interface arb_if(fast__1)
# -- Optimizing module WPTR_FULL(fast)
# -- Optimizing module FIFO1(fast)
# -- Optimizing module RPTR_EMPTY(fast)
# -- Optimizing module FIFO_TB(fast)
# -- Optimizing module FIFO_MEM(fast)
# -- Optimizing module SYNC_R2W(fast)
# -- Optimizing module SYNC_W2R(fast)
# -- Optimizing module WRST_SYNC(fast)
# -- Optimizing module RRST_SYNC(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package fifo_pkg(fast)
# ** Warning: case0.sv(24): (vopt-2708) Condition Coverage ignoring this statement: 
# 
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing interface arb_if(fast)
# -- Optimizing package arb_if_sv_unit(fast)
# -- Optimizing package fifo_tb_sv_unit(fast)
# Optimized design name is top_optimized
# End time: 09:55:22 on Jan 09,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# vsim top_optimized -coverage -l sim.log -L D:/QuestaSim10_4e/uvm-1.2/win64/uvm_dpi "+UVM_TESTNAME=case0" 
# Start time: 09:55:22 on Jan 09,2018
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.fifo_pkg(fast)
# Loading work.fifo_tb_sv_unit(fast)
# Loading work.FIFO_TB(fast)
# Loading work.arb_if_sv_unit(fast)
# Loading work.arb_if(fast__1)
# Loading work.FIFO1(fast)
# Loading work.RRST_SYNC(fast)
# Loading work.WRST_SYNC(fast)
# Loading work.FIFO_MEM(fast)
# Loading work.SYNC_R2W(fast)
# Loading work.SYNC_W2R(fast)
# Loading work.WPTR_FULL(fast)
# Loading work.RPTR_EMPTY(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.arb_if(fast)
# Loading D:/QuestaSim10_4e/uvm-1.1d\win64\uvm_dpi.dll
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# run case0
# UVM_INFO @ 0: reporter [RNTST] Running test case0...
# UVM_INFO tb/mon.svh(39) @ 10: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 10: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 10: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 10: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(48) @ 15: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 20: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 20: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 20: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 20: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 20: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 20: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 30: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 30: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 30: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 30: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(48) @ 35: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/drv.svh(53) @ 35: uvm_test_top.env0.i_agt.drv0 [drv] read fifo
# UVM_INFO tb/drv.svh(53) @ 35: uvm_test_top.env0.i_agt.drv0 [drv] read fifo
# UVM_INFO tb/sb.svh(39) @ 40: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 40: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 40: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 40: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 40: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 40: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 50: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 50: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 50: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 50: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(48) @ 55: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 60: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 60: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 60: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 60: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 60: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 60: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 70: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 70: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 70: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 70: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(48) @ 75: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 80: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 80: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 80: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 80: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 80: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 80: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 90: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 90: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 90: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 90: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(48) @ 95: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/drv.svh(53) @ 95: uvm_test_top.env0.i_agt.drv0 [drv] read fifo
# UVM_INFO tb/sb.svh(39) @ 100: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 100: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 100: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 100: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 100: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 100: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 110: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 110: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 110: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 110: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(48) @ 115: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/drv.svh(53) @ 115: uvm_test_top.env0.i_agt.drv0 [drv] read fifo
# UVM_INFO tb/sb.svh(39) @ 120: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 120: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 120: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 120: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 120: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 120: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 130: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 130: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 130: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 130: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 140: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 140: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 140: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 140: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 140: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 140: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 150: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 150: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 150: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 150: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 160: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 160: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 160: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 160: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 160: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 160: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 170: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 170: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 170: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 170: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 180: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 180: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 180: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 180: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 180: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 180: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 190: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 190: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 190: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 190: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 200: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 200: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 200: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 200: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 200: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 200: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 210: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 210: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 210: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 210: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  117
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [drv]    10
# [mon]    42
# [rm]    42
# [sb]    20
# ** Note: $finish    : D:/QuestaSim10_4e/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 215 ns  Iteration: 105  Instance: /FIFO_TB
# 1
# Break in Task uvm_pkg/uvm_root::run_test at D:/QuestaSim10_4e/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do sim.do
# End time: 09:57:42 on Jan 09,2018, Elapsed time: 0:02:20
# Errors: 0, Warnings: 0
# D:/QuestaSim10_4e/uvm-1.2/win64
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 09:57:42 on Jan 09,2018
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module WRST_SYNC
# -- Compiling module RRST_SYNC
# -- Compiling module SYNC_R2W
# -- Compiling module SYNC_W2R
# -- Compiling module WPTR_FULL
# -- Compiling module RPTR_EMPTY
# -- Compiling module FIFO_MEM
# -- Compiling module FIFO1
# 
# Top level modules:
# 	FIFO1
# End time: 09:57:42 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 09:57:42 on Jan 09,2018
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package fifo_pkg
# ** Note: (vlog-2286) Using implicit +incdir+D:/QuestaSim10_4e/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface arb_if
# -- Compiling package arb_if_sv_unit
# -- Compiling interface arb_if
# -- Compiling package fifo_tb_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package fifo_pkg
# -- Compiling module FIFO_TB
# 
# Top level modules:
# 	FIFO_TB
# End time: 09:57:43 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 09:57:43 on Jan 09,2018
# vopt -reportprogress 300 FIFO_TB "+acc" "+cover=bcesf" -o top_optimized 
# 
# Top level modules:
# 	FIFO_TB
# 
# Analyzing design...
# -- Loading module FIFO_TB
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface arb_if
# -- Loading module FIFO1
# -- Loading module RRST_SYNC
# -- Loading module WRST_SYNC
# -- Loading module FIFO_MEM
# -- Loading module SYNC_R2W
# -- Loading module SYNC_W2R
# -- Loading module WPTR_FULL
# -- Loading module RPTR_EMPTY
# Optimizing 16 design-units (inlining 0/9 module instances, 0/0 UDP instances):
# -- Optimizing interface arb_if(fast__1)
# -- Optimizing module WPTR_FULL(fast)
# -- Optimizing module FIFO1(fast)
# -- Optimizing module RPTR_EMPTY(fast)
# -- Optimizing module FIFO_TB(fast)
# -- Optimizing module FIFO_MEM(fast)
# -- Optimizing module SYNC_R2W(fast)
# -- Optimizing module SYNC_W2R(fast)
# -- Optimizing module WRST_SYNC(fast)
# -- Optimizing module RRST_SYNC(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package fifo_pkg(fast)
# ** Warning: case0.sv(24): (vopt-2708) Condition Coverage ignoring this statement: 
# 
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing interface arb_if(fast)
# -- Optimizing package arb_if_sv_unit(fast)
# -- Optimizing package fifo_tb_sv_unit(fast)
# Optimized design name is top_optimized
# End time: 09:57:45 on Jan 09,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# vsim top_optimized -coverage -l sim.log -L D:/QuestaSim10_4e/uvm-1.2/win64/uvm_dpi "+UVM_TESTNAME=case0" 
# Start time: 09:57:45 on Jan 09,2018
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.fifo_pkg(fast)
# Loading work.fifo_tb_sv_unit(fast)
# Loading work.FIFO_TB(fast)
# Loading work.arb_if_sv_unit(fast)
# Loading work.arb_if(fast__1)
# Loading work.FIFO1(fast)
# Loading work.RRST_SYNC(fast)
# Loading work.WRST_SYNC(fast)
# Loading work.FIFO_MEM(fast)
# Loading work.SYNC_R2W(fast)
# Loading work.SYNC_W2R(fast)
# Loading work.WPTR_FULL(fast)
# Loading work.RPTR_EMPTY(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.arb_if(fast)
# ** Fatal: (vsim-8274) tb/drv.svh(73): Virtual interface elem. 'rdb' not found in 'arb_if'.
#    Time: 0 ns  Iteration: 0  Region: /fifo_pkg::drv File: tb/drv.svh
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.do PAUSED at line 31
cd C:/Users/zhxiaoq9/Desktop/asyn_fifo
do sim.do
# End time: 09:58:00 on Jan 09,2018, Elapsed time: 0:00:15
# Errors: 1, Warnings: 0
# D:/QuestaSim10_4e/uvm-1.2/win64
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 09:58:00 on Jan 09,2018
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module WRST_SYNC
# -- Compiling module RRST_SYNC
# -- Compiling module SYNC_R2W
# -- Compiling module SYNC_W2R
# -- Compiling module WPTR_FULL
# -- Compiling module RPTR_EMPTY
# -- Compiling module FIFO_MEM
# -- Compiling module FIFO1
# 
# Top level modules:
# 	FIFO1
# End time: 09:58:00 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 09:58:00 on Jan 09,2018
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package fifo_pkg
# ** Note: (vlog-2286) Using implicit +incdir+D:/QuestaSim10_4e/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface arb_if
# -- Compiling package arb_if_sv_unit
# -- Compiling interface arb_if
# -- Compiling package fifo_tb_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package fifo_pkg
# -- Compiling module FIFO_TB
# 
# Top level modules:
# 	FIFO_TB
# End time: 09:58:01 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 09:58:01 on Jan 09,2018
# vopt -reportprogress 300 FIFO_TB "+acc" "+cover=bcesf" -o top_optimized 
# 
# Top level modules:
# 	FIFO_TB
# 
# Analyzing design...
# -- Loading module FIFO_TB
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface arb_if
# -- Loading module FIFO1
# -- Loading module RRST_SYNC
# -- Loading module WRST_SYNC
# -- Loading module FIFO_MEM
# -- Loading module SYNC_R2W
# -- Loading module SYNC_W2R
# -- Loading module WPTR_FULL
# -- Loading module RPTR_EMPTY
# Optimizing 16 design-units (inlining 0/9 module instances, 0/0 UDP instances):
# -- Optimizing interface arb_if(fast__1)
# -- Optimizing module WPTR_FULL(fast)
# -- Optimizing module FIFO1(fast)
# -- Optimizing module RPTR_EMPTY(fast)
# -- Optimizing module FIFO_TB(fast)
# -- Optimizing module FIFO_MEM(fast)
# -- Optimizing module SYNC_R2W(fast)
# -- Optimizing module SYNC_W2R(fast)
# -- Optimizing module WRST_SYNC(fast)
# -- Optimizing module RRST_SYNC(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package fifo_pkg(fast)
# ** Warning: case0.sv(24): (vopt-2708) Condition Coverage ignoring this statement: 
# 
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing interface arb_if(fast)
# -- Optimizing package arb_if_sv_unit(fast)
# -- Optimizing package fifo_tb_sv_unit(fast)
# Optimized design name is top_optimized
# End time: 09:58:03 on Jan 09,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# vsim top_optimized -coverage -l sim.log -L D:/QuestaSim10_4e/uvm-1.2/win64/uvm_dpi "+UVM_TESTNAME=case0" 
# Start time: 09:58:03 on Jan 09,2018
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.fifo_pkg(fast)
# Loading work.fifo_tb_sv_unit(fast)
# Loading work.FIFO_TB(fast)
# Loading work.arb_if_sv_unit(fast)
# Loading work.arb_if(fast__1)
# Loading work.FIFO1(fast)
# Loading work.RRST_SYNC(fast)
# Loading work.WRST_SYNC(fast)
# Loading work.FIFO_MEM(fast)
# Loading work.SYNC_R2W(fast)
# Loading work.SYNC_W2R(fast)
# Loading work.WPTR_FULL(fast)
# Loading work.RPTR_EMPTY(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.arb_if(fast)
# Loading D:/QuestaSim10_4e/uvm-1.1d\win64\uvm_dpi.dll
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# run case0
# UVM_INFO @ 0: reporter [RNTST] Running test case0...
# UVM_INFO tb/mon.svh(39) @ 10: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 10: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 10: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 10: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(48) @ 15: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 20: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 20: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 20: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 20: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 20: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 20: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 30: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 30: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 30: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 30: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(48) @ 35: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 40: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 40: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 40: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 40: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 40: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 40: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(53) @ 42: uvm_test_top.env0.i_agt.drv0 [drv] read fifo
# UVM_INFO tb/mon.svh(39) @ 50: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 50: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 50: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 50: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(53) @ 50: uvm_test_top.env0.i_agt.drv0 [drv] read fifo
# UVM_INFO tb/sb.svh(39) @ 60: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 60: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 60: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 60: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 60: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 60: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(48) @ 65: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 70: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 70: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 70: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 70: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 80: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 80: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 80: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 80: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 80: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 80: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(48) @ 85: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 90: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 90: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 90: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 90: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 100: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 100: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 100: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 100: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 100: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 100: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(48) @ 105: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 110: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 110: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 110: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 110: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(53) @ 110: uvm_test_top.env0.i_agt.drv0 [drv] read fifo
# UVM_INFO tb/sb.svh(39) @ 120: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 120: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 120: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 120: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 120: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 120: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(48) @ 125: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 130: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 130: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 130: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 130: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(53) @ 130: uvm_test_top.env0.i_agt.drv0 [drv] read fifo
# UVM_INFO tb/sb.svh(39) @ 140: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 140: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 140: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 140: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 140: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 140: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 150: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 150: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 150: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 150: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 160: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 160: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 160: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 160: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 160: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 160: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 170: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 170: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 170: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 170: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 180: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 180: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 180: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 180: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 180: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 180: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 190: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 190: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 190: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 190: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 200: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 200: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 200: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 200: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 200: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 200: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 210: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 210: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 210: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 210: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 220: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 220: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 220: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 220: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 220: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 220: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 230: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 230: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 230: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 230: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  127
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [drv]    10
# [mon]    46
# [rm]    46
# [sb]    22
# ** Note: $finish    : D:/QuestaSim10_4e/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 230 ns  Iteration: 105  Instance: /FIFO_TB
# 1
# Break in Task uvm_pkg/uvm_root::run_test at D:/QuestaSim10_4e/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do sim.do
# End time: 10:01:20 on Jan 09,2018, Elapsed time: 0:03:17
# Errors: 0, Warnings: 0
# D:/QuestaSim10_4e/uvm-1.2/win64
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:01:20 on Jan 09,2018
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module WRST_SYNC
# -- Compiling module RRST_SYNC
# -- Compiling module SYNC_R2W
# -- Compiling module SYNC_W2R
# -- Compiling module WPTR_FULL
# -- Compiling module RPTR_EMPTY
# -- Compiling module FIFO_MEM
# -- Compiling module FIFO1
# 
# Top level modules:
# 	FIFO1
# End time: 10:01:20 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:01:20 on Jan 09,2018
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package fifo_pkg
# ** Note: (vlog-2286) Using implicit +incdir+D:/QuestaSim10_4e/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface arb_if
# -- Compiling package arb_if_sv_unit
# -- Compiling interface arb_if
# -- Compiling package fifo_tb_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package fifo_pkg
# -- Compiling module FIFO_TB
# 
# Top level modules:
# 	FIFO_TB
# End time: 10:01:21 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:01:21 on Jan 09,2018
# vopt -reportprogress 300 FIFO_TB "+acc" "+cover=bcesf" -o top_optimized 
# 
# Top level modules:
# 	FIFO_TB
# 
# Analyzing design...
# -- Loading module FIFO_TB
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface arb_if
# -- Loading module FIFO1
# -- Loading module RRST_SYNC
# -- Loading module WRST_SYNC
# -- Loading module FIFO_MEM
# -- Loading module SYNC_R2W
# -- Loading module SYNC_W2R
# -- Loading module WPTR_FULL
# -- Loading module RPTR_EMPTY
# Optimizing 16 design-units (inlining 0/9 module instances, 0/0 UDP instances):
# -- Optimizing interface arb_if(fast__1)
# -- Optimizing module WPTR_FULL(fast)
# -- Optimizing module FIFO1(fast)
# -- Optimizing module RPTR_EMPTY(fast)
# -- Optimizing module FIFO_TB(fast)
# -- Optimizing module FIFO_MEM(fast)
# -- Optimizing module SYNC_R2W(fast)
# -- Optimizing module SYNC_W2R(fast)
# -- Optimizing module WRST_SYNC(fast)
# -- Optimizing module RRST_SYNC(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package fifo_pkg(fast)
# ** Warning: case0.sv(24): (vopt-2708) Condition Coverage ignoring this statement: 
# 
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing interface arb_if(fast)
# -- Optimizing package arb_if_sv_unit(fast)
# -- Optimizing package fifo_tb_sv_unit(fast)
# Optimized design name is top_optimized
# End time: 10:01:22 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim top_optimized -coverage -l sim.log -L D:/QuestaSim10_4e/uvm-1.2/win64/uvm_dpi "+UVM_TESTNAME=case0" 
# Start time: 10:01:22 on Jan 09,2018
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.fifo_pkg(fast)
# Loading work.fifo_tb_sv_unit(fast)
# Loading work.FIFO_TB(fast)
# Loading work.arb_if_sv_unit(fast)
# Loading work.arb_if(fast__1)
# Loading work.FIFO1(fast)
# Loading work.RRST_SYNC(fast)
# Loading work.WRST_SYNC(fast)
# Loading work.FIFO_MEM(fast)
# Loading work.SYNC_R2W(fast)
# Loading work.SYNC_W2R(fast)
# Loading work.WPTR_FULL(fast)
# Loading work.RPTR_EMPTY(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.arb_if(fast)
# Loading D:/QuestaSim10_4e/uvm-1.1d\win64\uvm_dpi.dll
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# run case0
# UVM_INFO @ 0: reporter [RNTST] Running test case0...
# UVM_INFO tb/mon.svh(39) @ 10: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 10: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 10: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 10: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(48) @ 15: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 20: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 20: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 20: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 20: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 20: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 20: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 30: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 30: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 30: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 30: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(48) @ 35: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 40: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 40: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 40: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 40: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 40: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 40: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(53) @ 42: uvm_test_top.env0.i_agt.drv0 [drv] read fifo
# UVM_INFO tb/mon.svh(39) @ 50: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 50: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 50: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 50: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(53) @ 50: uvm_test_top.env0.i_agt.drv0 [drv] read fifo
# UVM_INFO tb/sb.svh(39) @ 60: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 60: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 60: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 60: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 60: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 60: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(48) @ 65: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 70: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 70: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 70: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 70: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 80: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 80: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 80: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 80: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 80: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 80: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(48) @ 85: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 90: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 90: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 90: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 90: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 100: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 100: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 100: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 100: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 100: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 100: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(48) @ 105: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 110: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 110: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 110: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 110: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(53) @ 110: uvm_test_top.env0.i_agt.drv0 [drv] read fifo
# UVM_INFO tb/sb.svh(39) @ 120: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 120: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 120: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 120: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 120: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 120: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(48) @ 125: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 130: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 130: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 130: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 130: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(53) @ 130: uvm_test_top.env0.i_agt.drv0 [drv] read fifo
# UVM_INFO tb/sb.svh(39) @ 140: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 140: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 140: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 140: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 140: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 140: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 150: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 150: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 150: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 150: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 160: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 160: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 160: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 160: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 160: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 160: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 170: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 170: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 170: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 170: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 180: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 180: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 180: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 180: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 180: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 180: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 190: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 190: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 190: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 190: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 200: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 200: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 200: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 200: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 200: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 200: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 210: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 210: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 210: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 210: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 220: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 220: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 220: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 220: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 220: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 220: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 230: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 230: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 230: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 230: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  127
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [drv]    10
# [mon]    46
# [rm]    46
# [sb]    22
# ** Note: $finish    : D:/QuestaSim10_4e/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 230 ns  Iteration: 105  Instance: /FIFO_TB
# 1
# Break in Task uvm_pkg/uvm_root::run_test at D:/QuestaSim10_4e/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do sim.do
# End time: 10:10:58 on Jan 09,2018, Elapsed time: 0:09:36
# Errors: 0, Warnings: 0
# D:/QuestaSim10_4e/uvm-1.2/win64
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:10:58 on Jan 09,2018
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module WRST_SYNC
# -- Compiling module RRST_SYNC
# -- Compiling module SYNC_R2W
# -- Compiling module SYNC_W2R
# -- Compiling module WPTR_FULL
# -- Compiling module RPTR_EMPTY
# -- Compiling module FIFO_MEM
# -- Compiling module FIFO1
# 
# Top level modules:
# 	FIFO1
# End time: 10:10:58 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:10:58 on Jan 09,2018
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package fifo_pkg
# ** Note: (vlog-2286) Using implicit +incdir+D:/QuestaSim10_4e/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface arb_if
# -- Compiling package arb_if_sv_unit
# -- Compiling interface arb_if
# -- Compiling package fifo_tb_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package fifo_pkg
# -- Compiling module FIFO_TB
# 
# Top level modules:
# 	FIFO_TB
# End time: 10:10:59 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:10:59 on Jan 09,2018
# vopt -reportprogress 300 FIFO_TB "+acc" "+cover=bcesf" -o top_optimized 
# 
# Top level modules:
# 	FIFO_TB
# 
# Analyzing design...
# -- Loading module FIFO_TB
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface arb_if
# -- Loading module FIFO1
# -- Loading module RRST_SYNC
# -- Loading module WRST_SYNC
# -- Loading module FIFO_MEM
# -- Loading module SYNC_R2W
# -- Loading module SYNC_W2R
# -- Loading module WPTR_FULL
# -- Loading module RPTR_EMPTY
# Optimizing 16 design-units (inlining 0/9 module instances, 0/0 UDP instances):
# -- Optimizing interface arb_if(fast__1)
# -- Optimizing module WPTR_FULL(fast)
# -- Optimizing module FIFO1(fast)
# -- Optimizing module RPTR_EMPTY(fast)
# -- Optimizing module FIFO_TB(fast)
# -- Optimizing module FIFO_MEM(fast)
# -- Optimizing module SYNC_R2W(fast)
# -- Optimizing module SYNC_W2R(fast)
# -- Optimizing module WRST_SYNC(fast)
# -- Optimizing module RRST_SYNC(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package fifo_pkg(fast)
# ** Warning: case0.sv(24): (vopt-2708) Condition Coverage ignoring this statement: 
# 
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing interface arb_if(fast)
# -- Optimizing package arb_if_sv_unit(fast)
# -- Optimizing package fifo_tb_sv_unit(fast)
# Optimized design name is top_optimized
# End time: 10:11:00 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim top_optimized -coverage -l sim.log -L D:/QuestaSim10_4e/uvm-1.2/win64/uvm_dpi "+UVM_TESTNAME=case0" 
# Start time: 10:11:00 on Jan 09,2018
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.fifo_pkg(fast)
# Loading work.fifo_tb_sv_unit(fast)
# Loading work.FIFO_TB(fast)
# Loading work.arb_if_sv_unit(fast)
# Loading work.arb_if(fast__1)
# Loading work.FIFO1(fast)
# Loading work.RRST_SYNC(fast)
# Loading work.WRST_SYNC(fast)
# Loading work.FIFO_MEM(fast)
# Loading work.SYNC_R2W(fast)
# Loading work.SYNC_W2R(fast)
# Loading work.WPTR_FULL(fast)
# Loading work.RPTR_EMPTY(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.arb_if(fast)
# Loading D:/QuestaSim10_4e/uvm-1.1d\win64\uvm_dpi.dll
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# run case0
# UVM_INFO @ 0: reporter [RNTST] Running test case0...
# UVM_INFO tb/mon.svh(39) @ 10: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 10: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 10: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 10: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 20: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 20: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 20: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 20: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 20: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 20: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 30: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 30: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 30: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 30: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 40: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 40: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 40: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 40: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 40: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 40: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 50: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 50: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 50: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 50: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 60: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 60: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 60: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 60: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 60: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 60: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 70: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 70: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 70: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 70: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 80: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 80: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 80: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 80: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 80: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 80: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 90: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 90: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 90: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 90: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 100: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 100: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 100: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 100: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 100: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 100: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 110: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 110: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 110: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 110: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 115: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 120: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 120: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 120: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 120: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 120: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 120: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 130: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 130: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 130: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 130: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 135: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 140: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 140: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 140: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 140: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 140: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 140: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(61) @ 142: uvm_test_top.env0.i_agt.drv0 [drv] read fifo
# UVM_INFO tb/mon.svh(39) @ 150: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 150: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 150: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 150: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(61) @ 150: uvm_test_top.env0.i_agt.drv0 [drv] read fifo
# UVM_INFO tb/sb.svh(39) @ 160: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 160: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 160: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 160: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 160: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 160: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(56) @ 165: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 170: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 170: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 170: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 170: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 180: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 180: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 180: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 180: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 180: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 180: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(56) @ 185: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 190: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 190: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 190: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 190: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 200: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 200: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 200: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 200: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 200: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 200: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(56) @ 205: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 210: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 210: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 210: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 210: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(61) @ 210: uvm_test_top.env0.i_agt.drv0 [drv] read fifo
# UVM_INFO tb/sb.svh(39) @ 220: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 220: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 220: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 220: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 220: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 220: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(56) @ 225: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 230: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 230: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 230: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 230: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(61) @ 230: uvm_test_top.env0.i_agt.drv0 [drv] read fifo
# UVM_INFO tb/sb.svh(39) @ 240: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 240: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 240: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 240: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 240: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 240: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 250: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 250: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 250: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 250: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 260: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 260: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 260: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 260: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 260: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 260: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 270: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 270: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 270: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 270: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 280: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 280: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 280: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 280: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 280: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 280: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 290: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 290: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 290: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 290: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 300: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 300: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 300: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 300: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 300: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 300: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 310: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 310: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 310: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 310: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 320: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 320: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 320: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 320: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 320: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 320: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 330: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 330: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 330: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 330: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  177
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [drv]    10
# [mon]    66
# [rm]    66
# [sb]    32
# ** Note: $finish    : D:/QuestaSim10_4e/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 330 ns  Iteration: 105  Instance: /FIFO_TB
# 1
# Break in Task uvm_pkg/uvm_root::run_test at D:/QuestaSim10_4e/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do sim.do
# End time: 10:15:10 on Jan 09,2018, Elapsed time: 0:04:10
# Errors: 0, Warnings: 0
# D:/QuestaSim10_4e/uvm-1.2/win64
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:15:10 on Jan 09,2018
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module WRST_SYNC
# -- Compiling module RRST_SYNC
# -- Compiling module SYNC_R2W
# -- Compiling module SYNC_W2R
# -- Compiling module WPTR_FULL
# -- Compiling module RPTR_EMPTY
# -- Compiling module FIFO_MEM
# -- Compiling module FIFO1
# 
# Top level modules:
# 	FIFO1
# End time: 10:15:10 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:15:10 on Jan 09,2018
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package fifo_pkg
# ** Note: (vlog-2286) Using implicit +incdir+D:/QuestaSim10_4e/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Error: (vlog-13069) ** while parsing file included at fifo_pkg.svh(22)
# ** while parsing macro expansion: 'uvm_do_with' starting at case0.sv(25)
# ** at case0.sv(25): near "}": syntax error, unexpected '}'.
# 
# ** Error: (vlog-13069) ** while parsing file included at fifo_pkg.svh(22)
# ** at case0.sv(39): near "new": syntax error, unexpected new.
# 
# ** Error: (vlog-13069) ** while parsing file included at fifo_pkg.svh(22)
# ** at case0.sv(41): near "endfunction": syntax error, unexpected endfunction.
# 
# ** Error: (vlog-13069) ** while parsing file included at fifo_pkg.svh(22)
# ** at case0.sv(46): near "endfunction": syntax error, unexpected endfunction.
# 
# ** Error: (vlog-13069) fifo_tb.sv(21): near "end": syntax error, unexpected end.
# 
# ** Error: (vlog-13069) fifo_tb.sv(51): near "end": syntax error, unexpected end.
# 
# End time: 10:15:10 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: D:/QuestaSim10_4e/win64/vlog failed.
# Error in macro ./sim.do line 19
# D:/QuestaSim10_4e/win64/vlog failed.
#     while executing
# "vlog -f tb.f"
do sim.do
# D:/QuestaSim10_4e/uvm-1.2/win64
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:15:38 on Jan 09,2018
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module WRST_SYNC
# -- Compiling module RRST_SYNC
# -- Compiling module SYNC_R2W
# -- Compiling module SYNC_W2R
# -- Compiling module WPTR_FULL
# -- Compiling module RPTR_EMPTY
# -- Compiling module FIFO_MEM
# -- Compiling module FIFO1
# 
# Top level modules:
# 	FIFO1
# End time: 10:15:38 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:15:39 on Jan 09,2018
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package fifo_pkg
# ** Note: (vlog-2286) Using implicit +incdir+D:/QuestaSim10_4e/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Error: (vlog-13069) ** while parsing file included at fifo_pkg.svh(22)
# ** while parsing macro expansion: 'uvm_do_with' starting at case0.sv(25)
# ** at case0.sv(25): near "=": syntax error, unexpected '=', expecting ++ or --.
# 
# ** Error: (vlog-13069) ** while parsing file included at fifo_pkg.svh(22)
# ** at case0.sv(39): near "new": syntax error, unexpected new.
# 
# ** Error: (vlog-13069) ** while parsing file included at fifo_pkg.svh(22)
# ** at case0.sv(41): near "endfunction": syntax error, unexpected endfunction.
# 
# ** Error: (vlog-13069) ** while parsing file included at fifo_pkg.svh(22)
# ** at case0.sv(46): near "endfunction": syntax error, unexpected endfunction.
# 
# ** Error: (vlog-13069) fifo_tb.sv(21): near "end": syntax error, unexpected end.
# 
# ** Error: (vlog-13069) fifo_tb.sv(51): near "end": syntax error, unexpected end.
# 
# End time: 10:15:39 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: D:/QuestaSim10_4e/win64/vlog failed.
# Error in macro ./sim.do line 19
# D:/QuestaSim10_4e/win64/vlog failed.
#     while executing
# "vlog -f tb.f"
do sim.do
# D:/QuestaSim10_4e/uvm-1.2/win64
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:15:54 on Jan 09,2018
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module WRST_SYNC
# -- Compiling module RRST_SYNC
# -- Compiling module SYNC_R2W
# -- Compiling module SYNC_W2R
# -- Compiling module WPTR_FULL
# -- Compiling module RPTR_EMPTY
# -- Compiling module FIFO_MEM
# -- Compiling module FIFO1
# 
# Top level modules:
# 	FIFO1
# End time: 10:15:54 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:15:54 on Jan 09,2018
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package fifo_pkg
# ** Note: (vlog-2286) Using implicit +incdir+D:/QuestaSim10_4e/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Error: (vlog-13069) ** while parsing file included at fifo_pkg.svh(22)
# ** while parsing macro expansion: 'uvm_do_with' starting at case0.sv(25)
# ** at case0.sv(25): near "}": syntax error, unexpected '}'.
# 
# ** Error: (vlog-13069) ** while parsing file included at fifo_pkg.svh(22)
# ** at case0.sv(39): near "new": syntax error, unexpected new.
# 
# ** Error: (vlog-13069) ** while parsing file included at fifo_pkg.svh(22)
# ** at case0.sv(41): near "endfunction": syntax error, unexpected endfunction.
# 
# ** Error: (vlog-13069) ** while parsing file included at fifo_pkg.svh(22)
# ** at case0.sv(46): near "endfunction": syntax error, unexpected endfunction.
# 
# ** Error: (vlog-13069) fifo_tb.sv(21): near "end": syntax error, unexpected end.
# 
# ** Error: (vlog-13069) fifo_tb.sv(51): near "end": syntax error, unexpected end.
# 
# End time: 10:15:54 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: D:/QuestaSim10_4e/win64/vlog failed.
# Error in macro ./sim.do line 19
# D:/QuestaSim10_4e/win64/vlog failed.
#     while executing
# "vlog -f tb.f"
do sim.do
# D:/QuestaSim10_4e/uvm-1.2/win64
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:16:17 on Jan 09,2018
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module WRST_SYNC
# -- Compiling module RRST_SYNC
# -- Compiling module SYNC_R2W
# -- Compiling module SYNC_W2R
# -- Compiling module WPTR_FULL
# -- Compiling module RPTR_EMPTY
# -- Compiling module FIFO_MEM
# -- Compiling module FIFO1
# 
# Top level modules:
# 	FIFO1
# End time: 10:16:17 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:16:18 on Jan 09,2018
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package fifo_pkg
# ** Note: (vlog-2286) Using implicit +incdir+D:/QuestaSim10_4e/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Error: (vlog-13069) ** while parsing file included at fifo_pkg.svh(22)
# ** while parsing macro expansion: 'uvm_do_with' starting at case0.sv(25)
# ** at case0.sv(25): near "}": syntax error, unexpected '}'.
# 
# ** Error: (vlog-13069) ** while parsing file included at fifo_pkg.svh(22)
# ** at case0.sv(39): near "new": syntax error, unexpected new.
# 
# ** Error: (vlog-13069) ** while parsing file included at fifo_pkg.svh(22)
# ** at case0.sv(41): near "endfunction": syntax error, unexpected endfunction.
# 
# ** Error: (vlog-13069) ** while parsing file included at fifo_pkg.svh(22)
# ** at case0.sv(46): near "endfunction": syntax error, unexpected endfunction.
# 
# ** Error: (vlog-13069) fifo_tb.sv(21): near "end": syntax error, unexpected end.
# 
# ** Error: (vlog-13069) fifo_tb.sv(51): near "end": syntax error, unexpected end.
# 
# End time: 10:16:18 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: D:/QuestaSim10_4e/win64/vlog failed.
# Error in macro ./sim.do line 19
# D:/QuestaSim10_4e/win64/vlog failed.
#     while executing
# "vlog -f tb.f"
do sim.do
# D:/QuestaSim10_4e/uvm-1.2/win64
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:17:08 on Jan 09,2018
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module WRST_SYNC
# -- Compiling module RRST_SYNC
# -- Compiling module SYNC_R2W
# -- Compiling module SYNC_W2R
# -- Compiling module WPTR_FULL
# -- Compiling module RPTR_EMPTY
# -- Compiling module FIFO_MEM
# -- Compiling module FIFO1
# 
# Top level modules:
# 	FIFO1
# End time: 10:17:08 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:17:08 on Jan 09,2018
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package fifo_pkg
# ** Note: (vlog-2286) Using implicit +incdir+D:/QuestaSim10_4e/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface arb_if
# -- Compiling package arb_if_sv_unit
# -- Compiling interface arb_if
# -- Compiling package fifo_tb_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package fifo_pkg
# -- Compiling module FIFO_TB
# 
# Top level modules:
# 	FIFO_TB
# End time: 10:17:09 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:17:09 on Jan 09,2018
# vopt -reportprogress 300 FIFO_TB "+acc" "+cover=bcesf" -o top_optimized 
# 
# Top level modules:
# 	FIFO_TB
# 
# Analyzing design...
# -- Loading module FIFO_TB
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface arb_if
# -- Loading module FIFO1
# -- Loading module RRST_SYNC
# -- Loading module WRST_SYNC
# -- Loading module FIFO_MEM
# -- Loading module SYNC_R2W
# -- Loading module SYNC_W2R
# -- Loading module WPTR_FULL
# -- Loading module RPTR_EMPTY
# Optimizing 16 design-units (inlining 0/9 module instances, 0/0 UDP instances):
# -- Optimizing interface arb_if(fast__1)
# -- Optimizing module WPTR_FULL(fast)
# -- Optimizing module FIFO1(fast)
# -- Optimizing module RPTR_EMPTY(fast)
# -- Optimizing module FIFO_TB(fast)
# -- Optimizing module FIFO_MEM(fast)
# -- Optimizing module SYNC_R2W(fast)
# -- Optimizing module SYNC_W2R(fast)
# -- Optimizing module WRST_SYNC(fast)
# -- Optimizing module RRST_SYNC(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package fifo_pkg(fast)
# ** Warning: case0.sv(25): (vopt-2708) Condition Coverage ignoring this statement: 
# 
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing interface arb_if(fast)
# -- Optimizing package arb_if_sv_unit(fast)
# -- Optimizing package fifo_tb_sv_unit(fast)
# Optimized design name is top_optimized
# End time: 10:17:11 on Jan 09,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# vsim top_optimized -coverage -l sim.log -L D:/QuestaSim10_4e/uvm-1.2/win64/uvm_dpi "+UVM_TESTNAME=case0" 
# Start time: 10:17:11 on Jan 09,2018
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.fifo_pkg(fast)
# Loading work.fifo_tb_sv_unit(fast)
# Loading work.FIFO_TB(fast)
# Loading work.arb_if_sv_unit(fast)
# Loading work.arb_if(fast__1)
# Loading work.FIFO1(fast)
# Loading work.RRST_SYNC(fast)
# Loading work.WRST_SYNC(fast)
# Loading work.FIFO_MEM(fast)
# Loading work.SYNC_R2W(fast)
# Loading work.SYNC_W2R(fast)
# Loading work.WPTR_FULL(fast)
# Loading work.RPTR_EMPTY(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.arb_if(fast)
# Loading D:/QuestaSim10_4e/uvm-1.1d\win64\uvm_dpi.dll
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# run case0
# UVM_INFO @ 0: reporter [RNTST] Running test case0...
# UVM_INFO tb/mon.svh(39) @ 10: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 10: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 10: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 10: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 20: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 20: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 20: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 20: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 20: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 20: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 30: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 30: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 30: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 30: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 40: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 40: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 40: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 40: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 40: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 40: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 50: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 50: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 50: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 50: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 60: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 60: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 60: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 60: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 60: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 60: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 70: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 70: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 70: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 70: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 80: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 80: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 80: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 80: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 80: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 80: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 90: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 90: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 90: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 90: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 100: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 100: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 100: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 100: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 100: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 100: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 110: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 110: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 110: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 110: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 115: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 120: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 120: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 120: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 120: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 120: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 120: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 130: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 130: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 130: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 130: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 135: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 140: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 140: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 140: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 140: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 140: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 140: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 150: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 150: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 150: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 150: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 155: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 160: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 160: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 160: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 160: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 160: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 160: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 170: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 170: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 170: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 170: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 175: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 180: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 180: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 180: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 180: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 180: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 180: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 190: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 190: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 190: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 190: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 195: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 200: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 200: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 200: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 200: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 200: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 200: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 210: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 210: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 210: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 210: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 215: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 220: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 220: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 220: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 220: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 220: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 220: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 230: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 230: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 230: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 230: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 235: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 240: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 240: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 240: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 240: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 240: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 240: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 250: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 250: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 250: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 250: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 255: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 260: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 260: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 260: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 260: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 260: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 260: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 270: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 270: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 270: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 270: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 275: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 280: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 280: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 280: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 280: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 280: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 280: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 290: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 290: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 290: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 290: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 295: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 300: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 300: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 300: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 300: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 300: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 300: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 310: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 310: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 310: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 310: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 320: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 320: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 320: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 320: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 320: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 320: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 330: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 330: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 330: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 330: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 340: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 340: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 340: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 340: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 340: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 340: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 350: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 350: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 350: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 350: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 360: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 360: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 360: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 360: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 360: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 360: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 370: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 370: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 370: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 370: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 380: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 380: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 380: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 380: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 380: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 380: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 390: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 390: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 390: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 390: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  207
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [drv]    10
# [mon]    78
# [rm]    78
# [sb]    38
# ** Note: $finish    : D:/QuestaSim10_4e/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 395 ns  Iteration: 105  Instance: /FIFO_TB
# 1
# Break in Task uvm_pkg/uvm_root::run_test at D:/QuestaSim10_4e/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do sim.do
# End time: 10:19:34 on Jan 09,2018, Elapsed time: 0:02:23
# Errors: 0, Warnings: 0
# D:/QuestaSim10_4e/uvm-1.2/win64
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:19:34 on Jan 09,2018
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module WRST_SYNC
# -- Compiling module RRST_SYNC
# -- Compiling module SYNC_R2W
# -- Compiling module SYNC_W2R
# -- Compiling module WPTR_FULL
# -- Compiling module RPTR_EMPTY
# -- Compiling module FIFO_MEM
# -- Compiling module FIFO1
# 
# Top level modules:
# 	FIFO1
# End time: 10:19:34 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:19:34 on Jan 09,2018
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package fifo_pkg
# ** Note: (vlog-2286) Using implicit +incdir+D:/QuestaSim10_4e/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface arb_if
# -- Compiling package arb_if_sv_unit
# -- Compiling interface arb_if
# -- Compiling package fifo_tb_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package fifo_pkg
# -- Compiling module FIFO_TB
# 
# Top level modules:
# 	FIFO_TB
# End time: 10:19:35 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:19:35 on Jan 09,2018
# vopt -reportprogress 300 FIFO_TB "+acc" "+cover=bcesf" -o top_optimized 
# 
# Top level modules:
# 	FIFO_TB
# 
# Analyzing design...
# -- Loading module FIFO_TB
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface arb_if
# -- Loading module FIFO1
# -- Loading module RRST_SYNC
# -- Loading module WRST_SYNC
# -- Loading module FIFO_MEM
# -- Loading module SYNC_R2W
# -- Loading module SYNC_W2R
# -- Loading module WPTR_FULL
# -- Loading module RPTR_EMPTY
# Optimizing 16 design-units (inlining 0/9 module instances, 0/0 UDP instances):
# -- Optimizing interface arb_if(fast__1)
# -- Optimizing module WPTR_FULL(fast)
# -- Optimizing module FIFO1(fast)
# -- Optimizing module RPTR_EMPTY(fast)
# -- Optimizing module FIFO_TB(fast)
# -- Optimizing module FIFO_MEM(fast)
# -- Optimizing module SYNC_R2W(fast)
# -- Optimizing module SYNC_W2R(fast)
# -- Optimizing module WRST_SYNC(fast)
# -- Optimizing module RRST_SYNC(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package fifo_pkg(fast)
# ** Warning: case0.sv(25): (vopt-2708) Condition Coverage ignoring this statement: 
# 
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing interface arb_if(fast)
# -- Optimizing package arb_if_sv_unit(fast)
# -- Optimizing package fifo_tb_sv_unit(fast)
# Optimized design name is top_optimized
# End time: 10:19:37 on Jan 09,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# vsim top_optimized -coverage -l sim.log -L D:/QuestaSim10_4e/uvm-1.2/win64/uvm_dpi "+UVM_TESTNAME=case0" 
# Start time: 10:19:37 on Jan 09,2018
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.fifo_pkg(fast)
# Loading work.fifo_tb_sv_unit(fast)
# Loading work.FIFO_TB(fast)
# Loading work.arb_if_sv_unit(fast)
# Loading work.arb_if(fast__1)
# Loading work.FIFO1(fast)
# Loading work.RRST_SYNC(fast)
# Loading work.WRST_SYNC(fast)
# Loading work.FIFO_MEM(fast)
# Loading work.SYNC_R2W(fast)
# Loading work.SYNC_W2R(fast)
# Loading work.WPTR_FULL(fast)
# Loading work.RPTR_EMPTY(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.arb_if(fast)
# Loading D:/QuestaSim10_4e/uvm-1.1d\win64\uvm_dpi.dll
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# run case0
# UVM_INFO @ 0: reporter [RNTST] Running test case0...
# UVM_INFO tb/mon.svh(39) @ 10: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 10: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 10: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 10: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 20: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 20: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 20: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 20: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 20: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 20: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 30: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 30: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 30: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 30: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 40: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 40: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 40: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 40: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 40: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 40: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 50: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 50: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 50: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 50: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 60: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 60: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 60: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 60: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 60: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 60: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 70: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 70: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 70: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 70: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 80: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 80: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 80: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 80: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 80: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 80: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 90: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 90: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 90: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 90: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 100: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 100: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 100: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 100: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 100: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 100: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(56) @ 105: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 110: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 110: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 110: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 110: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 115: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 120: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 120: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 120: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 120: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 120: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 120: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(56) @ 125: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 130: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 130: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 130: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 130: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 135: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 140: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 140: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 140: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 140: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 140: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 140: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(56) @ 145: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 150: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 150: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 150: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 150: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 155: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 160: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 160: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 160: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 160: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 160: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 160: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(56) @ 165: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 170: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 170: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 170: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 170: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 175: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 180: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 180: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 180: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 180: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 180: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 180: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(56) @ 185: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 190: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 190: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 190: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 190: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 195: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 200: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 200: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 200: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 200: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 200: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 200: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 210: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 210: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 210: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 210: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 220: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 220: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 220: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 220: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 220: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 220: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 230: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 230: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 230: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 230: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 240: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 240: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 240: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 240: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 240: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 240: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 250: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 250: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 250: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 250: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 260: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 260: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 260: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 260: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 260: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 260: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 270: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 270: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 270: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 270: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 280: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 280: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 280: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 280: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 280: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 280: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 290: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 290: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 290: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 290: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  157
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [drv]    10
# [mon]    58
# [rm]    58
# [sb]    28
# ** Note: $finish    : D:/QuestaSim10_4e/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 295 ns  Iteration: 105  Instance: /FIFO_TB
# 1
# Break in Task uvm_pkg/uvm_root::run_test at D:/QuestaSim10_4e/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do sim.do
# End time: 10:21:00 on Jan 09,2018, Elapsed time: 0:01:23
# Errors: 0, Warnings: 0
# D:/QuestaSim10_4e/uvm-1.2/win64
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:21:00 on Jan 09,2018
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module WRST_SYNC
# -- Compiling module RRST_SYNC
# -- Compiling module SYNC_R2W
# -- Compiling module SYNC_W2R
# -- Compiling module WPTR_FULL
# -- Compiling module RPTR_EMPTY
# -- Compiling module FIFO_MEM
# -- Compiling module FIFO1
# 
# Top level modules:
# 	FIFO1
# End time: 10:21:00 on Jan 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:21:00 on Jan 09,2018
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package fifo_pkg
# ** Note: (vlog-2286) Using implicit +incdir+D:/QuestaSim10_4e/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface arb_if
# -- Compiling package arb_if_sv_unit
# -- Compiling interface arb_if
# -- Compiling package fifo_tb_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package fifo_pkg
# -- Compiling module FIFO_TB
# 
# Top level modules:
# 	FIFO_TB
# End time: 10:21:01 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 10:21:01 on Jan 09,2018
# vopt -reportprogress 300 FIFO_TB "+acc" "+cover=bcesf" -o top_optimized 
# 
# Top level modules:
# 	FIFO_TB
# 
# Analyzing design...
# -- Loading module FIFO_TB
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface arb_if
# -- Loading module FIFO1
# -- Loading module RRST_SYNC
# -- Loading module WRST_SYNC
# -- Loading module FIFO_MEM
# -- Loading module SYNC_R2W
# -- Loading module SYNC_W2R
# -- Loading module WPTR_FULL
# -- Loading module RPTR_EMPTY
# Optimizing 16 design-units (inlining 0/9 module instances, 0/0 UDP instances):
# -- Optimizing interface arb_if(fast__1)
# -- Optimizing module WPTR_FULL(fast)
# -- Optimizing module FIFO1(fast)
# -- Optimizing module RPTR_EMPTY(fast)
# -- Optimizing module FIFO_TB(fast)
# -- Optimizing module FIFO_MEM(fast)
# -- Optimizing module SYNC_R2W(fast)
# -- Optimizing module SYNC_W2R(fast)
# -- Optimizing module WRST_SYNC(fast)
# -- Optimizing module RRST_SYNC(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package fifo_pkg(fast)
# ** Warning: case0.sv(25): (vopt-2708) Condition Coverage ignoring this statement: 
# 
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing interface arb_if(fast)
# -- Optimizing package arb_if_sv_unit(fast)
# -- Optimizing package fifo_tb_sv_unit(fast)
# Optimized design name is top_optimized
# End time: 10:21:02 on Jan 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim top_optimized -coverage -l sim.log -L D:/QuestaSim10_4e/uvm-1.2/win64/uvm_dpi "+UVM_TESTNAME=case0" 
# Start time: 10:21:03 on Jan 09,2018
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.fifo_pkg(fast)
# Loading work.fifo_tb_sv_unit(fast)
# Loading work.FIFO_TB(fast)
# Loading work.arb_if_sv_unit(fast)
# Loading work.arb_if(fast__1)
# Loading work.FIFO1(fast)
# Loading work.RRST_SYNC(fast)
# Loading work.WRST_SYNC(fast)
# Loading work.FIFO_MEM(fast)
# Loading work.SYNC_R2W(fast)
# Loading work.SYNC_W2R(fast)
# Loading work.WPTR_FULL(fast)
# Loading work.RPTR_EMPTY(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.arb_if(fast)
# Loading D:/QuestaSim10_4e/uvm-1.1d\win64\uvm_dpi.dll
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# run case0
# UVM_INFO @ 0: reporter [RNTST] Running test case0...
# UVM_INFO tb/mon.svh(39) @ 10: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 10: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 10: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 10: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 20: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 20: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 20: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 20: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 20: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 20: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 30: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 30: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 30: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 30: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 40: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 40: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 40: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 40: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 40: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 40: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 50: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 50: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 50: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 50: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 60: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 60: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 60: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 60: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 60: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 60: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 70: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 70: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 70: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 70: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 80: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 80: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 80: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 80: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 80: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 80: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 90: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 90: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 90: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 90: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 100: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 100: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 100: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 100: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 100: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 100: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(56) @ 105: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 110: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 110: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 110: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 110: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 115: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 120: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 120: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 120: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 120: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 120: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 120: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(56) @ 125: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 130: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 130: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 130: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 130: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 135: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 140: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 140: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 140: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 140: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 140: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 140: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(56) @ 145: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 150: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 150: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 150: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 150: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 155: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 160: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 160: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 160: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 160: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 160: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 160: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(56) @ 165: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 170: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 170: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 170: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 170: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 175: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 180: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 180: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 180: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 180: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 180: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 180: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(56) @ 185: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 190: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 190: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 190: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 190: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 195: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 200: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 200: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 200: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 200: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 200: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 200: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(56) @ 205: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 210: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 210: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 210: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 210: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 215: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 220: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 220: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 220: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 220: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 220: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 220: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(56) @ 225: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 230: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 230: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 230: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 230: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 235: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 240: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 240: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 240: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 240: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 240: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 240: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(56) @ 245: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 250: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 250: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 250: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 250: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 255: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 260: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 260: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 260: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 260: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 260: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 260: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(56) @ 265: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 270: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 270: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 270: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 270: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 275: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 280: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 280: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 280: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 280: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 280: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 280: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/drv.svh(56) @ 285: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/mon.svh(39) @ 290: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 290: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 290: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 290: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/drv.svh(56) @ 295: uvm_test_top.env0.i_agt.drv0 [drv] write fifo
# UVM_INFO tb/sb.svh(39) @ 300: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 300: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 300: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 300: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 300: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 300: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 310: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 310: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 310: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 310: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 320: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 320: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 320: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 320: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 320: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 320: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 330: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 330: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 330: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 330: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 340: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 340: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 340: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 340: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 340: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 340: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 350: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 350: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 350: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 350: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 360: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 360: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 360: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 360: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 360: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 360: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 370: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 370: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 370: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 370: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(39) @ 380: uvm_test_top.env0.sb0 [sb] get a transaction from rm
# UVM_INFO tb/mon.svh(39) @ 380: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 380: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 380: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 380: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# UVM_INFO tb/sb.svh(41) @ 380: uvm_test_top.env0.sb0 [sb] get a transaction from out agent
# UVM_INFO tb/mon.svh(39) @ 390: uvm_test_top.env0.o_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/mon.svh(39) @ 390: uvm_test_top.env0.i_agt.mon0 [mon] monitor write a transaction to agent
# UVM_INFO tb/rm.svh(33) @ 390: uvm_test_top.env0.rm0 [rm] get a transaction from monitor
# UVM_INFO tb/rm.svh(35) @ 390: uvm_test_top.env0.rm0 [rm] send a transaction to secore board
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  217
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [drv]    20
# [mon]    78
# [rm]    78
# [sb]    38
# ** Note: $finish    : D:/QuestaSim10_4e/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 395 ns  Iteration: 105  Instance: /FIFO_TB
# 1
# Break in Task uvm_pkg/uvm_root::run_test at D:/QuestaSim10_4e/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
