# Pipelined-Processor
VHDL implementation of a 6-stage pipelined processor has a RISC-like instruction set architecture
