{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702032185471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702032185472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 04:43:05 2023 " "Processing started: Fri Dec 08 04:43:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702032185472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702032185472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica12 -c Practica12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica12 -c Practica12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702032185472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702032186209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702032186209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-arch " "Found design unit 1: vga_sync-arch" {  } { { "vga_sync.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702032201103 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702032201103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702032201103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_test_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_test_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_test_gen-arch " "Found design unit 1: font_test_gen-arch" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702032201107 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_test_gen " "Found entity 1: font_test_gen" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702032201107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702032201107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_rom-arch " "Found design unit 1: font_rom-arch" {  } { { "font_rom.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_rom.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702032201111 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702032201111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702032201111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 principal-behavioral " "Found design unit 1: principal-behavioral" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702032201115 ""} { "Info" "ISGN_ENTITY_NAME" "1 principal " "Found entity 1: principal" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702032201115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702032201115 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_CHAR_VALUE_FOR_TYPE" "x std_logic principal.vhd(77) " "VHDL syntax error at principal.vhd(77): object with std_logic type cannot contain character 'x'" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 77 0 0 } }  } 0 10315 "VHDL syntax error at %3!s!: object with %2!s! type cannot contain character '%1!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702032201120 ""}
{ "Error" "EVRFX_VHDL_USE_CLAUSES_IMPORTING_MULTIPLE_DECLS" "unsigned principal.vhd(76) " "VHDL Use Clause error at principal.vhd(76): more than one Use Clause imports a declaration of simple name \"unsigned\" -- none of the declarations are directly visible" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 76 0 0 } }  } 0 10621 "VHDL Use Clause error at %2!s!: more than one Use Clause imports a declaration of simple name \"%1!s!\" -- none of the declarations are directly visible" 0 0 "Analysis & Synthesis" 0 -1 1702032201120 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "unsigned syn_arit.vhd(26) " "HDL error at syn_arit.vhd(26): see declaration for object \"unsigned\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 26 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702032201120 ""}
{ "Error" "EVRFX_VHDL_ANOTHER_MATCH" "unsigned numeric_std_vhdl1993.vhd(65) " "VHDL error at numeric_std_vhdl1993.vhd(65): another match for \"unsigned\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 65 0 0 } }  } 0 10609 "VHDL error at %2!s!: another match for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702032201121 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "pixel_y principal.vhd(76) " "VHDL error at principal.vhd(76): object \"pixel_y\" is used but not declared" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 76 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1702032201121 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "UNSIGNED principal.vhd(76) " "VHDL Type Conversion error at principal.vhd(76): can't determine type of object or expression near text or symbol \"UNSIGNED\"" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 76 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702032201122 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_CHAR_VALUE_FOR_TYPE" "x std_logic principal.vhd(76) " "VHDL syntax error at principal.vhd(76): object with std_logic type cannot contain character 'x'" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 76 0 0 } }  } 0 10315 "VHDL syntax error at %3!s!: object with %2!s! type cannot contain character '%1!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702032201122 ""}
{ "Error" "EVRFX_VHDL_USE_CLAUSES_IMPORTING_MULTIPLE_DECLS" "unsigned principal.vhd(75) " "VHDL Use Clause error at principal.vhd(75): more than one Use Clause imports a declaration of simple name \"unsigned\" -- none of the declarations are directly visible" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 75 0 0 } }  } 0 10621 "VHDL Use Clause error at %2!s!: more than one Use Clause imports a declaration of simple name \"%1!s!\" -- none of the declarations are directly visible" 0 0 "Analysis & Synthesis" 0 -1 1702032201122 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "pixel_y principal.vhd(75) " "VHDL error at principal.vhd(75): object \"pixel_y\" is used but not declared" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 75 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1702032201122 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "UNSIGNED principal.vhd(75) " "VHDL Type Conversion error at principal.vhd(75): can't determine type of object or expression near text or symbol \"UNSIGNED\"" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 75 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702032201122 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_CHAR_VALUE_FOR_TYPE" "x std_logic principal.vhd(75) " "VHDL syntax error at principal.vhd(75): object with std_logic type cannot contain character 'x'" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 75 0 0 } }  } 0 10315 "VHDL syntax error at %3!s!: object with %2!s! type cannot contain character '%1!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702032201122 ""}
{ "Error" "EVRFX_VHDL_USE_CLAUSES_IMPORTING_MULTIPLE_DECLS" "unsigned principal.vhd(74) " "VHDL Use Clause error at principal.vhd(74): more than one Use Clause imports a declaration of simple name \"unsigned\" -- none of the declarations are directly visible" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 74 0 0 } }  } 0 10621 "VHDL Use Clause error at %2!s!: more than one Use Clause imports a declaration of simple name \"%1!s!\" -- none of the declarations are directly visible" 0 0 "Analysis & Synthesis" 0 -1 1702032201122 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "pixel_y principal.vhd(74) " "VHDL error at principal.vhd(74): object \"pixel_y\" is used but not declared" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 74 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1702032201122 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "UNSIGNED principal.vhd(74) " "VHDL Type Conversion error at principal.vhd(74): can't determine type of object or expression near text or symbol \"UNSIGNED\"" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 74 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702032201122 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_CHAR_VALUE_FOR_TYPE" "x std_logic principal.vhd(74) " "VHDL syntax error at principal.vhd(74): object with std_logic type cannot contain character 'x'" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 74 0 0 } }  } 0 10315 "VHDL syntax error at %3!s!: object with %2!s! type cannot contain character '%1!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702032201122 ""}
{ "Error" "EVRFX_VHDL_USE_CLAUSES_IMPORTING_MULTIPLE_DECLS" "unsigned principal.vhd(73) " "VHDL Use Clause error at principal.vhd(73): more than one Use Clause imports a declaration of simple name \"unsigned\" -- none of the declarations are directly visible" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 73 0 0 } }  } 0 10621 "VHDL Use Clause error at %2!s!: more than one Use Clause imports a declaration of simple name \"%1!s!\" -- none of the declarations are directly visible" 0 0 "Analysis & Synthesis" 0 -1 1702032201122 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "pixel_y principal.vhd(73) " "VHDL error at principal.vhd(73): object \"pixel_y\" is used but not declared" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 73 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1702032201122 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "UNSIGNED principal.vhd(73) " "VHDL Type Conversion error at principal.vhd(73): can't determine type of object or expression near text or symbol \"UNSIGNED\"" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 73 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702032201123 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_CHAR_VALUE_FOR_TYPE" "x std_logic principal.vhd(73) " "VHDL syntax error at principal.vhd(73): object with std_logic type cannot contain character 'x'" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 73 0 0 } }  } 0 10315 "VHDL syntax error at %3!s!: object with %2!s! type cannot contain character '%1!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702032201123 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702032201289 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 08 04:43:21 2023 " "Processing ended: Fri Dec 08 04:43:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702032201289 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702032201289 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702032201289 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702032201289 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702032201944 ""}
