Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jul 29 21:46:30 2024
| Host         : sebastian-MAX-L5 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    137         
TIMING-16  Warning           Large setup violation          289         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (137)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (271)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (137)
--------------------------
 There are 86 register/latch pins with no clock driven by root clock pin: baud_gen/tick_reg[0]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: receptor/recibido_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (271)
--------------------------------------------------
 There are 271 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.093     -920.872                    727                 2992        0.170        0.000                      0                 2992        4.500        0.000                       0                  1701  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.093     -920.872                    727                 2992        0.170        0.000                      0                 2992        4.500        0.000                       0                  1701  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          727  Failing Endpoints,  Worst Slack       -3.093ns,  Total Violation     -920.872ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.093ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/inmediato_tmp_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 1.448ns (19.057%)  route 6.150ns (80.943%))
  Logic Levels:           8  (LUT4=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 10.274 - 5.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.036     3.494    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.618 r  n_0_2106_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.198    n_0_2106_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.294 r  n_0_2106_BUFG_inst/O
                         net (fo=1603, routed)        1.562     5.857    ex/i_clk
    SLICE_X43Y12         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     6.313 r  ex/op_tmp_reg[1]/Q
                         net (fo=22, routed)          0.873     7.186    ex/alu/alu_tmp_reg[2][1]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.124     7.310 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=22, routed)          0.389     7.698    ex/alu/o_ins_type_inferred_i_27_n_1
    SLICE_X42Y12         LUT4 (Prop_lut4_I3_O)        0.124     7.822 f  ex/alu/o_ins_type_inferred_i_21/O
                         net (fo=13, routed)          0.799     8.621    ex/alu/sel0[5]
    SLICE_X41Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.745 f  ex/alu/o_ins_type_inferred_i_36/O
                         net (fo=1, routed)           0.810     9.555    ex/alu/o_ins_type_inferred_i_36_n_1
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.679 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=3, routed)           0.588    10.267    ex/o_ins_type_inferred_i_22_n_1_alias
    SLICE_X39Y10         LUT6 (Prop_lut6_I4_O)        0.124    10.391 r  ex/o_wb_reg_write_inferred_i_6_comp_2/O
                         net (fo=3, routed)           0.664    11.055    ex/o_wb_reg_write_inferred_i_6_n_1
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.124    11.179 r  ex/o_wb_reg_write_inferred_i_3/O
                         net (fo=3, routed)           0.473    11.653    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124    11.777 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.738    12.514    latch_idex/o_stall_inferred_i_4_n_1_alias
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124    12.638 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.817    13.455    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X44Y5          FDRE                                         r  latch_idex/inmediato_tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.725     8.113    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.213 f  n_0_2106_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     8.734    n_0_2106_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.825 f  n_0_2106_BUFG_inst/O
                         net (fo=1603, routed)        1.448    10.273    latch_idex/i_clk
    SLICE_X44Y5          FDRE                                         r  latch_idex/inmediato_tmp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.549    10.823    
                         clock uncertainty           -0.035    10.787    
    SLICE_X44Y5          FDRE (Setup_fdre_C_R)       -0.426    10.361    latch_idex/inmediato_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                         -13.455    
  -------------------------------------------------------------------
                         slack                                 -3.093    

Slack (VIOLATED) :        -3.093ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/pc_tmp_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 1.448ns (19.057%)  route 6.150ns (80.943%))
  Logic Levels:           8  (LUT4=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 10.274 - 5.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.036     3.494    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.618 r  n_0_2106_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.198    n_0_2106_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.294 r  n_0_2106_BUFG_inst/O
                         net (fo=1603, routed)        1.562     5.857    ex/i_clk
    SLICE_X43Y12         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     6.313 r  ex/op_tmp_reg[1]/Q
                         net (fo=22, routed)          0.873     7.186    ex/alu/alu_tmp_reg[2][1]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.124     7.310 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=22, routed)          0.389     7.698    ex/alu/o_ins_type_inferred_i_27_n_1
    SLICE_X42Y12         LUT4 (Prop_lut4_I3_O)        0.124     7.822 f  ex/alu/o_ins_type_inferred_i_21/O
                         net (fo=13, routed)          0.799     8.621    ex/alu/sel0[5]
    SLICE_X41Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.745 f  ex/alu/o_ins_type_inferred_i_36/O
                         net (fo=1, routed)           0.810     9.555    ex/alu/o_ins_type_inferred_i_36_n_1
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.679 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=3, routed)           0.588    10.267    ex/o_ins_type_inferred_i_22_n_1_alias
    SLICE_X39Y10         LUT6 (Prop_lut6_I4_O)        0.124    10.391 r  ex/o_wb_reg_write_inferred_i_6_comp_2/O
                         net (fo=3, routed)           0.664    11.055    ex/o_wb_reg_write_inferred_i_6_n_1
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.124    11.179 r  ex/o_wb_reg_write_inferred_i_3/O
                         net (fo=3, routed)           0.473    11.653    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124    11.777 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.738    12.514    latch_idex/o_stall_inferred_i_4_n_1_alias
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124    12.638 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.817    13.455    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X44Y5          FDRE                                         r  latch_idex/pc_tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.725     8.113    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.213 f  n_0_2106_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     8.734    n_0_2106_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.825 f  n_0_2106_BUFG_inst/O
                         net (fo=1603, routed)        1.448    10.273    latch_idex/i_clk
    SLICE_X44Y5          FDRE                                         r  latch_idex/pc_tmp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.549    10.823    
                         clock uncertainty           -0.035    10.787    
    SLICE_X44Y5          FDRE (Setup_fdre_C_R)       -0.426    10.361    latch_idex/pc_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                         -13.455    
  -------------------------------------------------------------------
                         slack                                 -3.093    

Slack (VIOLATED) :        -3.093ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 1.448ns (19.057%)  route 6.150ns (80.943%))
  Logic Levels:           8  (LUT4=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 10.274 - 5.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.036     3.494    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.618 r  n_0_2106_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.198    n_0_2106_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.294 r  n_0_2106_BUFG_inst/O
                         net (fo=1603, routed)        1.562     5.857    ex/i_clk
    SLICE_X43Y12         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     6.313 r  ex/op_tmp_reg[1]/Q
                         net (fo=22, routed)          0.873     7.186    ex/alu/alu_tmp_reg[2][1]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.124     7.310 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=22, routed)          0.389     7.698    ex/alu/o_ins_type_inferred_i_27_n_1
    SLICE_X42Y12         LUT4 (Prop_lut4_I3_O)        0.124     7.822 f  ex/alu/o_ins_type_inferred_i_21/O
                         net (fo=13, routed)          0.799     8.621    ex/alu/sel0[5]
    SLICE_X41Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.745 f  ex/alu/o_ins_type_inferred_i_36/O
                         net (fo=1, routed)           0.810     9.555    ex/alu/o_ins_type_inferred_i_36_n_1
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.679 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=3, routed)           0.588    10.267    ex/o_ins_type_inferred_i_22_n_1_alias
    SLICE_X39Y10         LUT6 (Prop_lut6_I4_O)        0.124    10.391 r  ex/o_wb_reg_write_inferred_i_6_comp_2/O
                         net (fo=3, routed)           0.664    11.055    ex/o_wb_reg_write_inferred_i_6_n_1
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.124    11.179 r  ex/o_wb_reg_write_inferred_i_3/O
                         net (fo=3, routed)           0.473    11.653    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124    11.777 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.738    12.514    latch_idex/o_stall_inferred_i_4_n_1_alias
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124    12.638 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.817    13.455    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X44Y5          FDRE                                         r  latch_idex/rs_tmp_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.725     8.113    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.213 f  n_0_2106_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     8.734    n_0_2106_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.825 f  n_0_2106_BUFG_inst/O
                         net (fo=1603, routed)        1.448    10.273    latch_idex/i_clk
    SLICE_X44Y5          FDRE                                         r  latch_idex/rs_tmp_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.549    10.823    
                         clock uncertainty           -0.035    10.787    
    SLICE_X44Y5          FDRE (Setup_fdre_C_R)       -0.426    10.361    latch_idex/rs_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                         -13.455    
  -------------------------------------------------------------------
                         slack                                 -3.093    

Slack (VIOLATED) :        -3.093ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 1.448ns (19.057%)  route 6.150ns (80.943%))
  Logic Levels:           8  (LUT4=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 10.274 - 5.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.036     3.494    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.618 r  n_0_2106_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.198    n_0_2106_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.294 r  n_0_2106_BUFG_inst/O
                         net (fo=1603, routed)        1.562     5.857    ex/i_clk
    SLICE_X43Y12         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     6.313 r  ex/op_tmp_reg[1]/Q
                         net (fo=22, routed)          0.873     7.186    ex/alu/alu_tmp_reg[2][1]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.124     7.310 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=22, routed)          0.389     7.698    ex/alu/o_ins_type_inferred_i_27_n_1
    SLICE_X42Y12         LUT4 (Prop_lut4_I3_O)        0.124     7.822 f  ex/alu/o_ins_type_inferred_i_21/O
                         net (fo=13, routed)          0.799     8.621    ex/alu/sel0[5]
    SLICE_X41Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.745 f  ex/alu/o_ins_type_inferred_i_36/O
                         net (fo=1, routed)           0.810     9.555    ex/alu/o_ins_type_inferred_i_36_n_1
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.679 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=3, routed)           0.588    10.267    ex/o_ins_type_inferred_i_22_n_1_alias
    SLICE_X39Y10         LUT6 (Prop_lut6_I4_O)        0.124    10.391 r  ex/o_wb_reg_write_inferred_i_6_comp_2/O
                         net (fo=3, routed)           0.664    11.055    ex/o_wb_reg_write_inferred_i_6_n_1
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.124    11.179 r  ex/o_wb_reg_write_inferred_i_3/O
                         net (fo=3, routed)           0.473    11.653    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124    11.777 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.738    12.514    latch_idex/o_stall_inferred_i_4_n_1_alias
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124    12.638 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.817    13.455    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X44Y5          FDRE                                         r  latch_idex/rs_tmp_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.725     8.113    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.213 f  n_0_2106_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     8.734    n_0_2106_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.825 f  n_0_2106_BUFG_inst/O
                         net (fo=1603, routed)        1.448    10.273    latch_idex/i_clk
    SLICE_X44Y5          FDRE                                         r  latch_idex/rs_tmp_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.549    10.823    
                         clock uncertainty           -0.035    10.787    
    SLICE_X44Y5          FDRE (Setup_fdre_C_R)       -0.426    10.361    latch_idex/rs_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                         -13.455    
  -------------------------------------------------------------------
                         slack                                 -3.093    

Slack (VIOLATED) :        -3.092ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 1.448ns (19.027%)  route 6.162ns (80.973%))
  Logic Levels:           8  (LUT4=2 LUT6=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 10.274 - 5.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.036     3.494    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.618 r  n_0_2106_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.198    n_0_2106_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.294 r  n_0_2106_BUFG_inst/O
                         net (fo=1603, routed)        1.562     5.857    ex/i_clk
    SLICE_X43Y12         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     6.313 r  ex/op_tmp_reg[1]/Q
                         net (fo=22, routed)          0.873     7.186    ex/alu/alu_tmp_reg[2][1]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.124     7.310 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=22, routed)          0.389     7.698    ex/alu/o_ins_type_inferred_i_27_n_1
    SLICE_X42Y12         LUT4 (Prop_lut4_I3_O)        0.124     7.822 f  ex/alu/o_ins_type_inferred_i_21/O
                         net (fo=13, routed)          0.799     8.621    ex/alu/sel0[5]
    SLICE_X41Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.745 f  ex/alu/o_ins_type_inferred_i_36/O
                         net (fo=1, routed)           0.810     9.555    ex/alu/o_ins_type_inferred_i_36_n_1
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.679 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=3, routed)           0.588    10.267    ex/o_ins_type_inferred_i_22_n_1_alias
    SLICE_X39Y10         LUT6 (Prop_lut6_I4_O)        0.124    10.391 r  ex/o_wb_reg_write_inferred_i_6_comp_2/O
                         net (fo=3, routed)           0.664    11.055    ex/o_wb_reg_write_inferred_i_6_n_1
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.124    11.179 r  ex/o_wb_reg_write_inferred_i_3/O
                         net (fo=3, routed)           0.473    11.653    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124    11.777 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.738    12.514    latch_idex/o_stall_inferred_i_4_n_1_alias
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124    12.638 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.829    13.467    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X43Y2          FDRE                                         r  latch_idex/rt_tmp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.725     8.113    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.213 f  n_0_2106_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     8.734    n_0_2106_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.825 f  n_0_2106_BUFG_inst/O
                         net (fo=1603, routed)        1.448    10.274    latch_idex/i_clk
    SLICE_X43Y2          FDRE                                         r  latch_idex/rt_tmp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.563    10.837    
                         clock uncertainty           -0.035    10.801    
    SLICE_X43Y2          FDRE (Setup_fdre_C_R)       -0.426    10.375    latch_idex/rt_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.375    
                         arrival time                         -13.467    
  -------------------------------------------------------------------
                         slack                                 -3.092    

Slack (VIOLATED) :        -3.092ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 1.448ns (19.027%)  route 6.162ns (80.973%))
  Logic Levels:           8  (LUT4=2 LUT6=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 10.274 - 5.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.036     3.494    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.618 r  n_0_2106_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.198    n_0_2106_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.294 r  n_0_2106_BUFG_inst/O
                         net (fo=1603, routed)        1.562     5.857    ex/i_clk
    SLICE_X43Y12         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     6.313 r  ex/op_tmp_reg[1]/Q
                         net (fo=22, routed)          0.873     7.186    ex/alu/alu_tmp_reg[2][1]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.124     7.310 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=22, routed)          0.389     7.698    ex/alu/o_ins_type_inferred_i_27_n_1
    SLICE_X42Y12         LUT4 (Prop_lut4_I3_O)        0.124     7.822 f  ex/alu/o_ins_type_inferred_i_21/O
                         net (fo=13, routed)          0.799     8.621    ex/alu/sel0[5]
    SLICE_X41Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.745 f  ex/alu/o_ins_type_inferred_i_36/O
                         net (fo=1, routed)           0.810     9.555    ex/alu/o_ins_type_inferred_i_36_n_1
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.679 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=3, routed)           0.588    10.267    ex/o_ins_type_inferred_i_22_n_1_alias
    SLICE_X39Y10         LUT6 (Prop_lut6_I4_O)        0.124    10.391 r  ex/o_wb_reg_write_inferred_i_6_comp_2/O
                         net (fo=3, routed)           0.664    11.055    ex/o_wb_reg_write_inferred_i_6_n_1
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.124    11.179 r  ex/o_wb_reg_write_inferred_i_3/O
                         net (fo=3, routed)           0.473    11.653    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124    11.777 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.738    12.514    latch_idex/o_stall_inferred_i_4_n_1_alias
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124    12.638 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.829    13.467    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X43Y2          FDRE                                         r  latch_idex/rt_tmp_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.725     8.113    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.213 f  n_0_2106_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     8.734    n_0_2106_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.825 f  n_0_2106_BUFG_inst/O
                         net (fo=1603, routed)        1.448    10.274    latch_idex/i_clk
    SLICE_X43Y2          FDRE                                         r  latch_idex/rt_tmp_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.563    10.837    
                         clock uncertainty           -0.035    10.801    
    SLICE_X43Y2          FDRE (Setup_fdre_C_R)       -0.426    10.375    latch_idex/rt_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.375    
                         arrival time                         -13.467    
  -------------------------------------------------------------------
                         slack                                 -3.092    

Slack (VIOLATED) :        -3.092ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 1.448ns (19.027%)  route 6.162ns (80.973%))
  Logic Levels:           8  (LUT4=2 LUT6=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 10.274 - 5.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.036     3.494    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.618 r  n_0_2106_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.198    n_0_2106_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.294 r  n_0_2106_BUFG_inst/O
                         net (fo=1603, routed)        1.562     5.857    ex/i_clk
    SLICE_X43Y12         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     6.313 r  ex/op_tmp_reg[1]/Q
                         net (fo=22, routed)          0.873     7.186    ex/alu/alu_tmp_reg[2][1]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.124     7.310 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=22, routed)          0.389     7.698    ex/alu/o_ins_type_inferred_i_27_n_1
    SLICE_X42Y12         LUT4 (Prop_lut4_I3_O)        0.124     7.822 f  ex/alu/o_ins_type_inferred_i_21/O
                         net (fo=13, routed)          0.799     8.621    ex/alu/sel0[5]
    SLICE_X41Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.745 f  ex/alu/o_ins_type_inferred_i_36/O
                         net (fo=1, routed)           0.810     9.555    ex/alu/o_ins_type_inferred_i_36_n_1
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.679 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=3, routed)           0.588    10.267    ex/o_ins_type_inferred_i_22_n_1_alias
    SLICE_X39Y10         LUT6 (Prop_lut6_I4_O)        0.124    10.391 r  ex/o_wb_reg_write_inferred_i_6_comp_2/O
                         net (fo=3, routed)           0.664    11.055    ex/o_wb_reg_write_inferred_i_6_n_1
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.124    11.179 r  ex/o_wb_reg_write_inferred_i_3/O
                         net (fo=3, routed)           0.473    11.653    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124    11.777 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.738    12.514    latch_idex/o_stall_inferred_i_4_n_1_alias
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124    12.638 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.829    13.467    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X43Y2          FDRE                                         r  latch_idex/rt_tmp_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.725     8.113    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.213 f  n_0_2106_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     8.734    n_0_2106_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.825 f  n_0_2106_BUFG_inst/O
                         net (fo=1603, routed)        1.448    10.274    latch_idex/i_clk
    SLICE_X43Y2          FDRE                                         r  latch_idex/rt_tmp_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.563    10.837    
                         clock uncertainty           -0.035    10.801    
    SLICE_X43Y2          FDRE (Setup_fdre_C_R)       -0.426    10.375    latch_idex/rt_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.375    
                         arrival time                         -13.467    
  -------------------------------------------------------------------
                         slack                                 -3.092    

Slack (VIOLATED) :        -3.092ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 1.448ns (19.027%)  route 6.162ns (80.973%))
  Logic Levels:           8  (LUT4=2 LUT6=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 10.274 - 5.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.036     3.494    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.618 r  n_0_2106_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.198    n_0_2106_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.294 r  n_0_2106_BUFG_inst/O
                         net (fo=1603, routed)        1.562     5.857    ex/i_clk
    SLICE_X43Y12         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     6.313 r  ex/op_tmp_reg[1]/Q
                         net (fo=22, routed)          0.873     7.186    ex/alu/alu_tmp_reg[2][1]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.124     7.310 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=22, routed)          0.389     7.698    ex/alu/o_ins_type_inferred_i_27_n_1
    SLICE_X42Y12         LUT4 (Prop_lut4_I3_O)        0.124     7.822 f  ex/alu/o_ins_type_inferred_i_21/O
                         net (fo=13, routed)          0.799     8.621    ex/alu/sel0[5]
    SLICE_X41Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.745 f  ex/alu/o_ins_type_inferred_i_36/O
                         net (fo=1, routed)           0.810     9.555    ex/alu/o_ins_type_inferred_i_36_n_1
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.679 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=3, routed)           0.588    10.267    ex/o_ins_type_inferred_i_22_n_1_alias
    SLICE_X39Y10         LUT6 (Prop_lut6_I4_O)        0.124    10.391 r  ex/o_wb_reg_write_inferred_i_6_comp_2/O
                         net (fo=3, routed)           0.664    11.055    ex/o_wb_reg_write_inferred_i_6_n_1
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.124    11.179 r  ex/o_wb_reg_write_inferred_i_3/O
                         net (fo=3, routed)           0.473    11.653    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124    11.777 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.738    12.514    latch_idex/o_stall_inferred_i_4_n_1_alias
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124    12.638 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.829    13.467    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X43Y2          FDRE                                         r  latch_idex/rt_tmp_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.725     8.113    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.213 f  n_0_2106_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     8.734    n_0_2106_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.825 f  n_0_2106_BUFG_inst/O
                         net (fo=1603, routed)        1.448    10.274    latch_idex/i_clk
    SLICE_X43Y2          FDRE                                         r  latch_idex/rt_tmp_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.563    10.837    
                         clock uncertainty           -0.035    10.801    
    SLICE_X43Y2          FDRE (Setup_fdre_C_R)       -0.426    10.375    latch_idex/rt_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.375    
                         arrival time                         -13.467    
  -------------------------------------------------------------------
                         slack                                 -3.092    

Slack (VIOLATED) :        -3.063ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/funct_tmp_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 1.448ns (19.102%)  route 6.133ns (80.898%))
  Logic Levels:           8  (LUT4=2 LUT6=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 10.273 - 5.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.036     3.494    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.618 r  n_0_2106_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.198    n_0_2106_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.294 r  n_0_2106_BUFG_inst/O
                         net (fo=1603, routed)        1.562     5.857    ex/i_clk
    SLICE_X43Y12         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     6.313 r  ex/op_tmp_reg[1]/Q
                         net (fo=22, routed)          0.873     7.186    ex/alu/alu_tmp_reg[2][1]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.124     7.310 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=22, routed)          0.389     7.698    ex/alu/o_ins_type_inferred_i_27_n_1
    SLICE_X42Y12         LUT4 (Prop_lut4_I3_O)        0.124     7.822 f  ex/alu/o_ins_type_inferred_i_21/O
                         net (fo=13, routed)          0.799     8.621    ex/alu/sel0[5]
    SLICE_X41Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.745 f  ex/alu/o_ins_type_inferred_i_36/O
                         net (fo=1, routed)           0.810     9.555    ex/alu/o_ins_type_inferred_i_36_n_1
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.679 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=3, routed)           0.588    10.267    ex/o_ins_type_inferred_i_22_n_1_alias
    SLICE_X39Y10         LUT6 (Prop_lut6_I4_O)        0.124    10.391 r  ex/o_wb_reg_write_inferred_i_6_comp_2/O
                         net (fo=3, routed)           0.664    11.055    ex/o_wb_reg_write_inferred_i_6_n_1
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.124    11.179 r  ex/o_wb_reg_write_inferred_i_3/O
                         net (fo=3, routed)           0.473    11.653    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124    11.777 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.738    12.514    latch_idex/o_stall_inferred_i_4_n_1_alias
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124    12.638 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.799    13.437    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X40Y4          FDRE                                         r  latch_idex/funct_tmp_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.725     8.113    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.213 f  n_0_2106_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     8.734    n_0_2106_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.825 f  n_0_2106_BUFG_inst/O
                         net (fo=1603, routed)        1.447    10.273    latch_idex/i_clk
    SLICE_X40Y4          FDRE                                         r  latch_idex/funct_tmp_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.563    10.836    
                         clock uncertainty           -0.035    10.800    
    SLICE_X40Y4          FDRE (Setup_fdre_C_R)       -0.426    10.374    latch_idex/funct_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                         -13.437    
  -------------------------------------------------------------------
                         slack                                 -3.063    

Slack (VIOLATED) :        -3.063ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rd_dir_tmp_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 1.448ns (19.102%)  route 6.133ns (80.898%))
  Logic Levels:           8  (LUT4=2 LUT6=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 10.273 - 5.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.036     3.494    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.618 r  n_0_2106_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.198    n_0_2106_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.294 r  n_0_2106_BUFG_inst/O
                         net (fo=1603, routed)        1.562     5.857    ex/i_clk
    SLICE_X43Y12         FDRE                                         r  ex/op_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     6.313 r  ex/op_tmp_reg[1]/Q
                         net (fo=22, routed)          0.873     7.186    ex/alu/alu_tmp_reg[2][1]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.124     7.310 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=22, routed)          0.389     7.698    ex/alu/o_ins_type_inferred_i_27_n_1
    SLICE_X42Y12         LUT4 (Prop_lut4_I3_O)        0.124     7.822 f  ex/alu/o_ins_type_inferred_i_21/O
                         net (fo=13, routed)          0.799     8.621    ex/alu/sel0[5]
    SLICE_X41Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.745 f  ex/alu/o_ins_type_inferred_i_36/O
                         net (fo=1, routed)           0.810     9.555    ex/alu/o_ins_type_inferred_i_36_n_1
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.679 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=3, routed)           0.588    10.267    ex/o_ins_type_inferred_i_22_n_1_alias
    SLICE_X39Y10         LUT6 (Prop_lut6_I4_O)        0.124    10.391 r  ex/o_wb_reg_write_inferred_i_6_comp_2/O
                         net (fo=3, routed)           0.664    11.055    ex/o_wb_reg_write_inferred_i_6_n_1
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.124    11.179 r  ex/o_wb_reg_write_inferred_i_3/O
                         net (fo=3, routed)           0.473    11.653    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.124    11.777 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.738    12.514    latch_idex/o_stall_inferred_i_4_n_1_alias
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124    12.638 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         0.799    13.437    latch_idex/pc_tmp[10]_i_1_n_1
    SLICE_X40Y4          FDRE                                         r  latch_idex/rd_dir_tmp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.725     8.113    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.100     8.213 f  n_0_2106_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     8.734    n_0_2106_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.825 f  n_0_2106_BUFG_inst/O
                         net (fo=1603, routed)        1.447    10.273    latch_idex/i_clk
    SLICE_X40Y4          FDRE                                         r  latch_idex/rd_dir_tmp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.563    10.836    
                         clock uncertainty           -0.035    10.800    
    SLICE_X40Y4          FDRE (Setup_fdre_C_R)       -0.426    10.374    latch_idex/rd_dir_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                         -13.437    
  -------------------------------------------------------------------
                         slack                                 -3.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 transmisor/send_data_memory_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/reg_instruccion_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.209ns (37.650%)  route 0.346ns (62.350%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.563     1.446    transmisor/CLK
    SLICE_X34Y2          FDRE                                         r  transmisor/send_data_memory_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  transmisor/send_data_memory_reg/Q
                         net (fo=33, routed)          0.346     1.956    transmisor/send_data_memory
    SLICE_X42Y3          LUT4 (Prop_lut4_I2_O)        0.045     2.001 r  transmisor/reg_instruccion[25]_i_1/O
                         net (fo=1, routed)           0.000     2.001    transmisor/p_1_in__0[25]
    SLICE_X42Y3          FDRE                                         r  transmisor/reg_instruccion_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.833     1.960    transmisor/CLK
    SLICE_X42Y3          FDRE                                         r  transmisor/reg_instruccion_reg[25]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X42Y3          FDRE (Hold_fdre_C_D)         0.120     1.831    transmisor/reg_instruccion_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 transmisor/send_data_memory_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/reg_instruccion_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.915%)  route 0.328ns (61.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.563     1.446    transmisor/CLK
    SLICE_X34Y2          FDRE                                         r  transmisor/send_data_memory_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  transmisor/send_data_memory_reg/Q
                         net (fo=33, routed)          0.328     1.938    transmisor/send_data_memory
    SLICE_X41Y3          LUT4 (Prop_lut4_I2_O)        0.045     1.983 r  transmisor/reg_instruccion[31]_i_2/O
                         net (fo=1, routed)           0.000     1.983    transmisor/p_1_in__0[31]
    SLICE_X41Y3          FDRE                                         r  transmisor/reg_instruccion_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.833     1.960    transmisor/CLK
    SLICE_X41Y3          FDRE                                         r  transmisor/reg_instruccion_reg[31]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X41Y3          FDRE (Hold_fdre_C_D)         0.092     1.803    transmisor/reg_instruccion_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 transmisor/send_pc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/reg_instruccion_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.246ns (45.617%)  route 0.293ns (54.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.563     1.446    transmisor/CLK
    SLICE_X34Y2          FDRE                                         r  transmisor/send_pc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.148     1.594 r  transmisor/send_pc_reg/Q
                         net (fo=33, routed)          0.293     1.887    transmisor/send_pc
    SLICE_X37Y5          LUT5 (Prop_lut5_I3_O)        0.098     1.985 r  transmisor/reg_instruccion[4]_i_1/O
                         net (fo=1, routed)           0.000     1.985    transmisor/p_1_in__0[4]
    SLICE_X37Y5          FDRE                                         r  transmisor/reg_instruccion_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.832     1.959    transmisor/CLK
    SLICE_X37Y5          FDRE                                         r  transmisor/reg_instruccion_reg[4]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y5          FDRE (Hold_fdre_C_D)         0.092     1.802    transmisor/reg_instruccion_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 transmisor/send_pc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/reg_instruccion_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.246ns (43.137%)  route 0.324ns (56.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.563     1.446    transmisor/CLK
    SLICE_X34Y2          FDRE                                         r  transmisor/send_pc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.148     1.594 f  transmisor/send_pc_reg/Q
                         net (fo=33, routed)          0.324     1.918    transmisor/send_pc
    SLICE_X37Y5          LUT4 (Prop_lut4_I3_O)        0.098     2.016 r  transmisor/reg_instruccion[18]_i_1/O
                         net (fo=1, routed)           0.000     2.016    transmisor/p_1_in__0[18]
    SLICE_X37Y5          FDRE                                         r  transmisor/reg_instruccion_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.832     1.959    transmisor/CLK
    SLICE_X37Y5          FDRE                                         r  transmisor/reg_instruccion_reg[18]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y5          FDRE (Hold_fdre_C_D)         0.092     1.802    transmisor/reg_instruccion_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.563     1.446    transmisor/CLK
    SLICE_X39Y5          FDRE                                         r  transmisor/reg_instruccion_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  transmisor/reg_instruccion_reg[8]/Q
                         net (fo=1, routed)           0.139     1.726    transmisor/reg_instruccion_reg_n_1_[8]
    SLICE_X39Y4          LUT6 (Prop_lut6_I4_O)        0.045     1.771 r  transmisor/dato_transmicion[0]_i_1/O
                         net (fo=1, routed)           0.000     1.771    transmisor/dato_transmicion[0]_i_1_n_1
    SLICE_X39Y4          FDRE                                         r  transmisor/dato_transmicion_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.832     1.959    transmisor/CLK
    SLICE_X39Y4          FDRE                                         r  transmisor/dato_transmicion_reg[0]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X39Y4          FDRE (Hold_fdre_C_D)         0.092     1.554    transmisor/dato_transmicion_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.036%)  route 0.158ns (45.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.563     1.446    transmisor/CLK
    SLICE_X40Y5          FDRE                                         r  transmisor/reg_instruccion_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  transmisor/reg_instruccion_reg[6]/Q
                         net (fo=1, routed)           0.158     1.745    transmisor/reg_instruccion_reg_n_1_[6]
    SLICE_X37Y4          LUT6 (Prop_lut6_I0_O)        0.045     1.790 r  transmisor/dato_transmicion[6]_i_1/O
                         net (fo=1, routed)           0.000     1.790    transmisor/dato_transmicion[6]_i_1_n_1
    SLICE_X37Y4          FDRE                                         r  transmisor/dato_transmicion_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.832     1.959    transmisor/CLK
    SLICE_X37Y4          FDRE                                         r  transmisor/dato_transmicion_reg[6]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X37Y4          FDRE (Hold_fdre_C_D)         0.092     1.573    transmisor/dato_transmicion_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 etapa_if/program_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_if/program_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.955%)  route 0.146ns (44.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.799     1.025    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.070 r  n_0_2106_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.283    n_0_2106_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.309 r  n_0_2106_BUFG_inst/O
                         net (fo=1603, routed)        0.562     1.870    etapa_if/i_clk
    SLICE_X35Y6          FDRE                                         r  etapa_if/program_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     2.011 r  etapa_if/program_counter_reg[9]/Q
                         net (fo=5, routed)           0.146     2.158    etapa_if/program_counter_reg[9]
    SLICE_X35Y6          LUT5 (Prop_lut5_I1_O)        0.045     2.203 r  etapa_if/program_counter[10]_i_2/O
                         net (fo=1, routed)           0.000     2.203    etapa_if/p_0_in__0[10]
    SLICE_X35Y6          FDRE                                         r  etapa_if/program_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.940     1.354    i_clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.056     1.410 r  n_0_2106_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.646    n_0_2106_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.675 r  n_0_2106_BUFG_inst/O
                         net (fo=1603, routed)        0.831     2.506    etapa_if/i_clk
    SLICE_X35Y6          FDRE                                         r  etapa_if/program_counter_reg[10]/C
                         clock pessimism             -0.636     1.870    
    SLICE_X35Y6          FDRE (Hold_fdre_C_D)         0.092     1.962    etapa_if/program_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 transmisor/send_data_memory_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/reg_instruccion_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.209ns (32.903%)  route 0.426ns (67.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.563     1.446    transmisor/CLK
    SLICE_X34Y2          FDRE                                         r  transmisor/send_data_memory_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  transmisor/send_data_memory_reg/Q
                         net (fo=33, routed)          0.426     2.036    transmisor/send_data_memory
    SLICE_X42Y2          LUT4 (Prop_lut4_I2_O)        0.045     2.081 r  transmisor/reg_instruccion[24]_i_1/O
                         net (fo=1, routed)           0.000     2.081    transmisor/p_1_in__0[24]
    SLICE_X42Y2          FDRE                                         r  transmisor/reg_instruccion_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.834     1.961    transmisor/CLK
    SLICE_X42Y2          FDRE                                         r  transmisor/reg_instruccion_reg[24]/C
                         clock pessimism             -0.249     1.712    
    SLICE_X42Y2          FDRE (Hold_fdre_C_D)         0.120     1.832    transmisor/reg_instruccion_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.882%)  route 0.219ns (54.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.563     1.446    transmisor/CLK
    SLICE_X40Y6          FDRE                                         r  transmisor/reg_instruccion_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  transmisor/reg_instruccion_reg[3]/Q
                         net (fo=1, routed)           0.219     1.807    transmisor/reg_instruccion_reg_n_1_[3]
    SLICE_X38Y3          LUT6 (Prop_lut6_I0_O)        0.045     1.852 r  transmisor/dato_transmicion[3]_i_1/O
                         net (fo=1, routed)           0.000     1.852    transmisor/dato_transmicion[3]_i_1_n_1
    SLICE_X38Y3          FDRE                                         r  transmisor/dato_transmicion_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.832     1.959    transmisor/CLK
    SLICE_X38Y3          FDRE                                         r  transmisor/dato_transmicion_reg[3]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.120     1.601    transmisor/dato_transmicion_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 transmisor/send_data_memory_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/reg_instruccion_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.091%)  route 0.404ns (65.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.563     1.446    transmisor/CLK
    SLICE_X34Y2          FDRE                                         r  transmisor/send_data_memory_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  transmisor/send_data_memory_reg/Q
                         net (fo=33, routed)          0.404     2.014    transmisor/send_data_memory
    SLICE_X40Y3          LUT4 (Prop_lut4_I2_O)        0.045     2.059 r  transmisor/reg_instruccion[27]_i_1/O
                         net (fo=1, routed)           0.000     2.059    transmisor/p_1_in__0[27]
    SLICE_X40Y3          FDRE                                         r  transmisor/reg_instruccion_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.833     1.960    transmisor/CLK
    SLICE_X40Y3          FDRE                                         r  transmisor/reg_instruccion_reg[27]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X40Y3          FDRE (Hold_fdre_C_D)         0.092     1.803    transmisor/reg_instruccion_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3    etapa_if/mem_inst/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2    etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0    mem/mem_datos/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0    mem/mem_datos/BRAM_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  n_0_2106_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X29Y25   FSM_onehot_present_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y25   FSM_onehot_present_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y25   FSM_onehot_present_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y25   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25   FSM_onehot_present_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y25   FSM_onehot_present_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           153 Endpoints
Min Delay           153 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/salida_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.935ns  (logic 3.974ns (44.472%)  route 4.962ns (55.528%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE                         0.000     0.000 r  transmisor/salida_reg/C
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmisor/salida_reg/Q
                         net (fo=1, routed)           4.962     5.418    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.935 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.935    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/contador_ticks_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.764ns  (logic 1.704ns (21.951%)  route 6.059ns (78.049%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.419     6.876    receptor/rx_IBUF
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.124     7.000 r  receptor/contador_ticks[3]_i_3/O
                         net (fo=1, routed)           0.640     7.640    receptor/contador_ticks[3]_i_3_n_1
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.764 r  receptor/contador_ticks[3]_i_1/O
                         net (fo=1, routed)           0.000     7.764    receptor/contador_ticks[3]
    SLICE_X31Y31         FDRE                                         r  receptor/contador_ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/FSM_onehot_next_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.662ns  (logic 1.580ns (20.625%)  route 6.081ns (79.375%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.289     6.746    receptor/rx_IBUF
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.870 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.792     7.662    receptor/next_state__0
    SLICE_X31Y30         FDRE                                         r  receptor/FSM_onehot_next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/FSM_onehot_next_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.662ns  (logic 1.580ns (20.625%)  route 6.081ns (79.375%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.289     6.746    receptor/rx_IBUF
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.870 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.792     7.662    receptor/next_state__0
    SLICE_X31Y30         FDRE                                         r  receptor/FSM_onehot_next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/FSM_onehot_next_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.662ns  (logic 1.580ns (20.625%)  route 6.081ns (79.375%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.289     6.746    receptor/rx_IBUF
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.870 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.792     7.662    receptor/next_state__0
    SLICE_X31Y30         FDRE                                         r  receptor/FSM_onehot_next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.510ns  (logic 1.580ns (21.041%)  route 5.930ns (78.959%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_IBUF_inst/O
                         net (fo=15, routed)          5.304     6.761    receptor/rx_IBUF
    SLICE_X30Y30         LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  receptor/FSM_onehot_next_state[2]_i_1/O
                         net (fo=1, routed)           0.625     7.510    receptor/FSM_onehot_next_state[2]_i_1_n_1
    SLICE_X31Y30         FDRE                                         r  receptor/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/FSM_onehot_next_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.472ns  (logic 1.580ns (21.148%)  route 5.892ns (78.852%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.289     6.746    receptor/rx_IBUF
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.870 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.603     7.472    receptor/next_state__0
    SLICE_X30Y30         FDRE                                         r  receptor/FSM_onehot_next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/FSM_onehot_next_state_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.472ns  (logic 1.580ns (21.148%)  route 5.892ns (78.852%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.289     6.746    receptor/rx_IBUF
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.870 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.603     7.472    receptor/next_state__0
    SLICE_X30Y30         FDRE                                         r  receptor/FSM_onehot_next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/FSM_onehot_next_state_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.472ns  (logic 1.580ns (21.148%)  route 5.892ns (78.852%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.289     6.746    receptor/rx_IBUF
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.870 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.603     7.472    receptor/next_state__0
    SLICE_X30Y30         FDRE                                         r  receptor/FSM_onehot_next_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/FSM_onehot_next_state_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.472ns  (logic 1.580ns (21.148%)  route 5.892ns (78.852%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.289     6.746    receptor/rx_IBUF
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.870 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.603     7.472    receptor/next_state__0
    SLICE_X30Y30         FDRE                                         r  receptor/FSM_onehot_next_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/next_rs_dir_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/actual_memory_adress_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.062%)  route 0.125ns (46.938%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE                         0.000     0.000 r  transmisor/next_rs_dir_reg[2]/C
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_rs_dir_reg[2]/Q
                         net (fo=2, routed)           0.125     0.266    transmisor/next_rs_dir_reg_n_1_[2]
    SLICE_X33Y3          FDRE                                         r  transmisor/actual_memory_adress_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/next_rs_dir_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/actual_memory_adress_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.714%)  route 0.126ns (47.286%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE                         0.000     0.000 r  transmisor/next_rs_dir_reg[1]/C
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_rs_dir_reg[1]/Q
                         net (fo=2, routed)           0.126     0.267    transmisor/next_rs_dir_reg_n_1_[1]
    SLICE_X33Y3          FDRE                                         r  transmisor/actual_memory_adress_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/next_memory_addr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/actual_memory_adress_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE                         0.000     0.000 r  transmisor/next_memory_addr_reg[8]/C
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_memory_addr_reg[8]/Q
                         net (fo=2, routed)           0.131     0.272    transmisor/next_memory_addr_reg_n_1_[8]
    SLICE_X36Y3          FDRE                                         r  transmisor/actual_memory_adress_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/next_rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/actual_memory_adress_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.648%)  route 0.132ns (48.352%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE                         0.000     0.000 r  transmisor/next_rs_dir_reg[0]/C
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_rs_dir_reg[0]/Q
                         net (fo=2, routed)           0.132     0.273    transmisor/next_rs_dir_reg_n_1_[0]
    SLICE_X32Y3          FDRE                                         r  transmisor/actual_memory_adress_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/next_memory_addr_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/actual_memory_adress_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.164ns (49.811%)  route 0.165ns (50.189%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE                         0.000     0.000 r  transmisor/next_memory_addr_reg[9]/C
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/next_memory_addr_reg[9]/Q
                         net (fo=2, routed)           0.165     0.329    transmisor/next_memory_addr_reg_n_1_[9]
    SLICE_X36Y3          FDRE                                         r  transmisor/actual_memory_adress_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reception_end_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            reception_end_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.110%)  route 0.158ns (45.890%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE                         0.000     0.000 r  reception_end_reg/C
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reception_end_reg/Q
                         net (fo=3, routed)           0.158     0.299    reception_end_reg_n_1
    SLICE_X29Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.344 r  reception_end_i_1/O
                         net (fo=1, routed)           0.000     0.344    reception_end_i_1_n_1
    SLICE_X29Y22         FDRE                                         r  reception_end_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruccion_para_guardar_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instruccion_para_guardar_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE                         0.000     0.000 r  instruccion_para_guardar_reg[0]/C
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  instruccion_para_guardar_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    instruccion_para_guardar_reg_n_1_[0]
    SLICE_X29Y22         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  instruccion_para_guardar[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    instruccion_para_guardar[0]_i_1_n_1
    SLICE_X29Y22         FDRE                                         r  instruccion_para_guardar_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/contador_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/contador_ticks_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE                         0.000     0.000 r  receptor/contador_ticks_reg[0]/C
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  receptor/contador_ticks_reg[0]/Q
                         net (fo=6, routed)           0.168     0.309    receptor/contador_ticks_reg_n_1_[0]
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  receptor/contador_ticks[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    receptor/contador_ticks[0]
    SLICE_X29Y31         FDRE                                         r  receptor/contador_ticks_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/dato_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE                         0.000     0.000 r  receptor/dato_reg[1]/C
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/dato_reg[1]/Q
                         net (fo=6, routed)           0.168     0.309    receptor/o_dato_recibido0[1]
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  receptor/dato[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    receptor/dato[1]_i_1_n_1
    SLICE_X29Y28         FDRE                                         r  receptor/dato_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/dato_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE                         0.000     0.000 r  receptor/dato_reg[7]/C
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/dato_reg[7]/Q
                         net (fo=6, routed)           0.170     0.311    receptor/o_dato_recibido0[7]
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.045     0.356 r  receptor/dato[7]_i_1/O
                         net (fo=1, routed)           0.000     0.356    receptor/dato[7]_i_1_n_1
    SLICE_X29Y28         FDRE                                         r  receptor/dato_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           191 Endpoints
Min Delay           191 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.771ns  (logic 2.049ns (42.946%)  route 2.722ns (57.054%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.565     5.086    transmisor/CLK
    SLICE_X34Y2          FDRE                                         r  transmisor/rs_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.518     5.604 f  transmisor/rs_dir_reg[0]/Q
                         net (fo=8, routed)           0.868     6.472    transmisor/rs_dir[0]
    SLICE_X33Y2          LUT5 (Prop_lut5_I1_O)        0.124     6.596 r  transmisor/next_enviar_prev_i_5/O
                         net (fo=5, routed)           1.127     7.723    transmisor/next_enviar_prev_i_5_n_1
    SLICE_X37Y1          LUT3 (Prop_lut3_I2_O)        0.124     7.847 r  transmisor/next_memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     7.847    transmisor/next_memory_addr[3]_i_3_n_1
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.379 r  transmisor/next_memory_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.379    transmisor/next_memory_addr_reg[3]_i_2_n_1
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.493 r  transmisor/next_memory_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.493    transmisor/next_memory_addr_reg[7]_i_2_n_1
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.827 r  transmisor/next_memory_addr_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.727     9.554    transmisor/in15[9]
    SLICE_X38Y1          LUT6 (Prop_lut6_I5_O)        0.303     9.857 r  transmisor/next_memory_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.857    transmisor/next_memory_addr[9]
    SLICE_X38Y1          FDRE                                         r  transmisor/next_memory_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.716ns  (logic 1.917ns (40.649%)  route 2.799ns (59.351%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.565     5.086    transmisor/CLK
    SLICE_X34Y2          FDRE                                         r  transmisor/rs_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.518     5.604 f  transmisor/rs_dir_reg[0]/Q
                         net (fo=8, routed)           0.868     6.472    transmisor/rs_dir[0]
    SLICE_X33Y2          LUT5 (Prop_lut5_I1_O)        0.124     6.596 r  transmisor/next_enviar_prev_i_5/O
                         net (fo=5, routed)           1.127     7.723    transmisor/next_enviar_prev_i_5_n_1
    SLICE_X37Y1          LUT3 (Prop_lut3_I2_O)        0.124     7.847 r  transmisor/next_memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     7.847    transmisor/next_memory_addr[3]_i_3_n_1
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.379 r  transmisor/next_memory_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.379    transmisor/next_memory_addr_reg[3]_i_2_n_1
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.692 r  transmisor/next_memory_addr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.804     9.496    transmisor/in15[7]
    SLICE_X37Y0          LUT6 (Prop_lut6_I5_O)        0.306     9.802 r  transmisor/next_memory_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.802    transmisor/next_memory_addr[7]
    SLICE_X37Y0          FDRE                                         r  transmisor/next_memory_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.688ns  (logic 1.678ns (35.792%)  route 3.010ns (64.208%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.565     5.086    transmisor/CLK
    SLICE_X34Y2          FDRE                                         r  transmisor/rs_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.518     5.604 f  transmisor/rs_dir_reg[0]/Q
                         net (fo=8, routed)           0.868     6.472    transmisor/rs_dir[0]
    SLICE_X33Y2          LUT5 (Prop_lut5_I1_O)        0.124     6.596 r  transmisor/next_enviar_prev_i_5/O
                         net (fo=5, routed)           1.127     7.723    transmisor/next_enviar_prev_i_5_n_1
    SLICE_X37Y1          LUT3 (Prop_lut3_I2_O)        0.124     7.847 r  transmisor/next_memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     7.847    transmisor/next_memory_addr[3]_i_3_n_1
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.453 r  transmisor/next_memory_addr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           1.015     9.468    transmisor/in15[3]
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.306     9.774 r  transmisor/next_memory_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.774    transmisor/next_memory_addr[3]
    SLICE_X39Y2          FDRE                                         r  transmisor/next_memory_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.510ns  (logic 1.933ns (42.858%)  route 2.577ns (57.142%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.565     5.086    transmisor/CLK
    SLICE_X34Y2          FDRE                                         r  transmisor/rs_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.518     5.604 f  transmisor/rs_dir_reg[0]/Q
                         net (fo=8, routed)           0.868     6.472    transmisor/rs_dir[0]
    SLICE_X33Y2          LUT5 (Prop_lut5_I1_O)        0.124     6.596 r  transmisor/next_enviar_prev_i_5/O
                         net (fo=5, routed)           1.127     7.723    transmisor/next_enviar_prev_i_5_n_1
    SLICE_X37Y1          LUT3 (Prop_lut3_I2_O)        0.124     7.847 r  transmisor/next_memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     7.847    transmisor/next_memory_addr[3]_i_3_n_1
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.379 r  transmisor/next_memory_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.379    transmisor/next_memory_addr_reg[3]_i_2_n_1
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.493 r  transmisor/next_memory_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.493    transmisor/next_memory_addr_reg[7]_i_2_n_1
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.715 r  transmisor/next_memory_addr_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.582     9.298    transmisor/in15[8]
    SLICE_X36Y2          LUT6 (Prop_lut6_I5_O)        0.299     9.597 r  transmisor/next_memory_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.597    transmisor/next_memory_addr[8]
    SLICE_X36Y2          FDRE                                         r  transmisor/next_memory_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.425ns  (logic 1.615ns (36.498%)  route 2.810ns (63.502%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.565     5.086    transmisor/CLK
    SLICE_X34Y2          FDRE                                         r  transmisor/rs_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.518     5.604 f  transmisor/rs_dir_reg[0]/Q
                         net (fo=8, routed)           0.868     6.472    transmisor/rs_dir[0]
    SLICE_X33Y2          LUT5 (Prop_lut5_I1_O)        0.124     6.596 r  transmisor/next_enviar_prev_i_5/O
                         net (fo=5, routed)           1.127     7.723    transmisor/next_enviar_prev_i_5_n_1
    SLICE_X37Y1          LUT3 (Prop_lut3_I2_O)        0.124     7.847 r  transmisor/next_memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     7.847    transmisor/next_memory_addr[3]_i_3_n_1
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.394 r  transmisor/next_memory_addr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.815     9.209    transmisor/in15[2]
    SLICE_X37Y0          LUT6 (Prop_lut6_I5_O)        0.302     9.511 r  transmisor/next_memory_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.511    transmisor/next_memory_addr[2]
    SLICE_X37Y0          FDRE                                         r  transmisor/next_memory_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.370ns  (logic 1.935ns (44.280%)  route 2.435ns (55.720%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.565     5.086    transmisor/CLK
    SLICE_X34Y2          FDRE                                         r  transmisor/rs_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.518     5.604 f  transmisor/rs_dir_reg[0]/Q
                         net (fo=8, routed)           0.868     6.472    transmisor/rs_dir[0]
    SLICE_X33Y2          LUT5 (Prop_lut5_I1_O)        0.124     6.596 r  transmisor/next_enviar_prev_i_5/O
                         net (fo=5, routed)           1.127     7.723    transmisor/next_enviar_prev_i_5_n_1
    SLICE_X37Y1          LUT3 (Prop_lut3_I2_O)        0.124     7.847 r  transmisor/next_memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     7.847    transmisor/next_memory_addr[3]_i_3_n_1
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.379 r  transmisor/next_memory_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.379    transmisor/next_memory_addr_reg[3]_i_2_n_1
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.713 r  transmisor/next_memory_addr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.440     9.153    transmisor/in15[5]
    SLICE_X38Y1          LUT6 (Prop_lut6_I5_O)        0.303     9.456 r  transmisor/next_memory_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.456    transmisor/next_memory_addr[5]
    SLICE_X38Y1          FDRE                                         r  transmisor/next_memory_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/contador_ticks_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.351ns  (logic 0.952ns (21.879%)  route 3.399ns (78.121%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.553     5.074    receptor/CLK
    SLICE_X29Y29         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.821     6.351    receptor/FSM_onehot_present_state_reg_n_1_[9]
    SLICE_X30Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.475 r  receptor/FSM_onehot_next_state[10]_i_5/O
                         net (fo=1, routed)           0.452     6.927    receptor/FSM_onehot_next_state[10]_i_5_n_1
    SLICE_X30Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.051 r  receptor/FSM_onehot_next_state[10]_i_3/O
                         net (fo=3, routed)           0.824     7.874    receptor/FSM_onehot_next_state[10]_i_3_n_1
    SLICE_X30Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.998 r  receptor/contador_ticks[2]_i_2/O
                         net (fo=3, routed)           0.679     8.677    receptor/contador_ticks[2]_i_2_n_1
    SLICE_X31Y31         LUT4 (Prop_lut4_I0_O)        0.124     8.801 r  receptor/contador_ticks[2]_i_1/O
                         net (fo=1, routed)           0.624     9.425    receptor/contador_ticks[2]
    SLICE_X31Y31         FDRE                                         r  receptor/contador_ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.335ns  (logic 1.839ns (42.419%)  route 2.496ns (57.581%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.565     5.086    transmisor/CLK
    SLICE_X34Y2          FDRE                                         r  transmisor/rs_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.518     5.604 f  transmisor/rs_dir_reg[0]/Q
                         net (fo=8, routed)           0.868     6.472    transmisor/rs_dir[0]
    SLICE_X33Y2          LUT5 (Prop_lut5_I1_O)        0.124     6.596 r  transmisor/next_enviar_prev_i_5/O
                         net (fo=5, routed)           1.127     7.723    transmisor/next_enviar_prev_i_5_n_1
    SLICE_X37Y1          LUT3 (Prop_lut3_I2_O)        0.124     7.847 r  transmisor/next_memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     7.847    transmisor/next_memory_addr[3]_i_3_n_1
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.379 r  transmisor/next_memory_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.379    transmisor/next_memory_addr_reg[3]_i_2_n_1
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.618 r  transmisor/next_memory_addr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.501     9.120    transmisor/in15[6]
    SLICE_X36Y2          LUT6 (Prop_lut6_I5_O)        0.302     9.422 r  transmisor/next_memory_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.422    transmisor/next_memory_addr[6]
    SLICE_X36Y2          FDRE                                         r  transmisor/next_memory_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.256ns  (logic 1.312ns (30.829%)  route 2.944ns (69.171%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.565     5.086    transmisor/CLK
    SLICE_X34Y2          FDRE                                         r  transmisor/rs_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.518     5.604 f  transmisor/rs_dir_reg[0]/Q
                         net (fo=8, routed)           0.868     6.472    transmisor/rs_dir[0]
    SLICE_X33Y2          LUT5 (Prop_lut5_I1_O)        0.124     6.596 r  transmisor/next_enviar_prev_i_5/O
                         net (fo=5, routed)           1.127     7.723    transmisor/next_enviar_prev_i_5_n_1
    SLICE_X37Y1          LUT3 (Prop_lut3_I2_O)        0.124     7.847 r  transmisor/next_memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     7.847    transmisor/next_memory_addr[3]_i_3_n_1
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.094 r  transmisor/next_memory_addr_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.949     9.043    transmisor/in15[0]
    SLICE_X38Y1          LUT6 (Prop_lut6_I5_O)        0.299     9.342 r  transmisor/next_memory_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     9.342    transmisor/next_memory_addr[0]
    SLICE_X38Y1          FDRE                                         r  transmisor/next_memory_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.255ns  (logic 1.953ns (45.898%)  route 2.302ns (54.102%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.565     5.086    transmisor/CLK
    SLICE_X34Y2          FDRE                                         r  transmisor/rs_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.518     5.604 f  transmisor/rs_dir_reg[0]/Q
                         net (fo=8, routed)           0.868     6.472    transmisor/rs_dir[0]
    SLICE_X33Y2          LUT5 (Prop_lut5_I1_O)        0.124     6.596 r  transmisor/next_enviar_prev_i_5/O
                         net (fo=5, routed)           1.127     7.723    transmisor/next_enviar_prev_i_5_n_1
    SLICE_X37Y1          LUT3 (Prop_lut3_I2_O)        0.124     7.847 r  transmisor/next_memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     7.847    transmisor/next_memory_addr[3]_i_3_n_1
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.379 r  transmisor/next_memory_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.379    transmisor/next_memory_addr_reg[3]_i_2_n_1
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.493 r  transmisor/next_memory_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.493    transmisor/next_memory_addr_reg[7]_i_2_n_1
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.732 r  transmisor/next_memory_addr_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.307     9.039    transmisor/in15[10]
    SLICE_X36Y2          LUT6 (Prop_lut6_I5_O)        0.302     9.341 r  transmisor/next_memory_addr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.341    transmisor/next_memory_addr[10]
    SLICE_X36Y2          FDRE                                         r  transmisor/next_memory_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.165%)  route 0.135ns (48.835%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.554     1.437    receptor/CLK
    SLICE_X29Y29         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.135     1.713    receptor/FSM_onehot_present_state_reg_n_1_[9]
    SLICE_X30Y29         FDRE                                         r  receptor/FSM_onehot_next_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.148ns (52.311%)  route 0.135ns (47.689%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.556     1.439    receptor/CLK
    SLICE_X30Y31         FDRE                                         r  receptor/FSM_onehot_present_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  receptor/FSM_onehot_present_state_reg[6]/Q
                         net (fo=3, routed)           0.135     1.722    receptor/FSM_onehot_present_state_reg_n_1_[6]
    SLICE_X30Y30         FDRE                                         r  receptor/FSM_onehot_next_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/contador_ticks_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.209ns (71.466%)  route 0.083ns (28.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.556     1.439    receptor/CLK
    SLICE_X30Y31         FDRE                                         r  receptor/FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  receptor/FSM_onehot_present_state_reg[1]/Q
                         net (fo=7, routed)           0.083     1.687    receptor/FSM_onehot_present_state_reg_n_1_[1]
    SLICE_X31Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.732 r  receptor/contador_ticks[3]_i_1/O
                         net (fo=1, routed)           0.000     1.732    receptor/contador_ticks[3]
    SLICE_X31Y31         FDRE                                         r  receptor/contador_ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.350%)  route 0.122ns (39.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.550     1.433    i_clk_IBUF_BUFG
    SLICE_X29Y25         FDSE                                         r  FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDSE (Prop_fdse_C_Q)         0.141     1.574 r  FSM_onehot_present_state_reg[0]/Q
                         net (fo=7, routed)           0.122     1.696    FSM_onehot_present_state_reg_n_1_[0]
    SLICE_X28Y25         LUT3 (Prop_lut3_I2_O)        0.045     1.741 r  FSM_onehot_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.741    FSM_onehot_next_state[1]_i_1_n_1
    SLICE_X28Y25         FDRE                                         r  FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/memory_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.564     1.447    transmisor/CLK
    SLICE_X38Y2          FDRE                                         r  transmisor/memory_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  transmisor/memory_addr_reg[3]/Q
                         net (fo=3, routed)           0.094     1.705    transmisor/memory_addr[3]
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.045     1.750 r  transmisor/next_memory_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.750    transmisor/next_memory_addr[3]
    SLICE_X39Y2          FDRE                                         r  transmisor/next_memory_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/send_data_memory_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_send_data_memory_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.209ns (68.605%)  route 0.096ns (31.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.563     1.446    transmisor/CLK
    SLICE_X34Y2          FDRE                                         r  transmisor/send_data_memory_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  transmisor/send_data_memory_reg/Q
                         net (fo=33, routed)          0.096     1.706    transmisor/send_data_memory
    SLICE_X35Y2          LUT4 (Prop_lut4_I0_O)        0.045     1.751 r  transmisor/next_send_data_memory_i_1/O
                         net (fo=1, routed)           0.000     1.751    transmisor/next_send_data_memory
    SLICE_X35Y2          FDRE                                         r  transmisor/next_send_data_memory_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.164ns (51.852%)  route 0.152ns (48.148%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.556     1.439    receptor/CLK
    SLICE_X30Y31         FDSE                                         r  receptor/FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDSE (Prop_fdse_C_Q)         0.164     1.603 r  receptor/FSM_onehot_present_state_reg[0]/Q
                         net (fo=6, routed)           0.152     1.755    receptor/recibido0
    SLICE_X31Y30         FDRE                                         r  receptor/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/memory_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.543%)  route 0.126ns (40.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.564     1.447    transmisor/CLK
    SLICE_X37Y1          FDRE                                         r  transmisor/memory_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  transmisor/memory_addr_reg[2]/Q
                         net (fo=3, routed)           0.126     1.715    transmisor/memory_addr[2]
    SLICE_X37Y0          LUT6 (Prop_lut6_I0_O)        0.045     1.760 r  transmisor/next_memory_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.760    transmisor/next_memory_addr[2]
    SLICE_X37Y0          FDRE                                         r  transmisor/next_memory_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/memory_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.790%)  route 0.130ns (41.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.564     1.447    transmisor/CLK
    SLICE_X37Y1          FDRE                                         r  transmisor/memory_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  transmisor/memory_addr_reg[1]/Q
                         net (fo=3, routed)           0.130     1.719    transmisor/memory_addr[1]
    SLICE_X37Y0          LUT6 (Prop_lut6_I0_O)        0.045     1.764 r  transmisor/next_memory_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.764    transmisor/next_memory_addr[1]
    SLICE_X37Y0          FDRE                                         r  transmisor/next_memory_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_rs_dir_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (57.947%)  route 0.135ns (42.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.564     1.447    transmisor/CLK
    SLICE_X33Y2          FDRE                                         r  transmisor/rs_dir_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  transmisor/rs_dir_reg[4]/Q
                         net (fo=7, routed)           0.135     1.723    transmisor/rs_dir[4]
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.045     1.768 r  transmisor/next_rs_dir[4]_i_1/O
                         net (fo=1, routed)           0.000     1.768    transmisor/next_rs_dir[4]
    SLICE_X33Y1          FDRE                                         r  transmisor/next_rs_dir_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1354 Endpoints
Min Delay          1354 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.445ns  (logic 1.565ns (21.024%)  route 5.880ns (78.976%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=45, routed)          5.073     6.514    transmisor/salida_operadores_OBUF[0]
    SLICE_X43Y4          LUT1 (Prop_lut1_I0_O)        0.124     6.638 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          0.807     7.445    transmisor/reg_instruccion[31]_i_1_n_1
    SLICE_X40Y6          FDRE                                         r  transmisor/reg_instruccion_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.447     4.788    transmisor/CLK
    SLICE_X40Y6          FDRE                                         r  transmisor/reg_instruccion_reg[14]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.445ns  (logic 1.565ns (21.024%)  route 5.880ns (78.976%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=45, routed)          5.073     6.514    transmisor/salida_operadores_OBUF[0]
    SLICE_X43Y4          LUT1 (Prop_lut1_I0_O)        0.124     6.638 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          0.807     7.445    transmisor/reg_instruccion[31]_i_1_n_1
    SLICE_X40Y6          FDRE                                         r  transmisor/reg_instruccion_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.447     4.788    transmisor/CLK
    SLICE_X40Y6          FDRE                                         r  transmisor/reg_instruccion_reg[1]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.445ns  (logic 1.565ns (21.024%)  route 5.880ns (78.976%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=45, routed)          5.073     6.514    transmisor/salida_operadores_OBUF[0]
    SLICE_X43Y4          LUT1 (Prop_lut1_I0_O)        0.124     6.638 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          0.807     7.445    transmisor/reg_instruccion[31]_i_1_n_1
    SLICE_X40Y6          FDRE                                         r  transmisor/reg_instruccion_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.447     4.788    transmisor/CLK
    SLICE_X40Y6          FDRE                                         r  transmisor/reg_instruccion_reg[3]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.438ns  (logic 1.565ns (21.044%)  route 5.873ns (78.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=45, routed)          5.073     6.514    transmisor/salida_operadores_OBUF[0]
    SLICE_X43Y4          LUT1 (Prop_lut1_I0_O)        0.124     6.638 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          0.800     7.438    transmisor/reg_instruccion[31]_i_1_n_1
    SLICE_X43Y5          FDRE                                         r  transmisor/reg_instruccion_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.447     4.788    transmisor/CLK
    SLICE_X43Y5          FDRE                                         r  transmisor/reg_instruccion_reg[11]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.438ns  (logic 1.565ns (21.044%)  route 5.873ns (78.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=45, routed)          5.073     6.514    transmisor/salida_operadores_OBUF[0]
    SLICE_X43Y4          LUT1 (Prop_lut1_I0_O)        0.124     6.638 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          0.800     7.438    transmisor/reg_instruccion[31]_i_1_n_1
    SLICE_X43Y5          FDRE                                         r  transmisor/reg_instruccion_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.447     4.788    transmisor/CLK
    SLICE_X43Y5          FDRE                                         r  transmisor/reg_instruccion_reg[12]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.438ns  (logic 1.565ns (21.044%)  route 5.873ns (78.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=45, routed)          5.073     6.514    transmisor/salida_operadores_OBUF[0]
    SLICE_X43Y4          LUT1 (Prop_lut1_I0_O)        0.124     6.638 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          0.800     7.438    transmisor/reg_instruccion[31]_i_1_n_1
    SLICE_X43Y5          FDRE                                         r  transmisor/reg_instruccion_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.447     4.788    transmisor/CLK
    SLICE_X43Y5          FDRE                                         r  transmisor/reg_instruccion_reg[26]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.376ns  (logic 1.565ns (21.223%)  route 5.810ns (78.777%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=45, routed)          5.073     6.514    transmisor/salida_operadores_OBUF[0]
    SLICE_X43Y4          LUT1 (Prop_lut1_I0_O)        0.124     6.638 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          0.737     7.376    transmisor/reg_instruccion[31]_i_1_n_1
    SLICE_X39Y5          FDRE                                         r  transmisor/reg_instruccion_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.445     4.786    transmisor/CLK
    SLICE_X39Y5          FDRE                                         r  transmisor/reg_instruccion_reg[0]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.376ns  (logic 1.565ns (21.223%)  route 5.810ns (78.777%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=45, routed)          5.073     6.514    transmisor/salida_operadores_OBUF[0]
    SLICE_X43Y4          LUT1 (Prop_lut1_I0_O)        0.124     6.638 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          0.737     7.376    transmisor/reg_instruccion[31]_i_1_n_1
    SLICE_X39Y5          FDRE                                         r  transmisor/reg_instruccion_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.445     4.786    transmisor/CLK
    SLICE_X39Y5          FDRE                                         r  transmisor/reg_instruccion_reg[2]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.376ns  (logic 1.565ns (21.223%)  route 5.810ns (78.777%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=45, routed)          5.073     6.514    transmisor/salida_operadores_OBUF[0]
    SLICE_X43Y4          LUT1 (Prop_lut1_I0_O)        0.124     6.638 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          0.737     7.376    transmisor/reg_instruccion[31]_i_1_n_1
    SLICE_X39Y5          FDRE                                         r  transmisor/reg_instruccion_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.445     4.786    transmisor/CLK
    SLICE_X39Y5          FDRE                                         r  transmisor/reg_instruccion_reg[8]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            transmisor/reg_instruccion_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.376ns  (logic 1.565ns (21.223%)  route 5.810ns (78.777%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  i_reset_IBUF_inst/O
                         net (fo=45, routed)          5.073     6.514    transmisor/salida_operadores_OBUF[0]
    SLICE_X43Y4          LUT1 (Prop_lut1_I0_O)        0.124     6.638 r  transmisor/reg_instruccion[31]_i_1/O
                         net (fo=32, routed)          0.737     7.376    transmisor/reg_instruccion[31]_i_1_n_1
    SLICE_X39Y5          FDRE                                         r  transmisor/reg_instruccion_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.445     4.786    transmisor/CLK
    SLICE_X39Y5          FDRE                                         r  transmisor/reg_instruccion_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE                         0.000     0.000 r  FSM_onehot_next_state_reg[0]/C
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.109     0.250    FSM_onehot_next_state_reg_n_1_[0]
    SLICE_X29Y25         FDSE                                         r  FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.944    i_clk_IBUF_BUFG
    SLICE_X29Y25         FDSE                                         r  FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[1]/C
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.112     0.253    receptor/FSM_onehot_next_state_reg_n_1_[1]
    SLICE_X30Y31         FDRE                                         r  receptor/FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.823     1.950    receptor/CLK
    SLICE_X30Y31         FDRE                                         r  receptor/FSM_onehot_present_state_reg[1]/C

Slack:                    inf
  Source:                 transmisor/next_send_pc_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/send_pc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE                         0.000     0.000 r  transmisor/next_send_pc_reg/C
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_send_pc_reg/Q
                         net (fo=1, routed)           0.112     0.253    transmisor/next_send_pc_reg_n_1
    SLICE_X34Y2          FDRE                                         r  transmisor/send_pc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.832     1.959    transmisor/CLK
    SLICE_X34Y2          FDRE                                         r  transmisor/send_pc_reg/C

Slack:                    inf
  Source:                 transmisor/next_memory_addr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/memory_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE                         0.000     0.000 r  transmisor/next_memory_addr_reg[3]/C
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_memory_addr_reg[3]/Q
                         net (fo=2, routed)           0.128     0.269    transmisor/next_memory_addr_reg_n_1_[3]
    SLICE_X38Y2          FDRE                                         r  transmisor/memory_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.833     1.960    transmisor/CLK
    SLICE_X38Y2          FDRE                                         r  transmisor/memory_addr_reg[3]/C

Slack:                    inf
  Source:                 transmisor/next_rs_dir_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/rs_dir_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.005%)  route 0.130ns (47.995%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE                         0.000     0.000 r  transmisor/next_rs_dir_reg[2]/C
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_rs_dir_reg[2]/Q
                         net (fo=2, routed)           0.130     0.271    transmisor/next_rs_dir_reg_n_1_[2]
    SLICE_X33Y2          FDRE                                         r  transmisor/rs_dir_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.833     1.960    transmisor/CLK
    SLICE_X33Y2          FDRE                                         r  transmisor/rs_dir_reg[2]/C

Slack:                    inf
  Source:                 transmisor/next_memory_addr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/memory_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.996%)  route 0.130ns (48.004%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE                         0.000     0.000 r  transmisor/next_memory_addr_reg[10]/C
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/next_memory_addr_reg[10]/Q
                         net (fo=2, routed)           0.130     0.271    transmisor/next_memory_addr_reg_n_1_[10]
    SLICE_X36Y1          FDRE                                         r  transmisor/memory_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.833     1.960    transmisor/CLK
    SLICE_X36Y1          FDRE                                         r  transmisor/memory_addr_reg[10]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[7]/C
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  receptor/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.112     0.276    receptor/FSM_onehot_next_state_reg_n_1_[7]
    SLICE_X30Y31         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.823     1.950    receptor/CLK
    SLICE_X30Y31         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C

Slack:                    inf
  Source:                 transmisor/FSM_sequential_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_sequential_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.383%)  route 0.112ns (40.617%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE                         0.000     0.000 r  transmisor/FSM_sequential_next_state_reg[2]/C
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/FSM_sequential_next_state_reg[2]/Q
                         net (fo=1, routed)           0.112     0.276    transmisor/next_state[2]
    SLICE_X34Y2          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.832     1.959    transmisor/CLK
    SLICE_X34Y2          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[2]/C

Slack:                    inf
  Source:                 transmisor/next_memory_addr_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/memory_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.176%)  route 0.113ns (40.824%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE                         0.000     0.000 r  transmisor/next_memory_addr_reg[9]/C
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/next_memory_addr_reg[9]/Q
                         net (fo=2, routed)           0.113     0.277    transmisor/next_memory_addr_reg_n_1_[9]
    SLICE_X36Y1          FDRE                                         r  transmisor/memory_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.833     1.960    transmisor/CLK
    SLICE_X36Y1          FDRE                                         r  transmisor/memory_addr_reg[9]/C

Slack:                    inf
  Source:                 transmisor/FSM_sequential_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_sequential_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.695%)  route 0.115ns (41.305%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE                         0.000     0.000 r  transmisor/FSM_sequential_next_state_reg[1]/C
    SLICE_X34Y0          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.115     0.279    transmisor/next_state[1]
    SLICE_X33Y0          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.833     1.960    transmisor/CLK
    SLICE_X33Y0          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[1]/C





