<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>&#34;circuit CAD&#34; | Genetic Logic Lab</title>
    <link>/tag/circuit-cad/</link>
      <atom:link href="/tag/circuit-cad/index.xml" rel="self" type="application/rss+xml" />
    <description>&#34;circuit CAD&#34;</description>
    <generator>Source Themes Academic (https://sourcethemes.com/academic/)</generator><language>en-us</language><lastBuildDate>Mon, 01 Sep 2003 00:00:00 +0000</lastBuildDate>
    <image>
      <url>/images/icon_hu98f8dd200ffb525419093529eb1e5d7e_937188_512x512_fill_lanczos_center_2.png</url>
      <title>&#34;circuit CAD&#34;</title>
      <link>/tag/circuit-cad/</link>
    </image>
    
    <item>
      <title>Modular Verification of Timed Circuits Using Automatic Abstraction</title>
      <link>/publication/modular-verification-timed-haozheng-2003/</link>
      <pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate>
      <guid>/publication/modular-verification-timed-haozheng-2003/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Cell Library for Automatic Synthesis of Analog Error Control Decoders</title>
      <link>/publication/cell-library-automatic-jiedai-2002/</link>
      <pubDate>Wed, 01 May 2002 00:00:00 +0000</pubDate>
      <guid>/publication/cell-library-automatic-jiedai-2002/</guid>
      <description></description>
    </item>
    
    <item>
      <title>POSET Timing and Its Application to the Synthesis and Verification of Gate-Level Timed Circuits</title>
      <link>/publication/poset-timing-its-myers-1999/</link>
      <pubDate>Tue, 01 Jun 1999 00:00:00 +0000</pubDate>
      <guid>/publication/poset-timing-its-myers-1999/</guid>
      <description></description>
    </item>
    
    <item>
      <title>RAPPID: An Asynchronous Instruction Length Decoder</title>
      <link>/publication/rappid-asynchronous-instruction-rotem-1999/</link>
      <pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate>
      <guid>/publication/rappid-asynchronous-instruction-rotem-1999/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Automatic Synthesis of Gate-Level Timed Circuits with Choice</title>
      <link>/publication/automatic-synthesis-gatelevel-myers-1995/</link>
      <pubDate>Wed, 01 Mar 1995 00:00:00 +0000</pubDate>
      <guid>/publication/automatic-synthesis-gatelevel-myers-1995/</guid>
      <description></description>
    </item>
    
  </channel>
</rss>
