Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 19:36:30 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_21/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.098        0.000                      0                  989        0.017        0.000                      0                  989        1.825        0.000                       0                   990  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.100}        4.200           238.095         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.098        0.000                      0                  989        0.017        0.000                      0                  989        1.825        0.000                       0                   990  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.825ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 demux/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            demux/sel_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by vclock  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (vclock rise@4.200ns - vclock rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 1.734ns (43.220%)  route 2.278ns (56.780%))
  Logic Levels:           17  (CARRY8=9 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 6.136 - 4.200 ) 
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.432ns (routing 0.582ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.531ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=989, routed)         1.432     2.393    demux/CLK
    SLICE_X101Y500       FDRE                                         r  demux/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y500       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.472 r  demux/sel_reg[1]/Q
                         net (fo=13, routed)          0.264     2.736    demux/sel[1]
    SLICE_X103Y500       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     2.868 r  demux/sel_reg[7]_i_6/O[2]
                         net (fo=25, routed)          0.244     3.112    demux/O[2]
    SLICE_X102Y497       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.234 r  demux/sel[7]_i_189/O
                         net (fo=1, routed)           0.025     3.259    demux/sel[7]_i_189_n_0
    SLICE_X102Y497       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.422 f  demux/sel_reg[7]_i_143/CO[7]
                         net (fo=1, routed)           0.026     3.448    demux/sel_reg[7]_i_143_n_0
    SLICE_X102Y498       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092     3.540 f  demux/sel_reg[7]_i_88/CO[4]
                         net (fo=41, routed)          0.250     3.790    demux/CO[0]
    SLICE_X101Y500       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     3.841 r  demux/sel[7]_i_116/O
                         net (fo=2, routed)           0.085     3.926    demux/sel[7]_i_116_n_0
    SLICE_X100Y500       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     3.977 r  demux/sel[7]_i_123/O
                         net (fo=1, routed)           0.025     4.002    demux/sel[7]_i_123_n_0
    SLICE_X100Y500       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[7])
                                                      0.187     4.189 r  demux/sel_reg[7]_i_58/O[7]
                         net (fo=3, routed)           0.239     4.428    demux_n_20
    SLICE_X99Y498        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     4.465 r  sel[7]_i_78/O
                         net (fo=2, routed)           0.053     4.518    demux/sel_reg[7]_i_21_7
    SLICE_X99Y498        LUT5 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.139     4.657 r  demux/sel[7]_i_38/O
                         net (fo=2, routed)           0.192     4.849    demux/sel[7]_i_38_n_0
    SLICE_X100Y497       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.939 r  demux/sel[7]_i_46/O
                         net (fo=1, routed)           0.015     4.954    demux/sel[7]_i_46_n_0
    SLICE_X100Y497       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.071 r  demux/sel_reg[7]_i_21/CO[7]
                         net (fo=1, routed)           0.026     5.097    demux/sel_reg[7]_i_21_n_0
    SLICE_X100Y498       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     5.200 r  demux/sel_reg[7]_i_18/O[6]
                         net (fo=1, routed)           0.400     5.600    demux_n_49
    SLICE_X101Y501       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     5.694 r  sel_reg[7]_i_17/O[1]
                         net (fo=1, routed)           0.183     5.877    sel_reg[7]_i_17_n_14
    SLICE_X102Y499       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.930 r  sel[7]_i_8/O
                         net (fo=1, routed)           0.015     5.945    demux/sel_reg[7]_0[6]
    SLICE_X102Y499       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.062 r  demux/sel_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.088    demux/sel_reg[7]_i_3_n_0
    SLICE_X102Y500       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.144 r  demux/sel_reg[7]_i_4/O[0]
                         net (fo=8, routed)           0.143     6.287    demux/sel_reg[7]_i_4_n_15
    SLICE_X102Y501       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     6.338 r  demux/sel[7]_i_2/O
                         net (fo=1, routed)           0.067     6.405    demux/sel20_in[7]
    SLICE_X102Y501       FDSE                                         r  demux/sel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.200     4.200 r  
    AR14                                              0.000     4.200 r  clk (IN)
                         net (fo=0)                   0.000     4.200    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.559    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.559 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.846    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.870 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=989, routed)         1.266     6.136    demux/CLK
    SLICE_X102Y501       FDSE                                         r  demux/sel_reg[7]/C
                         clock pessimism              0.377     6.513    
                         clock uncertainty           -0.035     6.478    
    SLICE_X102Y501       FDSE (Setup_FFF_SLICEM_C_D)
                                                      0.025     6.503    demux/sel_reg[7]
  -------------------------------------------------------------------
                         required time                          6.503    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  0.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 demux/genblk1[85].z_reg[85][2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            genblk1[85].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.058ns (42.029%)  route 0.080ns (57.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Net Delay (Source):      1.277ns (routing 0.531ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.476ns (routing 0.582ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=989, routed)         1.277     1.947    demux/CLK
    SLICE_X104Y491       FDRE                                         r  demux/genblk1[85].z_reg[85][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y491       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.005 r  demux/genblk1[85].z_reg[85][2]/Q
                         net (fo=1, routed)           0.080     2.085    genblk1[85].reg_in/D[2]
    SLICE_X104Y490       FDRE                                         r  genblk1[85].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=989, routed)         1.476     2.437    genblk1[85].reg_in/CLK
    SLICE_X104Y490       FDRE                                         r  genblk1[85].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.431     2.006    
    SLICE_X104Y490       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.068    genblk1[85].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.100 }
Period(ns):         4.200
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.200       2.910      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.100       1.825      SLICE_X105Y504  genblk1[72].reg_in/reg_out_reg[5]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.100       1.825      SLICE_X109Y492  demux/genblk1[111].z_reg[111][0]/C



