{"vcs1":{"timestamp_begin":1711620223.396835592, "rt":1.09, "ut":0.22, "st":0.18}}
{"vcselab":{"timestamp_begin":1711620224.564616884, "rt":0.86, "ut":0.31, "st":0.11}}
{"link":{"timestamp_begin":1711620225.491209915, "rt":0.38, "ut":0.13, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711620222.761916433}
{"VCS_COMP_START_TIME": 1711620222.761916433}
{"VCS_COMP_END_TIME": 1711620227.064718203}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329644}}
{"stitch_vcselab": {"peak_mem": 215176}}
