Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Jan 27 02:10:34 2019
| Host         : ubuntu running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file Board_Nexys4DDR_control_sets_placed.rpt
| Design       : Board_Nexys4DDR
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    52 |
| Unused register locations in slices containing registers |   109 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            5 |
|      5 |           11 |
|      7 |            1 |
|      8 |           10 |
|     10 |            1 |
|     11 |            1 |
|     12 |            4 |
|    16+ |           18 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              96 |           39 |
| No           | No                    | Yes                    |               9 |            4 |
| No           | Yes                   | No                     |             165 |           68 |
| Yes          | No                    | No                     |              33 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             380 |          129 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+----------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|   Clock Signal  |                                         Enable Signal                                        |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+-----------------+----------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|  makeClk/clkOut |                                                                                              | core/jtagIface_jtagArea_jtag/zz_1                          |                1 |              2 |
|  tck_IBUF_BUFG  | core/jtagIface_jtagArea_jtag/dataShiftRegs_1                                                 | core/jtagIface_jtagArea_jtag/dataShiftRegs_1[5]_i_1_n_0    |                1 |              4 |
|  makeClk/clkOut | core/coreArea_uartCtrl/rx/pkg_toStdLogic                                                     | core/zz_2                                                  |                1 |              4 |
|  tck_IBUF_BUFG  |                                                                                              |                                                            |                2 |              4 |
|  makeClk/clkOut | core/coreArea_uartCtrl/rx/stateMachine_parity                                                |                                                            |                1 |              4 |
|  makeClk/clkOut | core/coreArea_intCtrl/irqMask[3]_i_1_n_0                                                     | core/zz_2                                                  |                1 |              4 |
|  makeClk/clkOut | core/coreArea_ssd/zz_42[2]                                                                   | core/zz_2                                                  |                2 |              5 |
|  makeClk/clkOut | core/coreArea_ssd/zz_42[1]                                                                   | core/zz_2                                                  |                2 |              5 |
|  makeClk/clkOut | core/coreArea_ssd/zz_42[0]                                                                   | core/zz_2                                                  |                3 |              5 |
|  makeClk/clkOut | core/coreArea_ssd/zz_42[3]                                                                   | core/zz_2                                                  |                2 |              5 |
|  makeClk/clkOut | core/coreArea_ssd/zz_42[4]                                                                   | core/zz_2                                                  |                3 |              5 |
|  makeClk/clkOut | core/coreArea_ssd/zz_42[5]                                                                   | core/zz_2                                                  |                2 |              5 |
|  makeClk/clkOut | core/coreArea_ssd/zz_42[6]                                                                   | core/zz_2                                                  |                2 |              5 |
|  makeClk/clkOut | core/coreArea_pButtons/timeOut_state                                                         |                                                            |                1 |              5 |
|  makeClk/clkOut | core/coreArea_ssd/zz_42[7]                                                                   | core/zz_2                                                  |                2 |              5 |
|  tck_IBUF_BUFG  | core/jtagIface_jtagArea_jtag/instructionShiftReg                                             | core/jtagIface_jtagArea_jtag/instructionShiftReg0          |                2 |              5 |
|  tck_IBUF_BUFG  | core/jtagIface_jtagArea_jtag/instructionHoldReg                                              | core/jtagIface_jtagArea_jtag/instructionHoldReg0           |                1 |              5 |
|  tck_IBUF_BUFG  |                                                                                              | core/jtagIface_jtagArea_jtag/reset                         |                3 |              7 |
|  makeClk/clkOut | core/coreArea_pwm/zz_2_regNext                                                               |                                                            |                2 |              8 |
|  makeClk/clkOut | core/coreArea_pwm/zz_39[0]                                                                   | core/zz_2                                                  |                3 |              8 |
|  makeClk/clkOut | core/coreArea_pwm/zz_39[1]                                                                   | core/zz_2                                                  |                4 |              8 |
|  makeClk/clkOut | core/coreArea_ssd/mask_1[7]_i_1_n_0                                                          | core/zz_2                                                  |                3 |              8 |
|  makeClk/clkOut | core/coreArea_pwm/zz_39[5]                                                                   | core/zz_2                                                  |                2 |              8 |
|  makeClk/clkOut | core/coreArea_pwm/zz_39[4]                                                                   | core/zz_2                                                  |                3 |              8 |
|  makeClk/clkOut | core/coreArea_pwm/zz_39[3]                                                                   | core/zz_2                                                  |                3 |              8 |
|  makeClk/clkOut | core/coreArea_pwm/zz_39[2]                                                                   | core/zz_2                                                  |                3 |              8 |
|  makeClk/clkOut | core/coreArea_pmodA/dirReg[7]_i_1_n_0                                                        | core/zz_2                                                  |                4 |              8 |
|  makeClk/clkOut | core/coreArea_ssd/zz_2_regNext                                                               | core/coreArea_ssd/ssdArea_selector                         |                3 |              8 |
|  makeClk/clkOut | core/bufferCC_5/p_6_in                                                                       | core/zz_2                                                  |                4 |             10 |
|  makeClk/clkOut |                                                                                              | core/coreArea_pwm/zz_1[10]_i_1_n_0                         |                4 |             11 |
|  makeClk/clkOut | core/coreArea_intCtrl/zz_55[3]                                                               | core/zz_2                                                  |                6 |             12 |
|  makeClk/clkOut | core/coreArea_intCtrl/zz_55[2]                                                               | core/zz_2                                                  |                3 |             12 |
|  makeClk/clkOut | core/coreArea_intCtrl/zz_55[1]                                                               | core/zz_2                                                  |                6 |             12 |
|  makeClk/clkOut | core/coreArea_intCtrl/zz_55[0]                                                               | core/zz_2                                                  |                4 |             12 |
|  makeClk/clkOut | core/coreArea_timerB/cmp[31]_i_1__0_n_0                                                      | core/zz_2                                                  |                7 |             16 |
|  makeClk/clkOut |                                                                                              | core/coreArea_ssd/zz_1[0]_i_1__0_n_0                       |                4 |             16 |
|  makeClk/clkOut | core/coreArea_sSwitches/timeOut_state                                                        |                                                            |                5 |             16 |
|  makeClk/clkOut | core/coreArea_uartCtrl/rx/pkg_toStdLogicVector1_out                                          |                                                            |                2 |             16 |
|  makeClk/clkOut | core/coreArea_timerB/cmp[15]_i_1__0_n_0                                                      | core/zz_2                                                  |                4 |             16 |
|  makeClk/clkOut | core/coreArea_timerA/cmp[31]_i_1_n_0                                                         | core/zz_2                                                  |                6 |             16 |
|  makeClk/clkOut | core/coreArea_timerA/cmp[15]_i_1_n_0                                                         | core/zz_2                                                  |                3 |             16 |
|  makeClk/clkOut | core/coreArea_uartBridge_write_streamUnbuffered_queueWithOccupancy/pkg_toStdLogicVector1_out |                                                            |                2 |             16 |
|  makeClk/clkOut |                                                                                              | core/coreArea_sSwitches/timeOut_counter_value[0]_i_1_n_0   |                5 |             17 |
|  makeClk/clkOut |                                                                                              | core/coreArea_pButtons/timeOut_counter_value[0]_i_1__0_n_0 |                5 |             19 |
|  makeClk/clkOut | core/coreArea_cpu/mainMem/zz_7                                                               |                                                            |                3 |             24 |
|  makeClk/clkOut | core/coreArea_cpu/mainMem/zz_8                                                               |                                                            |                3 |             24 |
|  tck_IBUF_BUFG  | core/jtagIface_jtagArea_jtag/dataShiftRegs_1                                                 | core/jtagIface_jtagArea_jtag/dataShiftRegs_1[31]_i_1_n_0   |                6 |             28 |
|  makeClk/clkOut | core/coreArea_timerA/sel                                                                     | core/coreArea_timerA/cnt[0]_i_1_n_0                        |                8 |             32 |
|  makeClk/clkOut | core/coreArea_timerB/cnt0                                                                    | core/coreArea_timerB/cnt[0]_i_1__0_n_0                     |                8 |             32 |
|  makeClk/clkOut | core/coreArea_ledArray/ledReg[15]_i_1_n_0                                                    | core/zz_2                                                  |               12 |             32 |
|  makeClk/clkOut |                                                                                              |                                                            |               37 |             92 |
|  makeClk/clkOut |                                                                                              | core/zz_2                                                  |               50 |            102 |
+-----------------+----------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+


