INFO: [vitis-run 60-1548] Creating build summary session with primary output C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/hls_component\hls_component.hlsrun_package_summary, at 11/10/24 20:02:39
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run package -work_dir C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/hls_component -config C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/hls_config.cfg -cmdlineconfig C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/hls_component/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Nov 10 20:02:40 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source D:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'ban' on host 'ban' (Windows NT_amd64 version 10.0) on Sun Nov 10 20:02:41 +0800 2024
INFO: [HLS 200-10] In directory 'C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component'
INFO: [HLS 200-2005] Using work_dir C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/hls_component 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=vram_add.cpp' from C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/vram_add.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=tb_vram_add.cpp' from C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/tb_vram_add.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=vram_add' from C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-2' from C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=240MHz' from C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.167ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Nov 10 20:02:45 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/hls_component/hls/hls_data.json outdir=C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/hls_component/hls/impl/ip srcdir=C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/hls_component/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/hls_component/hls/impl/ip/misc
INFO: Copied 1 verilog file(s) to C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/hls_component/hls/impl/ip/hdl/verilog
INFO: Copied 1 vhdl file(s) to C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/hls_component/hls/impl/ip/hdl/vhdl
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 650.184 ; gain = 194.074
INFO: Import ports from HDL: C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/hls_component/hls/impl/ip/hdl/vhdl/vram_add.vhd (vram_add)
INFO: Add data interface vram_read
INFO: Add data interface indat
INFO: Add data interface ap_return
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add reset interface ap_rst
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/hls_component/hls/impl/ip/component.xml
INFO: Created IP archive C:/Users/liboh/Desktop/mvdr0/hls/vram_add/hls_component/hls_component/hls/impl/ip/xilinx_com_hls_vram_add_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sun Nov 10 20:02:54 2024...
INFO: [HLS 200-802] Generated output file hls_component/vram_add.zip
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.945 seconds; peak allocated memory: 303.320 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 18s
