<sld_project_info>
  <project>
    <hash md5_digest_80b="b49ec7c838e0ffc1614e"/>
  </project>
  <file_info>
    <file device="EP2C35F672C6" path="rc4.sof" usercode="0xFFFFFFFF"/>
  </file_info>
  <hub_info hub_ir_width="7" ir_width="5" node_addr_width="4" node_count="12"/>
  <node_info>
    <node hpath="fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="0" mfg_id="110" node_id="3" sld_node_info="0x8186E00" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="256"/>
        <parameter name="widthad" type="unknown" value="8"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1392508928"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.core1_s_mem_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="1" mfg_id="110" node_id="3" sld_node_info="0x8186E01" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32"/>
        <parameter name="widthad" type="unknown" value="5"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1291845632"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.core1_e_mem_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="2" mfg_id="110" node_id="3" sld_node_info="0x8186E02" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32"/>
        <parameter name="widthad" type="unknown" value="5"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1140850688"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.core1_d_mem_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="3" mfg_id="110" node_id="3" sld_node_info="0x8186E03" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="256"/>
        <parameter name="widthad" type="unknown" value="8"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1392508928"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.core2_s_mem_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="4" mfg_id="110" node_id="3" sld_node_info="0x8186E04" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32"/>
        <parameter name="widthad" type="unknown" value="5"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1291845632"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.core2_e_mem_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="5" mfg_id="110" node_id="3" sld_node_info="0x8186E05" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32"/>
        <parameter name="widthad" type="unknown" value="5"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1140850688"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.core2_d_mem_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="6" mfg_id="110" node_id="3" sld_node_info="0x8186E06" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="256"/>
        <parameter name="widthad" type="unknown" value="8"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1392508928"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.core3_s_mem_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="7" mfg_id="110" node_id="3" sld_node_info="0x8186E07" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32"/>
        <parameter name="widthad" type="unknown" value="5"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1291845632"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.core3_e_mem_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="8" mfg_id="110" node_id="3" sld_node_info="0x8186E08" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32"/>
        <parameter name="widthad" type="unknown" value="5"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1140850688"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.core3_d_mem_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="9" mfg_id="110" node_id="3" sld_node_info="0x8186E09" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="256"/>
        <parameter name="widthad" type="unknown" value="8"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1392508928"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.core4_s_mem_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="10" mfg_id="110" node_id="3" sld_node_info="0x8186E0A" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32"/>
        <parameter name="widthad" type="unknown" value="5"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1291845632"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.core4_e_mem_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="11" mfg_id="110" node_id="3" sld_node_info="0x8186E0B" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32"/>
        <parameter name="widthad" type="unknown" value="5"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1140850688"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.core4_d_mem_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
  </node_info>
</sld_project_info>
