{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747109134751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747109134758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 12 22:05:34 2025 " "Processing started: Mon May 12 22:05:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747109134758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747109134758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_HDL -c Topmodule " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_HDL -c Topmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747109134758 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747109135321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747109135321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Topmodule " "Found entity 1: Topmodule" {  } { { "Topmodule.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/Topmodule.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747109143804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747109143804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_op " "Found entity 1: and_op" {  } { { "and_op.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/and_op.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747109143807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747109143807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_op " "Found entity 1: xor_op" {  } { { "xor_op.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/xor_op.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747109143811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747109143811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_op " "Found entity 1: sub_op" {  } { { "sub_op.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/sub_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747109143815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747109143815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file mul_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mul_op " "Found entity 1: mul_op" {  } { { "mul_op.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/mul_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747109143819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747109143819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/mux4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747109143823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747109143823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747109143828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747109143828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A HEX_SevenSeg.sv(4) " "Verilog HDL Declaration information at HEX_SevenSeg.sv(4): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "HEX_SevenSeg.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/HEX_SevenSeg.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747109143831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_SevenSeg " "Found entity 1: HEX_SevenSeg" {  } { { "HEX_SevenSeg.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/HEX_SevenSeg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747109143833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747109143833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_op_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_op_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_op_tb " "Found entity 1: and_op_tb" {  } { { "and_op_tb.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/and_op_tb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747109143836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747109143836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_op_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_op_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_op_tb " "Found entity 1: xor_op_tb" {  } { { "xor_op_tb.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/xor_op_tb.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747109143841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747109143841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_op_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_op_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_op_tb " "Found entity 1: sub_op_tb" {  } { { "sub_op_tb.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/sub_op_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747109143847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747109143847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_op_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mul_op_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mul_op_tb " "Found entity 1: mul_op_tb" {  } { { "mul_op_tb.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/mul_op_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747109143851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747109143851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1_tb " "Found entity 1: mux4_1_tb" {  } { { "mux4_1_tb.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/mux4_1_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747109143855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747109143855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/alu_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747109143858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747109143858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_sevenseg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_sevenseg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_SevenSeg_tb " "Found entity 1: HEX_SevenSeg_tb" {  } { { "HEX_SevenSeg_tb.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/HEX_SevenSeg_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747109143863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747109143863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Topmodule_tb " "Found entity 1: Topmodule_tb" {  } { { "Topmodule_tb.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/Topmodule_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747109143867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747109143867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA UART.sv(40) " "Verilog HDL Declaration information at UART.sv(40): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "UART.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/UART.sv" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747109143870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747109143872 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_rx " "Found entity 2: uart_rx" {  } { { "UART.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/UART.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747109143872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747109143872 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topmodule " "Elaborating entity \"Topmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747109143906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uart_inst " "Elaborating entity \"UART\" for hierarchy \"UART:uart_inst\"" {  } { { "Topmodule.sv" "uart_inst" { Text "C:/Users/josee/CE1107_PG1/ALU/Topmodule.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747109143917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx UART:uart_inst\|uart_rx:uart_inst " "Elaborating entity \"uart_rx\" for hierarchy \"UART:uart_inst\|uart_rx:uart_inst\"" {  } { { "UART.sv" "uart_inst" { Text "C:/Users/josee/CE1107_PG1/ALU/UART.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747109143920 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.sv(78) " "Verilog HDL assignment warning at UART.sv(78): truncated value with size 32 to match size of target (16)" {  } { { "UART.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/UART.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747109143922 "|Topmodule|UART:uart_inst|uart_rx:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UART.sv(88) " "Verilog HDL assignment warning at UART.sv(88): truncated value with size 32 to match size of target (3)" {  } { { "UART.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/UART.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747109143922 "|Topmodule|UART:uart_inst|uart_rx:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.sv(91) " "Verilog HDL assignment warning at UART.sv(91): truncated value with size 32 to match size of target (16)" {  } { { "UART.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/UART.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747109143922 "|Topmodule|UART:uart_inst|uart_rx:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.sv(101) " "Verilog HDL assignment warning at UART.sv(101): truncated value with size 32 to match size of target (16)" {  } { { "UART.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/UART.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747109143923 "|Topmodule|UART:uart_inst|uart_rx:uart_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:u_alu " "Elaborating entity \"alu\" for hierarchy \"alu:u_alu\"" {  } { { "Topmodule.sv" "u_alu" { Text "C:/Users/josee/CE1107_PG1/ALU/Topmodule.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747109143924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_op alu:u_alu\|and_op:u_and " "Elaborating entity \"and_op\" for hierarchy \"alu:u_alu\|and_op:u_and\"" {  } { { "alu.sv" "u_and" { Text "C:/Users/josee/CE1107_PG1/ALU/alu.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747109143926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_op alu:u_alu\|xor_op:u_xor " "Elaborating entity \"xor_op\" for hierarchy \"alu:u_alu\|xor_op:u_xor\"" {  } { { "alu.sv" "u_xor" { Text "C:/Users/josee/CE1107_PG1/ALU/alu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747109143928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_op alu:u_alu\|sub_op:u_sub " "Elaborating entity \"sub_op\" for hierarchy \"alu:u_alu\|sub_op:u_sub\"" {  } { { "alu.sv" "u_sub" { Text "C:/Users/josee/CE1107_PG1/ALU/alu.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747109143930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_op alu:u_alu\|mul_op:u_mul " "Elaborating entity \"mul_op\" for hierarchy \"alu:u_alu\|mul_op:u_mul\"" {  } { { "alu.sv" "u_mul" { Text "C:/Users/josee/CE1107_PG1/ALU/alu.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747109143932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 alu:u_alu\|mux4_1:u_mux " "Elaborating entity \"mux4_1\" for hierarchy \"alu:u_alu\|mux4_1:u_mux\"" {  } { { "alu.sv" "u_mux" { Text "C:/Users/josee/CE1107_PG1/ALU/alu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747109143939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_SevenSeg HEX_SevenSeg:u_display " "Elaborating entity \"HEX_SevenSeg\" for hierarchy \"HEX_SevenSeg:u_display\"" {  } { { "Topmodule.sv" "u_display" { Text "C:/Users/josee/CE1107_PG1/ALU/Topmodule.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747109143942 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/Topmodule.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747109144557 "|Topmodule|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/Topmodule.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747109144557 "|Topmodule|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/Topmodule.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747109144557 "|Topmodule|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/Topmodule.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747109144557 "|Topmodule|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[8\] GND " "Pin \"leds\[8\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/Topmodule.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747109144557 "|Topmodule|leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[9\] GND " "Pin \"leds\[9\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/Topmodule.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747109144557 "|Topmodule|leds[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747109144557 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747109144628 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747109144848 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/josee/CE1107_PG1/ALU/output_files/Topmodule.map.smsg " "Generated suppressed messages file C:/Users/josee/CE1107_PG1/ALU/output_files/Topmodule.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747109144881 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747109145001 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747109145001 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[0\] " "No output dependent on input pin \"switches\[0\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/Topmodule.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747109145039 "|Topmodule|switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[1\] " "No output dependent on input pin \"switches\[1\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/Topmodule.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747109145039 "|Topmodule|switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/Topmodule.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747109145039 "|Topmodule|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/Topmodule.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747109145039 "|Topmodule|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/Topmodule.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747109145039 "|Topmodule|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/Topmodule.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747109145039 "|Topmodule|switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[8\] " "No output dependent on input pin \"switches\[8\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/Topmodule.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747109145039 "|Topmodule|switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/Topmodule.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747109145039 "|Topmodule|switches[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/josee/CE1107_PG1/ALU/Topmodule.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747109145039 "|Topmodule|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1747109145039 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747109145040 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747109145040 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747109145040 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747109145040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747109145073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 12 22:05:45 2025 " "Processing ended: Mon May 12 22:05:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747109145073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747109145073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747109145073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747109145073 ""}
