 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mitchell_multiplier
Version: T-2022.03-SP5
Date   : Wed Jun  5 15:03:28 2024
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: operand_b[20]
              (input port clocked by clk)
  Endpoint: product[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mitchell_multiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  operand_b[20] (in)                       0.00       0.00 f
  U947/ZN (OR2_X1)                         0.06       0.06 f
  U949/ZN (NOR3_X1)                        0.06       0.12 r
  U954/ZN (NAND4_X1)                       0.04       0.16 f
  U849/ZN (NAND4_X1)                       0.05       0.21 r
  U990/Z (BUF_X1)                          0.05       0.25 r
  U991/ZN (AND2_X4)                        0.08       0.33 r
  U1090/ZN (NAND2_X1)                      0.04       0.38 f
  U1091/ZN (OAI21_X1)                      0.04       0.41 r
  U744/ZN (OR3_X1)                         0.04       0.46 r
  U485/ZN (AND2_X1)                        0.06       0.51 r
  U780/ZN (INV_X1)                         0.03       0.54 f
  U717/ZN (OR2_X1)                         0.05       0.60 f
  U1095/ZN (AOI21_X1)                      0.05       0.65 r
  U777/ZN (NAND3_X1)                       0.04       0.69 f
  U699/ZN (AND3_X1)                        0.06       0.74 f
  U1239/ZN (OAI21_X1)                      0.06       0.80 r
  U1240/ZN (XNOR2_X1)                      0.08       0.88 r
  U1296/ZN (OR2_X1)                        0.05       0.93 r
  U1297/ZN (NAND4_X1)                      0.05       0.99 f
  U1298/ZN (OR2_X1)                        0.07       1.05 f
  U1299/ZN (OAI21_X1)                      0.04       1.09 r
  U857/ZN (OAI21_X1)                       0.03       1.12 f
  product[31] (out)                        0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                    0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.13


1
