--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

H:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n 3
-fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.598ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_36 (SLICE_X58Y78.C5), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.432ns (Levels of Logic = 7)
  Clock Path Skew:      -0.131ns (0.639 - 0.770)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y11.DOADO15 Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X75Y59.A1      net (fanout=1)        0.853   ram_data_out<15>
    SLICE_X75Y59.A       Tilo                  0.053   U10/counter0_Lock<19>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X65Y59.C6      net (fanout=4)        0.785   Data_in<15>
    SLICE_X65Y59.CMUX    Tilo                  0.296   U1/MY_IF_ID/instruction<15>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X63Y78.A1      net (fanout=13)       1.372   Disp_num<15>
    SLICE_X63Y78.A       Tilo                  0.053   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_6
    SLICE_X63Y77.B2      net (fanout=2)        0.562   U6/SM1/HTS4/MSEG/XLXN_26
    SLICE_X63Y77.B       Tilo                  0.053   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X63Y77.A4      net (fanout=1)        0.302   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X63Y77.A       Tilo                  0.053   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X58Y78.D1      net (fanout=1)        0.725   U6/XLXN_390<36>
    SLICE_X58Y78.D       Tilo                  0.053   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X58Y78.C5      net (fanout=1)        0.212   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X58Y78.CLK     Tas                  -0.020   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      7.432ns (2.621ns logic, 4.811ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.207ns (Levels of Logic = 7)
  Clock Path Skew:      -0.131ns (0.639 - 0.770)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y11.DOADO13 Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y59.A1      net (fanout=1)        0.750   ram_data_out<13>
    SLICE_X77Y59.A       Tilo                  0.053   U1/LOAD_EXT_REAL/Mmux_load_out[31]_DR_out[5]_MUX_2153_o31
                                                       U4/Mmux_Cpu_data4bus51
    SLICE_X67Y59.C4      net (fanout=4)        0.694   Data_in<13>
    SLICE_X67Y59.CMUX    Tilo                  0.296   U1/MY_IF_ID/instruction<13>
                                                       U5/MUX1_DispData/Mmux_o_34
                                                       U5/MUX1_DispData/Mmux_o_2_f7_3
    SLICE_X61Y77.A2      net (fanout=12)       1.561   Disp_num<13>
    SLICE_X61Y77.A       Tilo                  0.053   U6/XLXN_390<2>
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X63Y77.B5      net (fanout=2)        0.342   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X63Y77.B       Tilo                  0.053   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X63Y77.A4      net (fanout=1)        0.302   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X63Y77.A       Tilo                  0.053   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X58Y78.D1      net (fanout=1)        0.725   U6/XLXN_390<36>
    SLICE_X58Y78.D       Tilo                  0.053   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X58Y78.C5      net (fanout=1)        0.212   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X58Y78.CLK     Tas                  -0.020   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      7.207ns (2.621ns logic, 4.586ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.068ns (Levels of Logic = 7)
  Clock Path Skew:      -0.131ns (0.639 - 0.770)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y11.DOADO13 Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y59.A1      net (fanout=1)        0.750   ram_data_out<13>
    SLICE_X77Y59.A       Tilo                  0.053   U1/LOAD_EXT_REAL/Mmux_load_out[31]_DR_out[5]_MUX_2153_o31
                                                       U4/Mmux_Cpu_data4bus51
    SLICE_X67Y59.C4      net (fanout=4)        0.694   Data_in<13>
    SLICE_X67Y59.CMUX    Tilo                  0.296   U1/MY_IF_ID/instruction<13>
                                                       U5/MUX1_DispData/Mmux_o_34
                                                       U5/MUX1_DispData/Mmux_o_2_f7_3
    SLICE_X63Y78.A3      net (fanout=12)       1.202   Disp_num<13>
    SLICE_X63Y78.A       Tilo                  0.053   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_6
    SLICE_X63Y77.B2      net (fanout=2)        0.562   U6/SM1/HTS4/MSEG/XLXN_26
    SLICE_X63Y77.B       Tilo                  0.053   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X63Y77.A4      net (fanout=1)        0.302   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X63Y77.A       Tilo                  0.053   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X58Y78.D1      net (fanout=1)        0.725   U6/XLXN_390<36>
    SLICE_X58Y78.D       Tilo                  0.053   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X58Y78.C5      net (fanout=1)        0.212   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X58Y78.CLK     Tas                  -0.020   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      7.068ns (2.621ns logic, 4.447ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_47 (SLICE_X59Y78.A4), 127 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.170ns (Levels of Logic = 6)
  Clock Path Skew:      -0.131ns (0.639 - 0.770)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y11.DOADO8  Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X75Y61.A3      net (fanout=1)        0.780   ram_data_out<8>
    SLICE_X75Y61.A       Tilo                  0.053   U10/M0
                                                       U4/Mmux_Cpu_data4bus311
    SLICE_X72Y62.C1      net (fanout=4)        0.707   Data_in<8>
    SLICE_X72Y62.CMUX    Tilo                  0.290   U1/MY_ID_EX/ID_EX_NPCOp<1>
                                                       U5/MUX1_DispData/Mmux_o_330
                                                       U5/MUX1_DispData/Mmux_o_2_f7_29
    SLICE_X63Y76.C3      net (fanout=13)       1.526   Disp_num<8>
    SLICE_X63Y76.C       Tilo                  0.053   U6/SM1/HTS5/MSEG/XLXN_28
                                                       U6/SM1/HTS5/MSEG/XLXI_8
    SLICE_X62Y77.B2      net (fanout=1)        0.543   U6/SM1/HTS5/MSEG/XLXN_28
    SLICE_X62Y77.B       Tilo                  0.053   U6/XLXN_390<47>
                                                       U6/SM1/HTS5/MSEG/XLXI_47
    SLICE_X59Y78.B2      net (fanout=1)        0.712   U6/XLXN_390<47>
    SLICE_X59Y78.B       Tilo                  0.053   U6/M2/buffer<48>
                                                       U6/M2/mux10511
    SLICE_X59Y78.A4      net (fanout=1)        0.302   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<47>
    SLICE_X59Y78.CLK     Tas                   0.018   U6/M2/buffer<48>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      7.170ns (2.600ns logic, 4.570ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.094ns (Levels of Logic = 6)
  Clock Path Skew:      -0.131ns (0.639 - 0.770)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y11.DOADO9  Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X74Y57.C1      net (fanout=1)        0.869   ram_data_out<9>
    SLICE_X74Y57.C       Tilo                  0.053   U5/disp_data<3>
                                                       U4/Mmux_Cpu_data4bus321
    SLICE_X69Y61.C2      net (fanout=4)        0.749   Data_in<9>
    SLICE_X69Y61.CMUX    Tilo                  0.296   U1/MY_ID_EX/ID_EX_RegWrite_0
                                                       U5/MUX1_DispData/Mmux_o_331
                                                       U5/MUX1_DispData/Mmux_o_2_f7_30
    SLICE_X62Y78.B1      net (fanout=12)       1.427   Disp_num<9>
    SLICE_X62Y78.B       Tilo                  0.053   U6/SM1/HTS5/MSEG/XLXN_26
                                                       U6/SM1/HTS5/MSEG/XLXI_6
    SLICE_X62Y77.B4      net (fanout=2)        0.429   U6/SM1/HTS5/MSEG/XLXN_26
    SLICE_X62Y77.B       Tilo                  0.053   U6/XLXN_390<47>
                                                       U6/SM1/HTS5/MSEG/XLXI_47
    SLICE_X59Y78.B2      net (fanout=1)        0.712   U6/XLXN_390<47>
    SLICE_X59Y78.B       Tilo                  0.053   U6/M2/buffer<48>
                                                       U6/M2/mux10511
    SLICE_X59Y78.A4      net (fanout=1)        0.302   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<47>
    SLICE_X59Y78.CLK     Tas                   0.018   U6/M2/buffer<48>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      7.094ns (2.606ns logic, 4.488ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.045ns (Levels of Logic = 6)
  Clock Path Skew:      -0.131ns (0.639 - 0.770)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y11.DOADO8  Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X75Y61.A3      net (fanout=1)        0.780   ram_data_out<8>
    SLICE_X75Y61.A       Tilo                  0.053   U10/M0
                                                       U4/Mmux_Cpu_data4bus311
    SLICE_X72Y62.C1      net (fanout=4)        0.707   Data_in<8>
    SLICE_X72Y62.CMUX    Tilo                  0.290   U1/MY_ID_EX/ID_EX_NPCOp<1>
                                                       U5/MUX1_DispData/Mmux_o_330
                                                       U5/MUX1_DispData/Mmux_o_2_f7_29
    SLICE_X62Y78.B2      net (fanout=13)       1.515   Disp_num<8>
    SLICE_X62Y78.B       Tilo                  0.053   U6/SM1/HTS5/MSEG/XLXN_26
                                                       U6/SM1/HTS5/MSEG/XLXI_6
    SLICE_X62Y77.B4      net (fanout=2)        0.429   U6/SM1/HTS5/MSEG/XLXN_26
    SLICE_X62Y77.B       Tilo                  0.053   U6/XLXN_390<47>
                                                       U6/SM1/HTS5/MSEG/XLXI_47
    SLICE_X59Y78.B2      net (fanout=1)        0.712   U6/XLXN_390<47>
    SLICE_X59Y78.B       Tilo                  0.053   U6/M2/buffer<48>
                                                       U6/M2/mux10511
    SLICE_X59Y78.A4      net (fanout=1)        0.302   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<47>
    SLICE_X59Y78.CLK     Tas                   0.018   U6/M2/buffer<48>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      7.045ns (2.600ns logic, 4.445ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_44 (SLICE_X59Y77.C5), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.154ns (Levels of Logic = 7)
  Clock Path Skew:      -0.132ns (0.638 - 0.770)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y11.DOADO9  Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X74Y57.C1      net (fanout=1)        0.869   ram_data_out<9>
    SLICE_X74Y57.C       Tilo                  0.053   U5/disp_data<3>
                                                       U4/Mmux_Cpu_data4bus321
    SLICE_X69Y61.C2      net (fanout=4)        0.749   Data_in<9>
    SLICE_X69Y61.CMUX    Tilo                  0.296   U1/MY_ID_EX/ID_EX_RegWrite_0
                                                       U5/MUX1_DispData/Mmux_o_331
                                                       U5/MUX1_DispData/Mmux_o_2_f7_30
    SLICE_X62Y77.A1      net (fanout=12)       1.326   Disp_num<9>
    SLICE_X62Y77.A       Tilo                  0.053   U6/XLXN_390<47>
                                                       U6/SM1/HTS5/MSEG/XLXI_5
    SLICE_X63Y77.D2      net (fanout=2)        0.568   U6/SM1/HTS5/MSEG/XLXN_119
    SLICE_X63Y77.D       Tilo                  0.053   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X63Y77.C5      net (fanout=1)        0.194   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X63Y77.C       Tilo                  0.053   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X59Y77.D3      net (fanout=1)        0.595   U6/XLXN_390<44>
    SLICE_X59Y77.D       Tilo                  0.053   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X59Y77.C5      net (fanout=1)        0.194   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X59Y77.CLK     Tas                   0.018   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      7.154ns (2.659ns logic, 4.495ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.995ns (Levels of Logic = 7)
  Clock Path Skew:      -0.132ns (0.638 - 0.770)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y11.DOADO9  Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X74Y57.C1      net (fanout=1)        0.869   ram_data_out<9>
    SLICE_X74Y57.C       Tilo                  0.053   U5/disp_data<3>
                                                       U4/Mmux_Cpu_data4bus321
    SLICE_X69Y61.C2      net (fanout=4)        0.749   Data_in<9>
    SLICE_X69Y61.CMUX    Tilo                  0.296   U1/MY_ID_EX/ID_EX_RegWrite_0
                                                       U5/MUX1_DispData/Mmux_o_331
                                                       U5/MUX1_DispData/Mmux_o_2_f7_30
    SLICE_X62Y78.B1      net (fanout=12)       1.427   Disp_num<9>
    SLICE_X62Y78.B       Tilo                  0.053   U6/SM1/HTS5/MSEG/XLXN_26
                                                       U6/SM1/HTS5/MSEG/XLXI_6
    SLICE_X63Y77.D5      net (fanout=2)        0.308   U6/SM1/HTS5/MSEG/XLXN_26
    SLICE_X63Y77.D       Tilo                  0.053   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X63Y77.C5      net (fanout=1)        0.194   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X63Y77.C       Tilo                  0.053   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X59Y77.D3      net (fanout=1)        0.595   U6/XLXN_390<44>
    SLICE_X59Y77.D       Tilo                  0.053   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X59Y77.C5      net (fanout=1)        0.194   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X59Y77.CLK     Tas                   0.018   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      6.995ns (2.659ns logic, 4.336ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.981ns (Levels of Logic = 7)
  Clock Path Skew:      -0.132ns (0.638 - 0.770)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y11.DOADO8  Trcko_DOA             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X75Y61.A3      net (fanout=1)        0.780   ram_data_out<8>
    SLICE_X75Y61.A       Tilo                  0.053   U10/M0
                                                       U4/Mmux_Cpu_data4bus311
    SLICE_X72Y62.C1      net (fanout=4)        0.707   Data_in<8>
    SLICE_X72Y62.CMUX    Tilo                  0.290   U1/MY_ID_EX/ID_EX_NPCOp<1>
                                                       U5/MUX1_DispData/Mmux_o_330
                                                       U5/MUX1_DispData/Mmux_o_2_f7_29
    SLICE_X62Y77.A3      net (fanout=13)       1.290   Disp_num<8>
    SLICE_X62Y77.A       Tilo                  0.053   U6/XLXN_390<47>
                                                       U6/SM1/HTS5/MSEG/XLXI_5
    SLICE_X63Y77.D2      net (fanout=2)        0.568   U6/SM1/HTS5/MSEG/XLXN_119
    SLICE_X63Y77.D       Tilo                  0.053   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X63Y77.C5      net (fanout=1)        0.194   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X63Y77.C       Tilo                  0.053   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X59Y77.D3      net (fanout=1)        0.595   U6/XLXN_390<44>
    SLICE_X59Y77.D       Tilo                  0.053   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X59Y77.C5      net (fanout=1)        0.194   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X59Y77.CLK     Tas                   0.018   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      6.981ns (2.653ns logic, 4.328ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_37 (SLICE_X59Y79.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.207ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_37 (FF)
  Destination:          U6/M2/buffer_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.207ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_37 to U6/M2/buffer_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y79.AQ      Tcko                  0.100   U6/M2/buffer<38>
                                                       U6/M2/buffer_37
    SLICE_X59Y79.A3      net (fanout=2)        0.139   U6/M2/buffer<37>
    SLICE_X59Y79.CLK     Tah         (-Th)     0.032   U6/M2/buffer<38>
                                                       U6/M2/buffer_37_rstpot
                                                       U6/M2/buffer_37
    -------------------------------------------------  ---------------------------
    Total                                      0.207ns (0.068ns logic, 0.139ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_29 (SLICE_X57Y70.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_29 (FF)
  Destination:          U6/M2/buffer_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.208ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_29 to U6/M2/buffer_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y70.AQ      Tcko                  0.100   U6/M2/buffer<30>
                                                       U6/M2/buffer_29
    SLICE_X57Y70.A3      net (fanout=2)        0.140   U6/M2/buffer<29>
    SLICE_X57Y70.CLK     Tah         (-Th)     0.032   U6/M2/buffer<30>
                                                       U6/M2/buffer_29_rstpot
                                                       U6/M2/buffer_29
    -------------------------------------------------  ---------------------------
    Total                                      0.208ns (0.068ns logic, 0.140ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_55 (SLICE_X57Y73.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_55 (FF)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.208ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_55 to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y73.AQ      Tcko                  0.100   U6/M2/buffer<56>
                                                       U6/M2/buffer_55
    SLICE_X57Y73.A3      net (fanout=2)        0.140   U6/M2/buffer<55>
    SLICE_X57Y73.CLK     Tah         (-Th)     0.032   U6/M2/buffer<56>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      0.208ns (0.068ns logic, 0.140ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y11.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y11.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y11.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    7.598|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2174 connections

Design statistics:
   Minimum period:   7.598ns{1}   (Maximum frequency: 131.614MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 04 20:42:25 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5104 MB



