circuit PackageHandler :
  module reduce_add_sync :
    input clock : Clock
    input reset : Reset
    output io : { flip in_vec : UInt<32>[10], out_sum : UInt<32>}

    wire cal_vec : UInt<32>[4][4] @[misc.scala 18:21]
    reg cal_reg : UInt<32>[4], clock with :
      reset => (UInt<1>("h0"), cal_reg) @[misc.scala 19:20]
    cal_vec[0][0] <= io.in_vec[0] @[misc.scala 25:23]
    cal_vec[0][1] <= io.in_vec[1] @[misc.scala 25:23]
    cal_vec[0][2] <= io.in_vec[2] @[misc.scala 25:23]
    cal_vec[0][3] <= io.in_vec[3] @[misc.scala 25:23]
    cal_vec[1][0] <= io.in_vec[4] @[misc.scala 25:23]
    cal_vec[1][1] <= io.in_vec[5] @[misc.scala 25:23]
    cal_vec[1][2] <= io.in_vec[6] @[misc.scala 25:23]
    cal_vec[1][3] <= io.in_vec[7] @[misc.scala 25:23]
    cal_vec[2][0] <= io.in_vec[8] @[misc.scala 25:23]
    cal_vec[2][1] <= io.in_vec[9] @[misc.scala 25:23]
    cal_vec[2][2] <= UInt<1>("h0") @[misc.scala 28:26]
    cal_vec[2][3] <= UInt<1>("h0") @[misc.scala 28:26]
    cal_vec[3][0] <= UInt<1>("h0") @[misc.scala 28:26]
    cal_vec[3][1] <= UInt<1>("h0") @[misc.scala 28:26]
    cal_vec[3][2] <= UInt<1>("h0") @[misc.scala 28:26]
    cal_vec[3][3] <= UInt<1>("h0") @[misc.scala 28:26]
    node _cal_reg_0_T = add(cal_vec[0][0], cal_vec[0][1]) @[misc.scala 31:44]
    node _cal_reg_0_T_1 = tail(_cal_reg_0_T, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_2 = add(cal_vec[0][2], cal_vec[0][3]) @[misc.scala 31:44]
    node _cal_reg_0_T_3 = tail(_cal_reg_0_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_4 = add(_cal_reg_0_T_1, _cal_reg_0_T_3) @[misc.scala 31:44]
    node _cal_reg_0_T_5 = tail(_cal_reg_0_T_4, 1) @[misc.scala 31:44]
    cal_reg[0] <= _cal_reg_0_T_5 @[misc.scala 31:18]
    node _cal_reg_1_T = add(cal_vec[1][0], cal_vec[1][1]) @[misc.scala 31:44]
    node _cal_reg_1_T_1 = tail(_cal_reg_1_T, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_2 = add(cal_vec[1][2], cal_vec[1][3]) @[misc.scala 31:44]
    node _cal_reg_1_T_3 = tail(_cal_reg_1_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_4 = add(_cal_reg_1_T_1, _cal_reg_1_T_3) @[misc.scala 31:44]
    node _cal_reg_1_T_5 = tail(_cal_reg_1_T_4, 1) @[misc.scala 31:44]
    cal_reg[1] <= _cal_reg_1_T_5 @[misc.scala 31:18]
    node _cal_reg_2_T = add(cal_vec[2][0], cal_vec[2][1]) @[misc.scala 31:44]
    node _cal_reg_2_T_1 = tail(_cal_reg_2_T, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_2 = add(cal_vec[2][2], cal_vec[2][3]) @[misc.scala 31:44]
    node _cal_reg_2_T_3 = tail(_cal_reg_2_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_4 = add(_cal_reg_2_T_1, _cal_reg_2_T_3) @[misc.scala 31:44]
    node _cal_reg_2_T_5 = tail(_cal_reg_2_T_4, 1) @[misc.scala 31:44]
    cal_reg[2] <= _cal_reg_2_T_5 @[misc.scala 31:18]
    node _cal_reg_3_T = add(cal_vec[3][0], cal_vec[3][1]) @[misc.scala 31:44]
    node _cal_reg_3_T_1 = tail(_cal_reg_3_T, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_2 = add(cal_vec[3][2], cal_vec[3][3]) @[misc.scala 31:44]
    node _cal_reg_3_T_3 = tail(_cal_reg_3_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_4 = add(_cal_reg_3_T_1, _cal_reg_3_T_3) @[misc.scala 31:44]
    node _cal_reg_3_T_5 = tail(_cal_reg_3_T_4, 1) @[misc.scala 31:44]
    cal_reg[3] <= _cal_reg_3_T_5 @[misc.scala 31:18]
    node _io_out_sum_T = add(cal_reg[0], cal_reg[1]) @[misc.scala 34:37]
    node _io_out_sum_T_1 = tail(_io_out_sum_T, 1) @[misc.scala 34:37]
    node _io_out_sum_T_2 = add(cal_reg[2], cal_reg[3]) @[misc.scala 34:37]
    node _io_out_sum_T_3 = tail(_io_out_sum_T_2, 1) @[misc.scala 34:37]
    node _io_out_sum_T_4 = add(_io_out_sum_T_1, _io_out_sum_T_3) @[misc.scala 34:37]
    node _io_out_sum_T_5 = tail(_io_out_sum_T_4, 1) @[misc.scala 34:37]
    io.out_sum <= _io_out_sum_T_5 @[misc.scala 34:14]

  module reduce_add_sync_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip in_vec : UInt<32>[32], out_sum : UInt<32>}

    wire cal_vec : UInt<32>[8][4] @[misc.scala 18:21]
    reg cal_reg : UInt<32>[4], clock with :
      reset => (UInt<1>("h0"), cal_reg) @[misc.scala 19:20]
    cal_vec[0][0] <= io.in_vec[0] @[misc.scala 25:23]
    cal_vec[0][1] <= io.in_vec[1] @[misc.scala 25:23]
    cal_vec[0][2] <= io.in_vec[2] @[misc.scala 25:23]
    cal_vec[0][3] <= io.in_vec[3] @[misc.scala 25:23]
    cal_vec[0][4] <= io.in_vec[4] @[misc.scala 25:23]
    cal_vec[0][5] <= io.in_vec[5] @[misc.scala 25:23]
    cal_vec[0][6] <= io.in_vec[6] @[misc.scala 25:23]
    cal_vec[0][7] <= io.in_vec[7] @[misc.scala 25:23]
    cal_vec[1][0] <= io.in_vec[8] @[misc.scala 25:23]
    cal_vec[1][1] <= io.in_vec[9] @[misc.scala 25:23]
    cal_vec[1][2] <= io.in_vec[10] @[misc.scala 25:23]
    cal_vec[1][3] <= io.in_vec[11] @[misc.scala 25:23]
    cal_vec[1][4] <= io.in_vec[12] @[misc.scala 25:23]
    cal_vec[1][5] <= io.in_vec[13] @[misc.scala 25:23]
    cal_vec[1][6] <= io.in_vec[14] @[misc.scala 25:23]
    cal_vec[1][7] <= io.in_vec[15] @[misc.scala 25:23]
    cal_vec[2][0] <= io.in_vec[16] @[misc.scala 25:23]
    cal_vec[2][1] <= io.in_vec[17] @[misc.scala 25:23]
    cal_vec[2][2] <= io.in_vec[18] @[misc.scala 25:23]
    cal_vec[2][3] <= io.in_vec[19] @[misc.scala 25:23]
    cal_vec[2][4] <= io.in_vec[20] @[misc.scala 25:23]
    cal_vec[2][5] <= io.in_vec[21] @[misc.scala 25:23]
    cal_vec[2][6] <= io.in_vec[22] @[misc.scala 25:23]
    cal_vec[2][7] <= io.in_vec[23] @[misc.scala 25:23]
    cal_vec[3][0] <= io.in_vec[24] @[misc.scala 25:23]
    cal_vec[3][1] <= io.in_vec[25] @[misc.scala 25:23]
    cal_vec[3][2] <= io.in_vec[26] @[misc.scala 25:23]
    cal_vec[3][3] <= io.in_vec[27] @[misc.scala 25:23]
    cal_vec[3][4] <= io.in_vec[28] @[misc.scala 25:23]
    cal_vec[3][5] <= io.in_vec[29] @[misc.scala 25:23]
    cal_vec[3][6] <= io.in_vec[30] @[misc.scala 25:23]
    cal_vec[3][7] <= io.in_vec[31] @[misc.scala 25:23]
    node _cal_reg_0_T = add(cal_vec[0][0], cal_vec[0][1]) @[misc.scala 31:44]
    node _cal_reg_0_T_1 = tail(_cal_reg_0_T, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_2 = add(cal_vec[0][2], cal_vec[0][3]) @[misc.scala 31:44]
    node _cal_reg_0_T_3 = tail(_cal_reg_0_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_4 = add(cal_vec[0][4], cal_vec[0][5]) @[misc.scala 31:44]
    node _cal_reg_0_T_5 = tail(_cal_reg_0_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_6 = add(cal_vec[0][6], cal_vec[0][7]) @[misc.scala 31:44]
    node _cal_reg_0_T_7 = tail(_cal_reg_0_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_8 = add(_cal_reg_0_T_1, _cal_reg_0_T_3) @[misc.scala 31:44]
    node _cal_reg_0_T_9 = tail(_cal_reg_0_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_10 = add(_cal_reg_0_T_5, _cal_reg_0_T_7) @[misc.scala 31:44]
    node _cal_reg_0_T_11 = tail(_cal_reg_0_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_12 = add(_cal_reg_0_T_9, _cal_reg_0_T_11) @[misc.scala 31:44]
    node _cal_reg_0_T_13 = tail(_cal_reg_0_T_12, 1) @[misc.scala 31:44]
    cal_reg[0] <= _cal_reg_0_T_13 @[misc.scala 31:18]
    node _cal_reg_1_T = add(cal_vec[1][0], cal_vec[1][1]) @[misc.scala 31:44]
    node _cal_reg_1_T_1 = tail(_cal_reg_1_T, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_2 = add(cal_vec[1][2], cal_vec[1][3]) @[misc.scala 31:44]
    node _cal_reg_1_T_3 = tail(_cal_reg_1_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_4 = add(cal_vec[1][4], cal_vec[1][5]) @[misc.scala 31:44]
    node _cal_reg_1_T_5 = tail(_cal_reg_1_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_6 = add(cal_vec[1][6], cal_vec[1][7]) @[misc.scala 31:44]
    node _cal_reg_1_T_7 = tail(_cal_reg_1_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_8 = add(_cal_reg_1_T_1, _cal_reg_1_T_3) @[misc.scala 31:44]
    node _cal_reg_1_T_9 = tail(_cal_reg_1_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_10 = add(_cal_reg_1_T_5, _cal_reg_1_T_7) @[misc.scala 31:44]
    node _cal_reg_1_T_11 = tail(_cal_reg_1_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_12 = add(_cal_reg_1_T_9, _cal_reg_1_T_11) @[misc.scala 31:44]
    node _cal_reg_1_T_13 = tail(_cal_reg_1_T_12, 1) @[misc.scala 31:44]
    cal_reg[1] <= _cal_reg_1_T_13 @[misc.scala 31:18]
    node _cal_reg_2_T = add(cal_vec[2][0], cal_vec[2][1]) @[misc.scala 31:44]
    node _cal_reg_2_T_1 = tail(_cal_reg_2_T, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_2 = add(cal_vec[2][2], cal_vec[2][3]) @[misc.scala 31:44]
    node _cal_reg_2_T_3 = tail(_cal_reg_2_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_4 = add(cal_vec[2][4], cal_vec[2][5]) @[misc.scala 31:44]
    node _cal_reg_2_T_5 = tail(_cal_reg_2_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_6 = add(cal_vec[2][6], cal_vec[2][7]) @[misc.scala 31:44]
    node _cal_reg_2_T_7 = tail(_cal_reg_2_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_8 = add(_cal_reg_2_T_1, _cal_reg_2_T_3) @[misc.scala 31:44]
    node _cal_reg_2_T_9 = tail(_cal_reg_2_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_10 = add(_cal_reg_2_T_5, _cal_reg_2_T_7) @[misc.scala 31:44]
    node _cal_reg_2_T_11 = tail(_cal_reg_2_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_12 = add(_cal_reg_2_T_9, _cal_reg_2_T_11) @[misc.scala 31:44]
    node _cal_reg_2_T_13 = tail(_cal_reg_2_T_12, 1) @[misc.scala 31:44]
    cal_reg[2] <= _cal_reg_2_T_13 @[misc.scala 31:18]
    node _cal_reg_3_T = add(cal_vec[3][0], cal_vec[3][1]) @[misc.scala 31:44]
    node _cal_reg_3_T_1 = tail(_cal_reg_3_T, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_2 = add(cal_vec[3][2], cal_vec[3][3]) @[misc.scala 31:44]
    node _cal_reg_3_T_3 = tail(_cal_reg_3_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_4 = add(cal_vec[3][4], cal_vec[3][5]) @[misc.scala 31:44]
    node _cal_reg_3_T_5 = tail(_cal_reg_3_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_6 = add(cal_vec[3][6], cal_vec[3][7]) @[misc.scala 31:44]
    node _cal_reg_3_T_7 = tail(_cal_reg_3_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_8 = add(_cal_reg_3_T_1, _cal_reg_3_T_3) @[misc.scala 31:44]
    node _cal_reg_3_T_9 = tail(_cal_reg_3_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_10 = add(_cal_reg_3_T_5, _cal_reg_3_T_7) @[misc.scala 31:44]
    node _cal_reg_3_T_11 = tail(_cal_reg_3_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_12 = add(_cal_reg_3_T_9, _cal_reg_3_T_11) @[misc.scala 31:44]
    node _cal_reg_3_T_13 = tail(_cal_reg_3_T_12, 1) @[misc.scala 31:44]
    cal_reg[3] <= _cal_reg_3_T_13 @[misc.scala 31:18]
    node _io_out_sum_T = add(cal_reg[0], cal_reg[1]) @[misc.scala 34:37]
    node _io_out_sum_T_1 = tail(_io_out_sum_T, 1) @[misc.scala 34:37]
    node _io_out_sum_T_2 = add(cal_reg[2], cal_reg[3]) @[misc.scala 34:37]
    node _io_out_sum_T_3 = tail(_io_out_sum_T_2, 1) @[misc.scala 34:37]
    node _io_out_sum_T_4 = add(_io_out_sum_T_1, _io_out_sum_T_3) @[misc.scala 34:37]
    node _io_out_sum_T_5 = tail(_io_out_sum_T_4, 1) @[misc.scala 34:37]
    io.out_sum <= _io_out_sum_T_5 @[misc.scala 34:14]

  module reduce_add_sync_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip in_vec : UInt<32>[32], out_sum : UInt<32>}

    wire cal_vec : UInt<32>[8][4] @[misc.scala 18:21]
    reg cal_reg : UInt<32>[4], clock with :
      reset => (UInt<1>("h0"), cal_reg) @[misc.scala 19:20]
    cal_vec[0][0] <= io.in_vec[0] @[misc.scala 25:23]
    cal_vec[0][1] <= io.in_vec[1] @[misc.scala 25:23]
    cal_vec[0][2] <= io.in_vec[2] @[misc.scala 25:23]
    cal_vec[0][3] <= io.in_vec[3] @[misc.scala 25:23]
    cal_vec[0][4] <= io.in_vec[4] @[misc.scala 25:23]
    cal_vec[0][5] <= io.in_vec[5] @[misc.scala 25:23]
    cal_vec[0][6] <= io.in_vec[6] @[misc.scala 25:23]
    cal_vec[0][7] <= io.in_vec[7] @[misc.scala 25:23]
    cal_vec[1][0] <= io.in_vec[8] @[misc.scala 25:23]
    cal_vec[1][1] <= io.in_vec[9] @[misc.scala 25:23]
    cal_vec[1][2] <= io.in_vec[10] @[misc.scala 25:23]
    cal_vec[1][3] <= io.in_vec[11] @[misc.scala 25:23]
    cal_vec[1][4] <= io.in_vec[12] @[misc.scala 25:23]
    cal_vec[1][5] <= io.in_vec[13] @[misc.scala 25:23]
    cal_vec[1][6] <= io.in_vec[14] @[misc.scala 25:23]
    cal_vec[1][7] <= io.in_vec[15] @[misc.scala 25:23]
    cal_vec[2][0] <= io.in_vec[16] @[misc.scala 25:23]
    cal_vec[2][1] <= io.in_vec[17] @[misc.scala 25:23]
    cal_vec[2][2] <= io.in_vec[18] @[misc.scala 25:23]
    cal_vec[2][3] <= io.in_vec[19] @[misc.scala 25:23]
    cal_vec[2][4] <= io.in_vec[20] @[misc.scala 25:23]
    cal_vec[2][5] <= io.in_vec[21] @[misc.scala 25:23]
    cal_vec[2][6] <= io.in_vec[22] @[misc.scala 25:23]
    cal_vec[2][7] <= io.in_vec[23] @[misc.scala 25:23]
    cal_vec[3][0] <= io.in_vec[24] @[misc.scala 25:23]
    cal_vec[3][1] <= io.in_vec[25] @[misc.scala 25:23]
    cal_vec[3][2] <= io.in_vec[26] @[misc.scala 25:23]
    cal_vec[3][3] <= io.in_vec[27] @[misc.scala 25:23]
    cal_vec[3][4] <= io.in_vec[28] @[misc.scala 25:23]
    cal_vec[3][5] <= io.in_vec[29] @[misc.scala 25:23]
    cal_vec[3][6] <= io.in_vec[30] @[misc.scala 25:23]
    cal_vec[3][7] <= io.in_vec[31] @[misc.scala 25:23]
    node _cal_reg_0_T = add(cal_vec[0][0], cal_vec[0][1]) @[misc.scala 31:44]
    node _cal_reg_0_T_1 = tail(_cal_reg_0_T, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_2 = add(cal_vec[0][2], cal_vec[0][3]) @[misc.scala 31:44]
    node _cal_reg_0_T_3 = tail(_cal_reg_0_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_4 = add(cal_vec[0][4], cal_vec[0][5]) @[misc.scala 31:44]
    node _cal_reg_0_T_5 = tail(_cal_reg_0_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_6 = add(cal_vec[0][6], cal_vec[0][7]) @[misc.scala 31:44]
    node _cal_reg_0_T_7 = tail(_cal_reg_0_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_8 = add(_cal_reg_0_T_1, _cal_reg_0_T_3) @[misc.scala 31:44]
    node _cal_reg_0_T_9 = tail(_cal_reg_0_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_10 = add(_cal_reg_0_T_5, _cal_reg_0_T_7) @[misc.scala 31:44]
    node _cal_reg_0_T_11 = tail(_cal_reg_0_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_12 = add(_cal_reg_0_T_9, _cal_reg_0_T_11) @[misc.scala 31:44]
    node _cal_reg_0_T_13 = tail(_cal_reg_0_T_12, 1) @[misc.scala 31:44]
    cal_reg[0] <= _cal_reg_0_T_13 @[misc.scala 31:18]
    node _cal_reg_1_T = add(cal_vec[1][0], cal_vec[1][1]) @[misc.scala 31:44]
    node _cal_reg_1_T_1 = tail(_cal_reg_1_T, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_2 = add(cal_vec[1][2], cal_vec[1][3]) @[misc.scala 31:44]
    node _cal_reg_1_T_3 = tail(_cal_reg_1_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_4 = add(cal_vec[1][4], cal_vec[1][5]) @[misc.scala 31:44]
    node _cal_reg_1_T_5 = tail(_cal_reg_1_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_6 = add(cal_vec[1][6], cal_vec[1][7]) @[misc.scala 31:44]
    node _cal_reg_1_T_7 = tail(_cal_reg_1_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_8 = add(_cal_reg_1_T_1, _cal_reg_1_T_3) @[misc.scala 31:44]
    node _cal_reg_1_T_9 = tail(_cal_reg_1_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_10 = add(_cal_reg_1_T_5, _cal_reg_1_T_7) @[misc.scala 31:44]
    node _cal_reg_1_T_11 = tail(_cal_reg_1_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_12 = add(_cal_reg_1_T_9, _cal_reg_1_T_11) @[misc.scala 31:44]
    node _cal_reg_1_T_13 = tail(_cal_reg_1_T_12, 1) @[misc.scala 31:44]
    cal_reg[1] <= _cal_reg_1_T_13 @[misc.scala 31:18]
    node _cal_reg_2_T = add(cal_vec[2][0], cal_vec[2][1]) @[misc.scala 31:44]
    node _cal_reg_2_T_1 = tail(_cal_reg_2_T, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_2 = add(cal_vec[2][2], cal_vec[2][3]) @[misc.scala 31:44]
    node _cal_reg_2_T_3 = tail(_cal_reg_2_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_4 = add(cal_vec[2][4], cal_vec[2][5]) @[misc.scala 31:44]
    node _cal_reg_2_T_5 = tail(_cal_reg_2_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_6 = add(cal_vec[2][6], cal_vec[2][7]) @[misc.scala 31:44]
    node _cal_reg_2_T_7 = tail(_cal_reg_2_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_8 = add(_cal_reg_2_T_1, _cal_reg_2_T_3) @[misc.scala 31:44]
    node _cal_reg_2_T_9 = tail(_cal_reg_2_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_10 = add(_cal_reg_2_T_5, _cal_reg_2_T_7) @[misc.scala 31:44]
    node _cal_reg_2_T_11 = tail(_cal_reg_2_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_12 = add(_cal_reg_2_T_9, _cal_reg_2_T_11) @[misc.scala 31:44]
    node _cal_reg_2_T_13 = tail(_cal_reg_2_T_12, 1) @[misc.scala 31:44]
    cal_reg[2] <= _cal_reg_2_T_13 @[misc.scala 31:18]
    node _cal_reg_3_T = add(cal_vec[3][0], cal_vec[3][1]) @[misc.scala 31:44]
    node _cal_reg_3_T_1 = tail(_cal_reg_3_T, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_2 = add(cal_vec[3][2], cal_vec[3][3]) @[misc.scala 31:44]
    node _cal_reg_3_T_3 = tail(_cal_reg_3_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_4 = add(cal_vec[3][4], cal_vec[3][5]) @[misc.scala 31:44]
    node _cal_reg_3_T_5 = tail(_cal_reg_3_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_6 = add(cal_vec[3][6], cal_vec[3][7]) @[misc.scala 31:44]
    node _cal_reg_3_T_7 = tail(_cal_reg_3_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_8 = add(_cal_reg_3_T_1, _cal_reg_3_T_3) @[misc.scala 31:44]
    node _cal_reg_3_T_9 = tail(_cal_reg_3_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_10 = add(_cal_reg_3_T_5, _cal_reg_3_T_7) @[misc.scala 31:44]
    node _cal_reg_3_T_11 = tail(_cal_reg_3_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_12 = add(_cal_reg_3_T_9, _cal_reg_3_T_11) @[misc.scala 31:44]
    node _cal_reg_3_T_13 = tail(_cal_reg_3_T_12, 1) @[misc.scala 31:44]
    cal_reg[3] <= _cal_reg_3_T_13 @[misc.scala 31:18]
    node _io_out_sum_T = add(cal_reg[0], cal_reg[1]) @[misc.scala 34:37]
    node _io_out_sum_T_1 = tail(_io_out_sum_T, 1) @[misc.scala 34:37]
    node _io_out_sum_T_2 = add(cal_reg[2], cal_reg[3]) @[misc.scala 34:37]
    node _io_out_sum_T_3 = tail(_io_out_sum_T_2, 1) @[misc.scala 34:37]
    node _io_out_sum_T_4 = add(_io_out_sum_T_1, _io_out_sum_T_3) @[misc.scala 34:37]
    node _io_out_sum_T_5 = tail(_io_out_sum_T_4, 1) @[misc.scala 34:37]
    io.out_sum <= _io_out_sum_T_5 @[misc.scala 34:14]

  module TxBufferFifo :
    input clock : Clock
    input reset : Reset
    output io : { in : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tuser : UInt<1>}, flip out : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tuser : UInt<1>, flip tkeep : UInt<64>}, flip reset_counter : UInt<1>, h2c_pack_counter : UInt<32>, h2c_err_counter : UInt<32>}

    node _true_tvalid_T = eq(io.in.tuser, UInt<1>("h0")) @[TxBufferFifo.scala 40:36]
    node true_tvalid = and(io.in.tvalid, _true_tvalid_T) @[TxBufferFifo.scala 40:34]
    node in_shake_hand = and(true_tvalid, io.in.tready) @[TxBufferFifo.scala 42:35]
    reg in_tdata_reg : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when in_shake_hand : @[Reg.scala 29:18]
      in_tdata_reg <= io.in.tdata @[Reg.scala 29:22]
    reg in_tlast_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when in_shake_hand : @[Reg.scala 29:18]
      in_tlast_reg <= io.in.tlast @[Reg.scala 29:22]
    reg in_tvalid_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when in_shake_hand : @[Reg.scala 29:18]
      in_tvalid_reg <= true_tvalid @[Reg.scala 29:22]
    smem data_buf_reg : UInt<512> [64] @[TxBufferFifo.scala 49:33]
    wire _info_buf_reg_WIRE : { used : UInt<1>, valid : UInt<1>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>} @[TxBufferFifo.scala 52:62]
    _info_buf_reg_WIRE.burst <= UInt<6>("h0") @[TxBufferFifo.scala 52:62]
    _info_buf_reg_WIRE.tcp_chksum <= UInt<32>("h0") @[TxBufferFifo.scala 52:62]
    _info_buf_reg_WIRE.ip_chksum <= UInt<32>("h0") @[TxBufferFifo.scala 52:62]
    _info_buf_reg_WIRE.valid <= UInt<1>("h0") @[TxBufferFifo.scala 52:62]
    _info_buf_reg_WIRE.used <= UInt<1>("h0") @[TxBufferFifo.scala 52:62]
    wire _info_buf_reg_WIRE_1 : { used : UInt<1>, valid : UInt<1>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>} @[TxBufferFifo.scala 52:62]
    _info_buf_reg_WIRE_1.burst <= UInt<6>("h0") @[TxBufferFifo.scala 52:62]
    _info_buf_reg_WIRE_1.tcp_chksum <= UInt<32>("h0") @[TxBufferFifo.scala 52:62]
    _info_buf_reg_WIRE_1.ip_chksum <= UInt<32>("h0") @[TxBufferFifo.scala 52:62]
    _info_buf_reg_WIRE_1.valid <= UInt<1>("h0") @[TxBufferFifo.scala 52:62]
    _info_buf_reg_WIRE_1.used <= UInt<1>("h0") @[TxBufferFifo.scala 52:62]
    wire _info_buf_reg_WIRE_2 : { used : UInt<1>, valid : UInt<1>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>}[2] @[TxBufferFifo.scala 52:49]
    _info_buf_reg_WIRE_2[0].burst <= _info_buf_reg_WIRE.burst @[TxBufferFifo.scala 52:49]
    _info_buf_reg_WIRE_2[0].tcp_chksum <= _info_buf_reg_WIRE.tcp_chksum @[TxBufferFifo.scala 52:49]
    _info_buf_reg_WIRE_2[0].ip_chksum <= _info_buf_reg_WIRE.ip_chksum @[TxBufferFifo.scala 52:49]
    _info_buf_reg_WIRE_2[0].valid <= _info_buf_reg_WIRE.valid @[TxBufferFifo.scala 52:49]
    _info_buf_reg_WIRE_2[0].used <= _info_buf_reg_WIRE.used @[TxBufferFifo.scala 52:49]
    _info_buf_reg_WIRE_2[1].burst <= _info_buf_reg_WIRE_1.burst @[TxBufferFifo.scala 52:49]
    _info_buf_reg_WIRE_2[1].tcp_chksum <= _info_buf_reg_WIRE_1.tcp_chksum @[TxBufferFifo.scala 52:49]
    _info_buf_reg_WIRE_2[1].ip_chksum <= _info_buf_reg_WIRE_1.ip_chksum @[TxBufferFifo.scala 52:49]
    _info_buf_reg_WIRE_2[1].valid <= _info_buf_reg_WIRE_1.valid @[TxBufferFifo.scala 52:49]
    _info_buf_reg_WIRE_2[1].used <= _info_buf_reg_WIRE_1.used @[TxBufferFifo.scala 52:49]
    reg info_buf_reg : { used : UInt<1>, valid : UInt<1>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>}[2], clock with :
      reset => (reset, _info_buf_reg_WIRE_2) @[TxBufferFifo.scala 52:29]
    reg wr_index_reg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[TxBufferFifo.scala 53:29]
    reg rd_index_reg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[TxBufferFifo.scala 54:29]
    reg wr_pos_reg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[TxBufferFifo.scala 55:29]
    reg rd_pos_reg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[TxBufferFifo.scala 56:29]
    wire rd_pos_next : UInt<7>
    rd_pos_next <= UInt<7>("h0")
    wire valid_vec : UInt<1>[2] @[TxBufferFifo.scala 59:23]
    valid_vec[0] <= info_buf_reg[0].valid @[TxBufferFifo.scala 60:41]
    valid_vec[1] <= info_buf_reg[1].valid @[TxBufferFifo.scala 60:41]
    node buf_full = and(valid_vec[0], valid_vec[1]) @[TxBufferFifo.scala 61:40]
    node _io_in_tready_T = eq(buf_full, UInt<1>("h0")) @[TxBufferFifo.scala 63:19]
    io.in.tready <= _io_in_tready_T @[TxBufferFifo.scala 63:16]
    reg pack_counter : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[TxBufferFifo.scala 64:29]
    reg err_counter : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[TxBufferFifo.scala 65:28]
    io.h2c_pack_counter <= pack_counter @[TxBufferFifo.scala 67:23]
    io.h2c_err_counter <= err_counter @[TxBufferFifo.scala 68:22]
    reg is_overflowed : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[TxBufferFifo.scala 72:30]
    node cal_data = mux(in_shake_hand, io.in.tdata, in_tdata_reg) @[TxBufferFifo.scala 76:21]
    inst ip_chksum_cal of reduce_add_sync @[TxBufferFifo.scala 79:29]
    ip_chksum_cal.clock <= clock
    ip_chksum_cal.reset <= reset
    node _ip_chksum_cal_io_in_vec_0_T = bits(cal_data, 119, 112) @[TxBufferFifo.scala 82:52]
    node _ip_chksum_cal_io_in_vec_0_T_1 = bits(cal_data, 127, 120) @[TxBufferFifo.scala 82:80]
    node _ip_chksum_cal_io_in_vec_0_T_2 = cat(_ip_chksum_cal_io_in_vec_0_T, _ip_chksum_cal_io_in_vec_0_T_1) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[0] <= _ip_chksum_cal_io_in_vec_0_T_2 @[TxBufferFifo.scala 82:37]
    node _ip_chksum_cal_io_in_vec_1_T = bits(cal_data, 135, 128) @[TxBufferFifo.scala 82:52]
    node _ip_chksum_cal_io_in_vec_1_T_1 = bits(cal_data, 143, 136) @[TxBufferFifo.scala 82:80]
    node _ip_chksum_cal_io_in_vec_1_T_2 = cat(_ip_chksum_cal_io_in_vec_1_T, _ip_chksum_cal_io_in_vec_1_T_1) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[1] <= _ip_chksum_cal_io_in_vec_1_T_2 @[TxBufferFifo.scala 82:37]
    node _ip_chksum_cal_io_in_vec_2_T = bits(cal_data, 151, 144) @[TxBufferFifo.scala 82:52]
    node _ip_chksum_cal_io_in_vec_2_T_1 = bits(cal_data, 159, 152) @[TxBufferFifo.scala 82:80]
    node _ip_chksum_cal_io_in_vec_2_T_2 = cat(_ip_chksum_cal_io_in_vec_2_T, _ip_chksum_cal_io_in_vec_2_T_1) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[2] <= _ip_chksum_cal_io_in_vec_2_T_2 @[TxBufferFifo.scala 82:37]
    node _ip_chksum_cal_io_in_vec_3_T = bits(cal_data, 167, 160) @[TxBufferFifo.scala 82:52]
    node _ip_chksum_cal_io_in_vec_3_T_1 = bits(cal_data, 175, 168) @[TxBufferFifo.scala 82:80]
    node _ip_chksum_cal_io_in_vec_3_T_2 = cat(_ip_chksum_cal_io_in_vec_3_T, _ip_chksum_cal_io_in_vec_3_T_1) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[3] <= _ip_chksum_cal_io_in_vec_3_T_2 @[TxBufferFifo.scala 82:37]
    node _ip_chksum_cal_io_in_vec_4_T = bits(cal_data, 183, 176) @[TxBufferFifo.scala 82:52]
    node _ip_chksum_cal_io_in_vec_4_T_1 = bits(cal_data, 191, 184) @[TxBufferFifo.scala 82:80]
    node _ip_chksum_cal_io_in_vec_4_T_2 = cat(_ip_chksum_cal_io_in_vec_4_T, _ip_chksum_cal_io_in_vec_4_T_1) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[4] <= _ip_chksum_cal_io_in_vec_4_T_2 @[TxBufferFifo.scala 82:37]
    ip_chksum_cal.io.in_vec[5] <= UInt<1>("h0") @[TxBufferFifo.scala 81:44]
    node _ip_chksum_cal_io_in_vec_6_T = bits(cal_data, 215, 208) @[TxBufferFifo.scala 82:52]
    node _ip_chksum_cal_io_in_vec_6_T_1 = bits(cal_data, 223, 216) @[TxBufferFifo.scala 82:80]
    node _ip_chksum_cal_io_in_vec_6_T_2 = cat(_ip_chksum_cal_io_in_vec_6_T, _ip_chksum_cal_io_in_vec_6_T_1) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[6] <= _ip_chksum_cal_io_in_vec_6_T_2 @[TxBufferFifo.scala 82:37]
    node _ip_chksum_cal_io_in_vec_7_T = bits(cal_data, 231, 224) @[TxBufferFifo.scala 82:52]
    node _ip_chksum_cal_io_in_vec_7_T_1 = bits(cal_data, 239, 232) @[TxBufferFifo.scala 82:80]
    node _ip_chksum_cal_io_in_vec_7_T_2 = cat(_ip_chksum_cal_io_in_vec_7_T, _ip_chksum_cal_io_in_vec_7_T_1) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[7] <= _ip_chksum_cal_io_in_vec_7_T_2 @[TxBufferFifo.scala 82:37]
    node _ip_chksum_cal_io_in_vec_8_T = bits(cal_data, 247, 240) @[TxBufferFifo.scala 82:52]
    node _ip_chksum_cal_io_in_vec_8_T_1 = bits(cal_data, 255, 248) @[TxBufferFifo.scala 82:80]
    node _ip_chksum_cal_io_in_vec_8_T_2 = cat(_ip_chksum_cal_io_in_vec_8_T, _ip_chksum_cal_io_in_vec_8_T_1) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[8] <= _ip_chksum_cal_io_in_vec_8_T_2 @[TxBufferFifo.scala 82:37]
    node _ip_chksum_cal_io_in_vec_9_T = bits(cal_data, 263, 256) @[TxBufferFifo.scala 82:52]
    node _ip_chksum_cal_io_in_vec_9_T_1 = bits(cal_data, 271, 264) @[TxBufferFifo.scala 82:80]
    node _ip_chksum_cal_io_in_vec_9_T_2 = cat(_ip_chksum_cal_io_in_vec_9_T, _ip_chksum_cal_io_in_vec_9_T_1) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[9] <= _ip_chksum_cal_io_in_vec_9_T_2 @[TxBufferFifo.scala 82:37]
    inst tcp_pld_chksum_cal of reduce_add_sync_1 @[TxBufferFifo.scala 87:34]
    tcp_pld_chksum_cal.clock <= clock
    tcp_pld_chksum_cal.reset <= reset
    node _tcp_pld_chksum_cal_io_in_vec_0_T = bits(cal_data, 7, 0) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_0_T_1 = bits(cal_data, 15, 8) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_0_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_0_T, _tcp_pld_chksum_cal_io_in_vec_0_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[0] <= _tcp_pld_chksum_cal_io_in_vec_0_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_1_T = bits(cal_data, 23, 16) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_1_T_1 = bits(cal_data, 31, 24) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_1_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_1_T, _tcp_pld_chksum_cal_io_in_vec_1_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[1] <= _tcp_pld_chksum_cal_io_in_vec_1_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_2_T = bits(cal_data, 39, 32) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_2_T_1 = bits(cal_data, 47, 40) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_2_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_2_T, _tcp_pld_chksum_cal_io_in_vec_2_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[2] <= _tcp_pld_chksum_cal_io_in_vec_2_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_3_T = bits(cal_data, 55, 48) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_3_T_1 = bits(cal_data, 63, 56) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_3_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_3_T, _tcp_pld_chksum_cal_io_in_vec_3_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[3] <= _tcp_pld_chksum_cal_io_in_vec_3_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_4_T = bits(cal_data, 71, 64) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_4_T_1 = bits(cal_data, 79, 72) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_4_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_4_T, _tcp_pld_chksum_cal_io_in_vec_4_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[4] <= _tcp_pld_chksum_cal_io_in_vec_4_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_5_T = bits(cal_data, 87, 80) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_5_T_1 = bits(cal_data, 95, 88) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_5_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_5_T, _tcp_pld_chksum_cal_io_in_vec_5_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[5] <= _tcp_pld_chksum_cal_io_in_vec_5_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_6_T = bits(cal_data, 103, 96) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_6_T_1 = bits(cal_data, 111, 104) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_6_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_6_T, _tcp_pld_chksum_cal_io_in_vec_6_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[6] <= _tcp_pld_chksum_cal_io_in_vec_6_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_7_T = bits(cal_data, 119, 112) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_7_T_1 = bits(cal_data, 127, 120) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_7_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_7_T, _tcp_pld_chksum_cal_io_in_vec_7_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[7] <= _tcp_pld_chksum_cal_io_in_vec_7_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_8_T = bits(cal_data, 135, 128) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_8_T_1 = bits(cal_data, 143, 136) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_8_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_8_T, _tcp_pld_chksum_cal_io_in_vec_8_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[8] <= _tcp_pld_chksum_cal_io_in_vec_8_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_9_T = bits(cal_data, 151, 144) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_9_T_1 = bits(cal_data, 159, 152) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_9_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_9_T, _tcp_pld_chksum_cal_io_in_vec_9_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[9] <= _tcp_pld_chksum_cal_io_in_vec_9_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_10_T = bits(cal_data, 167, 160) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_10_T_1 = bits(cal_data, 175, 168) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_10_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_10_T, _tcp_pld_chksum_cal_io_in_vec_10_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[10] <= _tcp_pld_chksum_cal_io_in_vec_10_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_11_T = bits(cal_data, 183, 176) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_11_T_1 = bits(cal_data, 191, 184) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_11_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_11_T, _tcp_pld_chksum_cal_io_in_vec_11_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[11] <= _tcp_pld_chksum_cal_io_in_vec_11_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_12_T = bits(cal_data, 199, 192) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_12_T_1 = bits(cal_data, 207, 200) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_12_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_12_T, _tcp_pld_chksum_cal_io_in_vec_12_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[12] <= _tcp_pld_chksum_cal_io_in_vec_12_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_13_T = bits(cal_data, 215, 208) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_13_T_1 = bits(cal_data, 223, 216) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_13_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_13_T, _tcp_pld_chksum_cal_io_in_vec_13_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[13] <= _tcp_pld_chksum_cal_io_in_vec_13_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_14_T = bits(cal_data, 231, 224) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_14_T_1 = bits(cal_data, 239, 232) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_14_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_14_T, _tcp_pld_chksum_cal_io_in_vec_14_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[14] <= _tcp_pld_chksum_cal_io_in_vec_14_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_15_T = bits(cal_data, 247, 240) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_15_T_1 = bits(cal_data, 255, 248) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_15_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_15_T, _tcp_pld_chksum_cal_io_in_vec_15_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[15] <= _tcp_pld_chksum_cal_io_in_vec_15_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_16_T = bits(cal_data, 263, 256) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_16_T_1 = bits(cal_data, 271, 264) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_16_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_16_T, _tcp_pld_chksum_cal_io_in_vec_16_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[16] <= _tcp_pld_chksum_cal_io_in_vec_16_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_17_T = bits(cal_data, 279, 272) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_17_T_1 = bits(cal_data, 287, 280) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_17_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_17_T, _tcp_pld_chksum_cal_io_in_vec_17_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[17] <= _tcp_pld_chksum_cal_io_in_vec_17_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_18_T = bits(cal_data, 295, 288) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_18_T_1 = bits(cal_data, 303, 296) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_18_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_18_T, _tcp_pld_chksum_cal_io_in_vec_18_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[18] <= _tcp_pld_chksum_cal_io_in_vec_18_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_19_T = bits(cal_data, 311, 304) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_19_T_1 = bits(cal_data, 319, 312) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_19_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_19_T, _tcp_pld_chksum_cal_io_in_vec_19_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[19] <= _tcp_pld_chksum_cal_io_in_vec_19_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_20_T = bits(cal_data, 327, 320) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_20_T_1 = bits(cal_data, 335, 328) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_20_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_20_T, _tcp_pld_chksum_cal_io_in_vec_20_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[20] <= _tcp_pld_chksum_cal_io_in_vec_20_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_21_T = bits(cal_data, 343, 336) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_21_T_1 = bits(cal_data, 351, 344) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_21_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_21_T, _tcp_pld_chksum_cal_io_in_vec_21_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[21] <= _tcp_pld_chksum_cal_io_in_vec_21_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_22_T = bits(cal_data, 359, 352) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_22_T_1 = bits(cal_data, 367, 360) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_22_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_22_T, _tcp_pld_chksum_cal_io_in_vec_22_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[22] <= _tcp_pld_chksum_cal_io_in_vec_22_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_23_T = bits(cal_data, 375, 368) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_23_T_1 = bits(cal_data, 383, 376) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_23_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_23_T, _tcp_pld_chksum_cal_io_in_vec_23_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[23] <= _tcp_pld_chksum_cal_io_in_vec_23_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_24_T = bits(cal_data, 391, 384) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_24_T_1 = bits(cal_data, 399, 392) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_24_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_24_T, _tcp_pld_chksum_cal_io_in_vec_24_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[24] <= _tcp_pld_chksum_cal_io_in_vec_24_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_25_T = bits(cal_data, 407, 400) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_25_T_1 = bits(cal_data, 415, 408) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_25_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_25_T, _tcp_pld_chksum_cal_io_in_vec_25_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[25] <= _tcp_pld_chksum_cal_io_in_vec_25_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_26_T = bits(cal_data, 423, 416) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_26_T_1 = bits(cal_data, 431, 424) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_26_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_26_T, _tcp_pld_chksum_cal_io_in_vec_26_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[26] <= _tcp_pld_chksum_cal_io_in_vec_26_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_27_T = bits(cal_data, 439, 432) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_27_T_1 = bits(cal_data, 447, 440) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_27_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_27_T, _tcp_pld_chksum_cal_io_in_vec_27_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[27] <= _tcp_pld_chksum_cal_io_in_vec_27_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_28_T = bits(cal_data, 455, 448) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_28_T_1 = bits(cal_data, 463, 456) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_28_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_28_T, _tcp_pld_chksum_cal_io_in_vec_28_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[28] <= _tcp_pld_chksum_cal_io_in_vec_28_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_29_T = bits(cal_data, 471, 464) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_29_T_1 = bits(cal_data, 479, 472) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_29_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_29_T, _tcp_pld_chksum_cal_io_in_vec_29_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[29] <= _tcp_pld_chksum_cal_io_in_vec_29_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_30_T = bits(cal_data, 487, 480) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_30_T_1 = bits(cal_data, 495, 488) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_30_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_30_T, _tcp_pld_chksum_cal_io_in_vec_30_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[30] <= _tcp_pld_chksum_cal_io_in_vec_30_T_2 @[TxBufferFifo.scala 89:37]
    node _tcp_pld_chksum_cal_io_in_vec_31_T = bits(cal_data, 503, 496) @[TxBufferFifo.scala 89:52]
    node _tcp_pld_chksum_cal_io_in_vec_31_T_1 = bits(cal_data, 511, 504) @[TxBufferFifo.scala 89:76]
    node _tcp_pld_chksum_cal_io_in_vec_31_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_31_T, _tcp_pld_chksum_cal_io_in_vec_31_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[31] <= _tcp_pld_chksum_cal_io_in_vec_31_T_2 @[TxBufferFifo.scala 89:37]
    inst tcp_hdr_chksum_cal of reduce_add_sync_2 @[TxBufferFifo.scala 94:34]
    tcp_hdr_chksum_cal.clock <= clock
    tcp_hdr_chksum_cal.reset <= reset
    tcp_hdr_chksum_cal.io.in_vec[0] <= UInt<1>("h0") @[TxBufferFifo.scala 98:42]
    tcp_hdr_chksum_cal.io.in_vec[1] <= UInt<1>("h0") @[TxBufferFifo.scala 98:42]
    tcp_hdr_chksum_cal.io.in_vec[2] <= UInt<1>("h0") @[TxBufferFifo.scala 98:42]
    tcp_hdr_chksum_cal.io.in_vec[3] <= UInt<1>("h0") @[TxBufferFifo.scala 98:42]
    tcp_hdr_chksum_cal.io.in_vec[4] <= UInt<1>("h0") @[TxBufferFifo.scala 98:42]
    tcp_hdr_chksum_cal.io.in_vec[5] <= UInt<1>("h0") @[TxBufferFifo.scala 98:42]
    tcp_hdr_chksum_cal.io.in_vec[6] <= UInt<1>("h0") @[TxBufferFifo.scala 98:42]
    tcp_hdr_chksum_cal.io.in_vec[7] <= UInt<1>("h0") @[TxBufferFifo.scala 98:42]
    node _tcp_hdr_chksum_cal_io_in_vec_8_T = bits(cal_data, 135, 128) @[TxBufferFifo.scala 96:82]
    node _tcp_hdr_chksum_cal_io_in_vec_8_T_1 = bits(cal_data, 143, 136) @[TxBufferFifo.scala 96:106]
    node _tcp_hdr_chksum_cal_io_in_vec_8_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_8_T, _tcp_hdr_chksum_cal_io_in_vec_8_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[8] <= _tcp_hdr_chksum_cal_io_in_vec_8_T_2 @[TxBufferFifo.scala 96:67]
    tcp_hdr_chksum_cal.io.in_vec[9] <= UInt<1>("h0") @[TxBufferFifo.scala 98:42]
    tcp_hdr_chksum_cal.io.in_vec[10] <= UInt<1>("h0") @[TxBufferFifo.scala 98:42]
    node _tcp_hdr_chksum_cal_io_in_vec_11_T = bits(cal_data, 191, 184) @[TxBufferFifo.scala 97:64]
    tcp_hdr_chksum_cal.io.in_vec[11] <= _tcp_hdr_chksum_cal_io_in_vec_11_T @[TxBufferFifo.scala 97:53]
    tcp_hdr_chksum_cal.io.in_vec[12] <= UInt<1>("h0") @[TxBufferFifo.scala 98:42]
    node _tcp_hdr_chksum_cal_io_in_vec_13_T = bits(cal_data, 215, 208) @[TxBufferFifo.scala 96:82]
    node _tcp_hdr_chksum_cal_io_in_vec_13_T_1 = bits(cal_data, 223, 216) @[TxBufferFifo.scala 96:106]
    node _tcp_hdr_chksum_cal_io_in_vec_13_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_13_T, _tcp_hdr_chksum_cal_io_in_vec_13_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[13] <= _tcp_hdr_chksum_cal_io_in_vec_13_T_2 @[TxBufferFifo.scala 96:67]
    node _tcp_hdr_chksum_cal_io_in_vec_14_T = bits(cal_data, 231, 224) @[TxBufferFifo.scala 96:82]
    node _tcp_hdr_chksum_cal_io_in_vec_14_T_1 = bits(cal_data, 239, 232) @[TxBufferFifo.scala 96:106]
    node _tcp_hdr_chksum_cal_io_in_vec_14_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_14_T, _tcp_hdr_chksum_cal_io_in_vec_14_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[14] <= _tcp_hdr_chksum_cal_io_in_vec_14_T_2 @[TxBufferFifo.scala 96:67]
    node _tcp_hdr_chksum_cal_io_in_vec_15_T = bits(cal_data, 247, 240) @[TxBufferFifo.scala 96:82]
    node _tcp_hdr_chksum_cal_io_in_vec_15_T_1 = bits(cal_data, 255, 248) @[TxBufferFifo.scala 96:106]
    node _tcp_hdr_chksum_cal_io_in_vec_15_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_15_T, _tcp_hdr_chksum_cal_io_in_vec_15_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[15] <= _tcp_hdr_chksum_cal_io_in_vec_15_T_2 @[TxBufferFifo.scala 96:67]
    node _tcp_hdr_chksum_cal_io_in_vec_16_T = bits(cal_data, 263, 256) @[TxBufferFifo.scala 96:82]
    node _tcp_hdr_chksum_cal_io_in_vec_16_T_1 = bits(cal_data, 271, 264) @[TxBufferFifo.scala 96:106]
    node _tcp_hdr_chksum_cal_io_in_vec_16_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_16_T, _tcp_hdr_chksum_cal_io_in_vec_16_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[16] <= _tcp_hdr_chksum_cal_io_in_vec_16_T_2 @[TxBufferFifo.scala 96:67]
    node _tcp_hdr_chksum_cal_io_in_vec_17_T = bits(cal_data, 279, 272) @[TxBufferFifo.scala 96:82]
    node _tcp_hdr_chksum_cal_io_in_vec_17_T_1 = bits(cal_data, 287, 280) @[TxBufferFifo.scala 96:106]
    node _tcp_hdr_chksum_cal_io_in_vec_17_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_17_T, _tcp_hdr_chksum_cal_io_in_vec_17_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[17] <= _tcp_hdr_chksum_cal_io_in_vec_17_T_2 @[TxBufferFifo.scala 96:67]
    node _tcp_hdr_chksum_cal_io_in_vec_18_T = bits(cal_data, 295, 288) @[TxBufferFifo.scala 96:82]
    node _tcp_hdr_chksum_cal_io_in_vec_18_T_1 = bits(cal_data, 303, 296) @[TxBufferFifo.scala 96:106]
    node _tcp_hdr_chksum_cal_io_in_vec_18_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_18_T, _tcp_hdr_chksum_cal_io_in_vec_18_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[18] <= _tcp_hdr_chksum_cal_io_in_vec_18_T_2 @[TxBufferFifo.scala 96:67]
    node _tcp_hdr_chksum_cal_io_in_vec_19_T = bits(cal_data, 311, 304) @[TxBufferFifo.scala 96:82]
    node _tcp_hdr_chksum_cal_io_in_vec_19_T_1 = bits(cal_data, 319, 312) @[TxBufferFifo.scala 96:106]
    node _tcp_hdr_chksum_cal_io_in_vec_19_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_19_T, _tcp_hdr_chksum_cal_io_in_vec_19_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[19] <= _tcp_hdr_chksum_cal_io_in_vec_19_T_2 @[TxBufferFifo.scala 96:67]
    node _tcp_hdr_chksum_cal_io_in_vec_20_T = bits(cal_data, 327, 320) @[TxBufferFifo.scala 96:82]
    node _tcp_hdr_chksum_cal_io_in_vec_20_T_1 = bits(cal_data, 335, 328) @[TxBufferFifo.scala 96:106]
    node _tcp_hdr_chksum_cal_io_in_vec_20_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_20_T, _tcp_hdr_chksum_cal_io_in_vec_20_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[20] <= _tcp_hdr_chksum_cal_io_in_vec_20_T_2 @[TxBufferFifo.scala 96:67]
    node _tcp_hdr_chksum_cal_io_in_vec_21_T = bits(cal_data, 343, 336) @[TxBufferFifo.scala 96:82]
    node _tcp_hdr_chksum_cal_io_in_vec_21_T_1 = bits(cal_data, 351, 344) @[TxBufferFifo.scala 96:106]
    node _tcp_hdr_chksum_cal_io_in_vec_21_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_21_T, _tcp_hdr_chksum_cal_io_in_vec_21_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[21] <= _tcp_hdr_chksum_cal_io_in_vec_21_T_2 @[TxBufferFifo.scala 96:67]
    node _tcp_hdr_chksum_cal_io_in_vec_22_T = bits(cal_data, 359, 352) @[TxBufferFifo.scala 96:82]
    node _tcp_hdr_chksum_cal_io_in_vec_22_T_1 = bits(cal_data, 367, 360) @[TxBufferFifo.scala 96:106]
    node _tcp_hdr_chksum_cal_io_in_vec_22_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_22_T, _tcp_hdr_chksum_cal_io_in_vec_22_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[22] <= _tcp_hdr_chksum_cal_io_in_vec_22_T_2 @[TxBufferFifo.scala 96:67]
    node _tcp_hdr_chksum_cal_io_in_vec_23_T = bits(cal_data, 375, 368) @[TxBufferFifo.scala 96:82]
    node _tcp_hdr_chksum_cal_io_in_vec_23_T_1 = bits(cal_data, 383, 376) @[TxBufferFifo.scala 96:106]
    node _tcp_hdr_chksum_cal_io_in_vec_23_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_23_T, _tcp_hdr_chksum_cal_io_in_vec_23_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[23] <= _tcp_hdr_chksum_cal_io_in_vec_23_T_2 @[TxBufferFifo.scala 96:67]
    node _tcp_hdr_chksum_cal_io_in_vec_24_T = bits(cal_data, 391, 384) @[TxBufferFifo.scala 96:82]
    node _tcp_hdr_chksum_cal_io_in_vec_24_T_1 = bits(cal_data, 399, 392) @[TxBufferFifo.scala 96:106]
    node _tcp_hdr_chksum_cal_io_in_vec_24_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_24_T, _tcp_hdr_chksum_cal_io_in_vec_24_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[24] <= _tcp_hdr_chksum_cal_io_in_vec_24_T_2 @[TxBufferFifo.scala 96:67]
    tcp_hdr_chksum_cal.io.in_vec[25] <= UInt<1>("h0") @[TxBufferFifo.scala 98:42]
    node _tcp_hdr_chksum_cal_io_in_vec_26_T = bits(cal_data, 423, 416) @[TxBufferFifo.scala 96:82]
    node _tcp_hdr_chksum_cal_io_in_vec_26_T_1 = bits(cal_data, 431, 424) @[TxBufferFifo.scala 96:106]
    node _tcp_hdr_chksum_cal_io_in_vec_26_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_26_T, _tcp_hdr_chksum_cal_io_in_vec_26_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[26] <= _tcp_hdr_chksum_cal_io_in_vec_26_T_2 @[TxBufferFifo.scala 96:67]
    node _tcp_hdr_chksum_cal_io_in_vec_27_T = bits(cal_data, 439, 432) @[TxBufferFifo.scala 96:82]
    node _tcp_hdr_chksum_cal_io_in_vec_27_T_1 = bits(cal_data, 447, 440) @[TxBufferFifo.scala 96:106]
    node _tcp_hdr_chksum_cal_io_in_vec_27_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_27_T, _tcp_hdr_chksum_cal_io_in_vec_27_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[27] <= _tcp_hdr_chksum_cal_io_in_vec_27_T_2 @[TxBufferFifo.scala 96:67]
    node _tcp_hdr_chksum_cal_io_in_vec_28_T = bits(cal_data, 455, 448) @[TxBufferFifo.scala 96:82]
    node _tcp_hdr_chksum_cal_io_in_vec_28_T_1 = bits(cal_data, 463, 456) @[TxBufferFifo.scala 96:106]
    node _tcp_hdr_chksum_cal_io_in_vec_28_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_28_T, _tcp_hdr_chksum_cal_io_in_vec_28_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[28] <= _tcp_hdr_chksum_cal_io_in_vec_28_T_2 @[TxBufferFifo.scala 96:67]
    node _tcp_hdr_chksum_cal_io_in_vec_29_T = bits(cal_data, 471, 464) @[TxBufferFifo.scala 96:82]
    node _tcp_hdr_chksum_cal_io_in_vec_29_T_1 = bits(cal_data, 479, 472) @[TxBufferFifo.scala 96:106]
    node _tcp_hdr_chksum_cal_io_in_vec_29_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_29_T, _tcp_hdr_chksum_cal_io_in_vec_29_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[29] <= _tcp_hdr_chksum_cal_io_in_vec_29_T_2 @[TxBufferFifo.scala 96:67]
    node _tcp_hdr_chksum_cal_io_in_vec_30_T = bits(cal_data, 487, 480) @[TxBufferFifo.scala 96:82]
    node _tcp_hdr_chksum_cal_io_in_vec_30_T_1 = bits(cal_data, 495, 488) @[TxBufferFifo.scala 96:106]
    node _tcp_hdr_chksum_cal_io_in_vec_30_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_30_T, _tcp_hdr_chksum_cal_io_in_vec_30_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[30] <= _tcp_hdr_chksum_cal_io_in_vec_30_T_2 @[TxBufferFifo.scala 96:67]
    node _tcp_hdr_chksum_cal_io_in_vec_31_T = bits(cal_data, 503, 496) @[TxBufferFifo.scala 96:82]
    node _tcp_hdr_chksum_cal_io_in_vec_31_T_1 = bits(cal_data, 511, 504) @[TxBufferFifo.scala 96:106]
    node _tcp_hdr_chksum_cal_io_in_vec_31_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_31_T, _tcp_hdr_chksum_cal_io_in_vec_31_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[31] <= _tcp_hdr_chksum_cal_io_in_vec_31_T_2 @[TxBufferFifo.scala 96:67]
    node _tcp_hdr_chksum_result_T = sub(tcp_hdr_chksum_cal.io.out_sum, UInt<5>("h14")) @[TxBufferFifo.scala 100:61]
    node tcp_hdr_chksum_result = tail(_tcp_hdr_chksum_result_T, 1) @[TxBufferFifo.scala 100:61]
    when io.reset_counter : @[TxBufferFifo.scala 103:26]
      pack_counter <= UInt<1>("h0") @[TxBufferFifo.scala 104:18]
      err_counter <= UInt<1>("h0") @[TxBufferFifo.scala 105:17]
    else :
      when in_shake_hand : @[TxBufferFifo.scala 107:31]
        when in_tlast_reg : @[TxBufferFifo.scala 108:27]
          node _pack_counter_T = add(pack_counter, UInt<1>("h1")) @[TxBufferFifo.scala 109:38]
          node _pack_counter_T_1 = tail(_pack_counter_T, 1) @[TxBufferFifo.scala 109:38]
          pack_counter <= _pack_counter_T_1 @[TxBufferFifo.scala 109:22]
        node _T = bits(wr_index_reg, 0, 0)
        node _T_1 = eq(info_buf_reg[_T].burst, UInt<6>("h20")) @[TxBufferFifo.scala 111:46]
        when _T_1 : @[TxBufferFifo.scala 111:63]
          node _T_2 = eq(in_tlast_reg, UInt<1>("h0")) @[TxBufferFifo.scala 113:15]
          when _T_2 : @[TxBufferFifo.scala 113:30]
            is_overflowed <= UInt<1>("h1") @[TxBufferFifo.scala 114:25]
          else :
            node _wr_pos_reg_T = dshl(wr_index_reg, UInt<3>("h5")) @[TxBufferFifo.scala 120:40]
            wr_pos_reg <= _wr_pos_reg_T @[TxBufferFifo.scala 120:24]
          node _err_counter_T = add(err_counter, UInt<1>("h1")) @[TxBufferFifo.scala 123:36]
          node _err_counter_T_1 = tail(_err_counter_T, 1) @[TxBufferFifo.scala 123:36]
          err_counter <= _err_counter_T_1 @[TxBufferFifo.scala 123:21]
          node _T_3 = bits(wr_index_reg, 0, 0)
          wire _info_buf_reg_WIRE_3 : { used : UInt<1>, valid : UInt<1>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>} @[TxBufferFifo.scala 124:51]
          _info_buf_reg_WIRE_3.burst <= UInt<6>("h0") @[TxBufferFifo.scala 124:51]
          _info_buf_reg_WIRE_3.tcp_chksum <= UInt<32>("h0") @[TxBufferFifo.scala 124:51]
          _info_buf_reg_WIRE_3.ip_chksum <= UInt<32>("h0") @[TxBufferFifo.scala 124:51]
          _info_buf_reg_WIRE_3.valid <= UInt<1>("h0") @[TxBufferFifo.scala 124:51]
          _info_buf_reg_WIRE_3.used <= UInt<1>("h0") @[TxBufferFifo.scala 124:51]
          info_buf_reg[_T_3].burst <= _info_buf_reg_WIRE_3.burst @[TxBufferFifo.scala 124:36]
          info_buf_reg[_T_3].tcp_chksum <= _info_buf_reg_WIRE_3.tcp_chksum @[TxBufferFifo.scala 124:36]
          info_buf_reg[_T_3].ip_chksum <= _info_buf_reg_WIRE_3.ip_chksum @[TxBufferFifo.scala 124:36]
          info_buf_reg[_T_3].valid <= _info_buf_reg_WIRE_3.valid @[TxBufferFifo.scala 124:36]
          info_buf_reg[_T_3].used <= _info_buf_reg_WIRE_3.used @[TxBufferFifo.scala 124:36]
        else :
          node _T_4 = eq(is_overflowed, UInt<1>("h0")) @[TxBufferFifo.scala 128:15]
          when _T_4 : @[TxBufferFifo.scala 128:30]
            node _T_5 = bits(wr_index_reg, 0, 0)
            node _T_6 = eq(info_buf_reg[_T_5].used, UInt<1>("h0")) @[TxBufferFifo.scala 130:17]
            when _T_6 : @[TxBufferFifo.scala 130:51]
              node _T_7 = bits(wr_index_reg, 0, 0)
              info_buf_reg[_T_7].used <= UInt<1>("h1") @[TxBufferFifo.scala 131:45]
              node _T_8 = bits(wr_index_reg, 0, 0)
              info_buf_reg[_T_8].ip_chksum <= ip_chksum_cal.io.out_sum @[TxBufferFifo.scala 132:50]
              node _T_9 = bits(wr_index_reg, 0, 0)
              info_buf_reg[_T_9].tcp_chksum <= tcp_hdr_chksum_result @[TxBufferFifo.scala 133:51]
            else :
              node _T_10 = bits(wr_index_reg, 0, 0)
              node _info_buf_reg_tcp_chksum_T = bits(wr_index_reg, 0, 0)
              node _info_buf_reg_tcp_chksum_T_1 = add(info_buf_reg[_info_buf_reg_tcp_chksum_T].tcp_chksum, tcp_pld_chksum_cal.io.out_sum) @[TxBufferFifo.scala 135:92]
              node _info_buf_reg_tcp_chksum_T_2 = tail(_info_buf_reg_tcp_chksum_T_1, 1) @[TxBufferFifo.scala 135:92]
              info_buf_reg[_T_10].tcp_chksum <= _info_buf_reg_tcp_chksum_T_2 @[TxBufferFifo.scala 135:51]
            node _T_11 = bits(wr_pos_reg, 5, 0) @[TxBufferFifo.scala 137:23]
            infer mport MPORT = data_buf_reg[_T_11], clock @[TxBufferFifo.scala 137:23]
            MPORT <= in_tdata_reg @[TxBufferFifo.scala 137:36]
            node _T_12 = bits(wr_index_reg, 0, 0)
            node _info_buf_reg_burst_T = bits(wr_index_reg, 0, 0)
            node _info_buf_reg_burst_T_1 = add(info_buf_reg[_info_buf_reg_burst_T].burst, UInt<1>("h1")) @[TxBufferFifo.scala 138:80]
            node _info_buf_reg_burst_T_2 = tail(_info_buf_reg_burst_T_1, 1) @[TxBufferFifo.scala 138:80]
            info_buf_reg[_T_12].burst <= _info_buf_reg_burst_T_2 @[TxBufferFifo.scala 138:44]
            when in_tlast_reg : @[TxBufferFifo.scala 139:31]
              node _T_13 = bits(wr_index_reg, 0, 0)
              info_buf_reg[_T_13].valid <= UInt<1>("h1") @[TxBufferFifo.scala 140:46]
              node _wr_index_reg_T = add(wr_index_reg, UInt<1>("h1")) @[TxBufferFifo.scala 30:12]
              node _wr_index_reg_T_1 = tail(_wr_index_reg_T, 1) @[TxBufferFifo.scala 30:12]
              node _wr_index_reg_T_2 = and(_wr_index_reg_T_1, UInt<1>("h1")) @[TxBufferFifo.scala 30:19]
              wr_index_reg <= _wr_index_reg_T_2 @[TxBufferFifo.scala 141:26]
              node _wr_pos_reg_T_1 = add(wr_index_reg, UInt<1>("h1")) @[TxBufferFifo.scala 30:12]
              node _wr_pos_reg_T_2 = tail(_wr_pos_reg_T_1, 1) @[TxBufferFifo.scala 30:12]
              node _wr_pos_reg_T_3 = and(_wr_pos_reg_T_2, UInt<1>("h1")) @[TxBufferFifo.scala 30:19]
              node _wr_pos_reg_T_4 = dshl(_wr_pos_reg_T_3, UInt<3>("h5")) @[TxBufferFifo.scala 142:51]
              wr_pos_reg <= _wr_pos_reg_T_4 @[TxBufferFifo.scala 142:24]
            else :
              node _wr_pos_reg_T_5 = add(wr_pos_reg, UInt<1>("h1")) @[TxBufferFifo.scala 144:38]
              node _wr_pos_reg_T_6 = tail(_wr_pos_reg_T_5, 1) @[TxBufferFifo.scala 144:38]
              wr_pos_reg <= _wr_pos_reg_T_6 @[TxBufferFifo.scala 144:24]
          else :
            when in_tlast_reg : @[TxBufferFifo.scala 146:35]
              is_overflowed <= UInt<1>("h0") @[TxBufferFifo.scala 148:25]
              node _wr_pos_reg_T_7 = dshl(wr_index_reg, UInt<3>("h5")) @[TxBufferFifo.scala 149:38]
              wr_pos_reg <= _wr_pos_reg_T_7 @[TxBufferFifo.scala 149:22]
    node out_shake_hand = and(io.out.tready, io.out.tvalid) @[TxBufferFifo.scala 155:38]
    node _io_out_tkeep_T = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[Bitwise.scala 74:12]
    io.out.tkeep <= _io_out_tkeep_T @[TxBufferFifo.scala 157:16]
    io.out.tuser <= UInt<1>("h0") @[TxBufferFifo.scala 158:16]
    node _io_out_tvalid_T = bits(rd_index_reg, 0, 0)
    io.out.tvalid <= info_buf_reg[_io_out_tvalid_T].valid @[TxBufferFifo.scala 159:17]
    node _io_out_tlast_T = bits(rd_index_reg, 0, 0)
    node _io_out_tlast_T_1 = eq(info_buf_reg[_io_out_tlast_T].burst, UInt<1>("h1")) @[TxBufferFifo.scala 160:70]
    node _io_out_tlast_T_2 = and(io.out.tvalid, _io_out_tlast_T_1) @[TxBufferFifo.scala 160:34]
    io.out.tlast <= _io_out_tlast_T_2 @[TxBufferFifo.scala 160:17]
    node _rd_data_T = mux(out_shake_hand, rd_pos_next, rd_pos_reg) @[TxBufferFifo.scala 163:33]
    node _rd_data_T_1 = bits(_rd_data_T, 5, 0) @[TxBufferFifo.scala 163:29]
    infer mport rd_data = data_buf_reg[_rd_data_T_1], clock @[TxBufferFifo.scala 163:29]
    wire mid_ip_chksum : UInt<32> @[TxBufferFifo.scala 166:27]
    node _mid_ip_chksum_T = bits(rd_index_reg, 0, 0)
    node _mid_ip_chksum_T_1 = bits(info_buf_reg[_mid_ip_chksum_T].ip_chksum, 31, 16) @[TxBufferFifo.scala 34:14]
    node _mid_ip_chksum_T_2 = gt(_mid_ip_chksum_T_1, UInt<1>("h0")) @[TxBufferFifo.scala 34:22]
    node _mid_ip_chksum_T_3 = bits(info_buf_reg[_mid_ip_chksum_T].ip_chksum, 31, 16) @[TxBufferFifo.scala 35:12]
    node _mid_ip_chksum_T_4 = bits(info_buf_reg[_mid_ip_chksum_T].ip_chksum, 15, 0) @[TxBufferFifo.scala 35:27]
    node _mid_ip_chksum_T_5 = add(_mid_ip_chksum_T_3, _mid_ip_chksum_T_4) @[TxBufferFifo.scala 35:20]
    node _mid_ip_chksum_T_6 = tail(_mid_ip_chksum_T_5, 1) @[TxBufferFifo.scala 35:20]
    node _mid_ip_chksum_T_7 = bits(info_buf_reg[_mid_ip_chksum_T].ip_chksum, 15, 0) @[TxBufferFifo.scala 35:40]
    node _mid_ip_chksum_T_8 = mux(_mid_ip_chksum_T_2, _mid_ip_chksum_T_6, _mid_ip_chksum_T_7) @[TxBufferFifo.scala 34:8]
    mid_ip_chksum <= _mid_ip_chksum_T_8 @[TxBufferFifo.scala 167:17]
    wire mid_tcp_chksum : UInt<32> @[TxBufferFifo.scala 168:28]
    node _mid_tcp_chksum_T = bits(rd_index_reg, 0, 0)
    node _mid_tcp_chksum_T_1 = bits(info_buf_reg[_mid_tcp_chksum_T].tcp_chksum, 31, 16) @[TxBufferFifo.scala 34:14]
    node _mid_tcp_chksum_T_2 = gt(_mid_tcp_chksum_T_1, UInt<1>("h0")) @[TxBufferFifo.scala 34:22]
    node _mid_tcp_chksum_T_3 = bits(info_buf_reg[_mid_tcp_chksum_T].tcp_chksum, 31, 16) @[TxBufferFifo.scala 35:12]
    node _mid_tcp_chksum_T_4 = bits(info_buf_reg[_mid_tcp_chksum_T].tcp_chksum, 15, 0) @[TxBufferFifo.scala 35:27]
    node _mid_tcp_chksum_T_5 = add(_mid_tcp_chksum_T_3, _mid_tcp_chksum_T_4) @[TxBufferFifo.scala 35:20]
    node _mid_tcp_chksum_T_6 = tail(_mid_tcp_chksum_T_5, 1) @[TxBufferFifo.scala 35:20]
    node _mid_tcp_chksum_T_7 = bits(info_buf_reg[_mid_tcp_chksum_T].tcp_chksum, 15, 0) @[TxBufferFifo.scala 35:40]
    node _mid_tcp_chksum_T_8 = mux(_mid_tcp_chksum_T_2, _mid_tcp_chksum_T_6, _mid_tcp_chksum_T_7) @[TxBufferFifo.scala 34:8]
    mid_tcp_chksum <= _mid_tcp_chksum_T_8 @[TxBufferFifo.scala 169:18]
    wire end_ip_chksum : UInt<16> @[TxBufferFifo.scala 171:28]
    node _end_ip_chksum_T = bits(mid_ip_chksum, 31, 16) @[TxBufferFifo.scala 34:14]
    node _end_ip_chksum_T_1 = gt(_end_ip_chksum_T, UInt<1>("h0")) @[TxBufferFifo.scala 34:22]
    node _end_ip_chksum_T_2 = bits(mid_ip_chksum, 31, 16) @[TxBufferFifo.scala 35:12]
    node _end_ip_chksum_T_3 = bits(mid_ip_chksum, 15, 0) @[TxBufferFifo.scala 35:27]
    node _end_ip_chksum_T_4 = add(_end_ip_chksum_T_2, _end_ip_chksum_T_3) @[TxBufferFifo.scala 35:20]
    node _end_ip_chksum_T_5 = tail(_end_ip_chksum_T_4, 1) @[TxBufferFifo.scala 35:20]
    node _end_ip_chksum_T_6 = bits(mid_ip_chksum, 15, 0) @[TxBufferFifo.scala 35:40]
    node _end_ip_chksum_T_7 = mux(_end_ip_chksum_T_1, _end_ip_chksum_T_5, _end_ip_chksum_T_6) @[TxBufferFifo.scala 34:8]
    node _end_ip_chksum_T_8 = not(_end_ip_chksum_T_7) @[TxBufferFifo.scala 172:20]
    end_ip_chksum <= _end_ip_chksum_T_8 @[TxBufferFifo.scala 172:17]
    wire end_tcp_chksum : UInt<16> @[TxBufferFifo.scala 173:28]
    node _end_tcp_chksum_T = bits(mid_tcp_chksum, 31, 16) @[TxBufferFifo.scala 34:14]
    node _end_tcp_chksum_T_1 = gt(_end_tcp_chksum_T, UInt<1>("h0")) @[TxBufferFifo.scala 34:22]
    node _end_tcp_chksum_T_2 = bits(mid_tcp_chksum, 31, 16) @[TxBufferFifo.scala 35:12]
    node _end_tcp_chksum_T_3 = bits(mid_tcp_chksum, 15, 0) @[TxBufferFifo.scala 35:27]
    node _end_tcp_chksum_T_4 = add(_end_tcp_chksum_T_2, _end_tcp_chksum_T_3) @[TxBufferFifo.scala 35:20]
    node _end_tcp_chksum_T_5 = tail(_end_tcp_chksum_T_4, 1) @[TxBufferFifo.scala 35:20]
    node _end_tcp_chksum_T_6 = bits(mid_tcp_chksum, 15, 0) @[TxBufferFifo.scala 35:40]
    node _end_tcp_chksum_T_7 = mux(_end_tcp_chksum_T_1, _end_tcp_chksum_T_5, _end_tcp_chksum_T_6) @[TxBufferFifo.scala 34:8]
    node _end_tcp_chksum_T_8 = not(_end_tcp_chksum_T_7) @[TxBufferFifo.scala 174:21]
    end_tcp_chksum <= _end_tcp_chksum_T_8 @[TxBufferFifo.scala 174:18]
    node _rev_ip_chksum_T = bits(end_ip_chksum, 7, 0) @[TxBufferFifo.scala 176:40]
    node _rev_ip_chksum_T_1 = bits(end_ip_chksum, 15, 8) @[TxBufferFifo.scala 176:59]
    node rev_ip_chksum = cat(_rev_ip_chksum_T, _rev_ip_chksum_T_1) @[Cat.scala 31:58]
    node _rev_tcp_chksum_T = bits(end_tcp_chksum, 7, 0) @[TxBufferFifo.scala 177:42]
    node _rev_tcp_chksum_T_1 = bits(end_tcp_chksum, 15, 8) @[TxBufferFifo.scala 177:62]
    node rev_tcp_chksum = cat(_rev_tcp_chksum_T, _rev_tcp_chksum_T_1) @[Cat.scala 31:58]
    node _io_out_tdata_T = dshl(rd_index_reg, UInt<3>("h5")) @[TxBufferFifo.scala 179:52]
    node _io_out_tdata_T_1 = eq(rd_pos_reg, _io_out_tdata_T) @[TxBufferFifo.scala 179:34]
    node _io_out_tdata_T_2 = bits(rd_data, 511, 416) @[TxBufferFifo.scala 180:34]
    node _io_out_tdata_T_3 = bits(rd_data, 399, 208) @[TxBufferFifo.scala 180:68]
    node _io_out_tdata_T_4 = bits(rd_data, 191, 0) @[TxBufferFifo.scala 180:101]
    node io_out_tdata_lo = cat(rev_ip_chksum, _io_out_tdata_T_4) @[Cat.scala 31:58]
    node io_out_tdata_hi_hi = cat(_io_out_tdata_T_2, rev_tcp_chksum) @[Cat.scala 31:58]
    node io_out_tdata_hi = cat(io_out_tdata_hi_hi, _io_out_tdata_T_3) @[Cat.scala 31:58]
    node _io_out_tdata_T_5 = cat(io_out_tdata_hi, io_out_tdata_lo) @[Cat.scala 31:58]
    node _io_out_tdata_T_6 = mux(_io_out_tdata_T_1, _io_out_tdata_T_5, rd_data) @[TxBufferFifo.scala 179:22]
    io.out.tdata <= _io_out_tdata_T_6 @[TxBufferFifo.scala 179:16]
    when out_shake_hand : @[TxBufferFifo.scala 182:24]
      rd_pos_reg <= rd_pos_next @[TxBufferFifo.scala 184:16]
      node _T_14 = bits(rd_index_reg, 0, 0)
      node _T_15 = eq(info_buf_reg[_T_14].burst, UInt<1>("h1")) @[TxBufferFifo.scala 186:44]
      when _T_15 : @[TxBufferFifo.scala 186:53]
        node _T_16 = bits(rd_index_reg, 0, 0)
        wire _info_buf_reg_WIRE_4 : { used : UInt<1>, valid : UInt<1>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>} @[TxBufferFifo.scala 187:49]
        _info_buf_reg_WIRE_4.burst <= UInt<6>("h0") @[TxBufferFifo.scala 187:49]
        _info_buf_reg_WIRE_4.tcp_chksum <= UInt<32>("h0") @[TxBufferFifo.scala 187:49]
        _info_buf_reg_WIRE_4.ip_chksum <= UInt<32>("h0") @[TxBufferFifo.scala 187:49]
        _info_buf_reg_WIRE_4.valid <= UInt<1>("h0") @[TxBufferFifo.scala 187:49]
        _info_buf_reg_WIRE_4.used <= UInt<1>("h0") @[TxBufferFifo.scala 187:49]
        info_buf_reg[_T_16].burst <= _info_buf_reg_WIRE_4.burst @[TxBufferFifo.scala 187:34]
        info_buf_reg[_T_16].tcp_chksum <= _info_buf_reg_WIRE_4.tcp_chksum @[TxBufferFifo.scala 187:34]
        info_buf_reg[_T_16].ip_chksum <= _info_buf_reg_WIRE_4.ip_chksum @[TxBufferFifo.scala 187:34]
        info_buf_reg[_T_16].valid <= _info_buf_reg_WIRE_4.valid @[TxBufferFifo.scala 187:34]
        info_buf_reg[_T_16].used <= _info_buf_reg_WIRE_4.used @[TxBufferFifo.scala 187:34]
        node _rd_index_reg_T = add(rd_index_reg, UInt<1>("h1")) @[TxBufferFifo.scala 30:12]
        node _rd_index_reg_T_1 = tail(_rd_index_reg_T, 1) @[TxBufferFifo.scala 30:12]
        node _rd_index_reg_T_2 = and(_rd_index_reg_T_1, UInt<1>("h1")) @[TxBufferFifo.scala 30:19]
        rd_index_reg <= _rd_index_reg_T_2 @[TxBufferFifo.scala 188:20]
      else :
        node _T_17 = bits(rd_index_reg, 0, 0)
        node _info_buf_reg_burst_T_3 = bits(rd_index_reg, 0, 0)
        node _info_buf_reg_burst_T_4 = sub(info_buf_reg[_info_buf_reg_burst_T_3].burst, UInt<1>("h1")) @[TxBufferFifo.scala 190:76]
        node _info_buf_reg_burst_T_5 = tail(_info_buf_reg_burst_T_4, 1) @[TxBufferFifo.scala 190:76]
        info_buf_reg[_T_17].burst <= _info_buf_reg_burst_T_5 @[TxBufferFifo.scala 190:40]
    node _T_18 = bits(rd_index_reg, 0, 0)
    node _T_19 = eq(info_buf_reg[_T_18].burst, UInt<1>("h1")) @[TxBufferFifo.scala 193:42]
    when _T_19 : @[TxBufferFifo.scala 193:51]
      node _rd_pos_next_T = add(rd_index_reg, UInt<1>("h1")) @[TxBufferFifo.scala 30:12]
      node _rd_pos_next_T_1 = tail(_rd_pos_next_T, 1) @[TxBufferFifo.scala 30:12]
      node _rd_pos_next_T_2 = and(_rd_pos_next_T_1, UInt<1>("h1")) @[TxBufferFifo.scala 30:19]
      node _rd_pos_next_T_3 = dshl(_rd_pos_next_T_2, UInt<3>("h5")) @[TxBufferFifo.scala 194:44]
      rd_pos_next <= _rd_pos_next_T_3 @[TxBufferFifo.scala 194:17]
    else :
      node _rd_pos_next_T_4 = add(rd_pos_reg, UInt<1>("h1")) @[TxBufferFifo.scala 196:31]
      node _rd_pos_next_T_5 = tail(_rd_pos_next_T_4, 1) @[TxBufferFifo.scala 196:31]
      rd_pos_next <= _rd_pos_next_T_5 @[TxBufferFifo.scala 196:17]

  module TxHandler :
    input clock : Clock
    input reset : Reset
    output io : { QDMA_h2c_stub_out : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tuser : UInt<1>}, flip CMAC_in : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tuser : UInt<1>, flip tkeep : UInt<64>}, flip reset_counter : UInt<1>, h2c_pack_counter : UInt<32>, h2c_err_counter : UInt<32>}

    inst tx_buffer_fifo of TxBufferFifo @[TxHandler.scala 20:30]
    tx_buffer_fifo.clock <= clock
    tx_buffer_fifo.reset <= reset
    tx_buffer_fifo.io.in.tuser <= io.QDMA_h2c_stub_out.tuser @[TxHandler.scala 22:24]
    tx_buffer_fifo.io.in.tlast <= io.QDMA_h2c_stub_out.tlast @[TxHandler.scala 22:24]
    io.QDMA_h2c_stub_out.tready <= tx_buffer_fifo.io.in.tready @[TxHandler.scala 22:24]
    tx_buffer_fifo.io.in.tvalid <= io.QDMA_h2c_stub_out.tvalid @[TxHandler.scala 22:24]
    tx_buffer_fifo.io.in.tdata <= io.QDMA_h2c_stub_out.tdata @[TxHandler.scala 22:24]
    io.CMAC_in.tkeep <= tx_buffer_fifo.io.out.tkeep @[TxHandler.scala 23:24]
    io.CMAC_in.tuser <= tx_buffer_fifo.io.out.tuser @[TxHandler.scala 23:24]
    io.CMAC_in.tlast <= tx_buffer_fifo.io.out.tlast @[TxHandler.scala 23:24]
    tx_buffer_fifo.io.out.tready <= io.CMAC_in.tready @[TxHandler.scala 23:24]
    io.CMAC_in.tvalid <= tx_buffer_fifo.io.out.tvalid @[TxHandler.scala 23:24]
    io.CMAC_in.tdata <= tx_buffer_fifo.io.out.tdata @[TxHandler.scala 23:24]
    tx_buffer_fifo.io.reset_counter <= io.reset_counter @[TxHandler.scala 24:35]
    io.h2c_pack_counter <= tx_buffer_fifo.io.h2c_pack_counter @[TxHandler.scala 25:35]
    io.h2c_err_counter <= tx_buffer_fifo.io.h2c_err_counter @[TxHandler.scala 26:35]

  module reduce_add_sync_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip in_vec : UInt<8>[64], out_sum : UInt<8>}

    wire cal_vec : UInt<8>[8][8] @[misc.scala 18:21]
    reg cal_reg : UInt<8>[8], clock with :
      reset => (UInt<1>("h0"), cal_reg) @[misc.scala 19:20]
    cal_vec[0][0] <= io.in_vec[0] @[misc.scala 25:23]
    cal_vec[0][1] <= io.in_vec[1] @[misc.scala 25:23]
    cal_vec[0][2] <= io.in_vec[2] @[misc.scala 25:23]
    cal_vec[0][3] <= io.in_vec[3] @[misc.scala 25:23]
    cal_vec[0][4] <= io.in_vec[4] @[misc.scala 25:23]
    cal_vec[0][5] <= io.in_vec[5] @[misc.scala 25:23]
    cal_vec[0][6] <= io.in_vec[6] @[misc.scala 25:23]
    cal_vec[0][7] <= io.in_vec[7] @[misc.scala 25:23]
    cal_vec[1][0] <= io.in_vec[8] @[misc.scala 25:23]
    cal_vec[1][1] <= io.in_vec[9] @[misc.scala 25:23]
    cal_vec[1][2] <= io.in_vec[10] @[misc.scala 25:23]
    cal_vec[1][3] <= io.in_vec[11] @[misc.scala 25:23]
    cal_vec[1][4] <= io.in_vec[12] @[misc.scala 25:23]
    cal_vec[1][5] <= io.in_vec[13] @[misc.scala 25:23]
    cal_vec[1][6] <= io.in_vec[14] @[misc.scala 25:23]
    cal_vec[1][7] <= io.in_vec[15] @[misc.scala 25:23]
    cal_vec[2][0] <= io.in_vec[16] @[misc.scala 25:23]
    cal_vec[2][1] <= io.in_vec[17] @[misc.scala 25:23]
    cal_vec[2][2] <= io.in_vec[18] @[misc.scala 25:23]
    cal_vec[2][3] <= io.in_vec[19] @[misc.scala 25:23]
    cal_vec[2][4] <= io.in_vec[20] @[misc.scala 25:23]
    cal_vec[2][5] <= io.in_vec[21] @[misc.scala 25:23]
    cal_vec[2][6] <= io.in_vec[22] @[misc.scala 25:23]
    cal_vec[2][7] <= io.in_vec[23] @[misc.scala 25:23]
    cal_vec[3][0] <= io.in_vec[24] @[misc.scala 25:23]
    cal_vec[3][1] <= io.in_vec[25] @[misc.scala 25:23]
    cal_vec[3][2] <= io.in_vec[26] @[misc.scala 25:23]
    cal_vec[3][3] <= io.in_vec[27] @[misc.scala 25:23]
    cal_vec[3][4] <= io.in_vec[28] @[misc.scala 25:23]
    cal_vec[3][5] <= io.in_vec[29] @[misc.scala 25:23]
    cal_vec[3][6] <= io.in_vec[30] @[misc.scala 25:23]
    cal_vec[3][7] <= io.in_vec[31] @[misc.scala 25:23]
    cal_vec[4][0] <= io.in_vec[32] @[misc.scala 25:23]
    cal_vec[4][1] <= io.in_vec[33] @[misc.scala 25:23]
    cal_vec[4][2] <= io.in_vec[34] @[misc.scala 25:23]
    cal_vec[4][3] <= io.in_vec[35] @[misc.scala 25:23]
    cal_vec[4][4] <= io.in_vec[36] @[misc.scala 25:23]
    cal_vec[4][5] <= io.in_vec[37] @[misc.scala 25:23]
    cal_vec[4][6] <= io.in_vec[38] @[misc.scala 25:23]
    cal_vec[4][7] <= io.in_vec[39] @[misc.scala 25:23]
    cal_vec[5][0] <= io.in_vec[40] @[misc.scala 25:23]
    cal_vec[5][1] <= io.in_vec[41] @[misc.scala 25:23]
    cal_vec[5][2] <= io.in_vec[42] @[misc.scala 25:23]
    cal_vec[5][3] <= io.in_vec[43] @[misc.scala 25:23]
    cal_vec[5][4] <= io.in_vec[44] @[misc.scala 25:23]
    cal_vec[5][5] <= io.in_vec[45] @[misc.scala 25:23]
    cal_vec[5][6] <= io.in_vec[46] @[misc.scala 25:23]
    cal_vec[5][7] <= io.in_vec[47] @[misc.scala 25:23]
    cal_vec[6][0] <= io.in_vec[48] @[misc.scala 25:23]
    cal_vec[6][1] <= io.in_vec[49] @[misc.scala 25:23]
    cal_vec[6][2] <= io.in_vec[50] @[misc.scala 25:23]
    cal_vec[6][3] <= io.in_vec[51] @[misc.scala 25:23]
    cal_vec[6][4] <= io.in_vec[52] @[misc.scala 25:23]
    cal_vec[6][5] <= io.in_vec[53] @[misc.scala 25:23]
    cal_vec[6][6] <= io.in_vec[54] @[misc.scala 25:23]
    cal_vec[6][7] <= io.in_vec[55] @[misc.scala 25:23]
    cal_vec[7][0] <= io.in_vec[56] @[misc.scala 25:23]
    cal_vec[7][1] <= io.in_vec[57] @[misc.scala 25:23]
    cal_vec[7][2] <= io.in_vec[58] @[misc.scala 25:23]
    cal_vec[7][3] <= io.in_vec[59] @[misc.scala 25:23]
    cal_vec[7][4] <= io.in_vec[60] @[misc.scala 25:23]
    cal_vec[7][5] <= io.in_vec[61] @[misc.scala 25:23]
    cal_vec[7][6] <= io.in_vec[62] @[misc.scala 25:23]
    cal_vec[7][7] <= io.in_vec[63] @[misc.scala 25:23]
    node _cal_reg_0_T = add(cal_vec[0][0], cal_vec[0][1]) @[misc.scala 31:44]
    node _cal_reg_0_T_1 = tail(_cal_reg_0_T, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_2 = add(cal_vec[0][2], cal_vec[0][3]) @[misc.scala 31:44]
    node _cal_reg_0_T_3 = tail(_cal_reg_0_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_4 = add(cal_vec[0][4], cal_vec[0][5]) @[misc.scala 31:44]
    node _cal_reg_0_T_5 = tail(_cal_reg_0_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_6 = add(cal_vec[0][6], cal_vec[0][7]) @[misc.scala 31:44]
    node _cal_reg_0_T_7 = tail(_cal_reg_0_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_8 = add(_cal_reg_0_T_1, _cal_reg_0_T_3) @[misc.scala 31:44]
    node _cal_reg_0_T_9 = tail(_cal_reg_0_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_10 = add(_cal_reg_0_T_5, _cal_reg_0_T_7) @[misc.scala 31:44]
    node _cal_reg_0_T_11 = tail(_cal_reg_0_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_12 = add(_cal_reg_0_T_9, _cal_reg_0_T_11) @[misc.scala 31:44]
    node _cal_reg_0_T_13 = tail(_cal_reg_0_T_12, 1) @[misc.scala 31:44]
    cal_reg[0] <= _cal_reg_0_T_13 @[misc.scala 31:18]
    node _cal_reg_1_T = add(cal_vec[1][0], cal_vec[1][1]) @[misc.scala 31:44]
    node _cal_reg_1_T_1 = tail(_cal_reg_1_T, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_2 = add(cal_vec[1][2], cal_vec[1][3]) @[misc.scala 31:44]
    node _cal_reg_1_T_3 = tail(_cal_reg_1_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_4 = add(cal_vec[1][4], cal_vec[1][5]) @[misc.scala 31:44]
    node _cal_reg_1_T_5 = tail(_cal_reg_1_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_6 = add(cal_vec[1][6], cal_vec[1][7]) @[misc.scala 31:44]
    node _cal_reg_1_T_7 = tail(_cal_reg_1_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_8 = add(_cal_reg_1_T_1, _cal_reg_1_T_3) @[misc.scala 31:44]
    node _cal_reg_1_T_9 = tail(_cal_reg_1_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_10 = add(_cal_reg_1_T_5, _cal_reg_1_T_7) @[misc.scala 31:44]
    node _cal_reg_1_T_11 = tail(_cal_reg_1_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_12 = add(_cal_reg_1_T_9, _cal_reg_1_T_11) @[misc.scala 31:44]
    node _cal_reg_1_T_13 = tail(_cal_reg_1_T_12, 1) @[misc.scala 31:44]
    cal_reg[1] <= _cal_reg_1_T_13 @[misc.scala 31:18]
    node _cal_reg_2_T = add(cal_vec[2][0], cal_vec[2][1]) @[misc.scala 31:44]
    node _cal_reg_2_T_1 = tail(_cal_reg_2_T, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_2 = add(cal_vec[2][2], cal_vec[2][3]) @[misc.scala 31:44]
    node _cal_reg_2_T_3 = tail(_cal_reg_2_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_4 = add(cal_vec[2][4], cal_vec[2][5]) @[misc.scala 31:44]
    node _cal_reg_2_T_5 = tail(_cal_reg_2_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_6 = add(cal_vec[2][6], cal_vec[2][7]) @[misc.scala 31:44]
    node _cal_reg_2_T_7 = tail(_cal_reg_2_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_8 = add(_cal_reg_2_T_1, _cal_reg_2_T_3) @[misc.scala 31:44]
    node _cal_reg_2_T_9 = tail(_cal_reg_2_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_10 = add(_cal_reg_2_T_5, _cal_reg_2_T_7) @[misc.scala 31:44]
    node _cal_reg_2_T_11 = tail(_cal_reg_2_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_12 = add(_cal_reg_2_T_9, _cal_reg_2_T_11) @[misc.scala 31:44]
    node _cal_reg_2_T_13 = tail(_cal_reg_2_T_12, 1) @[misc.scala 31:44]
    cal_reg[2] <= _cal_reg_2_T_13 @[misc.scala 31:18]
    node _cal_reg_3_T = add(cal_vec[3][0], cal_vec[3][1]) @[misc.scala 31:44]
    node _cal_reg_3_T_1 = tail(_cal_reg_3_T, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_2 = add(cal_vec[3][2], cal_vec[3][3]) @[misc.scala 31:44]
    node _cal_reg_3_T_3 = tail(_cal_reg_3_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_4 = add(cal_vec[3][4], cal_vec[3][5]) @[misc.scala 31:44]
    node _cal_reg_3_T_5 = tail(_cal_reg_3_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_6 = add(cal_vec[3][6], cal_vec[3][7]) @[misc.scala 31:44]
    node _cal_reg_3_T_7 = tail(_cal_reg_3_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_8 = add(_cal_reg_3_T_1, _cal_reg_3_T_3) @[misc.scala 31:44]
    node _cal_reg_3_T_9 = tail(_cal_reg_3_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_10 = add(_cal_reg_3_T_5, _cal_reg_3_T_7) @[misc.scala 31:44]
    node _cal_reg_3_T_11 = tail(_cal_reg_3_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_12 = add(_cal_reg_3_T_9, _cal_reg_3_T_11) @[misc.scala 31:44]
    node _cal_reg_3_T_13 = tail(_cal_reg_3_T_12, 1) @[misc.scala 31:44]
    cal_reg[3] <= _cal_reg_3_T_13 @[misc.scala 31:18]
    node _cal_reg_4_T = add(cal_vec[4][0], cal_vec[4][1]) @[misc.scala 31:44]
    node _cal_reg_4_T_1 = tail(_cal_reg_4_T, 1) @[misc.scala 31:44]
    node _cal_reg_4_T_2 = add(cal_vec[4][2], cal_vec[4][3]) @[misc.scala 31:44]
    node _cal_reg_4_T_3 = tail(_cal_reg_4_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_4_T_4 = add(cal_vec[4][4], cal_vec[4][5]) @[misc.scala 31:44]
    node _cal_reg_4_T_5 = tail(_cal_reg_4_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_4_T_6 = add(cal_vec[4][6], cal_vec[4][7]) @[misc.scala 31:44]
    node _cal_reg_4_T_7 = tail(_cal_reg_4_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_4_T_8 = add(_cal_reg_4_T_1, _cal_reg_4_T_3) @[misc.scala 31:44]
    node _cal_reg_4_T_9 = tail(_cal_reg_4_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_4_T_10 = add(_cal_reg_4_T_5, _cal_reg_4_T_7) @[misc.scala 31:44]
    node _cal_reg_4_T_11 = tail(_cal_reg_4_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_4_T_12 = add(_cal_reg_4_T_9, _cal_reg_4_T_11) @[misc.scala 31:44]
    node _cal_reg_4_T_13 = tail(_cal_reg_4_T_12, 1) @[misc.scala 31:44]
    cal_reg[4] <= _cal_reg_4_T_13 @[misc.scala 31:18]
    node _cal_reg_5_T = add(cal_vec[5][0], cal_vec[5][1]) @[misc.scala 31:44]
    node _cal_reg_5_T_1 = tail(_cal_reg_5_T, 1) @[misc.scala 31:44]
    node _cal_reg_5_T_2 = add(cal_vec[5][2], cal_vec[5][3]) @[misc.scala 31:44]
    node _cal_reg_5_T_3 = tail(_cal_reg_5_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_5_T_4 = add(cal_vec[5][4], cal_vec[5][5]) @[misc.scala 31:44]
    node _cal_reg_5_T_5 = tail(_cal_reg_5_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_5_T_6 = add(cal_vec[5][6], cal_vec[5][7]) @[misc.scala 31:44]
    node _cal_reg_5_T_7 = tail(_cal_reg_5_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_5_T_8 = add(_cal_reg_5_T_1, _cal_reg_5_T_3) @[misc.scala 31:44]
    node _cal_reg_5_T_9 = tail(_cal_reg_5_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_5_T_10 = add(_cal_reg_5_T_5, _cal_reg_5_T_7) @[misc.scala 31:44]
    node _cal_reg_5_T_11 = tail(_cal_reg_5_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_5_T_12 = add(_cal_reg_5_T_9, _cal_reg_5_T_11) @[misc.scala 31:44]
    node _cal_reg_5_T_13 = tail(_cal_reg_5_T_12, 1) @[misc.scala 31:44]
    cal_reg[5] <= _cal_reg_5_T_13 @[misc.scala 31:18]
    node _cal_reg_6_T = add(cal_vec[6][0], cal_vec[6][1]) @[misc.scala 31:44]
    node _cal_reg_6_T_1 = tail(_cal_reg_6_T, 1) @[misc.scala 31:44]
    node _cal_reg_6_T_2 = add(cal_vec[6][2], cal_vec[6][3]) @[misc.scala 31:44]
    node _cal_reg_6_T_3 = tail(_cal_reg_6_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_6_T_4 = add(cal_vec[6][4], cal_vec[6][5]) @[misc.scala 31:44]
    node _cal_reg_6_T_5 = tail(_cal_reg_6_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_6_T_6 = add(cal_vec[6][6], cal_vec[6][7]) @[misc.scala 31:44]
    node _cal_reg_6_T_7 = tail(_cal_reg_6_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_6_T_8 = add(_cal_reg_6_T_1, _cal_reg_6_T_3) @[misc.scala 31:44]
    node _cal_reg_6_T_9 = tail(_cal_reg_6_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_6_T_10 = add(_cal_reg_6_T_5, _cal_reg_6_T_7) @[misc.scala 31:44]
    node _cal_reg_6_T_11 = tail(_cal_reg_6_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_6_T_12 = add(_cal_reg_6_T_9, _cal_reg_6_T_11) @[misc.scala 31:44]
    node _cal_reg_6_T_13 = tail(_cal_reg_6_T_12, 1) @[misc.scala 31:44]
    cal_reg[6] <= _cal_reg_6_T_13 @[misc.scala 31:18]
    node _cal_reg_7_T = add(cal_vec[7][0], cal_vec[7][1]) @[misc.scala 31:44]
    node _cal_reg_7_T_1 = tail(_cal_reg_7_T, 1) @[misc.scala 31:44]
    node _cal_reg_7_T_2 = add(cal_vec[7][2], cal_vec[7][3]) @[misc.scala 31:44]
    node _cal_reg_7_T_3 = tail(_cal_reg_7_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_7_T_4 = add(cal_vec[7][4], cal_vec[7][5]) @[misc.scala 31:44]
    node _cal_reg_7_T_5 = tail(_cal_reg_7_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_7_T_6 = add(cal_vec[7][6], cal_vec[7][7]) @[misc.scala 31:44]
    node _cal_reg_7_T_7 = tail(_cal_reg_7_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_7_T_8 = add(_cal_reg_7_T_1, _cal_reg_7_T_3) @[misc.scala 31:44]
    node _cal_reg_7_T_9 = tail(_cal_reg_7_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_7_T_10 = add(_cal_reg_7_T_5, _cal_reg_7_T_7) @[misc.scala 31:44]
    node _cal_reg_7_T_11 = tail(_cal_reg_7_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_7_T_12 = add(_cal_reg_7_T_9, _cal_reg_7_T_11) @[misc.scala 31:44]
    node _cal_reg_7_T_13 = tail(_cal_reg_7_T_12, 1) @[misc.scala 31:44]
    cal_reg[7] <= _cal_reg_7_T_13 @[misc.scala 31:18]
    node _io_out_sum_T = add(cal_reg[0], cal_reg[1]) @[misc.scala 34:37]
    node _io_out_sum_T_1 = tail(_io_out_sum_T, 1) @[misc.scala 34:37]
    node _io_out_sum_T_2 = add(cal_reg[2], cal_reg[3]) @[misc.scala 34:37]
    node _io_out_sum_T_3 = tail(_io_out_sum_T_2, 1) @[misc.scala 34:37]
    node _io_out_sum_T_4 = add(cal_reg[4], cal_reg[5]) @[misc.scala 34:37]
    node _io_out_sum_T_5 = tail(_io_out_sum_T_4, 1) @[misc.scala 34:37]
    node _io_out_sum_T_6 = add(cal_reg[6], cal_reg[7]) @[misc.scala 34:37]
    node _io_out_sum_T_7 = tail(_io_out_sum_T_6, 1) @[misc.scala 34:37]
    node _io_out_sum_T_8 = add(_io_out_sum_T_1, _io_out_sum_T_3) @[misc.scala 34:37]
    node _io_out_sum_T_9 = tail(_io_out_sum_T_8, 1) @[misc.scala 34:37]
    node _io_out_sum_T_10 = add(_io_out_sum_T_5, _io_out_sum_T_7) @[misc.scala 34:37]
    node _io_out_sum_T_11 = tail(_io_out_sum_T_10, 1) @[misc.scala 34:37]
    node _io_out_sum_T_12 = add(_io_out_sum_T_9, _io_out_sum_T_11) @[misc.scala 34:37]
    node _io_out_sum_T_13 = tail(_io_out_sum_T_12, 1) @[misc.scala 34:37]
    io.out_sum <= _io_out_sum_T_13 @[misc.scala 34:14]

  module reduce_add_sync_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip in_vec : UInt<32>[10], out_sum : UInt<32>}

    wire cal_vec : UInt<32>[4][4] @[misc.scala 18:21]
    reg cal_reg : UInt<32>[4], clock with :
      reset => (UInt<1>("h0"), cal_reg) @[misc.scala 19:20]
    cal_vec[0][0] <= io.in_vec[0] @[misc.scala 25:23]
    cal_vec[0][1] <= io.in_vec[1] @[misc.scala 25:23]
    cal_vec[0][2] <= io.in_vec[2] @[misc.scala 25:23]
    cal_vec[0][3] <= io.in_vec[3] @[misc.scala 25:23]
    cal_vec[1][0] <= io.in_vec[4] @[misc.scala 25:23]
    cal_vec[1][1] <= io.in_vec[5] @[misc.scala 25:23]
    cal_vec[1][2] <= io.in_vec[6] @[misc.scala 25:23]
    cal_vec[1][3] <= io.in_vec[7] @[misc.scala 25:23]
    cal_vec[2][0] <= io.in_vec[8] @[misc.scala 25:23]
    cal_vec[2][1] <= io.in_vec[9] @[misc.scala 25:23]
    cal_vec[2][2] <= UInt<1>("h0") @[misc.scala 28:26]
    cal_vec[2][3] <= UInt<1>("h0") @[misc.scala 28:26]
    cal_vec[3][0] <= UInt<1>("h0") @[misc.scala 28:26]
    cal_vec[3][1] <= UInt<1>("h0") @[misc.scala 28:26]
    cal_vec[3][2] <= UInt<1>("h0") @[misc.scala 28:26]
    cal_vec[3][3] <= UInt<1>("h0") @[misc.scala 28:26]
    node _cal_reg_0_T = add(cal_vec[0][0], cal_vec[0][1]) @[misc.scala 31:44]
    node _cal_reg_0_T_1 = tail(_cal_reg_0_T, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_2 = add(cal_vec[0][2], cal_vec[0][3]) @[misc.scala 31:44]
    node _cal_reg_0_T_3 = tail(_cal_reg_0_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_4 = add(_cal_reg_0_T_1, _cal_reg_0_T_3) @[misc.scala 31:44]
    node _cal_reg_0_T_5 = tail(_cal_reg_0_T_4, 1) @[misc.scala 31:44]
    cal_reg[0] <= _cal_reg_0_T_5 @[misc.scala 31:18]
    node _cal_reg_1_T = add(cal_vec[1][0], cal_vec[1][1]) @[misc.scala 31:44]
    node _cal_reg_1_T_1 = tail(_cal_reg_1_T, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_2 = add(cal_vec[1][2], cal_vec[1][3]) @[misc.scala 31:44]
    node _cal_reg_1_T_3 = tail(_cal_reg_1_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_4 = add(_cal_reg_1_T_1, _cal_reg_1_T_3) @[misc.scala 31:44]
    node _cal_reg_1_T_5 = tail(_cal_reg_1_T_4, 1) @[misc.scala 31:44]
    cal_reg[1] <= _cal_reg_1_T_5 @[misc.scala 31:18]
    node _cal_reg_2_T = add(cal_vec[2][0], cal_vec[2][1]) @[misc.scala 31:44]
    node _cal_reg_2_T_1 = tail(_cal_reg_2_T, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_2 = add(cal_vec[2][2], cal_vec[2][3]) @[misc.scala 31:44]
    node _cal_reg_2_T_3 = tail(_cal_reg_2_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_4 = add(_cal_reg_2_T_1, _cal_reg_2_T_3) @[misc.scala 31:44]
    node _cal_reg_2_T_5 = tail(_cal_reg_2_T_4, 1) @[misc.scala 31:44]
    cal_reg[2] <= _cal_reg_2_T_5 @[misc.scala 31:18]
    node _cal_reg_3_T = add(cal_vec[3][0], cal_vec[3][1]) @[misc.scala 31:44]
    node _cal_reg_3_T_1 = tail(_cal_reg_3_T, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_2 = add(cal_vec[3][2], cal_vec[3][3]) @[misc.scala 31:44]
    node _cal_reg_3_T_3 = tail(_cal_reg_3_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_4 = add(_cal_reg_3_T_1, _cal_reg_3_T_3) @[misc.scala 31:44]
    node _cal_reg_3_T_5 = tail(_cal_reg_3_T_4, 1) @[misc.scala 31:44]
    cal_reg[3] <= _cal_reg_3_T_5 @[misc.scala 31:18]
    node _io_out_sum_T = add(cal_reg[0], cal_reg[1]) @[misc.scala 34:37]
    node _io_out_sum_T_1 = tail(_io_out_sum_T, 1) @[misc.scala 34:37]
    node _io_out_sum_T_2 = add(cal_reg[2], cal_reg[3]) @[misc.scala 34:37]
    node _io_out_sum_T_3 = tail(_io_out_sum_T_2, 1) @[misc.scala 34:37]
    node _io_out_sum_T_4 = add(_io_out_sum_T_1, _io_out_sum_T_3) @[misc.scala 34:37]
    node _io_out_sum_T_5 = tail(_io_out_sum_T_4, 1) @[misc.scala 34:37]
    io.out_sum <= _io_out_sum_T_5 @[misc.scala 34:14]

  module reduce_add_sync_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip in_vec : UInt<32>[32], out_sum : UInt<32>}

    wire cal_vec : UInt<32>[8][4] @[misc.scala 18:21]
    reg cal_reg : UInt<32>[4], clock with :
      reset => (UInt<1>("h0"), cal_reg) @[misc.scala 19:20]
    cal_vec[0][0] <= io.in_vec[0] @[misc.scala 25:23]
    cal_vec[0][1] <= io.in_vec[1] @[misc.scala 25:23]
    cal_vec[0][2] <= io.in_vec[2] @[misc.scala 25:23]
    cal_vec[0][3] <= io.in_vec[3] @[misc.scala 25:23]
    cal_vec[0][4] <= io.in_vec[4] @[misc.scala 25:23]
    cal_vec[0][5] <= io.in_vec[5] @[misc.scala 25:23]
    cal_vec[0][6] <= io.in_vec[6] @[misc.scala 25:23]
    cal_vec[0][7] <= io.in_vec[7] @[misc.scala 25:23]
    cal_vec[1][0] <= io.in_vec[8] @[misc.scala 25:23]
    cal_vec[1][1] <= io.in_vec[9] @[misc.scala 25:23]
    cal_vec[1][2] <= io.in_vec[10] @[misc.scala 25:23]
    cal_vec[1][3] <= io.in_vec[11] @[misc.scala 25:23]
    cal_vec[1][4] <= io.in_vec[12] @[misc.scala 25:23]
    cal_vec[1][5] <= io.in_vec[13] @[misc.scala 25:23]
    cal_vec[1][6] <= io.in_vec[14] @[misc.scala 25:23]
    cal_vec[1][7] <= io.in_vec[15] @[misc.scala 25:23]
    cal_vec[2][0] <= io.in_vec[16] @[misc.scala 25:23]
    cal_vec[2][1] <= io.in_vec[17] @[misc.scala 25:23]
    cal_vec[2][2] <= io.in_vec[18] @[misc.scala 25:23]
    cal_vec[2][3] <= io.in_vec[19] @[misc.scala 25:23]
    cal_vec[2][4] <= io.in_vec[20] @[misc.scala 25:23]
    cal_vec[2][5] <= io.in_vec[21] @[misc.scala 25:23]
    cal_vec[2][6] <= io.in_vec[22] @[misc.scala 25:23]
    cal_vec[2][7] <= io.in_vec[23] @[misc.scala 25:23]
    cal_vec[3][0] <= io.in_vec[24] @[misc.scala 25:23]
    cal_vec[3][1] <= io.in_vec[25] @[misc.scala 25:23]
    cal_vec[3][2] <= io.in_vec[26] @[misc.scala 25:23]
    cal_vec[3][3] <= io.in_vec[27] @[misc.scala 25:23]
    cal_vec[3][4] <= io.in_vec[28] @[misc.scala 25:23]
    cal_vec[3][5] <= io.in_vec[29] @[misc.scala 25:23]
    cal_vec[3][6] <= io.in_vec[30] @[misc.scala 25:23]
    cal_vec[3][7] <= io.in_vec[31] @[misc.scala 25:23]
    node _cal_reg_0_T = add(cal_vec[0][0], cal_vec[0][1]) @[misc.scala 31:44]
    node _cal_reg_0_T_1 = tail(_cal_reg_0_T, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_2 = add(cal_vec[0][2], cal_vec[0][3]) @[misc.scala 31:44]
    node _cal_reg_0_T_3 = tail(_cal_reg_0_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_4 = add(cal_vec[0][4], cal_vec[0][5]) @[misc.scala 31:44]
    node _cal_reg_0_T_5 = tail(_cal_reg_0_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_6 = add(cal_vec[0][6], cal_vec[0][7]) @[misc.scala 31:44]
    node _cal_reg_0_T_7 = tail(_cal_reg_0_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_8 = add(_cal_reg_0_T_1, _cal_reg_0_T_3) @[misc.scala 31:44]
    node _cal_reg_0_T_9 = tail(_cal_reg_0_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_10 = add(_cal_reg_0_T_5, _cal_reg_0_T_7) @[misc.scala 31:44]
    node _cal_reg_0_T_11 = tail(_cal_reg_0_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_12 = add(_cal_reg_0_T_9, _cal_reg_0_T_11) @[misc.scala 31:44]
    node _cal_reg_0_T_13 = tail(_cal_reg_0_T_12, 1) @[misc.scala 31:44]
    cal_reg[0] <= _cal_reg_0_T_13 @[misc.scala 31:18]
    node _cal_reg_1_T = add(cal_vec[1][0], cal_vec[1][1]) @[misc.scala 31:44]
    node _cal_reg_1_T_1 = tail(_cal_reg_1_T, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_2 = add(cal_vec[1][2], cal_vec[1][3]) @[misc.scala 31:44]
    node _cal_reg_1_T_3 = tail(_cal_reg_1_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_4 = add(cal_vec[1][4], cal_vec[1][5]) @[misc.scala 31:44]
    node _cal_reg_1_T_5 = tail(_cal_reg_1_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_6 = add(cal_vec[1][6], cal_vec[1][7]) @[misc.scala 31:44]
    node _cal_reg_1_T_7 = tail(_cal_reg_1_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_8 = add(_cal_reg_1_T_1, _cal_reg_1_T_3) @[misc.scala 31:44]
    node _cal_reg_1_T_9 = tail(_cal_reg_1_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_10 = add(_cal_reg_1_T_5, _cal_reg_1_T_7) @[misc.scala 31:44]
    node _cal_reg_1_T_11 = tail(_cal_reg_1_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_12 = add(_cal_reg_1_T_9, _cal_reg_1_T_11) @[misc.scala 31:44]
    node _cal_reg_1_T_13 = tail(_cal_reg_1_T_12, 1) @[misc.scala 31:44]
    cal_reg[1] <= _cal_reg_1_T_13 @[misc.scala 31:18]
    node _cal_reg_2_T = add(cal_vec[2][0], cal_vec[2][1]) @[misc.scala 31:44]
    node _cal_reg_2_T_1 = tail(_cal_reg_2_T, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_2 = add(cal_vec[2][2], cal_vec[2][3]) @[misc.scala 31:44]
    node _cal_reg_2_T_3 = tail(_cal_reg_2_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_4 = add(cal_vec[2][4], cal_vec[2][5]) @[misc.scala 31:44]
    node _cal_reg_2_T_5 = tail(_cal_reg_2_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_6 = add(cal_vec[2][6], cal_vec[2][7]) @[misc.scala 31:44]
    node _cal_reg_2_T_7 = tail(_cal_reg_2_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_8 = add(_cal_reg_2_T_1, _cal_reg_2_T_3) @[misc.scala 31:44]
    node _cal_reg_2_T_9 = tail(_cal_reg_2_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_10 = add(_cal_reg_2_T_5, _cal_reg_2_T_7) @[misc.scala 31:44]
    node _cal_reg_2_T_11 = tail(_cal_reg_2_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_12 = add(_cal_reg_2_T_9, _cal_reg_2_T_11) @[misc.scala 31:44]
    node _cal_reg_2_T_13 = tail(_cal_reg_2_T_12, 1) @[misc.scala 31:44]
    cal_reg[2] <= _cal_reg_2_T_13 @[misc.scala 31:18]
    node _cal_reg_3_T = add(cal_vec[3][0], cal_vec[3][1]) @[misc.scala 31:44]
    node _cal_reg_3_T_1 = tail(_cal_reg_3_T, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_2 = add(cal_vec[3][2], cal_vec[3][3]) @[misc.scala 31:44]
    node _cal_reg_3_T_3 = tail(_cal_reg_3_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_4 = add(cal_vec[3][4], cal_vec[3][5]) @[misc.scala 31:44]
    node _cal_reg_3_T_5 = tail(_cal_reg_3_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_6 = add(cal_vec[3][6], cal_vec[3][7]) @[misc.scala 31:44]
    node _cal_reg_3_T_7 = tail(_cal_reg_3_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_8 = add(_cal_reg_3_T_1, _cal_reg_3_T_3) @[misc.scala 31:44]
    node _cal_reg_3_T_9 = tail(_cal_reg_3_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_10 = add(_cal_reg_3_T_5, _cal_reg_3_T_7) @[misc.scala 31:44]
    node _cal_reg_3_T_11 = tail(_cal_reg_3_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_12 = add(_cal_reg_3_T_9, _cal_reg_3_T_11) @[misc.scala 31:44]
    node _cal_reg_3_T_13 = tail(_cal_reg_3_T_12, 1) @[misc.scala 31:44]
    cal_reg[3] <= _cal_reg_3_T_13 @[misc.scala 31:18]
    node _io_out_sum_T = add(cal_reg[0], cal_reg[1]) @[misc.scala 34:37]
    node _io_out_sum_T_1 = tail(_io_out_sum_T, 1) @[misc.scala 34:37]
    node _io_out_sum_T_2 = add(cal_reg[2], cal_reg[3]) @[misc.scala 34:37]
    node _io_out_sum_T_3 = tail(_io_out_sum_T_2, 1) @[misc.scala 34:37]
    node _io_out_sum_T_4 = add(_io_out_sum_T_1, _io_out_sum_T_3) @[misc.scala 34:37]
    node _io_out_sum_T_5 = tail(_io_out_sum_T_4, 1) @[misc.scala 34:37]
    io.out_sum <= _io_out_sum_T_5 @[misc.scala 34:14]

  module reduce_add_sync_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip in_vec : UInt<32>[32], out_sum : UInt<32>}

    wire cal_vec : UInt<32>[8][4] @[misc.scala 18:21]
    reg cal_reg : UInt<32>[4], clock with :
      reset => (UInt<1>("h0"), cal_reg) @[misc.scala 19:20]
    cal_vec[0][0] <= io.in_vec[0] @[misc.scala 25:23]
    cal_vec[0][1] <= io.in_vec[1] @[misc.scala 25:23]
    cal_vec[0][2] <= io.in_vec[2] @[misc.scala 25:23]
    cal_vec[0][3] <= io.in_vec[3] @[misc.scala 25:23]
    cal_vec[0][4] <= io.in_vec[4] @[misc.scala 25:23]
    cal_vec[0][5] <= io.in_vec[5] @[misc.scala 25:23]
    cal_vec[0][6] <= io.in_vec[6] @[misc.scala 25:23]
    cal_vec[0][7] <= io.in_vec[7] @[misc.scala 25:23]
    cal_vec[1][0] <= io.in_vec[8] @[misc.scala 25:23]
    cal_vec[1][1] <= io.in_vec[9] @[misc.scala 25:23]
    cal_vec[1][2] <= io.in_vec[10] @[misc.scala 25:23]
    cal_vec[1][3] <= io.in_vec[11] @[misc.scala 25:23]
    cal_vec[1][4] <= io.in_vec[12] @[misc.scala 25:23]
    cal_vec[1][5] <= io.in_vec[13] @[misc.scala 25:23]
    cal_vec[1][6] <= io.in_vec[14] @[misc.scala 25:23]
    cal_vec[1][7] <= io.in_vec[15] @[misc.scala 25:23]
    cal_vec[2][0] <= io.in_vec[16] @[misc.scala 25:23]
    cal_vec[2][1] <= io.in_vec[17] @[misc.scala 25:23]
    cal_vec[2][2] <= io.in_vec[18] @[misc.scala 25:23]
    cal_vec[2][3] <= io.in_vec[19] @[misc.scala 25:23]
    cal_vec[2][4] <= io.in_vec[20] @[misc.scala 25:23]
    cal_vec[2][5] <= io.in_vec[21] @[misc.scala 25:23]
    cal_vec[2][6] <= io.in_vec[22] @[misc.scala 25:23]
    cal_vec[2][7] <= io.in_vec[23] @[misc.scala 25:23]
    cal_vec[3][0] <= io.in_vec[24] @[misc.scala 25:23]
    cal_vec[3][1] <= io.in_vec[25] @[misc.scala 25:23]
    cal_vec[3][2] <= io.in_vec[26] @[misc.scala 25:23]
    cal_vec[3][3] <= io.in_vec[27] @[misc.scala 25:23]
    cal_vec[3][4] <= io.in_vec[28] @[misc.scala 25:23]
    cal_vec[3][5] <= io.in_vec[29] @[misc.scala 25:23]
    cal_vec[3][6] <= io.in_vec[30] @[misc.scala 25:23]
    cal_vec[3][7] <= io.in_vec[31] @[misc.scala 25:23]
    node _cal_reg_0_T = add(cal_vec[0][0], cal_vec[0][1]) @[misc.scala 31:44]
    node _cal_reg_0_T_1 = tail(_cal_reg_0_T, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_2 = add(cal_vec[0][2], cal_vec[0][3]) @[misc.scala 31:44]
    node _cal_reg_0_T_3 = tail(_cal_reg_0_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_4 = add(cal_vec[0][4], cal_vec[0][5]) @[misc.scala 31:44]
    node _cal_reg_0_T_5 = tail(_cal_reg_0_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_6 = add(cal_vec[0][6], cal_vec[0][7]) @[misc.scala 31:44]
    node _cal_reg_0_T_7 = tail(_cal_reg_0_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_8 = add(_cal_reg_0_T_1, _cal_reg_0_T_3) @[misc.scala 31:44]
    node _cal_reg_0_T_9 = tail(_cal_reg_0_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_10 = add(_cal_reg_0_T_5, _cal_reg_0_T_7) @[misc.scala 31:44]
    node _cal_reg_0_T_11 = tail(_cal_reg_0_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_0_T_12 = add(_cal_reg_0_T_9, _cal_reg_0_T_11) @[misc.scala 31:44]
    node _cal_reg_0_T_13 = tail(_cal_reg_0_T_12, 1) @[misc.scala 31:44]
    cal_reg[0] <= _cal_reg_0_T_13 @[misc.scala 31:18]
    node _cal_reg_1_T = add(cal_vec[1][0], cal_vec[1][1]) @[misc.scala 31:44]
    node _cal_reg_1_T_1 = tail(_cal_reg_1_T, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_2 = add(cal_vec[1][2], cal_vec[1][3]) @[misc.scala 31:44]
    node _cal_reg_1_T_3 = tail(_cal_reg_1_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_4 = add(cal_vec[1][4], cal_vec[1][5]) @[misc.scala 31:44]
    node _cal_reg_1_T_5 = tail(_cal_reg_1_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_6 = add(cal_vec[1][6], cal_vec[1][7]) @[misc.scala 31:44]
    node _cal_reg_1_T_7 = tail(_cal_reg_1_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_8 = add(_cal_reg_1_T_1, _cal_reg_1_T_3) @[misc.scala 31:44]
    node _cal_reg_1_T_9 = tail(_cal_reg_1_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_10 = add(_cal_reg_1_T_5, _cal_reg_1_T_7) @[misc.scala 31:44]
    node _cal_reg_1_T_11 = tail(_cal_reg_1_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_1_T_12 = add(_cal_reg_1_T_9, _cal_reg_1_T_11) @[misc.scala 31:44]
    node _cal_reg_1_T_13 = tail(_cal_reg_1_T_12, 1) @[misc.scala 31:44]
    cal_reg[1] <= _cal_reg_1_T_13 @[misc.scala 31:18]
    node _cal_reg_2_T = add(cal_vec[2][0], cal_vec[2][1]) @[misc.scala 31:44]
    node _cal_reg_2_T_1 = tail(_cal_reg_2_T, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_2 = add(cal_vec[2][2], cal_vec[2][3]) @[misc.scala 31:44]
    node _cal_reg_2_T_3 = tail(_cal_reg_2_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_4 = add(cal_vec[2][4], cal_vec[2][5]) @[misc.scala 31:44]
    node _cal_reg_2_T_5 = tail(_cal_reg_2_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_6 = add(cal_vec[2][6], cal_vec[2][7]) @[misc.scala 31:44]
    node _cal_reg_2_T_7 = tail(_cal_reg_2_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_8 = add(_cal_reg_2_T_1, _cal_reg_2_T_3) @[misc.scala 31:44]
    node _cal_reg_2_T_9 = tail(_cal_reg_2_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_10 = add(_cal_reg_2_T_5, _cal_reg_2_T_7) @[misc.scala 31:44]
    node _cal_reg_2_T_11 = tail(_cal_reg_2_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_2_T_12 = add(_cal_reg_2_T_9, _cal_reg_2_T_11) @[misc.scala 31:44]
    node _cal_reg_2_T_13 = tail(_cal_reg_2_T_12, 1) @[misc.scala 31:44]
    cal_reg[2] <= _cal_reg_2_T_13 @[misc.scala 31:18]
    node _cal_reg_3_T = add(cal_vec[3][0], cal_vec[3][1]) @[misc.scala 31:44]
    node _cal_reg_3_T_1 = tail(_cal_reg_3_T, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_2 = add(cal_vec[3][2], cal_vec[3][3]) @[misc.scala 31:44]
    node _cal_reg_3_T_3 = tail(_cal_reg_3_T_2, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_4 = add(cal_vec[3][4], cal_vec[3][5]) @[misc.scala 31:44]
    node _cal_reg_3_T_5 = tail(_cal_reg_3_T_4, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_6 = add(cal_vec[3][6], cal_vec[3][7]) @[misc.scala 31:44]
    node _cal_reg_3_T_7 = tail(_cal_reg_3_T_6, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_8 = add(_cal_reg_3_T_1, _cal_reg_3_T_3) @[misc.scala 31:44]
    node _cal_reg_3_T_9 = tail(_cal_reg_3_T_8, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_10 = add(_cal_reg_3_T_5, _cal_reg_3_T_7) @[misc.scala 31:44]
    node _cal_reg_3_T_11 = tail(_cal_reg_3_T_10, 1) @[misc.scala 31:44]
    node _cal_reg_3_T_12 = add(_cal_reg_3_T_9, _cal_reg_3_T_11) @[misc.scala 31:44]
    node _cal_reg_3_T_13 = tail(_cal_reg_3_T_12, 1) @[misc.scala 31:44]
    cal_reg[3] <= _cal_reg_3_T_13 @[misc.scala 31:18]
    node _io_out_sum_T = add(cal_reg[0], cal_reg[1]) @[misc.scala 34:37]
    node _io_out_sum_T_1 = tail(_io_out_sum_T, 1) @[misc.scala 34:37]
    node _io_out_sum_T_2 = add(cal_reg[2], cal_reg[3]) @[misc.scala 34:37]
    node _io_out_sum_T_3 = tail(_io_out_sum_T_2, 1) @[misc.scala 34:37]
    node _io_out_sum_T_4 = add(_io_out_sum_T_1, _io_out_sum_T_3) @[misc.scala 34:37]
    node _io_out_sum_T_5 = tail(_io_out_sum_T_4, 1) @[misc.scala 34:37]
    io.out_sum <= _io_out_sum_T_5 @[misc.scala 34:14]

  module RxBufferFifo :
    input clock : Clock
    input reset : Reset
    output io : { in : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tuser : UInt<1>, flip tkeep : UInt<64>}, flip out : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tlen : UInt<16>}, flip reset_counter : UInt<1>, c2h_pack_counter : UInt<32>, c2h_err_counter : UInt<32>}

    node in_shake_hand = and(io.in.tvalid, io.in.tready) @[RxBufferFifo.scala 40:36]
    reg in_tdata_reg : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when in_shake_hand : @[Reg.scala 29:18]
      in_tdata_reg <= io.in.tdata @[Reg.scala 29:22]
    reg in_tkeep_reg : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when in_shake_hand : @[Reg.scala 29:18]
      in_tkeep_reg <= io.in.tkeep @[Reg.scala 29:22]
    reg in_tuser_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when in_shake_hand : @[Reg.scala 29:18]
      in_tuser_reg <= io.in.tuser @[Reg.scala 29:22]
    reg in_tlast_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when in_shake_hand : @[Reg.scala 29:18]
      in_tlast_reg <= io.in.tlast @[Reg.scala 29:22]
    reg in_tvalid_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when in_shake_hand : @[Reg.scala 29:18]
      in_tvalid_reg <= io.in.tvalid @[Reg.scala 29:22]
    smem data_buf_reg : UInt<512> [64] @[RxBufferFifo.scala 50:33]
    wire _info_buf_reg_WIRE : { used : UInt<1>, valid : UInt<1>, len : UInt<16>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>} @[RxBufferFifo.scala 53:62]
    _info_buf_reg_WIRE.burst <= UInt<6>("h0") @[RxBufferFifo.scala 53:62]
    _info_buf_reg_WIRE.tcp_chksum <= UInt<32>("h0") @[RxBufferFifo.scala 53:62]
    _info_buf_reg_WIRE.ip_chksum <= UInt<32>("h0") @[RxBufferFifo.scala 53:62]
    _info_buf_reg_WIRE.len <= UInt<16>("h0") @[RxBufferFifo.scala 53:62]
    _info_buf_reg_WIRE.valid <= UInt<1>("h0") @[RxBufferFifo.scala 53:62]
    _info_buf_reg_WIRE.used <= UInt<1>("h0") @[RxBufferFifo.scala 53:62]
    wire _info_buf_reg_WIRE_1 : { used : UInt<1>, valid : UInt<1>, len : UInt<16>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>} @[RxBufferFifo.scala 53:62]
    _info_buf_reg_WIRE_1.burst <= UInt<6>("h0") @[RxBufferFifo.scala 53:62]
    _info_buf_reg_WIRE_1.tcp_chksum <= UInt<32>("h0") @[RxBufferFifo.scala 53:62]
    _info_buf_reg_WIRE_1.ip_chksum <= UInt<32>("h0") @[RxBufferFifo.scala 53:62]
    _info_buf_reg_WIRE_1.len <= UInt<16>("h0") @[RxBufferFifo.scala 53:62]
    _info_buf_reg_WIRE_1.valid <= UInt<1>("h0") @[RxBufferFifo.scala 53:62]
    _info_buf_reg_WIRE_1.used <= UInt<1>("h0") @[RxBufferFifo.scala 53:62]
    wire _info_buf_reg_WIRE_2 : { used : UInt<1>, valid : UInt<1>, len : UInt<16>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>}[2] @[RxBufferFifo.scala 53:49]
    _info_buf_reg_WIRE_2[0].burst <= _info_buf_reg_WIRE.burst @[RxBufferFifo.scala 53:49]
    _info_buf_reg_WIRE_2[0].tcp_chksum <= _info_buf_reg_WIRE.tcp_chksum @[RxBufferFifo.scala 53:49]
    _info_buf_reg_WIRE_2[0].ip_chksum <= _info_buf_reg_WIRE.ip_chksum @[RxBufferFifo.scala 53:49]
    _info_buf_reg_WIRE_2[0].len <= _info_buf_reg_WIRE.len @[RxBufferFifo.scala 53:49]
    _info_buf_reg_WIRE_2[0].valid <= _info_buf_reg_WIRE.valid @[RxBufferFifo.scala 53:49]
    _info_buf_reg_WIRE_2[0].used <= _info_buf_reg_WIRE.used @[RxBufferFifo.scala 53:49]
    _info_buf_reg_WIRE_2[1].burst <= _info_buf_reg_WIRE_1.burst @[RxBufferFifo.scala 53:49]
    _info_buf_reg_WIRE_2[1].tcp_chksum <= _info_buf_reg_WIRE_1.tcp_chksum @[RxBufferFifo.scala 53:49]
    _info_buf_reg_WIRE_2[1].ip_chksum <= _info_buf_reg_WIRE_1.ip_chksum @[RxBufferFifo.scala 53:49]
    _info_buf_reg_WIRE_2[1].len <= _info_buf_reg_WIRE_1.len @[RxBufferFifo.scala 53:49]
    _info_buf_reg_WIRE_2[1].valid <= _info_buf_reg_WIRE_1.valid @[RxBufferFifo.scala 53:49]
    _info_buf_reg_WIRE_2[1].used <= _info_buf_reg_WIRE_1.used @[RxBufferFifo.scala 53:49]
    reg info_buf_reg : { used : UInt<1>, valid : UInt<1>, len : UInt<16>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>}[2], clock with :
      reset => (reset, _info_buf_reg_WIRE_2) @[RxBufferFifo.scala 53:29]
    reg wr_index_reg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[RxBufferFifo.scala 54:29]
    reg rd_index_reg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[RxBufferFifo.scala 55:29]
    reg wr_pos_reg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[RxBufferFifo.scala 56:29]
    reg rd_pos_reg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[RxBufferFifo.scala 57:29]
    wire rd_pos_next : UInt<7>
    rd_pos_next <= UInt<7>("h0")
    node cal_tkeep = mux(in_shake_hand, io.in.tkeep, in_tkeep_reg) @[RxBufferFifo.scala 60:22]
    inst burst_size_cal of reduce_add_sync_3 @[RxBufferFifo.scala 61:30]
    burst_size_cal.clock <= clock
    burst_size_cal.reset <= reset
    node _burst_size_cal_io_in_vec_0_T = bits(cal_tkeep, 0, 0) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[0] <= _burst_size_cal_io_in_vec_0_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_1_T = bits(cal_tkeep, 1, 1) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[1] <= _burst_size_cal_io_in_vec_1_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_2_T = bits(cal_tkeep, 2, 2) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[2] <= _burst_size_cal_io_in_vec_2_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_3_T = bits(cal_tkeep, 3, 3) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[3] <= _burst_size_cal_io_in_vec_3_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_4_T = bits(cal_tkeep, 4, 4) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[4] <= _burst_size_cal_io_in_vec_4_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_5_T = bits(cal_tkeep, 5, 5) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[5] <= _burst_size_cal_io_in_vec_5_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_6_T = bits(cal_tkeep, 6, 6) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[6] <= _burst_size_cal_io_in_vec_6_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_7_T = bits(cal_tkeep, 7, 7) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[7] <= _burst_size_cal_io_in_vec_7_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_8_T = bits(cal_tkeep, 8, 8) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[8] <= _burst_size_cal_io_in_vec_8_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_9_T = bits(cal_tkeep, 9, 9) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[9] <= _burst_size_cal_io_in_vec_9_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_10_T = bits(cal_tkeep, 10, 10) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[10] <= _burst_size_cal_io_in_vec_10_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_11_T = bits(cal_tkeep, 11, 11) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[11] <= _burst_size_cal_io_in_vec_11_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_12_T = bits(cal_tkeep, 12, 12) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[12] <= _burst_size_cal_io_in_vec_12_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_13_T = bits(cal_tkeep, 13, 13) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[13] <= _burst_size_cal_io_in_vec_13_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_14_T = bits(cal_tkeep, 14, 14) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[14] <= _burst_size_cal_io_in_vec_14_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_15_T = bits(cal_tkeep, 15, 15) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[15] <= _burst_size_cal_io_in_vec_15_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_16_T = bits(cal_tkeep, 16, 16) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[16] <= _burst_size_cal_io_in_vec_16_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_17_T = bits(cal_tkeep, 17, 17) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[17] <= _burst_size_cal_io_in_vec_17_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_18_T = bits(cal_tkeep, 18, 18) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[18] <= _burst_size_cal_io_in_vec_18_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_19_T = bits(cal_tkeep, 19, 19) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[19] <= _burst_size_cal_io_in_vec_19_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_20_T = bits(cal_tkeep, 20, 20) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[20] <= _burst_size_cal_io_in_vec_20_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_21_T = bits(cal_tkeep, 21, 21) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[21] <= _burst_size_cal_io_in_vec_21_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_22_T = bits(cal_tkeep, 22, 22) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[22] <= _burst_size_cal_io_in_vec_22_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_23_T = bits(cal_tkeep, 23, 23) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[23] <= _burst_size_cal_io_in_vec_23_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_24_T = bits(cal_tkeep, 24, 24) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[24] <= _burst_size_cal_io_in_vec_24_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_25_T = bits(cal_tkeep, 25, 25) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[25] <= _burst_size_cal_io_in_vec_25_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_26_T = bits(cal_tkeep, 26, 26) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[26] <= _burst_size_cal_io_in_vec_26_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_27_T = bits(cal_tkeep, 27, 27) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[27] <= _burst_size_cal_io_in_vec_27_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_28_T = bits(cal_tkeep, 28, 28) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[28] <= _burst_size_cal_io_in_vec_28_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_29_T = bits(cal_tkeep, 29, 29) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[29] <= _burst_size_cal_io_in_vec_29_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_30_T = bits(cal_tkeep, 30, 30) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[30] <= _burst_size_cal_io_in_vec_30_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_31_T = bits(cal_tkeep, 31, 31) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[31] <= _burst_size_cal_io_in_vec_31_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_32_T = bits(cal_tkeep, 32, 32) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[32] <= _burst_size_cal_io_in_vec_32_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_33_T = bits(cal_tkeep, 33, 33) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[33] <= _burst_size_cal_io_in_vec_33_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_34_T = bits(cal_tkeep, 34, 34) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[34] <= _burst_size_cal_io_in_vec_34_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_35_T = bits(cal_tkeep, 35, 35) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[35] <= _burst_size_cal_io_in_vec_35_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_36_T = bits(cal_tkeep, 36, 36) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[36] <= _burst_size_cal_io_in_vec_36_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_37_T = bits(cal_tkeep, 37, 37) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[37] <= _burst_size_cal_io_in_vec_37_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_38_T = bits(cal_tkeep, 38, 38) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[38] <= _burst_size_cal_io_in_vec_38_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_39_T = bits(cal_tkeep, 39, 39) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[39] <= _burst_size_cal_io_in_vec_39_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_40_T = bits(cal_tkeep, 40, 40) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[40] <= _burst_size_cal_io_in_vec_40_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_41_T = bits(cal_tkeep, 41, 41) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[41] <= _burst_size_cal_io_in_vec_41_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_42_T = bits(cal_tkeep, 42, 42) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[42] <= _burst_size_cal_io_in_vec_42_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_43_T = bits(cal_tkeep, 43, 43) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[43] <= _burst_size_cal_io_in_vec_43_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_44_T = bits(cal_tkeep, 44, 44) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[44] <= _burst_size_cal_io_in_vec_44_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_45_T = bits(cal_tkeep, 45, 45) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[45] <= _burst_size_cal_io_in_vec_45_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_46_T = bits(cal_tkeep, 46, 46) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[46] <= _burst_size_cal_io_in_vec_46_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_47_T = bits(cal_tkeep, 47, 47) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[47] <= _burst_size_cal_io_in_vec_47_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_48_T = bits(cal_tkeep, 48, 48) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[48] <= _burst_size_cal_io_in_vec_48_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_49_T = bits(cal_tkeep, 49, 49) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[49] <= _burst_size_cal_io_in_vec_49_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_50_T = bits(cal_tkeep, 50, 50) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[50] <= _burst_size_cal_io_in_vec_50_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_51_T = bits(cal_tkeep, 51, 51) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[51] <= _burst_size_cal_io_in_vec_51_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_52_T = bits(cal_tkeep, 52, 52) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[52] <= _burst_size_cal_io_in_vec_52_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_53_T = bits(cal_tkeep, 53, 53) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[53] <= _burst_size_cal_io_in_vec_53_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_54_T = bits(cal_tkeep, 54, 54) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[54] <= _burst_size_cal_io_in_vec_54_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_55_T = bits(cal_tkeep, 55, 55) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[55] <= _burst_size_cal_io_in_vec_55_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_56_T = bits(cal_tkeep, 56, 56) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[56] <= _burst_size_cal_io_in_vec_56_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_57_T = bits(cal_tkeep, 57, 57) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[57] <= _burst_size_cal_io_in_vec_57_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_58_T = bits(cal_tkeep, 58, 58) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[58] <= _burst_size_cal_io_in_vec_58_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_59_T = bits(cal_tkeep, 59, 59) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[59] <= _burst_size_cal_io_in_vec_59_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_60_T = bits(cal_tkeep, 60, 60) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[60] <= _burst_size_cal_io_in_vec_60_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_61_T = bits(cal_tkeep, 61, 61) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[61] <= _burst_size_cal_io_in_vec_61_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_62_T = bits(cal_tkeep, 62, 62) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[62] <= _burst_size_cal_io_in_vec_62_T @[RxBufferFifo.scala 62:53]
    node _burst_size_cal_io_in_vec_63_T = bits(cal_tkeep, 63, 63) @[RxBufferFifo.scala 62:65]
    burst_size_cal.io.in_vec[63] <= _burst_size_cal_io_in_vec_63_T @[RxBufferFifo.scala 62:53]
    wire valid_vec : UInt<1>[2] @[RxBufferFifo.scala 65:23]
    valid_vec[0] <= info_buf_reg[0].valid @[RxBufferFifo.scala 66:41]
    valid_vec[1] <= info_buf_reg[1].valid @[RxBufferFifo.scala 66:41]
    node buf_full = and(valid_vec[0], valid_vec[1]) @[RxBufferFifo.scala 67:40]
    node _io_in_tready_T = eq(buf_full, UInt<1>("h0")) @[RxBufferFifo.scala 69:19]
    io.in.tready <= _io_in_tready_T @[RxBufferFifo.scala 69:16]
    reg pack_counter : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[RxBufferFifo.scala 70:29]
    reg err_counter : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[RxBufferFifo.scala 71:28]
    reg wrong_chksum_counter : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[RxBufferFifo.scala 72:37]
    io.c2h_pack_counter <= pack_counter @[RxBufferFifo.scala 74:23]
    node _io_c2h_err_counter_T = add(err_counter, wrong_chksum_counter) @[RxBufferFifo.scala 75:37]
    node _io_c2h_err_counter_T_1 = tail(_io_c2h_err_counter_T, 1) @[RxBufferFifo.scala 75:37]
    io.c2h_err_counter <= _io_c2h_err_counter_T_1 @[RxBufferFifo.scala 75:22]
    reg is_overflowed : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[RxBufferFifo.scala 77:30]
    node cal_tdata = mux(in_shake_hand, io.in.tdata, in_tdata_reg) @[RxBufferFifo.scala 82:22]
    inst ip_chksum_cal of reduce_add_sync_4 @[RxBufferFifo.scala 85:29]
    ip_chksum_cal.clock <= clock
    ip_chksum_cal.reset <= reset
    node _ip_chksum_cal_io_in_vec_0_T = bits(cal_tdata, 119, 112) @[RxBufferFifo.scala 87:48]
    node _ip_chksum_cal_io_in_vec_0_T_1 = bits(cal_tdata, 127, 120) @[RxBufferFifo.scala 87:77]
    node _ip_chksum_cal_io_in_vec_0_T_2 = cat(_ip_chksum_cal_io_in_vec_0_T, _ip_chksum_cal_io_in_vec_0_T_1) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[0] <= _ip_chksum_cal_io_in_vec_0_T_2 @[RxBufferFifo.scala 87:32]
    node _ip_chksum_cal_io_in_vec_1_T = bits(cal_tdata, 135, 128) @[RxBufferFifo.scala 87:48]
    node _ip_chksum_cal_io_in_vec_1_T_1 = bits(cal_tdata, 143, 136) @[RxBufferFifo.scala 87:77]
    node _ip_chksum_cal_io_in_vec_1_T_2 = cat(_ip_chksum_cal_io_in_vec_1_T, _ip_chksum_cal_io_in_vec_1_T_1) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[1] <= _ip_chksum_cal_io_in_vec_1_T_2 @[RxBufferFifo.scala 87:32]
    node _ip_chksum_cal_io_in_vec_2_T = bits(cal_tdata, 151, 144) @[RxBufferFifo.scala 87:48]
    node _ip_chksum_cal_io_in_vec_2_T_1 = bits(cal_tdata, 159, 152) @[RxBufferFifo.scala 87:77]
    node _ip_chksum_cal_io_in_vec_2_T_2 = cat(_ip_chksum_cal_io_in_vec_2_T, _ip_chksum_cal_io_in_vec_2_T_1) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[2] <= _ip_chksum_cal_io_in_vec_2_T_2 @[RxBufferFifo.scala 87:32]
    node _ip_chksum_cal_io_in_vec_3_T = bits(cal_tdata, 167, 160) @[RxBufferFifo.scala 87:48]
    node _ip_chksum_cal_io_in_vec_3_T_1 = bits(cal_tdata, 175, 168) @[RxBufferFifo.scala 87:77]
    node _ip_chksum_cal_io_in_vec_3_T_2 = cat(_ip_chksum_cal_io_in_vec_3_T, _ip_chksum_cal_io_in_vec_3_T_1) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[3] <= _ip_chksum_cal_io_in_vec_3_T_2 @[RxBufferFifo.scala 87:32]
    node _ip_chksum_cal_io_in_vec_4_T = bits(cal_tdata, 183, 176) @[RxBufferFifo.scala 87:48]
    node _ip_chksum_cal_io_in_vec_4_T_1 = bits(cal_tdata, 191, 184) @[RxBufferFifo.scala 87:77]
    node _ip_chksum_cal_io_in_vec_4_T_2 = cat(_ip_chksum_cal_io_in_vec_4_T, _ip_chksum_cal_io_in_vec_4_T_1) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[4] <= _ip_chksum_cal_io_in_vec_4_T_2 @[RxBufferFifo.scala 87:32]
    node _ip_chksum_cal_io_in_vec_5_T = bits(cal_tdata, 199, 192) @[RxBufferFifo.scala 87:48]
    node _ip_chksum_cal_io_in_vec_5_T_1 = bits(cal_tdata, 207, 200) @[RxBufferFifo.scala 87:77]
    node _ip_chksum_cal_io_in_vec_5_T_2 = cat(_ip_chksum_cal_io_in_vec_5_T, _ip_chksum_cal_io_in_vec_5_T_1) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[5] <= _ip_chksum_cal_io_in_vec_5_T_2 @[RxBufferFifo.scala 87:32]
    node _ip_chksum_cal_io_in_vec_6_T = bits(cal_tdata, 215, 208) @[RxBufferFifo.scala 87:48]
    node _ip_chksum_cal_io_in_vec_6_T_1 = bits(cal_tdata, 223, 216) @[RxBufferFifo.scala 87:77]
    node _ip_chksum_cal_io_in_vec_6_T_2 = cat(_ip_chksum_cal_io_in_vec_6_T, _ip_chksum_cal_io_in_vec_6_T_1) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[6] <= _ip_chksum_cal_io_in_vec_6_T_2 @[RxBufferFifo.scala 87:32]
    node _ip_chksum_cal_io_in_vec_7_T = bits(cal_tdata, 231, 224) @[RxBufferFifo.scala 87:48]
    node _ip_chksum_cal_io_in_vec_7_T_1 = bits(cal_tdata, 239, 232) @[RxBufferFifo.scala 87:77]
    node _ip_chksum_cal_io_in_vec_7_T_2 = cat(_ip_chksum_cal_io_in_vec_7_T, _ip_chksum_cal_io_in_vec_7_T_1) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[7] <= _ip_chksum_cal_io_in_vec_7_T_2 @[RxBufferFifo.scala 87:32]
    node _ip_chksum_cal_io_in_vec_8_T = bits(cal_tdata, 247, 240) @[RxBufferFifo.scala 87:48]
    node _ip_chksum_cal_io_in_vec_8_T_1 = bits(cal_tdata, 255, 248) @[RxBufferFifo.scala 87:77]
    node _ip_chksum_cal_io_in_vec_8_T_2 = cat(_ip_chksum_cal_io_in_vec_8_T, _ip_chksum_cal_io_in_vec_8_T_1) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[8] <= _ip_chksum_cal_io_in_vec_8_T_2 @[RxBufferFifo.scala 87:32]
    node _ip_chksum_cal_io_in_vec_9_T = bits(cal_tdata, 263, 256) @[RxBufferFifo.scala 87:48]
    node _ip_chksum_cal_io_in_vec_9_T_1 = bits(cal_tdata, 271, 264) @[RxBufferFifo.scala 87:77]
    node _ip_chksum_cal_io_in_vec_9_T_2 = cat(_ip_chksum_cal_io_in_vec_9_T, _ip_chksum_cal_io_in_vec_9_T_1) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[9] <= _ip_chksum_cal_io_in_vec_9_T_2 @[RxBufferFifo.scala 87:32]
    inst tcp_pld_chksum_cal of reduce_add_sync_5 @[RxBufferFifo.scala 92:34]
    tcp_pld_chksum_cal.clock <= clock
    tcp_pld_chksum_cal.reset <= reset
    node _tcp_pld_chksum_cal_io_in_vec_0_T = bits(cal_tdata, 7, 0) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_0_T_1 = bits(cal_tdata, 15, 8) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_0_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_0_T, _tcp_pld_chksum_cal_io_in_vec_0_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[0] <= _tcp_pld_chksum_cal_io_in_vec_0_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_1_T = bits(cal_tdata, 23, 16) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_1_T_1 = bits(cal_tdata, 31, 24) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_1_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_1_T, _tcp_pld_chksum_cal_io_in_vec_1_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[1] <= _tcp_pld_chksum_cal_io_in_vec_1_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_2_T = bits(cal_tdata, 39, 32) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_2_T_1 = bits(cal_tdata, 47, 40) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_2_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_2_T, _tcp_pld_chksum_cal_io_in_vec_2_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[2] <= _tcp_pld_chksum_cal_io_in_vec_2_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_3_T = bits(cal_tdata, 55, 48) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_3_T_1 = bits(cal_tdata, 63, 56) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_3_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_3_T, _tcp_pld_chksum_cal_io_in_vec_3_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[3] <= _tcp_pld_chksum_cal_io_in_vec_3_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_4_T = bits(cal_tdata, 71, 64) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_4_T_1 = bits(cal_tdata, 79, 72) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_4_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_4_T, _tcp_pld_chksum_cal_io_in_vec_4_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[4] <= _tcp_pld_chksum_cal_io_in_vec_4_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_5_T = bits(cal_tdata, 87, 80) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_5_T_1 = bits(cal_tdata, 95, 88) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_5_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_5_T, _tcp_pld_chksum_cal_io_in_vec_5_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[5] <= _tcp_pld_chksum_cal_io_in_vec_5_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_6_T = bits(cal_tdata, 103, 96) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_6_T_1 = bits(cal_tdata, 111, 104) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_6_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_6_T, _tcp_pld_chksum_cal_io_in_vec_6_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[6] <= _tcp_pld_chksum_cal_io_in_vec_6_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_7_T = bits(cal_tdata, 119, 112) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_7_T_1 = bits(cal_tdata, 127, 120) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_7_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_7_T, _tcp_pld_chksum_cal_io_in_vec_7_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[7] <= _tcp_pld_chksum_cal_io_in_vec_7_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_8_T = bits(cal_tdata, 135, 128) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_8_T_1 = bits(cal_tdata, 143, 136) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_8_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_8_T, _tcp_pld_chksum_cal_io_in_vec_8_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[8] <= _tcp_pld_chksum_cal_io_in_vec_8_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_9_T = bits(cal_tdata, 151, 144) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_9_T_1 = bits(cal_tdata, 159, 152) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_9_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_9_T, _tcp_pld_chksum_cal_io_in_vec_9_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[9] <= _tcp_pld_chksum_cal_io_in_vec_9_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_10_T = bits(cal_tdata, 167, 160) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_10_T_1 = bits(cal_tdata, 175, 168) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_10_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_10_T, _tcp_pld_chksum_cal_io_in_vec_10_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[10] <= _tcp_pld_chksum_cal_io_in_vec_10_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_11_T = bits(cal_tdata, 183, 176) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_11_T_1 = bits(cal_tdata, 191, 184) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_11_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_11_T, _tcp_pld_chksum_cal_io_in_vec_11_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[11] <= _tcp_pld_chksum_cal_io_in_vec_11_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_12_T = bits(cal_tdata, 199, 192) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_12_T_1 = bits(cal_tdata, 207, 200) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_12_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_12_T, _tcp_pld_chksum_cal_io_in_vec_12_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[12] <= _tcp_pld_chksum_cal_io_in_vec_12_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_13_T = bits(cal_tdata, 215, 208) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_13_T_1 = bits(cal_tdata, 223, 216) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_13_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_13_T, _tcp_pld_chksum_cal_io_in_vec_13_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[13] <= _tcp_pld_chksum_cal_io_in_vec_13_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_14_T = bits(cal_tdata, 231, 224) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_14_T_1 = bits(cal_tdata, 239, 232) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_14_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_14_T, _tcp_pld_chksum_cal_io_in_vec_14_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[14] <= _tcp_pld_chksum_cal_io_in_vec_14_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_15_T = bits(cal_tdata, 247, 240) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_15_T_1 = bits(cal_tdata, 255, 248) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_15_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_15_T, _tcp_pld_chksum_cal_io_in_vec_15_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[15] <= _tcp_pld_chksum_cal_io_in_vec_15_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_16_T = bits(cal_tdata, 263, 256) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_16_T_1 = bits(cal_tdata, 271, 264) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_16_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_16_T, _tcp_pld_chksum_cal_io_in_vec_16_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[16] <= _tcp_pld_chksum_cal_io_in_vec_16_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_17_T = bits(cal_tdata, 279, 272) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_17_T_1 = bits(cal_tdata, 287, 280) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_17_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_17_T, _tcp_pld_chksum_cal_io_in_vec_17_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[17] <= _tcp_pld_chksum_cal_io_in_vec_17_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_18_T = bits(cal_tdata, 295, 288) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_18_T_1 = bits(cal_tdata, 303, 296) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_18_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_18_T, _tcp_pld_chksum_cal_io_in_vec_18_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[18] <= _tcp_pld_chksum_cal_io_in_vec_18_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_19_T = bits(cal_tdata, 311, 304) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_19_T_1 = bits(cal_tdata, 319, 312) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_19_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_19_T, _tcp_pld_chksum_cal_io_in_vec_19_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[19] <= _tcp_pld_chksum_cal_io_in_vec_19_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_20_T = bits(cal_tdata, 327, 320) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_20_T_1 = bits(cal_tdata, 335, 328) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_20_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_20_T, _tcp_pld_chksum_cal_io_in_vec_20_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[20] <= _tcp_pld_chksum_cal_io_in_vec_20_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_21_T = bits(cal_tdata, 343, 336) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_21_T_1 = bits(cal_tdata, 351, 344) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_21_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_21_T, _tcp_pld_chksum_cal_io_in_vec_21_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[21] <= _tcp_pld_chksum_cal_io_in_vec_21_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_22_T = bits(cal_tdata, 359, 352) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_22_T_1 = bits(cal_tdata, 367, 360) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_22_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_22_T, _tcp_pld_chksum_cal_io_in_vec_22_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[22] <= _tcp_pld_chksum_cal_io_in_vec_22_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_23_T = bits(cal_tdata, 375, 368) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_23_T_1 = bits(cal_tdata, 383, 376) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_23_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_23_T, _tcp_pld_chksum_cal_io_in_vec_23_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[23] <= _tcp_pld_chksum_cal_io_in_vec_23_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_24_T = bits(cal_tdata, 391, 384) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_24_T_1 = bits(cal_tdata, 399, 392) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_24_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_24_T, _tcp_pld_chksum_cal_io_in_vec_24_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[24] <= _tcp_pld_chksum_cal_io_in_vec_24_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_25_T = bits(cal_tdata, 407, 400) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_25_T_1 = bits(cal_tdata, 415, 408) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_25_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_25_T, _tcp_pld_chksum_cal_io_in_vec_25_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[25] <= _tcp_pld_chksum_cal_io_in_vec_25_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_26_T = bits(cal_tdata, 423, 416) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_26_T_1 = bits(cal_tdata, 431, 424) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_26_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_26_T, _tcp_pld_chksum_cal_io_in_vec_26_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[26] <= _tcp_pld_chksum_cal_io_in_vec_26_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_27_T = bits(cal_tdata, 439, 432) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_27_T_1 = bits(cal_tdata, 447, 440) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_27_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_27_T, _tcp_pld_chksum_cal_io_in_vec_27_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[27] <= _tcp_pld_chksum_cal_io_in_vec_27_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_28_T = bits(cal_tdata, 455, 448) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_28_T_1 = bits(cal_tdata, 463, 456) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_28_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_28_T, _tcp_pld_chksum_cal_io_in_vec_28_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[28] <= _tcp_pld_chksum_cal_io_in_vec_28_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_29_T = bits(cal_tdata, 471, 464) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_29_T_1 = bits(cal_tdata, 479, 472) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_29_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_29_T, _tcp_pld_chksum_cal_io_in_vec_29_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[29] <= _tcp_pld_chksum_cal_io_in_vec_29_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_30_T = bits(cal_tdata, 487, 480) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_30_T_1 = bits(cal_tdata, 495, 488) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_30_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_30_T, _tcp_pld_chksum_cal_io_in_vec_30_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[30] <= _tcp_pld_chksum_cal_io_in_vec_30_T_2 @[RxBufferFifo.scala 94:37]
    node _tcp_pld_chksum_cal_io_in_vec_31_T = bits(cal_tdata, 503, 496) @[RxBufferFifo.scala 94:53]
    node _tcp_pld_chksum_cal_io_in_vec_31_T_1 = bits(cal_tdata, 511, 504) @[RxBufferFifo.scala 94:78]
    node _tcp_pld_chksum_cal_io_in_vec_31_T_2 = cat(_tcp_pld_chksum_cal_io_in_vec_31_T, _tcp_pld_chksum_cal_io_in_vec_31_T_1) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[31] <= _tcp_pld_chksum_cal_io_in_vec_31_T_2 @[RxBufferFifo.scala 94:37]
    inst tcp_hdr_chksum_cal of reduce_add_sync_6 @[RxBufferFifo.scala 99:34]
    tcp_hdr_chksum_cal.clock <= clock
    tcp_hdr_chksum_cal.reset <= reset
    tcp_hdr_chksum_cal.io.in_vec[0] <= UInt<1>("h0") @[RxBufferFifo.scala 103:42]
    tcp_hdr_chksum_cal.io.in_vec[1] <= UInt<1>("h0") @[RxBufferFifo.scala 103:42]
    tcp_hdr_chksum_cal.io.in_vec[2] <= UInt<1>("h0") @[RxBufferFifo.scala 103:42]
    tcp_hdr_chksum_cal.io.in_vec[3] <= UInt<1>("h0") @[RxBufferFifo.scala 103:42]
    tcp_hdr_chksum_cal.io.in_vec[4] <= UInt<1>("h0") @[RxBufferFifo.scala 103:42]
    tcp_hdr_chksum_cal.io.in_vec[5] <= UInt<1>("h0") @[RxBufferFifo.scala 103:42]
    tcp_hdr_chksum_cal.io.in_vec[6] <= UInt<1>("h0") @[RxBufferFifo.scala 103:42]
    tcp_hdr_chksum_cal.io.in_vec[7] <= UInt<1>("h0") @[RxBufferFifo.scala 103:42]
    node _tcp_hdr_chksum_cal_io_in_vec_8_T = bits(cal_tdata, 135, 128) @[RxBufferFifo.scala 101:72]
    node _tcp_hdr_chksum_cal_io_in_vec_8_T_1 = bits(cal_tdata, 143, 136) @[RxBufferFifo.scala 101:97]
    node _tcp_hdr_chksum_cal_io_in_vec_8_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_8_T, _tcp_hdr_chksum_cal_io_in_vec_8_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[8] <= _tcp_hdr_chksum_cal_io_in_vec_8_T_2 @[RxBufferFifo.scala 101:56]
    tcp_hdr_chksum_cal.io.in_vec[9] <= UInt<1>("h0") @[RxBufferFifo.scala 103:42]
    tcp_hdr_chksum_cal.io.in_vec[10] <= UInt<1>("h0") @[RxBufferFifo.scala 103:42]
    node _tcp_hdr_chksum_cal_io_in_vec_11_T = bits(cal_tdata, 191, 184) @[RxBufferFifo.scala 102:65]
    tcp_hdr_chksum_cal.io.in_vec[11] <= _tcp_hdr_chksum_cal_io_in_vec_11_T @[RxBufferFifo.scala 102:53]
    tcp_hdr_chksum_cal.io.in_vec[12] <= UInt<1>("h0") @[RxBufferFifo.scala 103:42]
    node _tcp_hdr_chksum_cal_io_in_vec_13_T = bits(cal_tdata, 215, 208) @[RxBufferFifo.scala 101:72]
    node _tcp_hdr_chksum_cal_io_in_vec_13_T_1 = bits(cal_tdata, 223, 216) @[RxBufferFifo.scala 101:97]
    node _tcp_hdr_chksum_cal_io_in_vec_13_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_13_T, _tcp_hdr_chksum_cal_io_in_vec_13_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[13] <= _tcp_hdr_chksum_cal_io_in_vec_13_T_2 @[RxBufferFifo.scala 101:56]
    node _tcp_hdr_chksum_cal_io_in_vec_14_T = bits(cal_tdata, 231, 224) @[RxBufferFifo.scala 101:72]
    node _tcp_hdr_chksum_cal_io_in_vec_14_T_1 = bits(cal_tdata, 239, 232) @[RxBufferFifo.scala 101:97]
    node _tcp_hdr_chksum_cal_io_in_vec_14_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_14_T, _tcp_hdr_chksum_cal_io_in_vec_14_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[14] <= _tcp_hdr_chksum_cal_io_in_vec_14_T_2 @[RxBufferFifo.scala 101:56]
    node _tcp_hdr_chksum_cal_io_in_vec_15_T = bits(cal_tdata, 247, 240) @[RxBufferFifo.scala 101:72]
    node _tcp_hdr_chksum_cal_io_in_vec_15_T_1 = bits(cal_tdata, 255, 248) @[RxBufferFifo.scala 101:97]
    node _tcp_hdr_chksum_cal_io_in_vec_15_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_15_T, _tcp_hdr_chksum_cal_io_in_vec_15_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[15] <= _tcp_hdr_chksum_cal_io_in_vec_15_T_2 @[RxBufferFifo.scala 101:56]
    node _tcp_hdr_chksum_cal_io_in_vec_16_T = bits(cal_tdata, 263, 256) @[RxBufferFifo.scala 101:72]
    node _tcp_hdr_chksum_cal_io_in_vec_16_T_1 = bits(cal_tdata, 271, 264) @[RxBufferFifo.scala 101:97]
    node _tcp_hdr_chksum_cal_io_in_vec_16_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_16_T, _tcp_hdr_chksum_cal_io_in_vec_16_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[16] <= _tcp_hdr_chksum_cal_io_in_vec_16_T_2 @[RxBufferFifo.scala 101:56]
    node _tcp_hdr_chksum_cal_io_in_vec_17_T = bits(cal_tdata, 279, 272) @[RxBufferFifo.scala 101:72]
    node _tcp_hdr_chksum_cal_io_in_vec_17_T_1 = bits(cal_tdata, 287, 280) @[RxBufferFifo.scala 101:97]
    node _tcp_hdr_chksum_cal_io_in_vec_17_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_17_T, _tcp_hdr_chksum_cal_io_in_vec_17_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[17] <= _tcp_hdr_chksum_cal_io_in_vec_17_T_2 @[RxBufferFifo.scala 101:56]
    node _tcp_hdr_chksum_cal_io_in_vec_18_T = bits(cal_tdata, 295, 288) @[RxBufferFifo.scala 101:72]
    node _tcp_hdr_chksum_cal_io_in_vec_18_T_1 = bits(cal_tdata, 303, 296) @[RxBufferFifo.scala 101:97]
    node _tcp_hdr_chksum_cal_io_in_vec_18_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_18_T, _tcp_hdr_chksum_cal_io_in_vec_18_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[18] <= _tcp_hdr_chksum_cal_io_in_vec_18_T_2 @[RxBufferFifo.scala 101:56]
    node _tcp_hdr_chksum_cal_io_in_vec_19_T = bits(cal_tdata, 311, 304) @[RxBufferFifo.scala 101:72]
    node _tcp_hdr_chksum_cal_io_in_vec_19_T_1 = bits(cal_tdata, 319, 312) @[RxBufferFifo.scala 101:97]
    node _tcp_hdr_chksum_cal_io_in_vec_19_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_19_T, _tcp_hdr_chksum_cal_io_in_vec_19_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[19] <= _tcp_hdr_chksum_cal_io_in_vec_19_T_2 @[RxBufferFifo.scala 101:56]
    node _tcp_hdr_chksum_cal_io_in_vec_20_T = bits(cal_tdata, 327, 320) @[RxBufferFifo.scala 101:72]
    node _tcp_hdr_chksum_cal_io_in_vec_20_T_1 = bits(cal_tdata, 335, 328) @[RxBufferFifo.scala 101:97]
    node _tcp_hdr_chksum_cal_io_in_vec_20_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_20_T, _tcp_hdr_chksum_cal_io_in_vec_20_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[20] <= _tcp_hdr_chksum_cal_io_in_vec_20_T_2 @[RxBufferFifo.scala 101:56]
    node _tcp_hdr_chksum_cal_io_in_vec_21_T = bits(cal_tdata, 343, 336) @[RxBufferFifo.scala 101:72]
    node _tcp_hdr_chksum_cal_io_in_vec_21_T_1 = bits(cal_tdata, 351, 344) @[RxBufferFifo.scala 101:97]
    node _tcp_hdr_chksum_cal_io_in_vec_21_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_21_T, _tcp_hdr_chksum_cal_io_in_vec_21_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[21] <= _tcp_hdr_chksum_cal_io_in_vec_21_T_2 @[RxBufferFifo.scala 101:56]
    node _tcp_hdr_chksum_cal_io_in_vec_22_T = bits(cal_tdata, 359, 352) @[RxBufferFifo.scala 101:72]
    node _tcp_hdr_chksum_cal_io_in_vec_22_T_1 = bits(cal_tdata, 367, 360) @[RxBufferFifo.scala 101:97]
    node _tcp_hdr_chksum_cal_io_in_vec_22_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_22_T, _tcp_hdr_chksum_cal_io_in_vec_22_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[22] <= _tcp_hdr_chksum_cal_io_in_vec_22_T_2 @[RxBufferFifo.scala 101:56]
    node _tcp_hdr_chksum_cal_io_in_vec_23_T = bits(cal_tdata, 375, 368) @[RxBufferFifo.scala 101:72]
    node _tcp_hdr_chksum_cal_io_in_vec_23_T_1 = bits(cal_tdata, 383, 376) @[RxBufferFifo.scala 101:97]
    node _tcp_hdr_chksum_cal_io_in_vec_23_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_23_T, _tcp_hdr_chksum_cal_io_in_vec_23_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[23] <= _tcp_hdr_chksum_cal_io_in_vec_23_T_2 @[RxBufferFifo.scala 101:56]
    node _tcp_hdr_chksum_cal_io_in_vec_24_T = bits(cal_tdata, 391, 384) @[RxBufferFifo.scala 101:72]
    node _tcp_hdr_chksum_cal_io_in_vec_24_T_1 = bits(cal_tdata, 399, 392) @[RxBufferFifo.scala 101:97]
    node _tcp_hdr_chksum_cal_io_in_vec_24_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_24_T, _tcp_hdr_chksum_cal_io_in_vec_24_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[24] <= _tcp_hdr_chksum_cal_io_in_vec_24_T_2 @[RxBufferFifo.scala 101:56]
    node _tcp_hdr_chksum_cal_io_in_vec_25_T = bits(cal_tdata, 407, 400) @[RxBufferFifo.scala 101:72]
    node _tcp_hdr_chksum_cal_io_in_vec_25_T_1 = bits(cal_tdata, 415, 408) @[RxBufferFifo.scala 101:97]
    node _tcp_hdr_chksum_cal_io_in_vec_25_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_25_T, _tcp_hdr_chksum_cal_io_in_vec_25_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[25] <= _tcp_hdr_chksum_cal_io_in_vec_25_T_2 @[RxBufferFifo.scala 101:56]
    node _tcp_hdr_chksum_cal_io_in_vec_26_T = bits(cal_tdata, 423, 416) @[RxBufferFifo.scala 101:72]
    node _tcp_hdr_chksum_cal_io_in_vec_26_T_1 = bits(cal_tdata, 431, 424) @[RxBufferFifo.scala 101:97]
    node _tcp_hdr_chksum_cal_io_in_vec_26_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_26_T, _tcp_hdr_chksum_cal_io_in_vec_26_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[26] <= _tcp_hdr_chksum_cal_io_in_vec_26_T_2 @[RxBufferFifo.scala 101:56]
    node _tcp_hdr_chksum_cal_io_in_vec_27_T = bits(cal_tdata, 439, 432) @[RxBufferFifo.scala 101:72]
    node _tcp_hdr_chksum_cal_io_in_vec_27_T_1 = bits(cal_tdata, 447, 440) @[RxBufferFifo.scala 101:97]
    node _tcp_hdr_chksum_cal_io_in_vec_27_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_27_T, _tcp_hdr_chksum_cal_io_in_vec_27_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[27] <= _tcp_hdr_chksum_cal_io_in_vec_27_T_2 @[RxBufferFifo.scala 101:56]
    node _tcp_hdr_chksum_cal_io_in_vec_28_T = bits(cal_tdata, 455, 448) @[RxBufferFifo.scala 101:72]
    node _tcp_hdr_chksum_cal_io_in_vec_28_T_1 = bits(cal_tdata, 463, 456) @[RxBufferFifo.scala 101:97]
    node _tcp_hdr_chksum_cal_io_in_vec_28_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_28_T, _tcp_hdr_chksum_cal_io_in_vec_28_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[28] <= _tcp_hdr_chksum_cal_io_in_vec_28_T_2 @[RxBufferFifo.scala 101:56]
    node _tcp_hdr_chksum_cal_io_in_vec_29_T = bits(cal_tdata, 471, 464) @[RxBufferFifo.scala 101:72]
    node _tcp_hdr_chksum_cal_io_in_vec_29_T_1 = bits(cal_tdata, 479, 472) @[RxBufferFifo.scala 101:97]
    node _tcp_hdr_chksum_cal_io_in_vec_29_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_29_T, _tcp_hdr_chksum_cal_io_in_vec_29_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[29] <= _tcp_hdr_chksum_cal_io_in_vec_29_T_2 @[RxBufferFifo.scala 101:56]
    node _tcp_hdr_chksum_cal_io_in_vec_30_T = bits(cal_tdata, 487, 480) @[RxBufferFifo.scala 101:72]
    node _tcp_hdr_chksum_cal_io_in_vec_30_T_1 = bits(cal_tdata, 495, 488) @[RxBufferFifo.scala 101:97]
    node _tcp_hdr_chksum_cal_io_in_vec_30_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_30_T, _tcp_hdr_chksum_cal_io_in_vec_30_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[30] <= _tcp_hdr_chksum_cal_io_in_vec_30_T_2 @[RxBufferFifo.scala 101:56]
    node _tcp_hdr_chksum_cal_io_in_vec_31_T = bits(cal_tdata, 503, 496) @[RxBufferFifo.scala 101:72]
    node _tcp_hdr_chksum_cal_io_in_vec_31_T_1 = bits(cal_tdata, 511, 504) @[RxBufferFifo.scala 101:97]
    node _tcp_hdr_chksum_cal_io_in_vec_31_T_2 = cat(_tcp_hdr_chksum_cal_io_in_vec_31_T, _tcp_hdr_chksum_cal_io_in_vec_31_T_1) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[31] <= _tcp_hdr_chksum_cal_io_in_vec_31_T_2 @[RxBufferFifo.scala 101:56]
    node _tcp_hdr_chksum_result_T = sub(tcp_hdr_chksum_cal.io.out_sum, UInt<5>("h14")) @[RxBufferFifo.scala 105:61]
    node tcp_hdr_chksum_result = tail(_tcp_hdr_chksum_result_T, 1) @[RxBufferFifo.scala 105:61]
    when io.reset_counter : @[RxBufferFifo.scala 108:26]
      pack_counter <= UInt<1>("h0") @[RxBufferFifo.scala 109:18]
      err_counter <= UInt<1>("h0") @[RxBufferFifo.scala 110:17]
    else :
      when in_shake_hand : @[RxBufferFifo.scala 112:29]
        when in_tlast_reg : @[RxBufferFifo.scala 113:25]
          node _pack_counter_T = add(pack_counter, UInt<1>("h1")) @[RxBufferFifo.scala 114:36]
          node _pack_counter_T_1 = tail(_pack_counter_T, 1) @[RxBufferFifo.scala 114:36]
          pack_counter <= _pack_counter_T_1 @[RxBufferFifo.scala 114:20]
        node _T = bits(wr_index_reg, 0, 0)
        node _T_1 = eq(info_buf_reg[_T].burst, UInt<6>("h20")) @[RxBufferFifo.scala 116:44]
        when _T_1 : @[RxBufferFifo.scala 116:61]
          node _T_2 = eq(in_tlast_reg, UInt<1>("h0")) @[RxBufferFifo.scala 118:13]
          when _T_2 : @[RxBufferFifo.scala 118:28]
            is_overflowed <= UInt<1>("h1") @[RxBufferFifo.scala 119:23]
          else :
            node _wr_pos_reg_T = dshl(wr_index_reg, UInt<3>("h5")) @[RxBufferFifo.scala 125:38]
            wr_pos_reg <= _wr_pos_reg_T @[RxBufferFifo.scala 125:22]
          node _err_counter_T = add(err_counter, UInt<1>("h1")) @[RxBufferFifo.scala 128:34]
          node _err_counter_T_1 = tail(_err_counter_T, 1) @[RxBufferFifo.scala 128:34]
          err_counter <= _err_counter_T_1 @[RxBufferFifo.scala 128:19]
          node _T_3 = bits(wr_index_reg, 0, 0)
          wire _info_buf_reg_WIRE_3 : { used : UInt<1>, valid : UInt<1>, len : UInt<16>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>} @[RxBufferFifo.scala 129:49]
          _info_buf_reg_WIRE_3.burst <= UInt<6>("h0") @[RxBufferFifo.scala 129:49]
          _info_buf_reg_WIRE_3.tcp_chksum <= UInt<32>("h0") @[RxBufferFifo.scala 129:49]
          _info_buf_reg_WIRE_3.ip_chksum <= UInt<32>("h0") @[RxBufferFifo.scala 129:49]
          _info_buf_reg_WIRE_3.len <= UInt<16>("h0") @[RxBufferFifo.scala 129:49]
          _info_buf_reg_WIRE_3.valid <= UInt<1>("h0") @[RxBufferFifo.scala 129:49]
          _info_buf_reg_WIRE_3.used <= UInt<1>("h0") @[RxBufferFifo.scala 129:49]
          info_buf_reg[_T_3].burst <= _info_buf_reg_WIRE_3.burst @[RxBufferFifo.scala 129:34]
          info_buf_reg[_T_3].tcp_chksum <= _info_buf_reg_WIRE_3.tcp_chksum @[RxBufferFifo.scala 129:34]
          info_buf_reg[_T_3].ip_chksum <= _info_buf_reg_WIRE_3.ip_chksum @[RxBufferFifo.scala 129:34]
          info_buf_reg[_T_3].len <= _info_buf_reg_WIRE_3.len @[RxBufferFifo.scala 129:34]
          info_buf_reg[_T_3].valid <= _info_buf_reg_WIRE_3.valid @[RxBufferFifo.scala 129:34]
          info_buf_reg[_T_3].used <= _info_buf_reg_WIRE_3.used @[RxBufferFifo.scala 129:34]
        else :
          node _T_4 = and(in_tlast_reg, in_tuser_reg) @[RxBufferFifo.scala 131:30]
          when _T_4 : @[RxBufferFifo.scala 131:47]
            node _err_counter_T_2 = add(err_counter, UInt<1>("h1")) @[RxBufferFifo.scala 132:34]
            node _err_counter_T_3 = tail(_err_counter_T_2, 1) @[RxBufferFifo.scala 132:34]
            err_counter <= _err_counter_T_3 @[RxBufferFifo.scala 132:19]
            node _wr_pos_reg_T_1 = dshl(wr_index_reg, UInt<3>("h5")) @[RxBufferFifo.scala 133:34]
            wr_pos_reg <= _wr_pos_reg_T_1 @[RxBufferFifo.scala 133:18]
            node _T_5 = bits(wr_index_reg, 0, 0)
            wire _info_buf_reg_WIRE_4 : { used : UInt<1>, valid : UInt<1>, len : UInt<16>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>} @[RxBufferFifo.scala 134:49]
            _info_buf_reg_WIRE_4.burst <= UInt<6>("h0") @[RxBufferFifo.scala 134:49]
            _info_buf_reg_WIRE_4.tcp_chksum <= UInt<32>("h0") @[RxBufferFifo.scala 134:49]
            _info_buf_reg_WIRE_4.ip_chksum <= UInt<32>("h0") @[RxBufferFifo.scala 134:49]
            _info_buf_reg_WIRE_4.len <= UInt<16>("h0") @[RxBufferFifo.scala 134:49]
            _info_buf_reg_WIRE_4.valid <= UInt<1>("h0") @[RxBufferFifo.scala 134:49]
            _info_buf_reg_WIRE_4.used <= UInt<1>("h0") @[RxBufferFifo.scala 134:49]
            info_buf_reg[_T_5].burst <= _info_buf_reg_WIRE_4.burst @[RxBufferFifo.scala 134:34]
            info_buf_reg[_T_5].tcp_chksum <= _info_buf_reg_WIRE_4.tcp_chksum @[RxBufferFifo.scala 134:34]
            info_buf_reg[_T_5].ip_chksum <= _info_buf_reg_WIRE_4.ip_chksum @[RxBufferFifo.scala 134:34]
            info_buf_reg[_T_5].len <= _info_buf_reg_WIRE_4.len @[RxBufferFifo.scala 134:34]
            info_buf_reg[_T_5].valid <= _info_buf_reg_WIRE_4.valid @[RxBufferFifo.scala 134:34]
            info_buf_reg[_T_5].used <= _info_buf_reg_WIRE_4.used @[RxBufferFifo.scala 134:34]
          else :
            node _T_6 = eq(is_overflowed, UInt<1>("h0")) @[RxBufferFifo.scala 137:13]
            when _T_6 : @[RxBufferFifo.scala 137:28]
              node _T_7 = bits(wr_index_reg, 0, 0)
              node _T_8 = eq(info_buf_reg[_T_7].used, UInt<1>("h0")) @[RxBufferFifo.scala 139:15]
              when _T_8 : @[RxBufferFifo.scala 139:49]
                node _T_9 = bits(wr_index_reg, 0, 0)
                info_buf_reg[_T_9].used <= UInt<1>("h1") @[RxBufferFifo.scala 140:43]
                node _T_10 = bits(wr_index_reg, 0, 0)
                info_buf_reg[_T_10].ip_chksum <= ip_chksum_cal.io.out_sum @[RxBufferFifo.scala 141:48]
                node _T_11 = bits(wr_index_reg, 0, 0)
                info_buf_reg[_T_11].tcp_chksum <= tcp_hdr_chksum_result @[RxBufferFifo.scala 142:49]
              else :
                node _T_12 = bits(wr_index_reg, 0, 0)
                node _info_buf_reg_tcp_chksum_T = bits(wr_index_reg, 0, 0)
                node _info_buf_reg_tcp_chksum_T_1 = add(info_buf_reg[_info_buf_reg_tcp_chksum_T].tcp_chksum, tcp_pld_chksum_cal.io.out_sum) @[RxBufferFifo.scala 144:90]
                node _info_buf_reg_tcp_chksum_T_2 = tail(_info_buf_reg_tcp_chksum_T_1, 1) @[RxBufferFifo.scala 144:90]
                info_buf_reg[_T_12].tcp_chksum <= _info_buf_reg_tcp_chksum_T_2 @[RxBufferFifo.scala 144:49]
              node _T_13 = bits(wr_pos_reg, 5, 0) @[RxBufferFifo.scala 147:21]
              infer mport MPORT = data_buf_reg[_T_13], clock @[RxBufferFifo.scala 147:21]
              MPORT <= in_tdata_reg @[RxBufferFifo.scala 147:34]
              node _T_14 = bits(wr_index_reg, 0, 0)
              node _info_buf_reg_burst_T = bits(wr_index_reg, 0, 0)
              node _info_buf_reg_burst_T_1 = add(info_buf_reg[_info_buf_reg_burst_T].burst, UInt<1>("h1")) @[RxBufferFifo.scala 148:78]
              node _info_buf_reg_burst_T_2 = tail(_info_buf_reg_burst_T_1, 1) @[RxBufferFifo.scala 148:78]
              info_buf_reg[_T_14].burst <= _info_buf_reg_burst_T_2 @[RxBufferFifo.scala 148:42]
              node _T_15 = bits(wr_index_reg, 0, 0)
              node _info_buf_reg_len_T = bits(wr_index_reg, 0, 0)
              node _info_buf_reg_len_T_1 = add(info_buf_reg[_info_buf_reg_len_T].len, burst_size_cal.io.out_sum) @[RxBufferFifo.scala 149:74]
              node _info_buf_reg_len_T_2 = tail(_info_buf_reg_len_T_1, 1) @[RxBufferFifo.scala 149:74]
              info_buf_reg[_T_15].len <= _info_buf_reg_len_T_2 @[RxBufferFifo.scala 149:40]
              when in_tlast_reg : @[RxBufferFifo.scala 150:29]
                node _T_16 = bits(wr_index_reg, 0, 0)
                info_buf_reg[_T_16].valid <= UInt<1>("h1") @[RxBufferFifo.scala 151:44]
                node _wr_index_reg_T = add(wr_index_reg, UInt<1>("h1")) @[RxBufferFifo.scala 31:12]
                node _wr_index_reg_T_1 = tail(_wr_index_reg_T, 1) @[RxBufferFifo.scala 31:12]
                node _wr_index_reg_T_2 = and(_wr_index_reg_T_1, UInt<1>("h1")) @[RxBufferFifo.scala 31:19]
                wr_index_reg <= _wr_index_reg_T_2 @[RxBufferFifo.scala 152:24]
                node _wr_pos_reg_T_2 = add(wr_index_reg, UInt<1>("h1")) @[RxBufferFifo.scala 31:12]
                node _wr_pos_reg_T_3 = tail(_wr_pos_reg_T_2, 1) @[RxBufferFifo.scala 31:12]
                node _wr_pos_reg_T_4 = and(_wr_pos_reg_T_3, UInt<1>("h1")) @[RxBufferFifo.scala 31:19]
                node _wr_pos_reg_T_5 = dshl(_wr_pos_reg_T_4, UInt<3>("h5")) @[RxBufferFifo.scala 153:49]
                wr_pos_reg <= _wr_pos_reg_T_5 @[RxBufferFifo.scala 153:22]
              else :
                node _wr_pos_reg_T_6 = add(wr_pos_reg, UInt<1>("h1")) @[RxBufferFifo.scala 155:36]
                node _wr_pos_reg_T_7 = tail(_wr_pos_reg_T_6, 1) @[RxBufferFifo.scala 155:36]
                wr_pos_reg <= _wr_pos_reg_T_7 @[RxBufferFifo.scala 155:22]
            else :
              when in_tlast_reg : @[RxBufferFifo.scala 157:33]
                is_overflowed <= UInt<1>("h0") @[RxBufferFifo.scala 159:25]
                node _wr_pos_reg_T_8 = dshl(wr_index_reg, UInt<3>("h5")) @[RxBufferFifo.scala 160:38]
                wr_pos_reg <= _wr_pos_reg_T_8 @[RxBufferFifo.scala 160:22]
    node _out_shake_hand_T = bits(rd_index_reg, 0, 0)
    node out_shake_hand = and(io.out.tready, info_buf_reg[_out_shake_hand_T].valid) @[RxBufferFifo.scala 166:38]
    wire mid_ip_chksum : UInt<32> @[RxBufferFifo.scala 169:27]
    node _mid_ip_chksum_T = bits(rd_index_reg, 0, 0)
    node _mid_ip_chksum_T_1 = bits(info_buf_reg[_mid_ip_chksum_T].ip_chksum, 31, 16) @[RxBufferFifo.scala 34:14]
    node _mid_ip_chksum_T_2 = gt(_mid_ip_chksum_T_1, UInt<1>("h0")) @[RxBufferFifo.scala 34:22]
    node _mid_ip_chksum_T_3 = bits(info_buf_reg[_mid_ip_chksum_T].ip_chksum, 31, 16) @[RxBufferFifo.scala 35:12]
    node _mid_ip_chksum_T_4 = bits(info_buf_reg[_mid_ip_chksum_T].ip_chksum, 15, 0) @[RxBufferFifo.scala 35:27]
    node _mid_ip_chksum_T_5 = add(_mid_ip_chksum_T_3, _mid_ip_chksum_T_4) @[RxBufferFifo.scala 35:20]
    node _mid_ip_chksum_T_6 = tail(_mid_ip_chksum_T_5, 1) @[RxBufferFifo.scala 35:20]
    node _mid_ip_chksum_T_7 = bits(info_buf_reg[_mid_ip_chksum_T].ip_chksum, 15, 0) @[RxBufferFifo.scala 35:40]
    node _mid_ip_chksum_T_8 = mux(_mid_ip_chksum_T_2, _mid_ip_chksum_T_6, _mid_ip_chksum_T_7) @[RxBufferFifo.scala 34:8]
    mid_ip_chksum <= _mid_ip_chksum_T_8 @[RxBufferFifo.scala 170:17]
    wire mid_tcp_chksum : UInt<32> @[RxBufferFifo.scala 171:28]
    node _mid_tcp_chksum_T = bits(rd_index_reg, 0, 0)
    node _mid_tcp_chksum_T_1 = bits(info_buf_reg[_mid_tcp_chksum_T].tcp_chksum, 31, 16) @[RxBufferFifo.scala 34:14]
    node _mid_tcp_chksum_T_2 = gt(_mid_tcp_chksum_T_1, UInt<1>("h0")) @[RxBufferFifo.scala 34:22]
    node _mid_tcp_chksum_T_3 = bits(info_buf_reg[_mid_tcp_chksum_T].tcp_chksum, 31, 16) @[RxBufferFifo.scala 35:12]
    node _mid_tcp_chksum_T_4 = bits(info_buf_reg[_mid_tcp_chksum_T].tcp_chksum, 15, 0) @[RxBufferFifo.scala 35:27]
    node _mid_tcp_chksum_T_5 = add(_mid_tcp_chksum_T_3, _mid_tcp_chksum_T_4) @[RxBufferFifo.scala 35:20]
    node _mid_tcp_chksum_T_6 = tail(_mid_tcp_chksum_T_5, 1) @[RxBufferFifo.scala 35:20]
    node _mid_tcp_chksum_T_7 = bits(info_buf_reg[_mid_tcp_chksum_T].tcp_chksum, 15, 0) @[RxBufferFifo.scala 35:40]
    node _mid_tcp_chksum_T_8 = mux(_mid_tcp_chksum_T_2, _mid_tcp_chksum_T_6, _mid_tcp_chksum_T_7) @[RxBufferFifo.scala 34:8]
    mid_tcp_chksum <= _mid_tcp_chksum_T_8 @[RxBufferFifo.scala 172:18]
    wire end_ip_chksum : UInt<16> @[RxBufferFifo.scala 174:28]
    node _end_ip_chksum_T = bits(mid_ip_chksum, 31, 16) @[RxBufferFifo.scala 34:14]
    node _end_ip_chksum_T_1 = gt(_end_ip_chksum_T, UInt<1>("h0")) @[RxBufferFifo.scala 34:22]
    node _end_ip_chksum_T_2 = bits(mid_ip_chksum, 31, 16) @[RxBufferFifo.scala 35:12]
    node _end_ip_chksum_T_3 = bits(mid_ip_chksum, 15, 0) @[RxBufferFifo.scala 35:27]
    node _end_ip_chksum_T_4 = add(_end_ip_chksum_T_2, _end_ip_chksum_T_3) @[RxBufferFifo.scala 35:20]
    node _end_ip_chksum_T_5 = tail(_end_ip_chksum_T_4, 1) @[RxBufferFifo.scala 35:20]
    node _end_ip_chksum_T_6 = bits(mid_ip_chksum, 15, 0) @[RxBufferFifo.scala 35:40]
    node _end_ip_chksum_T_7 = mux(_end_ip_chksum_T_1, _end_ip_chksum_T_5, _end_ip_chksum_T_6) @[RxBufferFifo.scala 34:8]
    node _end_ip_chksum_T_8 = not(_end_ip_chksum_T_7) @[RxBufferFifo.scala 175:20]
    end_ip_chksum <= _end_ip_chksum_T_8 @[RxBufferFifo.scala 175:17]
    wire end_tcp_chksum : UInt<16> @[RxBufferFifo.scala 176:28]
    node _end_tcp_chksum_T = bits(mid_tcp_chksum, 31, 16) @[RxBufferFifo.scala 34:14]
    node _end_tcp_chksum_T_1 = gt(_end_tcp_chksum_T, UInt<1>("h0")) @[RxBufferFifo.scala 34:22]
    node _end_tcp_chksum_T_2 = bits(mid_tcp_chksum, 31, 16) @[RxBufferFifo.scala 35:12]
    node _end_tcp_chksum_T_3 = bits(mid_tcp_chksum, 15, 0) @[RxBufferFifo.scala 35:27]
    node _end_tcp_chksum_T_4 = add(_end_tcp_chksum_T_2, _end_tcp_chksum_T_3) @[RxBufferFifo.scala 35:20]
    node _end_tcp_chksum_T_5 = tail(_end_tcp_chksum_T_4, 1) @[RxBufferFifo.scala 35:20]
    node _end_tcp_chksum_T_6 = bits(mid_tcp_chksum, 15, 0) @[RxBufferFifo.scala 35:40]
    node _end_tcp_chksum_T_7 = mux(_end_tcp_chksum_T_1, _end_tcp_chksum_T_5, _end_tcp_chksum_T_6) @[RxBufferFifo.scala 34:8]
    node _end_tcp_chksum_T_8 = not(_end_tcp_chksum_T_7) @[RxBufferFifo.scala 177:21]
    end_tcp_chksum <= _end_tcp_chksum_T_8 @[RxBufferFifo.scala 177:18]
    node _io_out_tvalid_T = bits(rd_index_reg, 0, 0)
    node _io_out_tvalid_T_1 = eq(end_ip_chksum, UInt<1>("h0")) @[RxBufferFifo.scala 179:71]
    node _io_out_tvalid_T_2 = and(info_buf_reg[_io_out_tvalid_T].valid, _io_out_tvalid_T_1) @[RxBufferFifo.scala 179:53]
    node _io_out_tvalid_T_3 = eq(end_tcp_chksum, UInt<1>("h0")) @[RxBufferFifo.scala 179:99]
    node _io_out_tvalid_T_4 = and(_io_out_tvalid_T_2, _io_out_tvalid_T_3) @[RxBufferFifo.scala 179:80]
    io.out.tvalid <= _io_out_tvalid_T_4 @[RxBufferFifo.scala 179:17]
    node _io_out_tlen_T = bits(rd_index_reg, 0, 0)
    io.out.tlen <= info_buf_reg[_io_out_tlen_T].len @[RxBufferFifo.scala 180:17]
    node _io_out_tlast_T = bits(rd_index_reg, 0, 0)
    node _io_out_tlast_T_1 = bits(rd_index_reg, 0, 0)
    node _io_out_tlast_T_2 = eq(info_buf_reg[_io_out_tlast_T_1].burst, UInt<1>("h1")) @[RxBufferFifo.scala 181:89]
    node _io_out_tlast_T_3 = and(info_buf_reg[_io_out_tlast_T].valid, _io_out_tlast_T_2) @[RxBufferFifo.scala 181:53]
    io.out.tlast <= _io_out_tlast_T_3 @[RxBufferFifo.scala 181:17]
    node _wrong_chksum_counter_T = eq(end_ip_chksum, UInt<1>("h0")) @[RxBufferFifo.scala 182:84]
    node _wrong_chksum_counter_T_1 = eq(end_tcp_chksum, UInt<1>("h0")) @[RxBufferFifo.scala 182:112]
    node _wrong_chksum_counter_T_2 = and(_wrong_chksum_counter_T, _wrong_chksum_counter_T_1) @[RxBufferFifo.scala 182:93]
    node _wrong_chksum_counter_T_3 = eq(_wrong_chksum_counter_T_2, UInt<1>("h0")) @[RxBufferFifo.scala 182:67]
    node _wrong_chksum_counter_T_4 = and(io.out.tlast, _wrong_chksum_counter_T_3) @[RxBufferFifo.scala 182:64]
    node _wrong_chksum_counter_T_5 = add(wrong_chksum_counter, _wrong_chksum_counter_T_4) @[RxBufferFifo.scala 182:48]
    node _wrong_chksum_counter_T_6 = tail(_wrong_chksum_counter_T_5, 1) @[RxBufferFifo.scala 182:48]
    wrong_chksum_counter <= _wrong_chksum_counter_T_6 @[RxBufferFifo.scala 182:24]
    node _io_out_tdata_T = mux(out_shake_hand, rd_pos_next, rd_pos_reg) @[RxBufferFifo.scala 185:36]
    node _io_out_tdata_T_1 = bits(_io_out_tdata_T, 5, 0) @[RxBufferFifo.scala 185:32]
    infer mport io_out_tdata_MPORT = data_buf_reg[_io_out_tdata_T_1], clock @[RxBufferFifo.scala 185:32]
    io.out.tdata <= io_out_tdata_MPORT @[RxBufferFifo.scala 185:17]
    when out_shake_hand : @[RxBufferFifo.scala 187:24]
      rd_pos_reg <= rd_pos_next @[RxBufferFifo.scala 189:18]
      node _T_17 = bits(rd_index_reg, 0, 0)
      node _T_18 = eq(info_buf_reg[_T_17].burst, UInt<1>("h1")) @[RxBufferFifo.scala 191:46]
      when _T_18 : @[RxBufferFifo.scala 191:55]
        node _T_19 = bits(rd_index_reg, 0, 0)
        wire _info_buf_reg_WIRE_5 : { used : UInt<1>, valid : UInt<1>, len : UInt<16>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>} @[RxBufferFifo.scala 192:51]
        _info_buf_reg_WIRE_5.burst <= UInt<6>("h0") @[RxBufferFifo.scala 192:51]
        _info_buf_reg_WIRE_5.tcp_chksum <= UInt<32>("h0") @[RxBufferFifo.scala 192:51]
        _info_buf_reg_WIRE_5.ip_chksum <= UInt<32>("h0") @[RxBufferFifo.scala 192:51]
        _info_buf_reg_WIRE_5.len <= UInt<16>("h0") @[RxBufferFifo.scala 192:51]
        _info_buf_reg_WIRE_5.valid <= UInt<1>("h0") @[RxBufferFifo.scala 192:51]
        _info_buf_reg_WIRE_5.used <= UInt<1>("h0") @[RxBufferFifo.scala 192:51]
        info_buf_reg[_T_19].burst <= _info_buf_reg_WIRE_5.burst @[RxBufferFifo.scala 192:36]
        info_buf_reg[_T_19].tcp_chksum <= _info_buf_reg_WIRE_5.tcp_chksum @[RxBufferFifo.scala 192:36]
        info_buf_reg[_T_19].ip_chksum <= _info_buf_reg_WIRE_5.ip_chksum @[RxBufferFifo.scala 192:36]
        info_buf_reg[_T_19].len <= _info_buf_reg_WIRE_5.len @[RxBufferFifo.scala 192:36]
        info_buf_reg[_T_19].valid <= _info_buf_reg_WIRE_5.valid @[RxBufferFifo.scala 192:36]
        info_buf_reg[_T_19].used <= _info_buf_reg_WIRE_5.used @[RxBufferFifo.scala 192:36]
        node _rd_index_reg_T = add(rd_index_reg, UInt<1>("h1")) @[RxBufferFifo.scala 31:12]
        node _rd_index_reg_T_1 = tail(_rd_index_reg_T, 1) @[RxBufferFifo.scala 31:12]
        node _rd_index_reg_T_2 = and(_rd_index_reg_T_1, UInt<1>("h1")) @[RxBufferFifo.scala 31:19]
        rd_index_reg <= _rd_index_reg_T_2 @[RxBufferFifo.scala 193:22]
      else :
        node _T_20 = bits(rd_index_reg, 0, 0)
        node _info_buf_reg_burst_T_3 = bits(rd_index_reg, 0, 0)
        node _info_buf_reg_burst_T_4 = sub(info_buf_reg[_info_buf_reg_burst_T_3].burst, UInt<1>("h1")) @[RxBufferFifo.scala 195:78]
        node _info_buf_reg_burst_T_5 = tail(_info_buf_reg_burst_T_4, 1) @[RxBufferFifo.scala 195:78]
        info_buf_reg[_T_20].burst <= _info_buf_reg_burst_T_5 @[RxBufferFifo.scala 195:42]
    node _T_21 = bits(rd_index_reg, 0, 0)
    node _T_22 = eq(info_buf_reg[_T_21].burst, UInt<1>("h1")) @[RxBufferFifo.scala 199:42]
    when _T_22 : @[RxBufferFifo.scala 199:51]
      node _rd_pos_next_T = add(rd_index_reg, UInt<1>("h1")) @[RxBufferFifo.scala 31:12]
      node _rd_pos_next_T_1 = tail(_rd_pos_next_T, 1) @[RxBufferFifo.scala 31:12]
      node _rd_pos_next_T_2 = and(_rd_pos_next_T_1, UInt<1>("h1")) @[RxBufferFifo.scala 31:19]
      node _rd_pos_next_T_3 = dshl(_rd_pos_next_T_2, UInt<3>("h5")) @[RxBufferFifo.scala 200:44]
      rd_pos_next <= _rd_pos_next_T_3 @[RxBufferFifo.scala 200:17]
    else :
      node _rd_pos_next_T_4 = add(rd_pos_reg, UInt<1>("h1")) @[RxBufferFifo.scala 202:31]
      node _rd_pos_next_T_5 = tail(_rd_pos_next_T_4, 1) @[RxBufferFifo.scala 202:31]
      rd_pos_next <= _rd_pos_next_T_5 @[RxBufferFifo.scala 202:17]

  module ArbitDecoder :
    input clock : Clock
    input reset : Reset
    output io : { flip in_mask : UInt<32>, out_dec : UInt<6>}

    wire grant : UInt<1>[32] @[SoftwareRegWrapper.scala 52:34]
    grant[0] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[1] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[2] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[3] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[4] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[5] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[6] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[7] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[8] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[9] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[10] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[11] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[12] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[13] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[14] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[15] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[16] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[17] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[18] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[19] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[20] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[21] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[22] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[23] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[24] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[25] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[26] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[27] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[28] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[29] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[30] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    grant[31] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 52:34]
    wire notgranted : UInt<1>[32] @[SoftwareRegWrapper.scala 53:39]
    notgranted[0] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[1] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[2] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[3] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[4] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[5] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[6] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[7] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[8] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[9] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[10] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[11] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[12] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[13] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[14] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[15] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[16] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[17] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[18] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[19] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[20] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[21] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[22] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[23] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[24] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[25] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[26] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[27] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[28] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[29] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[30] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    notgranted[31] <= UInt<1>("h0") @[SoftwareRegWrapper.scala 53:39]
    node _grant_0_T = bits(io.in_mask, 0, 0) @[SoftwareRegWrapper.scala 54:25]
    grant[0] <= _grant_0_T @[SoftwareRegWrapper.scala 54:12]
    node _notgranted_0_T = eq(grant[0], UInt<1>("h0")) @[SoftwareRegWrapper.scala 55:20]
    notgranted[0] <= _notgranted_0_T @[SoftwareRegWrapper.scala 55:17]
    node _grant_1_T = bits(io.in_mask, 1, 1) @[SoftwareRegWrapper.scala 57:45]
    node _grant_1_T_1 = and(notgranted[0], _grant_1_T) @[SoftwareRegWrapper.scala 57:33]
    grant[1] <= _grant_1_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_1_T = bits(io.in_mask, 1, 1) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_1_T_1 = eq(_notgranted_1_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_1_T_2 = and(notgranted[0], _notgranted_1_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[1] <= _notgranted_1_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_2_T = bits(io.in_mask, 2, 2) @[SoftwareRegWrapper.scala 57:45]
    node _grant_2_T_1 = and(notgranted[1], _grant_2_T) @[SoftwareRegWrapper.scala 57:33]
    grant[2] <= _grant_2_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_2_T = bits(io.in_mask, 2, 2) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_2_T_1 = eq(_notgranted_2_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_2_T_2 = and(notgranted[1], _notgranted_2_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[2] <= _notgranted_2_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_3_T = bits(io.in_mask, 3, 3) @[SoftwareRegWrapper.scala 57:45]
    node _grant_3_T_1 = and(notgranted[2], _grant_3_T) @[SoftwareRegWrapper.scala 57:33]
    grant[3] <= _grant_3_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_3_T = bits(io.in_mask, 3, 3) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_3_T_1 = eq(_notgranted_3_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_3_T_2 = and(notgranted[2], _notgranted_3_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[3] <= _notgranted_3_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_4_T = bits(io.in_mask, 4, 4) @[SoftwareRegWrapper.scala 57:45]
    node _grant_4_T_1 = and(notgranted[3], _grant_4_T) @[SoftwareRegWrapper.scala 57:33]
    grant[4] <= _grant_4_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_4_T = bits(io.in_mask, 4, 4) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_4_T_1 = eq(_notgranted_4_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_4_T_2 = and(notgranted[3], _notgranted_4_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[4] <= _notgranted_4_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_5_T = bits(io.in_mask, 5, 5) @[SoftwareRegWrapper.scala 57:45]
    node _grant_5_T_1 = and(notgranted[4], _grant_5_T) @[SoftwareRegWrapper.scala 57:33]
    grant[5] <= _grant_5_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_5_T = bits(io.in_mask, 5, 5) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_5_T_1 = eq(_notgranted_5_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_5_T_2 = and(notgranted[4], _notgranted_5_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[5] <= _notgranted_5_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_6_T = bits(io.in_mask, 6, 6) @[SoftwareRegWrapper.scala 57:45]
    node _grant_6_T_1 = and(notgranted[5], _grant_6_T) @[SoftwareRegWrapper.scala 57:33]
    grant[6] <= _grant_6_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_6_T = bits(io.in_mask, 6, 6) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_6_T_1 = eq(_notgranted_6_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_6_T_2 = and(notgranted[5], _notgranted_6_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[6] <= _notgranted_6_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_7_T = bits(io.in_mask, 7, 7) @[SoftwareRegWrapper.scala 57:45]
    node _grant_7_T_1 = and(notgranted[6], _grant_7_T) @[SoftwareRegWrapper.scala 57:33]
    grant[7] <= _grant_7_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_7_T = bits(io.in_mask, 7, 7) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_7_T_1 = eq(_notgranted_7_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_7_T_2 = and(notgranted[6], _notgranted_7_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[7] <= _notgranted_7_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_8_T = bits(io.in_mask, 8, 8) @[SoftwareRegWrapper.scala 57:45]
    node _grant_8_T_1 = and(notgranted[7], _grant_8_T) @[SoftwareRegWrapper.scala 57:33]
    grant[8] <= _grant_8_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_8_T = bits(io.in_mask, 8, 8) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_8_T_1 = eq(_notgranted_8_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_8_T_2 = and(notgranted[7], _notgranted_8_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[8] <= _notgranted_8_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_9_T = bits(io.in_mask, 9, 9) @[SoftwareRegWrapper.scala 57:45]
    node _grant_9_T_1 = and(notgranted[8], _grant_9_T) @[SoftwareRegWrapper.scala 57:33]
    grant[9] <= _grant_9_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_9_T = bits(io.in_mask, 9, 9) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_9_T_1 = eq(_notgranted_9_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_9_T_2 = and(notgranted[8], _notgranted_9_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[9] <= _notgranted_9_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_10_T = bits(io.in_mask, 10, 10) @[SoftwareRegWrapper.scala 57:45]
    node _grant_10_T_1 = and(notgranted[9], _grant_10_T) @[SoftwareRegWrapper.scala 57:33]
    grant[10] <= _grant_10_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_10_T = bits(io.in_mask, 10, 10) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_10_T_1 = eq(_notgranted_10_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_10_T_2 = and(notgranted[9], _notgranted_10_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[10] <= _notgranted_10_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_11_T = bits(io.in_mask, 11, 11) @[SoftwareRegWrapper.scala 57:45]
    node _grant_11_T_1 = and(notgranted[10], _grant_11_T) @[SoftwareRegWrapper.scala 57:33]
    grant[11] <= _grant_11_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_11_T = bits(io.in_mask, 11, 11) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_11_T_1 = eq(_notgranted_11_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_11_T_2 = and(notgranted[10], _notgranted_11_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[11] <= _notgranted_11_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_12_T = bits(io.in_mask, 12, 12) @[SoftwareRegWrapper.scala 57:45]
    node _grant_12_T_1 = and(notgranted[11], _grant_12_T) @[SoftwareRegWrapper.scala 57:33]
    grant[12] <= _grant_12_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_12_T = bits(io.in_mask, 12, 12) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_12_T_1 = eq(_notgranted_12_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_12_T_2 = and(notgranted[11], _notgranted_12_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[12] <= _notgranted_12_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_13_T = bits(io.in_mask, 13, 13) @[SoftwareRegWrapper.scala 57:45]
    node _grant_13_T_1 = and(notgranted[12], _grant_13_T) @[SoftwareRegWrapper.scala 57:33]
    grant[13] <= _grant_13_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_13_T = bits(io.in_mask, 13, 13) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_13_T_1 = eq(_notgranted_13_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_13_T_2 = and(notgranted[12], _notgranted_13_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[13] <= _notgranted_13_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_14_T = bits(io.in_mask, 14, 14) @[SoftwareRegWrapper.scala 57:45]
    node _grant_14_T_1 = and(notgranted[13], _grant_14_T) @[SoftwareRegWrapper.scala 57:33]
    grant[14] <= _grant_14_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_14_T = bits(io.in_mask, 14, 14) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_14_T_1 = eq(_notgranted_14_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_14_T_2 = and(notgranted[13], _notgranted_14_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[14] <= _notgranted_14_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_15_T = bits(io.in_mask, 15, 15) @[SoftwareRegWrapper.scala 57:45]
    node _grant_15_T_1 = and(notgranted[14], _grant_15_T) @[SoftwareRegWrapper.scala 57:33]
    grant[15] <= _grant_15_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_15_T = bits(io.in_mask, 15, 15) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_15_T_1 = eq(_notgranted_15_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_15_T_2 = and(notgranted[14], _notgranted_15_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[15] <= _notgranted_15_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_16_T = bits(io.in_mask, 16, 16) @[SoftwareRegWrapper.scala 57:45]
    node _grant_16_T_1 = and(notgranted[15], _grant_16_T) @[SoftwareRegWrapper.scala 57:33]
    grant[16] <= _grant_16_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_16_T = bits(io.in_mask, 16, 16) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_16_T_1 = eq(_notgranted_16_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_16_T_2 = and(notgranted[15], _notgranted_16_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[16] <= _notgranted_16_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_17_T = bits(io.in_mask, 17, 17) @[SoftwareRegWrapper.scala 57:45]
    node _grant_17_T_1 = and(notgranted[16], _grant_17_T) @[SoftwareRegWrapper.scala 57:33]
    grant[17] <= _grant_17_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_17_T = bits(io.in_mask, 17, 17) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_17_T_1 = eq(_notgranted_17_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_17_T_2 = and(notgranted[16], _notgranted_17_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[17] <= _notgranted_17_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_18_T = bits(io.in_mask, 18, 18) @[SoftwareRegWrapper.scala 57:45]
    node _grant_18_T_1 = and(notgranted[17], _grant_18_T) @[SoftwareRegWrapper.scala 57:33]
    grant[18] <= _grant_18_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_18_T = bits(io.in_mask, 18, 18) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_18_T_1 = eq(_notgranted_18_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_18_T_2 = and(notgranted[17], _notgranted_18_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[18] <= _notgranted_18_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_19_T = bits(io.in_mask, 19, 19) @[SoftwareRegWrapper.scala 57:45]
    node _grant_19_T_1 = and(notgranted[18], _grant_19_T) @[SoftwareRegWrapper.scala 57:33]
    grant[19] <= _grant_19_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_19_T = bits(io.in_mask, 19, 19) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_19_T_1 = eq(_notgranted_19_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_19_T_2 = and(notgranted[18], _notgranted_19_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[19] <= _notgranted_19_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_20_T = bits(io.in_mask, 20, 20) @[SoftwareRegWrapper.scala 57:45]
    node _grant_20_T_1 = and(notgranted[19], _grant_20_T) @[SoftwareRegWrapper.scala 57:33]
    grant[20] <= _grant_20_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_20_T = bits(io.in_mask, 20, 20) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_20_T_1 = eq(_notgranted_20_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_20_T_2 = and(notgranted[19], _notgranted_20_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[20] <= _notgranted_20_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_21_T = bits(io.in_mask, 21, 21) @[SoftwareRegWrapper.scala 57:45]
    node _grant_21_T_1 = and(notgranted[20], _grant_21_T) @[SoftwareRegWrapper.scala 57:33]
    grant[21] <= _grant_21_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_21_T = bits(io.in_mask, 21, 21) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_21_T_1 = eq(_notgranted_21_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_21_T_2 = and(notgranted[20], _notgranted_21_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[21] <= _notgranted_21_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_22_T = bits(io.in_mask, 22, 22) @[SoftwareRegWrapper.scala 57:45]
    node _grant_22_T_1 = and(notgranted[21], _grant_22_T) @[SoftwareRegWrapper.scala 57:33]
    grant[22] <= _grant_22_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_22_T = bits(io.in_mask, 22, 22) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_22_T_1 = eq(_notgranted_22_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_22_T_2 = and(notgranted[21], _notgranted_22_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[22] <= _notgranted_22_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_23_T = bits(io.in_mask, 23, 23) @[SoftwareRegWrapper.scala 57:45]
    node _grant_23_T_1 = and(notgranted[22], _grant_23_T) @[SoftwareRegWrapper.scala 57:33]
    grant[23] <= _grant_23_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_23_T = bits(io.in_mask, 23, 23) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_23_T_1 = eq(_notgranted_23_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_23_T_2 = and(notgranted[22], _notgranted_23_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[23] <= _notgranted_23_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_24_T = bits(io.in_mask, 24, 24) @[SoftwareRegWrapper.scala 57:45]
    node _grant_24_T_1 = and(notgranted[23], _grant_24_T) @[SoftwareRegWrapper.scala 57:33]
    grant[24] <= _grant_24_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_24_T = bits(io.in_mask, 24, 24) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_24_T_1 = eq(_notgranted_24_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_24_T_2 = and(notgranted[23], _notgranted_24_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[24] <= _notgranted_24_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_25_T = bits(io.in_mask, 25, 25) @[SoftwareRegWrapper.scala 57:45]
    node _grant_25_T_1 = and(notgranted[24], _grant_25_T) @[SoftwareRegWrapper.scala 57:33]
    grant[25] <= _grant_25_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_25_T = bits(io.in_mask, 25, 25) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_25_T_1 = eq(_notgranted_25_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_25_T_2 = and(notgranted[24], _notgranted_25_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[25] <= _notgranted_25_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_26_T = bits(io.in_mask, 26, 26) @[SoftwareRegWrapper.scala 57:45]
    node _grant_26_T_1 = and(notgranted[25], _grant_26_T) @[SoftwareRegWrapper.scala 57:33]
    grant[26] <= _grant_26_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_26_T = bits(io.in_mask, 26, 26) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_26_T_1 = eq(_notgranted_26_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_26_T_2 = and(notgranted[25], _notgranted_26_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[26] <= _notgranted_26_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_27_T = bits(io.in_mask, 27, 27) @[SoftwareRegWrapper.scala 57:45]
    node _grant_27_T_1 = and(notgranted[26], _grant_27_T) @[SoftwareRegWrapper.scala 57:33]
    grant[27] <= _grant_27_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_27_T = bits(io.in_mask, 27, 27) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_27_T_1 = eq(_notgranted_27_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_27_T_2 = and(notgranted[26], _notgranted_27_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[27] <= _notgranted_27_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_28_T = bits(io.in_mask, 28, 28) @[SoftwareRegWrapper.scala 57:45]
    node _grant_28_T_1 = and(notgranted[27], _grant_28_T) @[SoftwareRegWrapper.scala 57:33]
    grant[28] <= _grant_28_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_28_T = bits(io.in_mask, 28, 28) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_28_T_1 = eq(_notgranted_28_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_28_T_2 = and(notgranted[27], _notgranted_28_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[28] <= _notgranted_28_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_29_T = bits(io.in_mask, 29, 29) @[SoftwareRegWrapper.scala 57:45]
    node _grant_29_T_1 = and(notgranted[28], _grant_29_T) @[SoftwareRegWrapper.scala 57:33]
    grant[29] <= _grant_29_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_29_T = bits(io.in_mask, 29, 29) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_29_T_1 = eq(_notgranted_29_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_29_T_2 = and(notgranted[28], _notgranted_29_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[29] <= _notgranted_29_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_30_T = bits(io.in_mask, 30, 30) @[SoftwareRegWrapper.scala 57:45]
    node _grant_30_T_1 = and(notgranted[29], _grant_30_T) @[SoftwareRegWrapper.scala 57:33]
    grant[30] <= _grant_30_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_30_T = bits(io.in_mask, 30, 30) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_30_T_1 = eq(_notgranted_30_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_30_T_2 = and(notgranted[29], _notgranted_30_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[30] <= _notgranted_30_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _grant_31_T = bits(io.in_mask, 31, 31) @[SoftwareRegWrapper.scala 57:45]
    node _grant_31_T_1 = and(notgranted[30], _grant_31_T) @[SoftwareRegWrapper.scala 57:33]
    grant[31] <= _grant_31_T_1 @[SoftwareRegWrapper.scala 57:14]
    node _notgranted_31_T = bits(io.in_mask, 31, 31) @[SoftwareRegWrapper.scala 58:51]
    node _notgranted_31_T_1 = eq(_notgranted_31_T, UInt<1>("h0")) @[SoftwareRegWrapper.scala 58:40]
    node _notgranted_31_T_2 = and(notgranted[30], _notgranted_31_T_1) @[SoftwareRegWrapper.scala 58:38]
    notgranted[31] <= _notgranted_31_T_2 @[SoftwareRegWrapper.scala 58:19]
    node _T = eq(grant[1], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_1 = mux(_T, grant[1], grant[0]) @[SoftwareRegWrapper.scala 61:42]
    node _T_2 = eq(grant[1], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_3 = mux(_T_2, UInt<1>("h1"), UInt<1>("h0")) @[SoftwareRegWrapper.scala 61:73]
    node _T_4 = eq(grant[2], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_5 = mux(_T_4, grant[2], _T_1) @[SoftwareRegWrapper.scala 61:42]
    node _T_6 = eq(grant[2], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_7 = mux(_T_6, UInt<2>("h2"), _T_3) @[SoftwareRegWrapper.scala 61:73]
    node _T_8 = eq(grant[3], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_9 = mux(_T_8, grant[3], _T_5) @[SoftwareRegWrapper.scala 61:42]
    node _T_10 = eq(grant[3], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_11 = mux(_T_10, UInt<2>("h3"), _T_7) @[SoftwareRegWrapper.scala 61:73]
    node _T_12 = eq(grant[4], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_13 = mux(_T_12, grant[4], _T_9) @[SoftwareRegWrapper.scala 61:42]
    node _T_14 = eq(grant[4], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_15 = mux(_T_14, UInt<3>("h4"), _T_11) @[SoftwareRegWrapper.scala 61:73]
    node _T_16 = eq(grant[5], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_17 = mux(_T_16, grant[5], _T_13) @[SoftwareRegWrapper.scala 61:42]
    node _T_18 = eq(grant[5], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_19 = mux(_T_18, UInt<3>("h5"), _T_15) @[SoftwareRegWrapper.scala 61:73]
    node _T_20 = eq(grant[6], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_21 = mux(_T_20, grant[6], _T_17) @[SoftwareRegWrapper.scala 61:42]
    node _T_22 = eq(grant[6], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_23 = mux(_T_22, UInt<3>("h6"), _T_19) @[SoftwareRegWrapper.scala 61:73]
    node _T_24 = eq(grant[7], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_25 = mux(_T_24, grant[7], _T_21) @[SoftwareRegWrapper.scala 61:42]
    node _T_26 = eq(grant[7], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_27 = mux(_T_26, UInt<3>("h7"), _T_23) @[SoftwareRegWrapper.scala 61:73]
    node _T_28 = eq(grant[8], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_29 = mux(_T_28, grant[8], _T_25) @[SoftwareRegWrapper.scala 61:42]
    node _T_30 = eq(grant[8], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_31 = mux(_T_30, UInt<4>("h8"), _T_27) @[SoftwareRegWrapper.scala 61:73]
    node _T_32 = eq(grant[9], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_33 = mux(_T_32, grant[9], _T_29) @[SoftwareRegWrapper.scala 61:42]
    node _T_34 = eq(grant[9], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_35 = mux(_T_34, UInt<4>("h9"), _T_31) @[SoftwareRegWrapper.scala 61:73]
    node _T_36 = eq(grant[10], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_37 = mux(_T_36, grant[10], _T_33) @[SoftwareRegWrapper.scala 61:42]
    node _T_38 = eq(grant[10], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_39 = mux(_T_38, UInt<4>("ha"), _T_35) @[SoftwareRegWrapper.scala 61:73]
    node _T_40 = eq(grant[11], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_41 = mux(_T_40, grant[11], _T_37) @[SoftwareRegWrapper.scala 61:42]
    node _T_42 = eq(grant[11], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_43 = mux(_T_42, UInt<4>("hb"), _T_39) @[SoftwareRegWrapper.scala 61:73]
    node _T_44 = eq(grant[12], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_45 = mux(_T_44, grant[12], _T_41) @[SoftwareRegWrapper.scala 61:42]
    node _T_46 = eq(grant[12], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_47 = mux(_T_46, UInt<4>("hc"), _T_43) @[SoftwareRegWrapper.scala 61:73]
    node _T_48 = eq(grant[13], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_49 = mux(_T_48, grant[13], _T_45) @[SoftwareRegWrapper.scala 61:42]
    node _T_50 = eq(grant[13], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_51 = mux(_T_50, UInt<4>("hd"), _T_47) @[SoftwareRegWrapper.scala 61:73]
    node _T_52 = eq(grant[14], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_53 = mux(_T_52, grant[14], _T_49) @[SoftwareRegWrapper.scala 61:42]
    node _T_54 = eq(grant[14], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_55 = mux(_T_54, UInt<4>("he"), _T_51) @[SoftwareRegWrapper.scala 61:73]
    node _T_56 = eq(grant[15], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_57 = mux(_T_56, grant[15], _T_53) @[SoftwareRegWrapper.scala 61:42]
    node _T_58 = eq(grant[15], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_59 = mux(_T_58, UInt<4>("hf"), _T_55) @[SoftwareRegWrapper.scala 61:73]
    node _T_60 = eq(grant[16], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_61 = mux(_T_60, grant[16], _T_57) @[SoftwareRegWrapper.scala 61:42]
    node _T_62 = eq(grant[16], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_63 = mux(_T_62, UInt<5>("h10"), _T_59) @[SoftwareRegWrapper.scala 61:73]
    node _T_64 = eq(grant[17], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_65 = mux(_T_64, grant[17], _T_61) @[SoftwareRegWrapper.scala 61:42]
    node _T_66 = eq(grant[17], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_67 = mux(_T_66, UInt<5>("h11"), _T_63) @[SoftwareRegWrapper.scala 61:73]
    node _T_68 = eq(grant[18], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_69 = mux(_T_68, grant[18], _T_65) @[SoftwareRegWrapper.scala 61:42]
    node _T_70 = eq(grant[18], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_71 = mux(_T_70, UInt<5>("h12"), _T_67) @[SoftwareRegWrapper.scala 61:73]
    node _T_72 = eq(grant[19], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_73 = mux(_T_72, grant[19], _T_69) @[SoftwareRegWrapper.scala 61:42]
    node _T_74 = eq(grant[19], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_75 = mux(_T_74, UInt<5>("h13"), _T_71) @[SoftwareRegWrapper.scala 61:73]
    node _T_76 = eq(grant[20], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_77 = mux(_T_76, grant[20], _T_73) @[SoftwareRegWrapper.scala 61:42]
    node _T_78 = eq(grant[20], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_79 = mux(_T_78, UInt<5>("h14"), _T_75) @[SoftwareRegWrapper.scala 61:73]
    node _T_80 = eq(grant[21], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_81 = mux(_T_80, grant[21], _T_77) @[SoftwareRegWrapper.scala 61:42]
    node _T_82 = eq(grant[21], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_83 = mux(_T_82, UInt<5>("h15"), _T_79) @[SoftwareRegWrapper.scala 61:73]
    node _T_84 = eq(grant[22], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_85 = mux(_T_84, grant[22], _T_81) @[SoftwareRegWrapper.scala 61:42]
    node _T_86 = eq(grant[22], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_87 = mux(_T_86, UInt<5>("h16"), _T_83) @[SoftwareRegWrapper.scala 61:73]
    node _T_88 = eq(grant[23], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_89 = mux(_T_88, grant[23], _T_85) @[SoftwareRegWrapper.scala 61:42]
    node _T_90 = eq(grant[23], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_91 = mux(_T_90, UInt<5>("h17"), _T_87) @[SoftwareRegWrapper.scala 61:73]
    node _T_92 = eq(grant[24], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_93 = mux(_T_92, grant[24], _T_89) @[SoftwareRegWrapper.scala 61:42]
    node _T_94 = eq(grant[24], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_95 = mux(_T_94, UInt<5>("h18"), _T_91) @[SoftwareRegWrapper.scala 61:73]
    node _T_96 = eq(grant[25], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_97 = mux(_T_96, grant[25], _T_93) @[SoftwareRegWrapper.scala 61:42]
    node _T_98 = eq(grant[25], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_99 = mux(_T_98, UInt<5>("h19"), _T_95) @[SoftwareRegWrapper.scala 61:73]
    node _T_100 = eq(grant[26], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_101 = mux(_T_100, grant[26], _T_97) @[SoftwareRegWrapper.scala 61:42]
    node _T_102 = eq(grant[26], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_103 = mux(_T_102, UInt<5>("h1a"), _T_99) @[SoftwareRegWrapper.scala 61:73]
    node _T_104 = eq(grant[27], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_105 = mux(_T_104, grant[27], _T_101) @[SoftwareRegWrapper.scala 61:42]
    node _T_106 = eq(grant[27], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_107 = mux(_T_106, UInt<5>("h1b"), _T_103) @[SoftwareRegWrapper.scala 61:73]
    node _T_108 = eq(grant[28], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_109 = mux(_T_108, grant[28], _T_105) @[SoftwareRegWrapper.scala 61:42]
    node _T_110 = eq(grant[28], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_111 = mux(_T_110, UInt<5>("h1c"), _T_107) @[SoftwareRegWrapper.scala 61:73]
    node _T_112 = eq(grant[29], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_113 = mux(_T_112, grant[29], _T_109) @[SoftwareRegWrapper.scala 61:42]
    node _T_114 = eq(grant[29], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_115 = mux(_T_114, UInt<5>("h1d"), _T_111) @[SoftwareRegWrapper.scala 61:73]
    node _T_116 = eq(grant[30], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_117 = mux(_T_116, grant[30], _T_113) @[SoftwareRegWrapper.scala 61:42]
    node _T_118 = eq(grant[30], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_119 = mux(_T_118, UInt<5>("h1e"), _T_115) @[SoftwareRegWrapper.scala 61:73]
    node _T_120 = eq(grant[31], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:48]
    node _T_121 = mux(_T_120, grant[31], _T_117) @[SoftwareRegWrapper.scala 61:42]
    node _T_122 = eq(grant[31], UInt<1>("h1")) @[SoftwareRegWrapper.scala 61:79]
    node _T_123 = mux(_T_122, UInt<5>("h1f"), _T_119) @[SoftwareRegWrapper.scala 61:73]
    io.out_dec <= _T_123 @[SoftwareRegWrapper.scala 62:14]

  module SoftwareRegWrapper :
    input clock : Clock
    input reset : Reset
    output io : { flip in_mask : UInt<32>, flip in_tlast : UInt<1>, out_dec : UInt<6>}

    reg sav_mask_reg : UInt, clock with :
      reset => (reset, io.in_mask) @[SoftwareRegWrapper.scala 18:29]
    reg cur_mask_reg : UInt, clock with :
      reset => (reset, io.in_mask) @[SoftwareRegWrapper.scala 19:29]
    wire next_mask : UInt<32> @[SoftwareRegWrapper.scala 21:23]
    inst arbitDecoder of ArbitDecoder @[SoftwareRegWrapper.scala 22:28]
    arbitDecoder.clock <= clock
    arbitDecoder.reset <= reset
    node _next_mask_T = dshl(UInt<32>("h1"), io.out_dec) @[SoftwareRegWrapper.scala 24:48]
    node _next_mask_T_1 = not(_next_mask_T) @[SoftwareRegWrapper.scala 24:33]
    node _next_mask_T_2 = and(cur_mask_reg, _next_mask_T_1) @[SoftwareRegWrapper.scala 24:30]
    next_mask <= _next_mask_T_2 @[SoftwareRegWrapper.scala 24:13]
    arbitDecoder.io.in_mask <= cur_mask_reg @[SoftwareRegWrapper.scala 25:27]
    node _T = neq(sav_mask_reg, io.in_mask) @[SoftwareRegWrapper.scala 27:22]
    node _T_1 = bits(_T, 0, 0) @[SoftwareRegWrapper.scala 27:38]
    when _T_1 : @[SoftwareRegWrapper.scala 27:46]
      cur_mask_reg <= io.in_mask @[SoftwareRegWrapper.scala 28:18]
      sav_mask_reg <= io.in_mask @[SoftwareRegWrapper.scala 29:18]
    else :
      when io.in_tlast : @[SoftwareRegWrapper.scala 31:28]
        node _T_2 = eq(next_mask, UInt<1>("h0")) @[SoftwareRegWrapper.scala 32:23]
        when _T_2 : @[SoftwareRegWrapper.scala 32:32]
          cur_mask_reg <= sav_mask_reg @[SoftwareRegWrapper.scala 33:22]
        else :
          cur_mask_reg <= next_mask @[SoftwareRegWrapper.scala 36:24]
    io.out_dec <= arbitDecoder.io.out_dec @[SoftwareRegWrapper.scala 40:14]

  module PackageFilterPipeline :
    input clock : Clock
    input reset : Reset
    output io : { in : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tlen : UInt<16>}, flip out : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tlen : UInt<16>}, flip in_sw_qid_mask : UInt<32>, out_qid : UInt<6>}

    io.out.tlen <= io.in.tlen @[PackageFilterPipeline.scala 29:9]
    io.out.tlast <= io.in.tlast @[PackageFilterPipeline.scala 29:9]
    io.in.tready <= io.out.tready @[PackageFilterPipeline.scala 29:9]
    io.out.tvalid <= io.in.tvalid @[PackageFilterPipeline.scala 29:9]
    io.out.tdata <= io.in.tdata @[PackageFilterPipeline.scala 29:9]
    reg pld_first_beat_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[PackageFilterPipeline.scala 34:35]
    node _T = and(io.out.tvalid, io.out.tready) @[PackageFilterPipeline.scala 35:23]
    when _T : @[PackageFilterPipeline.scala 35:40]
      pld_first_beat_reg <= io.out.tlast @[PackageFilterPipeline.scala 36:24]
    inst qid_mask_wrapper of SoftwareRegWrapper @[PackageFilterPipeline.scala 39:32]
    qid_mask_wrapper.clock <= clock
    qid_mask_wrapper.reset <= reset
    qid_mask_wrapper.io.in_mask <= io.in_sw_qid_mask @[PackageFilterPipeline.scala 40:31]
    node _qid_mask_wrapper_io_in_tlast_T = and(io.in.tvalid, io.in.tready) @[PackageFilterPipeline.scala 41:48]
    node _qid_mask_wrapper_io_in_tlast_T_1 = and(_qid_mask_wrapper_io_in_tlast_T, io.in.tlast) @[PackageFilterPipeline.scala 41:63]
    qid_mask_wrapper.io.in_tlast <= _qid_mask_wrapper_io_in_tlast_T_1 @[PackageFilterPipeline.scala 41:32]
    io.out_qid <= qid_mask_wrapper.io.out_dec @[PackageFilterPipeline.scala 43:14]

  module RxHandler :
    input clock : Clock
    input reset : Reset
    output io : { CMAC_out : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tuser : UInt<1>, flip tkeep : UInt<64>}, flip QDMA_c2h_stub_in : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tuser : UInt<1>}, flip reset_counter : UInt<1>, c2h_pack_counter : UInt<32>, c2h_err_counter : UInt<32>, flip c2h_sw_qid_mask : UInt<32>}

    inst rx_buffer_fifo of RxBufferFifo @[RxHandler.scala 39:30]
    rx_buffer_fifo.clock <= clock
    rx_buffer_fifo.reset <= reset
    rx_buffer_fifo.io.in.tkeep <= io.CMAC_out.tkeep @[RxHandler.scala 41:15]
    rx_buffer_fifo.io.in.tuser <= io.CMAC_out.tuser @[RxHandler.scala 41:15]
    rx_buffer_fifo.io.in.tlast <= io.CMAC_out.tlast @[RxHandler.scala 41:15]
    io.CMAC_out.tready <= rx_buffer_fifo.io.in.tready @[RxHandler.scala 41:15]
    rx_buffer_fifo.io.in.tvalid <= io.CMAC_out.tvalid @[RxHandler.scala 41:15]
    rx_buffer_fifo.io.in.tdata <= io.CMAC_out.tdata @[RxHandler.scala 41:15]
    rx_buffer_fifo.io.reset_counter <= io.reset_counter @[RxHandler.scala 43:35]
    io.c2h_pack_counter <= rx_buffer_fifo.io.c2h_pack_counter @[RxHandler.scala 44:23]
    io.c2h_err_counter <= rx_buffer_fifo.io.c2h_err_counter @[RxHandler.scala 45:22]
    reg QDMA_c2h_stub_in_tuser_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[RxHandler.scala 47:43]
    node _T = and(io.QDMA_c2h_stub_in.tvalid, io.QDMA_c2h_stub_in.tready) @[RxHandler.scala 48:36]
    when _T : @[RxHandler.scala 48:65]
      QDMA_c2h_stub_in_tuser_reg <= io.QDMA_c2h_stub_in.tlast @[RxHandler.scala 49:32]
    node _io_QDMA_c2h_stub_in_tuser_T = and(QDMA_c2h_stub_in_tuser_reg, io.QDMA_c2h_stub_in.tvalid) @[RxHandler.scala 52:59]
    io.QDMA_c2h_stub_in.tuser <= _io_QDMA_c2h_stub_in_tuser_T @[RxHandler.scala 52:29]
    inst package_filter of PackageFilterPipeline @[RxHandler.scala 56:30]
    package_filter.clock <= clock
    package_filter.reset <= reset
    package_filter.io.in.tlen <= rx_buffer_fifo.io.out.tlen @[RxHandler.scala 58:24]
    package_filter.io.in.tlast <= rx_buffer_fifo.io.out.tlast @[RxHandler.scala 58:24]
    rx_buffer_fifo.io.out.tready <= package_filter.io.in.tready @[RxHandler.scala 58:24]
    package_filter.io.in.tvalid <= rx_buffer_fifo.io.out.tvalid @[RxHandler.scala 58:24]
    package_filter.io.in.tdata <= rx_buffer_fifo.io.out.tdata @[RxHandler.scala 58:24]
    package_filter.io.in_sw_qid_mask <= io.c2h_sw_qid_mask @[RxHandler.scala 60:36]
    io.QDMA_c2h_stub_in.tvalid <= package_filter.io.out.tvalid @[RxHandler.scala 62:30]
    node _io_QDMA_c2h_stub_in_tlast_T = eq(io.QDMA_c2h_stub_in.tuser, UInt<1>("h0")) @[RxHandler.scala 64:63]
    node _io_QDMA_c2h_stub_in_tlast_T_1 = and(package_filter.io.out.tlast, _io_QDMA_c2h_stub_in_tlast_T) @[RxHandler.scala 64:61]
    io.QDMA_c2h_stub_in.tlast <= _io_QDMA_c2h_stub_in_tlast_T_1 @[RxHandler.scala 64:30]
    node _package_filter_io_out_tready_T = eq(io.QDMA_c2h_stub_in.tuser, UInt<1>("h0")) @[RxHandler.scala 65:64]
    node _package_filter_io_out_tready_T_1 = and(io.QDMA_c2h_stub_in.tready, _package_filter_io_out_tready_T) @[RxHandler.scala 65:62]
    package_filter.io.out.tready <= _package_filter_io_out_tready_T_1 @[RxHandler.scala 65:32]
    when io.QDMA_c2h_stub_in.tuser : @[RxHandler.scala 68:34]
      wire Gen_c2h_hdr : { rsv6 : UInt<128>, cmp_data_1 : UInt<128>, cmp_data_0 : UInt<104>, rsv5_2 : UInt<2>, usr_int : UInt<1>, eot : UInt<1>, rsv5_1 : UInt<4>, pkt_len : UInt<16>, rsv4 : UInt<64>, rsv3 : UInt<16>, tdest : UInt<16>, rsv2 : UInt<10>, flow_id : UInt<6>, rsv1 : UInt<5>, qid : UInt<11>} @[RxHandler.scala 70:27]
      Gen_c2h_hdr.rsv6 <= UInt<1>("h0") @[RxHandler.scala 71:22]
      Gen_c2h_hdr.rsv5_1 <= UInt<1>("h0") @[RxHandler.scala 71:49]
      Gen_c2h_hdr.rsv5_2 <= UInt<1>("h0") @[RxHandler.scala 71:76]
      Gen_c2h_hdr.rsv4 <= UInt<1>("h0") @[RxHandler.scala 72:22]
      Gen_c2h_hdr.rsv3 <= UInt<1>("h0") @[RxHandler.scala 72:47]
      Gen_c2h_hdr.rsv2 <= UInt<1>("h0") @[RxHandler.scala 72:72]
      Gen_c2h_hdr.rsv1 <= UInt<1>("h0") @[RxHandler.scala 72:97]
      Gen_c2h_hdr.cmp_data_1 <= UInt<1>("h0") @[RxHandler.scala 73:28]
      Gen_c2h_hdr.usr_int <= UInt<1>("h0") @[RxHandler.scala 74:25]
      Gen_c2h_hdr.eot <= UInt<1>("h0") @[RxHandler.scala 74:49]
      Gen_c2h_hdr.cmp_data_0 <= UInt<1>("h0") @[RxHandler.scala 74:80]
      Gen_c2h_hdr.flow_id <= Gen_c2h_hdr.qid @[RxHandler.scala 75:25]
      Gen_c2h_hdr.tdest <= Gen_c2h_hdr.qid @[RxHandler.scala 75:63]
      Gen_c2h_hdr.qid <= package_filter.io.out_qid @[RxHandler.scala 77:21]
      Gen_c2h_hdr.pkt_len <= package_filter.io.out.tlen @[RxHandler.scala 78:25]
      node io_QDMA_c2h_stub_in_tdata_lo_lo_hi = cat(Gen_c2h_hdr.flow_id, Gen_c2h_hdr.rsv1) @[RxHandler.scala 79:46]
      node io_QDMA_c2h_stub_in_tdata_lo_lo = cat(io_QDMA_c2h_stub_in_tdata_lo_lo_hi, Gen_c2h_hdr.qid) @[RxHandler.scala 79:46]
      node io_QDMA_c2h_stub_in_tdata_lo_hi_lo = cat(Gen_c2h_hdr.tdest, Gen_c2h_hdr.rsv2) @[RxHandler.scala 79:46]
      node io_QDMA_c2h_stub_in_tdata_lo_hi_hi = cat(Gen_c2h_hdr.rsv4, Gen_c2h_hdr.rsv3) @[RxHandler.scala 79:46]
      node io_QDMA_c2h_stub_in_tdata_lo_hi = cat(io_QDMA_c2h_stub_in_tdata_lo_hi_hi, io_QDMA_c2h_stub_in_tdata_lo_hi_lo) @[RxHandler.scala 79:46]
      node io_QDMA_c2h_stub_in_tdata_lo = cat(io_QDMA_c2h_stub_in_tdata_lo_hi, io_QDMA_c2h_stub_in_tdata_lo_lo) @[RxHandler.scala 79:46]
      node io_QDMA_c2h_stub_in_tdata_hi_lo_lo = cat(Gen_c2h_hdr.rsv5_1, Gen_c2h_hdr.pkt_len) @[RxHandler.scala 79:46]
      node io_QDMA_c2h_stub_in_tdata_hi_lo_hi = cat(Gen_c2h_hdr.usr_int, Gen_c2h_hdr.eot) @[RxHandler.scala 79:46]
      node io_QDMA_c2h_stub_in_tdata_hi_lo = cat(io_QDMA_c2h_stub_in_tdata_hi_lo_hi, io_QDMA_c2h_stub_in_tdata_hi_lo_lo) @[RxHandler.scala 79:46]
      node io_QDMA_c2h_stub_in_tdata_hi_hi_lo = cat(Gen_c2h_hdr.cmp_data_0, Gen_c2h_hdr.rsv5_2) @[RxHandler.scala 79:46]
      node io_QDMA_c2h_stub_in_tdata_hi_hi_hi = cat(Gen_c2h_hdr.rsv6, Gen_c2h_hdr.cmp_data_1) @[RxHandler.scala 79:46]
      node io_QDMA_c2h_stub_in_tdata_hi_hi = cat(io_QDMA_c2h_stub_in_tdata_hi_hi_hi, io_QDMA_c2h_stub_in_tdata_hi_hi_lo) @[RxHandler.scala 79:46]
      node io_QDMA_c2h_stub_in_tdata_hi = cat(io_QDMA_c2h_stub_in_tdata_hi_hi, io_QDMA_c2h_stub_in_tdata_hi_lo) @[RxHandler.scala 79:46]
      node _io_QDMA_c2h_stub_in_tdata_T = cat(io_QDMA_c2h_stub_in_tdata_hi, io_QDMA_c2h_stub_in_tdata_lo) @[RxHandler.scala 79:46]
      io.QDMA_c2h_stub_in.tdata <= _io_QDMA_c2h_stub_in_tdata_T @[RxHandler.scala 79:31]
    else :
      io.QDMA_c2h_stub_in.tdata <= package_filter.io.out.tdata @[RxHandler.scala 82:31]

  module PackageHandler :
    input clock : Clock
    input reset : UInt<1>
    output io : { QDMA_h2c_stub_out : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tuser : UInt<1>}, flip CMAC_in : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tuser : UInt<1>, flip tkeep : UInt<64>}, CMAC_out : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tuser : UInt<1>, flip tkeep : UInt<64>}, flip QDMA_c2h_stub_in : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tuser : UInt<1>}, flip reset_counter : UInt<1>, flip c2h_sw_qid_mask : UInt<32>, c2h_pack_counter : UInt<32>, c2h_err_counter : UInt<32>, h2c_pack_counter : UInt<32>, h2c_err_counter : UInt<32>}

    inst tx_handler of TxHandler @[PackageHandler.scala 27:26]
    tx_handler.clock <= clock
    tx_handler.reset <= reset
    tx_handler.io.QDMA_h2c_stub_out.tuser <= io.QDMA_h2c_stub_out.tuser @[PackageHandler.scala 28:24]
    tx_handler.io.QDMA_h2c_stub_out.tlast <= io.QDMA_h2c_stub_out.tlast @[PackageHandler.scala 28:24]
    io.QDMA_h2c_stub_out.tready <= tx_handler.io.QDMA_h2c_stub_out.tready @[PackageHandler.scala 28:24]
    tx_handler.io.QDMA_h2c_stub_out.tvalid <= io.QDMA_h2c_stub_out.tvalid @[PackageHandler.scala 28:24]
    tx_handler.io.QDMA_h2c_stub_out.tdata <= io.QDMA_h2c_stub_out.tdata @[PackageHandler.scala 28:24]
    io.CMAC_in.tkeep <= tx_handler.io.CMAC_in.tkeep @[PackageHandler.scala 29:24]
    io.CMAC_in.tuser <= tx_handler.io.CMAC_in.tuser @[PackageHandler.scala 29:24]
    io.CMAC_in.tlast <= tx_handler.io.CMAC_in.tlast @[PackageHandler.scala 29:24]
    tx_handler.io.CMAC_in.tready <= io.CMAC_in.tready @[PackageHandler.scala 29:24]
    io.CMAC_in.tvalid <= tx_handler.io.CMAC_in.tvalid @[PackageHandler.scala 29:24]
    io.CMAC_in.tdata <= tx_handler.io.CMAC_in.tdata @[PackageHandler.scala 29:24]
    tx_handler.io.reset_counter <= io.reset_counter @[PackageHandler.scala 30:31]
    io.h2c_pack_counter <= tx_handler.io.h2c_pack_counter @[PackageHandler.scala 31:31]
    io.h2c_err_counter <= tx_handler.io.h2c_err_counter @[PackageHandler.scala 32:31]
    inst rx_handler of RxHandler @[PackageHandler.scala 34:26]
    rx_handler.clock <= clock
    rx_handler.reset <= reset
    io.QDMA_c2h_stub_in.tuser <= rx_handler.io.QDMA_c2h_stub_in.tuser @[PackageHandler.scala 35:23]
    io.QDMA_c2h_stub_in.tlast <= rx_handler.io.QDMA_c2h_stub_in.tlast @[PackageHandler.scala 35:23]
    rx_handler.io.QDMA_c2h_stub_in.tready <= io.QDMA_c2h_stub_in.tready @[PackageHandler.scala 35:23]
    io.QDMA_c2h_stub_in.tvalid <= rx_handler.io.QDMA_c2h_stub_in.tvalid @[PackageHandler.scala 35:23]
    io.QDMA_c2h_stub_in.tdata <= rx_handler.io.QDMA_c2h_stub_in.tdata @[PackageHandler.scala 35:23]
    rx_handler.io.CMAC_out.tkeep <= io.CMAC_out.tkeep @[PackageHandler.scala 36:23]
    rx_handler.io.CMAC_out.tuser <= io.CMAC_out.tuser @[PackageHandler.scala 36:23]
    rx_handler.io.CMAC_out.tlast <= io.CMAC_out.tlast @[PackageHandler.scala 36:23]
    io.CMAC_out.tready <= rx_handler.io.CMAC_out.tready @[PackageHandler.scala 36:23]
    rx_handler.io.CMAC_out.tvalid <= io.CMAC_out.tvalid @[PackageHandler.scala 36:23]
    rx_handler.io.CMAC_out.tdata <= io.CMAC_out.tdata @[PackageHandler.scala 36:23]
    rx_handler.io.reset_counter <= io.reset_counter @[PackageHandler.scala 37:33]
    rx_handler.io.c2h_sw_qid_mask <= io.c2h_sw_qid_mask @[PackageHandler.scala 38:33]
    io.c2h_pack_counter <= rx_handler.io.c2h_pack_counter @[PackageHandler.scala 39:33]
    io.c2h_err_counter <= rx_handler.io.c2h_err_counter @[PackageHandler.scala 40:33]

